$date
	Tue Mar 25 15:27:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_top $end
$var reg 1 ! clk $end
$var reg 1 " rstn $end
$scope module DUT $end
$var wire 1 ! clk $end
$var wire 1 " resetn $end
$var wire 1 # selectNOP $end
$var wire 5 $ rs2_id [4:0] $end
$var wire 5 % rs2_ex [4:0] $end
$var wire 5 & rs1_id [4:0] $end
$var wire 5 ' rs1_ex [4:0] $end
$var wire 1 ( regWriteWb $end
$var wire 1 ) regWriteMem $end
$var wire 1 * regWriteCtrl $end
$var wire 1 + regWrite $end
$var wire 5 , rd_wb [4:0] $end
$var wire 5 - rd_mem [4:0] $end
$var wire 5 . rd_ex [4:0] $end
$var wire 1 / pcWrite $end
$var wire 1 0 pcSrc $end
$var wire 1 1 memWriteCtrl $end
$var wire 1 2 memWrite $end
$var wire 1 3 memToRegCtrl $end
$var wire 1 4 memToReg $end
$var wire 1 5 memReadEx $end
$var wire 1 6 memReadCtrl $end
$var wire 1 7 memRead $end
$var wire 32 8 instruction [31:0] $end
$var wire 1 9 ifIdWrite $end
$var wire 2 : forwardB [1:0] $end
$var wire 2 ; forwardA [1:0] $end
$var wire 10 < datapathControlSignals [9:0] $end
$var wire 10 = controlSignals [9:0] $end
$var wire 1 > branchCtrl $end
$var wire 1 ? branch $end
$var wire 1 @ IFflush $end
$var wire 1 A ALUSrcCtrl $end
$var wire 1 B ALUSrc $end
$var wire 2 C ALUOpSel [1:0] $end
$var wire 4 D ALUOpCtrl [3:0] $end
$var wire 4 E ALUOp [3:0] $end
$scope module alu_ctrl $end
$var wire 32 F instruction [31:0] $end
$var wire 2 G alu_op_sel [1:0] $end
$var wire 4 H alu_op [3:0] $end
$upscope $end
$scope module ctrl $end
$var wire 1 A aluSrc $end
$var wire 1 > branch $end
$var wire 1 6 memRead $end
$var wire 1 3 memToReg $end
$var wire 1 1 memWrite $end
$var wire 7 I opcode [6:0] $end
$var wire 1 * regWrite $end
$var wire 1 J temp1 $end
$var wire 1 K temp2 $end
$var wire 2 L aluOp [1:0] $end
$upscope $end
$scope module dp $end
$var wire 4 M ALUOp [3:0] $end
$var wire 1 B ALUSrc $end
$var wire 1 ? branch $end
$var wire 1 ! clk $end
$var wire 32 N instruction [31:0] $end
$var wire 1 7 memRead $end
$var wire 1 5 memReadExOut $end
$var wire 1 4 memToReg $end
$var wire 1 2 memWrite $end
$var wire 1 O pcSrc $end
$var wire 1 0 pcsrc $end
$var wire 5 P rdEx [4:0] $end
$var wire 5 Q rdMem [4:0] $end
$var wire 5 R rdWb [4:0] $end
$var wire 1 + regWrite $end
$var wire 1 ) regWriteMemm $end
$var wire 1 ( regWriteWbb $end
$var wire 1 " resetn $end
$var wire 5 S rs1Ex [4:0] $end
$var wire 5 T rs1Id [4:0] $end
$var wire 5 U rs2Ex [4:0] $end
$var wire 5 V rs2Id [4:0] $end
$var wire 32 W writeData [31:0] $end
$var wire 2 X selOp2 [1:0] $end
$var wire 2 Y selOp1 [1:0] $end
$var wire 5 Z rs2_id [4:0] $end
$var wire 5 [ rs2_ex [4:0] $end
$var wire 32 \ rs2_data_id [31:0] $end
$var wire 32 ] rs2_data_ex [31:0] $end
$var wire 5 ^ rs1_id [4:0] $end
$var wire 5 _ rs1_ex [4:0] $end
$var wire 32 ` rs1_data_id [31:0] $end
$var wire 32 a rs1_data_ex [31:0] $end
$var wire 1 b registersIsEqual $end
$var wire 1 c regWriteWb $end
$var wire 1 d regWriteMem $end
$var wire 1 e regWriteEx $end
$var wire 32 f readDataWb [31:0] $end
$var wire 32 g readData [31:0] $end
$var wire 5 h rd_wb [4:0] $end
$var wire 5 i rd_mem [4:0] $end
$var wire 5 j rd_id [4:0] $end
$var wire 5 k rd_ex [4:0] $end
$var wire 32 l pc_plus_imm [31:0] $end
$var wire 32 m pc_if [31:0] $end
$var wire 32 n pc_id [31:0] $end
$var wire 1 / pcWrite $end
$var wire 1 o memWriteMem $end
$var wire 1 p memWriteEx $end
$var wire 1 q memToRegWb $end
$var wire 1 r memToRegMem $end
$var wire 1 s memToRegEx $end
$var wire 1 t memReadMem $end
$var wire 1 u memReadEx $end
$var wire 32 v instruction_if [31:0] $end
$var wire 32 w instruction_id [31:0] $end
$var wire 32 x imm_id [31:0] $end
$var wire 32 y imm_ex [31:0] $end
$var wire 1 9 ifIdWrite $end
$var wire 32 z aluResultWb [31:0] $end
$var wire 32 { aluResultMem [31:0] $end
$var wire 32 | aluResult [31:0] $end
$var wire 32 } aluOperand2Mem [31:0] $end
$var wire 32 ~ aluOperand2 [31:0] $end
$var wire 1 !" ALUSrcEx $end
$var wire 4 "" ALUOpEx [3:0] $end
$scope module ex1 $end
$var wire 32 #" aluOperand2 [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " resetn $end
$var wire 32 $" wbResult [31:0] $end
$var wire 2 %" selOp2 [1:0] $end
$var wire 2 &" selOp1 [1:0] $end
$var wire 32 '" rs2Data [31:0] $end
$var wire 32 (" rs1Data [31:0] $end
$var wire 32 )" immORrs2 [31:0] $end
$var wire 32 *" imm [31:0] $end
$var wire 32 +" aluResultMem [31:0] $end
$var wire 32 ," aluResult [31:0] $end
$var wire 32 -" aluOp2 [31:0] $end
$var wire 32 ." aluOp1 [31:0] $end
$var wire 1 !" ALUSrc $end
$var wire 4 /" ALUOp [3:0] $end
$scope module alu1 $end
$var wire 32 0" op2 [31:0] $end
$var wire 32 1" op1 [31:0] $end
$var wire 4 2" alu_op [3:0] $end
$var reg 32 3" result [31:0] $end
$upscope $end
$scope module mux1 $end
$var wire 32 4" op4 [31:0] $end
$var wire 2 5" sel [1:0] $end
$var wire 32 6" op3 [31:0] $end
$var wire 32 7" op2 [31:0] $end
$var wire 32 8" op1 [31:0] $end
$var reg 32 9" out [31:0] $end
$upscope $end
$scope module mux2 $end
$var wire 1 !" sel $end
$var wire 32 :" out [31:0] $end
$var wire 32 ;" op2 [31:0] $end
$var wire 32 <" op1 [31:0] $end
$var parameter 32 =" WIDTH $end
$upscope $end
$scope module mux3 $end
$var wire 32 >" op1 [31:0] $end
$var wire 32 ?" op4 [31:0] $end
$var wire 2 @" sel [1:0] $end
$var wire 32 A" op3 [31:0] $end
$var wire 32 B" op2 [31:0] $end
$var reg 32 C" out [31:0] $end
$upscope $end
$upscope $end
$scope module ex_mem1 $end
$var wire 32 D" aluOperand2 [31:0] $end
$var wire 32 E" aluResult [31:0] $end
$var wire 1 ! clk $end
$var wire 1 " resetn $end
$var wire 1 e regWrite $end
$var wire 5 F" rd [4:0] $end
$var wire 1 p memWrite $end
$var wire 1 s memToReg $end
$var wire 1 u memRead $end
$var reg 32 G" aluOperand2Out [31:0] $end
$var reg 32 H" aluResultOut [31:0] $end
$var reg 1 t memReadOut $end
$var reg 1 r memToRegOut $end
$var reg 1 o memWriteOut $end
$var reg 5 I" rdOut [4:0] $end
$var reg 1 d regWriteOut $end
$upscope $end
$scope module id1 $end
$var wire 1 ! clk $end
$var wire 32 J" imm [31:0] $end
$var wire 1 + regWrite $end
$var wire 1 " resetn $end
$var wire 5 K" writeReg [4:0] $end
$var wire 32 L" rs2Data [31:0] $end
$var wire 5 M" rs2 [4:0] $end
$var wire 32 N" rs1Data [31:0] $end
$var wire 5 O" rs1 [4:0] $end
$var wire 1 b registersIsEqual $end
$var wire 32 P" regWriteData [31:0] $end
$var wire 5 Q" rd [4:0] $end
$var wire 32 R" pc_plus_imm [31:0] $end
$var wire 32 S" pc [31:0] $end
$var wire 32 T" instruction [31:0] $end
$var wire 32 U" immediate [31:0] $end
$scope module imm1 $end
$var wire 32 V" instruction [31:0] $end
$var wire 32 W" immediate [31:0] $end
$var reg 12 X" temp_imm [11:0] $end
$upscope $end
$scope module regFile1 $end
$var wire 1 ! clk $end
$var wire 5 Y" readReg1 [4:0] $end
$var wire 5 Z" readReg2 [4:0] $end
$var wire 1 + regWrite $end
$var wire 1 " resetn $end
$var wire 5 [" writeReg [4:0] $end
$var wire 32 \" writeData [31:0] $end
$var reg 32 ]" readData1 [31:0] $end
$var reg 32 ^" readData2 [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 _" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module id_ex1 $end
$var wire 4 `" ALUOp [3:0] $end
$var wire 1 B ALUSrc $end
$var wire 1 ! clk $end
$var wire 32 a" imm [31:0] $end
$var wire 1 7 memRead $end
$var wire 1 4 memToReg $end
$var wire 1 2 memWrite $end
$var wire 5 b" rd [4:0] $end
$var wire 1 + regWrite $end
$var wire 1 " resetn $end
$var wire 5 c" rs1 [4:0] $end
$var wire 32 d" rs1Data [31:0] $end
$var wire 5 e" rs2 [4:0] $end
$var wire 32 f" rs2Data [31:0] $end
$var reg 4 g" ALUOpOut [3:0] $end
$var reg 1 !" ALUSrcOut $end
$var reg 32 h" immOut [31:0] $end
$var reg 1 u memReadOut $end
$var reg 1 s memToRegOut $end
$var reg 1 p memWriteOut $end
$var reg 5 i" rdOut [4:0] $end
$var reg 1 e regWriteOut $end
$var reg 32 j" rs1DataOut [31:0] $end
$var reg 5 k" rs1Out [4:0] $end
$var reg 32 l" rs2DataOut [31:0] $end
$var reg 5 m" rs2Out [4:0] $end
$upscope $end
$scope module if1 $end
$var wire 1 ! clk $end
$var wire 1 O pcSrc $end
$var wire 32 n" pc_out [31:0] $end
$var wire 32 o" pc_plus_imm [31:0] $end
$var wire 1 " resetn $end
$var wire 32 p" pc_plus_4 [31:0] $end
$var wire 32 q" pc_out_reg [31:0] $end
$var wire 1 / pcWrite $end
$var wire 32 r" pc [31:0] $end
$var wire 32 s" instruction_out [31:0] $end
$scope module im $end
$var wire 1 ! clk $end
$var wire 1 " resetn $end
$var wire 32 t" address [31:0] $end
$var reg 32 u" instruction [31:0] $end
$scope begin $ivl_for_loop2 $end
$var integer 32 v" i [31:0] $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 32 w" op1 [31:0] $end
$var wire 32 x" op2 [31:0] $end
$var wire 1 O sel $end
$var wire 32 y" out [31:0] $end
$var parameter 32 z" WIDTH $end
$upscope $end
$scope module pc_inst $end
$var wire 1 ! clk $end
$var wire 32 {" pc_next [31:0] $end
$var wire 1 " resetn $end
$var wire 1 / pcWrite $end
$var reg 32 |" pc_prev [31:0] $end
$upscope $end
$upscope $end
$scope module if_id1 $end
$var wire 1 }" IFflush $end
$var wire 1 ! clk $end
$var wire 32 ~" instruction [31:0] $end
$var wire 32 !# pc [31:0] $end
$var wire 1 " resetn $end
$var wire 1 9 ifIdWrite $end
$var reg 32 "# instruction_out [31:0] $end
$var reg 32 ## pc_out [31:0] $end
$upscope $end
$scope module mem1 $end
$var wire 32 $# aluOp2 [31:0] $end
$var wire 32 %# aluResult [31:0] $end
$var wire 1 ! clk $end
$var wire 1 t memRead $end
$var wire 1 o memWrite $end
$var wire 1 " resetn $end
$var wire 32 &# readData [31:0] $end
$scope module dm1 $end
$var wire 32 '# addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 t readEnable $end
$var wire 1 " resetn $end
$var wire 32 (# writeData [31:0] $end
$var wire 1 o writeEnable $end
$var reg 32 )# readData [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 *# i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module mem_wb1 $end
$var wire 32 +# aluResult [31:0] $end
$var wire 1 ! clk $end
$var wire 1 r memToReg $end
$var wire 5 ,# rd [4:0] $end
$var wire 32 -# readData [31:0] $end
$var wire 1 d regWrite $end
$var wire 1 " resetn $end
$var reg 32 .# aluResultOut [31:0] $end
$var reg 1 q memToRegOut $end
$var reg 5 /# rdOut [4:0] $end
$var reg 32 0# readDataOut [31:0] $end
$var reg 1 c regWriteOut $end
$upscope $end
$scope module wb1 $end
$var wire 32 1# aluResult [31:0] $end
$var wire 1 ! clk $end
$var wire 1 q memToReg $end
$var wire 32 2# readData [31:0] $end
$var wire 1 " resetn $end
$var wire 32 3# writeData [31:0] $end
$scope module mux1 $end
$var wire 32 4# op1 [31:0] $end
$var wire 32 5# op2 [31:0] $end
$var wire 1 q sel $end
$var wire 32 6# out [31:0] $end
$var parameter 32 7# WIDTH $end
$upscope $end
$upscope $end
$upscope $end
$scope module fu $end
$var wire 5 8# rd_mem [4:0] $end
$var wire 5 9# rd_wb [4:0] $end
$var wire 1 ) regWriteMem $end
$var wire 1 ( regWriteWb $end
$var wire 5 :# rs1_ex [4:0] $end
$var wire 5 ;# rs2_ex [4:0] $end
$var reg 2 <# forwardA [1:0] $end
$var reg 2 =# forwardB [1:0] $end
$upscope $end
$scope module hdu $end
$var wire 1 5 memReadEx $end
$var wire 1 0 pcSrc $end
$var wire 5 ># rd_ex [4:0] $end
$var wire 5 ?# rs1_id [4:0] $end
$var wire 5 @# rs2_id [4:0] $end
$var reg 1 @ IFflush $end
$var reg 1 9 ifIdWrite $end
$var reg 1 / pcWrite $end
$var reg 1 # selectNOP $end
$upscope $end
$scope module mux1 $end
$var wire 10 A# op1 [9:0] $end
$var wire 10 B# op2 [9:0] $end
$var wire 1 # sel $end
$var wire 10 C# out [9:0] $end
$var parameter 32 D# WIDTH $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 D#
b100000 7#
b100000 z"
b100000 ="
$end
#0
$dumpvars
b101001011 C#
b0 B#
b101001011 A#
b0 @#
b0 ?#
b0 >#
b0 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 6#
b0 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
bx -#
b0 ,#
b0 +#
b10000000000 *#
bx )#
b0 (#
b0 '#
bx &#
b0 %#
b0 $#
b0 ##
b0 "#
bx !#
bx ~"
z}"
bx |"
bx {"
bx y"
b0 x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
b0 o"
bx n"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
bx f"
b0 e"
bx d"
b0 c"
b0 b"
b0 a"
b10 `"
b100000 _"
bx ^"
bx ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
bx N"
b0 M"
bx L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
b0 >"
b0 <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
0!"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
bx v
0u
0t
0s
0r
0q
0p
0o
b0 n
bx m
b0 l
b0 k
b0 j
b0 i
b0 h
bx g
b0 f
0e
0d
0c
1b
b0 a
bx `
b0 _
b0 ^
b0 ]
bx \
b0 [
b0 Z
b0 Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
0O
b0 N
b10 M
b0 L
0K
0J
b0 I
b10 H
b0 G
b0 F
b10 E
b10 D
b0 C
1B
1A
0@
0?
0>
b101001011 =
b101001011 <
b0 ;
b0 :
19
b0 8
17
16
05
14
13
02
01
00
1/
b0 .
b0 -
b0 ,
1+
1*
0)
0(
b0 '
b0 &
b0 %
b0 $
0#
0"
0!
$end
#5
b100 r"
b100 y"
b100 {"
b100 p"
b100 w"
b0 m
b0 n"
b0 !#
b0 q"
b0 t"
b0 |"
b10000000000 *#
b100000 _"
b10000000000 v"
1!
#10
b0 g
b0 &#
b0 )#
b0 -#
b0 \
b0 L"
b0 ^"
b0 f"
b0 `
b0 N"
b0 ]"
b0 d"
b100000010000010000011 v
b100000010000010000011 s"
b100000010000010000011 u"
b100000010000010000011 ~"
0!
1"
#15
b1 l
b1 R"
b1 o"
b1 x"
b1 x
b1 J"
b1 a"
b1 U"
b1 W"
b1 Z"
0b
b1 j
b1 Q"
b1 b"
b1 $
b1 V
b1 @#
b1 Z
b1 M"
b1 e"
b11 I
b1 X"
b1000 r"
b1000 y"
b1000 {"
b100000010000010000011 8
b100000010000010000011 F
b100000010000010000011 N
b100000010000010000011 w
b100000010000010000011 T"
b100000010000010000011 V"
b100000010000010000011 "#
1e
1s
15
1u
b10 ""
b10 /"
b10 2"
b10 g"
1!"
b1000 p"
b1000 w"
b100 m
b100 n"
b100 !#
b100 q"
b100 t"
b100 |"
1!
#20
b100001000000100110011 v
b100001000000100110011 s"
b100001000000100110011 u"
b100001000000100110011 ~"
0!
#25
0K
0A
01
07
0+
b0 E
b0 M
b0 `"
04
0B
b1 |
b1 ,"
b1 3"
b1 E"
b1 +#
03
b1001000 =
b1001000 A#
06
b0 <
b0 C#
b1 ~
b1 #"
b1 D"
b1 -"
b1 0"
b1 C"
b10 C
b10 G
b10 L
b0 x
b0 J"
b0 a"
b0 U"
b0 W"
1#
09
0/
b1 )"
b1 :"
b1 >"
b1 Y"
1b
b10 j
b10 Q"
b10 b"
b1 &
b1 T
b1 ?#
b1 ^
b1 O"
b1 c"
b110011 I
b0 X"
b1100 r"
b1100 y"
b1100 {"
1)
1d
1r
1t
b1 .
b1 P
b1 >#
b1 k
b1 F"
b1 i"
b1 %
b1 U
b1 ;#
b1 [
b1 m"
b1 y
b1 *"
b1 ;"
b1 h"
b100001000000100110011 8
b100001000000100110011 F
b100001000000100110011 N
b100001000000100110011 w
b100001000000100110011 T"
b100001000000100110011 V"
b100001000000100110011 "#
b100 l
b100 R"
b100 o"
b100 x"
b100 n
b100 S"
b100 ##
b1100 p"
b1100 w"
b1000 m
b1000 n"
b1000 !#
b1000 q"
b1000 t"
b1000 |"
1!
#30
b10100000000 g
b10100000000 &#
b10100000000 )#
b10100000000 -#
b1000001000000110110011 v
b1000001000000110110011 s"
b1000001000000110110011 u"
b1000001000000110110011 ~"
0!
#35
1+
b10 E
b10 M
b10 `"
b1001000 <
b1001000 C#
0#
19
1/
b0 )"
b0 :"
b0 >"
b1 ."
b1 1"
b1 9"
b10 :
b10 X
b10 %"
b10 @"
b10 =#
b10 ;
b10 Y
b10 &"
b10 5"
b10 <#
b10100000000 W
b10100000000 $"
b10100000000 7"
b10100000000 B"
b10100000000 P"
b10100000000 \"
b10100000000 3#
b10100000000 6#
0e
0s
05
0u
b0 ""
b0 /"
b0 2"
b0 g"
0!"
b10 .
b10 P
b10 >#
b10 k
b10 F"
b10 i"
b1 '
b1 S
b1 :#
b1 _
b1 k"
b0 y
b0 *"
b0 ;"
b0 h"
b1 }
b1 G"
b1 $#
b1 (#
b1 -
b1 Q
b1 8#
b1 i
b1 I"
b1 ,#
b1 {
b1 +"
b1 6"
b1 A"
b1 H"
b1 %#
b1 '#
1(
1c
1q
b1 z
b1 .#
b1 1#
b1 4#
b10100000000 f
b10100000000 0#
b10100000000 2#
b10100000000 5#
1!
#40
b101 g
b101 &#
b101 )#
b101 -#
0!
#45
b101 ~
b101 #"
b101 D"
b101 -"
b101 0"
b101 C"
b101 ."
b101 1"
b101 9"
b101 W
b101 $"
b101 7"
b101 B"
b101 P"
b101 \"
b101 3#
b101 6#
b1 :
b1 X
b1 %"
b1 @"
b1 =#
b1 ;
b1 Y
b1 &"
b1 5"
b1 <#
b1010 |
b1010 ,"
b1010 3"
b1010 E"
b1010 +#
b10 Z"
0b
b11 j
b11 Q"
b11 b"
b10 $
b10 V
b10 @#
b10 Z
b10 M"
b10 e"
b10000 r"
b10000 y"
b10000 {"
b1 ,
b1 R
b1 9#
b1 h
b1 K"
b1 ["
b1 /#
b101 f
b101 0#
b101 2#
b101 5#
0)
0d
0r
0t
b10 -
b10 Q
b10 8#
b10 i
b10 I"
b10 ,#
1e
b10 ""
b10 /"
b10 2"
b10 g"
b1000001000000110110011 8
b1000001000000110110011 F
b1000001000000110110011 N
b1000001000000110110011 w
b1000001000000110110011 T"
b1000001000000110110011 V"
b1000001000000110110011 "#
b1000 l
b1000 R"
b1000 o"
b1000 x"
b1000 n
b1000 S"
b1000 ##
b10000 p"
b10000 w"
b1100 m
b1100 n"
b1100 !#
b1100 q"
b1100 t"
b1100 |"
1!
#50
b0 g
b0 &#
b0 )#
b0 -#
b1000000000100011000001000110011 v
b1000000000100011000001000110011 s"
b1000000000100011000001000110011 u"
b1000000000100011000001000110011 ~"
0!
#55
b110 E
b110 M
b110 `"
b1011000 <
b1011000 C#
b1011000 =
b1011000 A#
b110 D
b110 H
b1 Z"
b11 Y"
b100 j
b100 Q"
b100 b"
b1 $
b1 V
b1 @#
b1 Z
b1 M"
b1 e"
b11 &
b11 T
b11 ?#
b11 ^
b11 O"
b11 c"
b0 ."
b0 1"
b0 9"
b1010 ~
b1010 #"
b1010 D"
b1010 -"
b1010 0"
b1010 C"
b10 :
b10 X
b10 %"
b10 @"
b10 =#
b0 ;
b0 Y
b0 &"
b0 5"
b0 <#
b1010 W
b1010 $"
b1010 7"
b1010 B"
b1010 P"
b1010 \"
b1010 3#
b1010 6#
b10100 r"
b10100 y"
b10100 {"
b1000000000100011000001000110011 8
b1000000000100011000001000110011 F
b1000000000100011000001000110011 N
b1000000000100011000001000110011 w
b1000000000100011000001000110011 T"
b1000000000100011000001000110011 V"
b1000000000100011000001000110011 "#
b1100 l
b1100 R"
b1100 o"
b1100 x"
b1100 n
b1100 S"
b1100 ##
b11 .
b11 P
b11 >#
b11 k
b11 F"
b11 i"
b10 %
b10 U
b10 ;#
b10 [
b10 m"
1)
1d
b101 }
b101 G"
b101 $#
b101 (#
b1010 {
b1010 +"
b1010 6"
b1010 A"
b1010 H"
b1010 %#
b1010 '#
0(
0c
0q
b10 ,
b10 R
b10 9#
b10 h
b10 K"
b10 ["
b10 /#
b1010 z
b1010 .#
b1010 1#
b1010 4#
b0 f
b0 0#
b0 2#
b0 5#
b10100 p"
b10100 w"
b10000 m
b10000 n"
b10000 !#
b10000 q"
b10000 t"
b10000 |"
1!
#60
b100100111001010110011 v
b100100111001010110011 s"
b100100111001010110011 u"
b100100111001010110011 ~"
b101 \
b101 L"
b101 ^"
b101 f"
0!
#65
b0 E
b0 M
b0 `"
b1000000 <
b1000000 C#
b1000000 =
b1000000 A#
b0 D
b0 H
b1010 ."
b1010 1"
b1010 9"
b101 ~
b101 #"
b101 D"
b101 -"
b101 0"
b101 C"
b101 |
b101 ,"
b101 3"
b101 E"
b101 +#
b10 ;
b10 Y
b10 &"
b10 5"
b10 <#
b0 :
b0 X
b0 %"
b0 @"
b0 =#
b101 )"
b101 :"
b101 >"
b100 Y"
b101 j
b101 Q"
b101 b"
b100 &
b100 T
b100 ?#
b100 ^
b100 O"
b100 c"
b11000 r"
b11000 y"
b11000 {"
1(
1c
b1010 }
b1010 G"
b1010 $#
b1010 (#
b11 -
b11 Q
b11 8#
b11 i
b11 I"
b11 ,#
b110 ""
b110 /"
b110 2"
b110 g"
b100 .
b100 P
b100 >#
b100 k
b100 F"
b100 i"
b1 %
b1 U
b1 ;#
b1 [
b1 m"
b11 '
b11 S
b11 :#
b11 _
b11 k"
b101 ]
b101 '"
b101 <"
b101 l"
b100100111001010110011 8
b100100111001010110011 F
b100100111001010110011 N
b100100111001010110011 w
b100100111001010110011 T"
b100100111001010110011 V"
b100100111001010110011 "#
b10000 l
b10000 R"
b10000 o"
b10000 x"
b10000 n
b10000 S"
b10000 ##
b11000 p"
b11000 w"
b10100 m
b10100 n"
b10100 !#
b10100 q"
b10100 t"
b10100 |"
1!
#70
b100011110001100110011 v
b100011110001100110011 s"
b100011110001100110011 u"
b100011110001100110011 ~"
0!
#75
b1 E
b1 M
b1 `"
b1000100 <
b1000100 C#
b1000100 =
b1000100 A#
b1 D
b1 H
b11 Y"
b110 j
b110 Q"
b110 b"
b11 &
b11 T
b11 ?#
b11 ^
b11 O"
b11 c"
b101 ."
b101 1"
b101 9"
b10 ;
b10 Y
b10 &"
b10 5"
b10 <#
b101 W
b101 $"
b101 7"
b101 B"
b101 P"
b101 \"
b101 3#
b101 6#
b11100 r"
b11100 y"
b11100 {"
b100011110001100110011 8
b100011110001100110011 F
b100011110001100110011 N
b100011110001100110011 w
b100011110001100110011 T"
b100011110001100110011 V"
b100011110001100110011 "#
b10100 l
b10100 R"
b10100 o"
b10100 x"
b10100 n
b10100 S"
b10100 ##
b0 ""
b0 /"
b0 2"
b0 g"
b101 .
b101 P
b101 >#
b101 k
b101 F"
b101 i"
b100 '
b100 S
b100 :#
b100 _
b100 k"
b101 }
b101 G"
b101 $#
b101 (#
b100 -
b100 Q
b100 8#
b100 i
b100 I"
b100 ,#
b101 {
b101 +"
b101 6"
b101 A"
b101 H"
b101 %#
b101 '#
b11 ,
b11 R
b11 9#
b11 h
b11 K"
b11 ["
b11 /#
b101 z
b101 .#
b101 1#
b101 4#
b11100 p"
b11100 w"
b11000 m
b11000 n"
b11000 !#
b11000 q"
b11000 t"
b11000 |"
1!
#80
b11000000010001000100011 v
b11000000010001000100011 s"
b11000000010001000100011 u"
b11000000010001000100011 ~"
0!
#85
1B
12
b10 E
b10 M
b10 `"
1A
1K
0+
14
11
b10 D
b10 H
b10001011 <
b10001011 C#
13
b10001011 =
b10001011 A#
0*
b0 ."
b0 1"
b0 9"
b0 C
b0 G
b0 L
b100 x
b100 J"
b100 a"
b100 U"
b100 W"
b0 ;
b0 Y
b0 &"
b0 5"
b0 <#
b110 Z"
b0 Y"
b100 j
b100 Q"
b100 b"
b110 $
b110 V
b110 @#
b110 Z
b110 M"
b110 e"
b0 &
b0 T
b0 ?#
b0 ^
b0 O"
b0 c"
b100011 I
b100 X"
b100000 r"
b100000 y"
b100000 {"
b100 ,
b100 R
b100 9#
b100 h
b100 K"
b100 ["
b100 /#
b101 -
b101 Q
b101 8#
b101 i
b101 I"
b101 ,#
b1 ""
b1 /"
b1 2"
b1 g"
b110 .
b110 P
b110 >#
b110 k
b110 F"
b110 i"
b11 '
b11 S
b11 :#
b11 _
b11 k"
b11000000010001000100011 8
b11000000010001000100011 F
b11000000010001000100011 N
b11000000010001000100011 w
b11000000010001000100011 T"
b11000000010001000100011 V"
b11000000010001000100011 "#
b11100 l
b11100 R"
b11100 o"
b11100 x"
b11000 n
b11000 S"
b11000 ##
b100000 p"
b100000 w"
b11100 m
b11100 n"
b11100 !#
b11100 q"
b11100 t"
b11100 |"
1!
#90
b0 \
b0 L"
b0 ^"
b0 f"
b10000000010001110000011 v
b10000000010001110000011 s"
b10000000010001110000011 u"
b10000000010001110000011 ~"
0!
#95
1+
17
02
0K
1*
b101001011 <
b101001011 C#
01
b101001011 =
b101001011 A#
16
b100 Z"
b111 j
b111 Q"
b111 b"
b100 $
b100 V
b100 @#
b100 Z
b100 M"
b100 e"
b11 I
b100 )"
b100 :"
b100 >"
b10 :
b10 X
b10 %"
b10 @"
b10 =#
b100100 r"
b100100 y"
b100100 {"
b10000000010001110000011 8
b10000000010001110000011 F
b10000000010001110000011 N
b10000000010001110000011 w
b10000000010001110000011 T"
b10000000010001110000011 V"
b10000000010001110000011 "#
b100000 l
b100000 R"
b100000 o"
b100000 x"
b11100 n
b11100 S"
b11100 ##
0e
1s
1p
b10 ""
b10 /"
b10 2"
b10 g"
1!"
b100 .
b100 P
b100 >#
b100 k
b100 F"
b100 i"
b110 %
b110 U
b110 ;#
b110 [
b110 m"
b0 '
b0 S
b0 :#
b0 _
b0 k"
b0 ]
b0 '"
b0 <"
b0 l"
b100 y
b100 *"
b100 ;"
b100 h"
b110 -
b110 Q
b110 8#
b110 i
b110 I"
b110 ,#
b101 ,
b101 R
b101 9#
b101 h
b101 K"
b101 ["
b101 /#
b100100 p"
b100100 w"
b100000 m
b100000 n"
b100000 !#
b100000 q"
b100000 t"
b100000 |"
1!
#100
b1000000000100111000010000110011 v
b1000000000100111000010000110011 s"
b1000000000100111000010000110011 u"
b1000000000100111000010000110011 ~"
0!
#105
b110 D
b110 H
0K
0A
01
07
0+
b0 E
b0 M
b0 `"
04
0B
b100 |
b100 ,"
b100 3"
b100 E"
b100 +#
03
b1011000 =
b1011000 A#
06
b0 <
b0 C#
b100 ~
b100 #"
b100 D"
b100 -"
b100 0"
b100 C"
b10 C
b10 G
b10 L
b0 x
b0 J"
b0 a"
b0 U"
b0 W"
1#
09
0/
b0 :
b0 X
b0 %"
b0 @"
b0 =#
b1 Z"
b111 Y"
b1000 j
b1000 Q"
b1000 b"
b1 $
b1 V
b1 @#
b1 Z
b1 M"
b1 e"
b111 &
b111 T
b111 ?#
b111 ^
b111 O"
b111 c"
b110011 I
b0 X"
b101000 r"
b101000 y"
b101000 {"
b110 ,
b110 R
b110 9#
b110 h
b110 K"
b110 ["
b110 /#
0)
0d
1r
1o
b100 -
b100 Q
b100 8#
b100 i
b100 I"
b100 ,#
1e
0p
15
1u
b111 .
b111 P
b111 >#
b111 k
b111 F"
b111 i"
b100 %
b100 U
b100 ;#
b100 [
b100 m"
b1000000000100111000010000110011 8
b1000000000100111000010000110011 F
b1000000000100111000010000110011 N
b1000000000100111000010000110011 w
b1000000000100111000010000110011 T"
b1000000000100111000010000110011 V"
b1000000000100111000010000110011 "#
b100000 l
b100000 R"
b100000 o"
b100000 x"
b100000 n
b100000 S"
b100000 ##
b101000 p"
b101000 w"
b100100 m
b100100 n"
b100100 !#
b100100 q"
b100100 t"
b100100 |"
1!
#110
b101 \
b101 L"
b101 ^"
b101 f"
b1001000110010010110011 v
b1001000110010010110011 s"
b1001000110010010110011 u"
b1001000110010010110011 ~"
0!
#115
1+
b110 E
b110 M
b110 `"
b1011000 <
b1011000 C#
b101 ~
b101 #"
b101 D"
b101 -"
b101 0"
b101 C"
0#
19
1/
b101 )"
b101 :"
b101 >"
b100 ."
b100 1"
b100 9"
b10 ;
b10 Y
b10 &"
b10 5"
b10 <#
b0 W
b0 $"
b0 7"
b0 B"
b0 P"
b0 \"
b0 3#
b0 6#
0e
0s
05
0u
b0 ""
b0 /"
b0 2"
b0 g"
0!"
b1000 .
b1000 P
b1000 >#
b1000 k
b1000 F"
b1000 i"
b1 %
b1 U
b1 ;#
b1 [
b1 m"
b111 '
b111 S
b111 :#
b111 _
b111 k"
b101 ]
b101 '"
b101 <"
b101 l"
b0 y
b0 *"
b0 ;"
b0 h"
1)
1d
0o
1t
b100 }
b100 G"
b100 $#
b100 (#
b111 -
b111 Q
b111 8#
b111 i
b111 I"
b111 ,#
b100 {
b100 +"
b100 6"
b100 A"
b100 H"
b100 %#
b100 '#
0(
0c
1q
b100 ,
b100 R
b100 9#
b100 h
b100 K"
b100 ["
b100 /#
b100 z
b100 .#
b100 1#
b100 4#
1!
#120
b10100000000 g
b10100000000 &#
b10100000000 )#
b10100000000 -#
0!
#125
b1 E
b1 M
b1 `"
b1000100 <
b1000100 C#
b1000100 =
b1000100 A#
b1 D
b1 H
b10100000000 ."
b10100000000 1"
b10100000000 9"
b10100000000 W
b10100000000 $"
b10100000000 7"
b10100000000 B"
b10100000000 P"
b10100000000 \"
b10100000000 3#
b10100000000 6#
b1 ;
b1 Y
b1 &"
b1 5"
b1 <#
b10011111011 |
b10011111011 ,"
b10011111011 3"
b10011111011 E"
b10011111011 +#
b10 Z"
b1000 Y"
b1001 j
b1001 Q"
b1001 b"
b10 $
b10 V
b10 @#
b10 Z
b10 M"
b10 e"
b1000 &
b1000 T
b1000 ?#
b1000 ^
b1000 O"
b1000 c"
b101100 r"
b101100 y"
b101100 {"
1(
1c
b111 ,
b111 R
b111 9#
b111 h
b111 K"
b111 ["
b111 /#
b10100000000 f
b10100000000 0#
b10100000000 2#
b10100000000 5#
0)
0d
0r
0t
b101 }
b101 G"
b101 $#
b101 (#
b1000 -
b1000 Q
b1000 8#
b1000 i
b1000 I"
b1000 ,#
1e
b110 ""
b110 /"
b110 2"
b110 g"
b1001000110010010110011 8
b1001000110010010110011 F
b1001000110010010110011 N
b1001000110010010110011 w
b1001000110010010110011 T"
b1001000110010010110011 V"
b1001000110010010110011 "#
b100100 l
b100100 R"
b100100 o"
b100100 x"
b100100 n
b100100 S"
b100100 ##
b101100 p"
b101100 w"
b101000 m
b101000 n"
b101000 !#
b101000 q"
b101000 t"
b101000 |"
1!
#130
b0 g
b0 &#
b0 )#
b0 -#
b1010 \
b1010 L"
b1010 ^"
b1010 f"
b100100000010010000100011 v
b100100000010010000100011 s"
b100100000010010000100011 u"
b100100000010010000100011 ~"
0!
#135
1B
12
b10 E
b10 M
b10 `"
1A
1K
0+
14
11
b10 D
b10 H
b10001011 <
b10001011 C#
13
b10001011 =
b10001011 A#
0*
b0 C
b0 G
b0 L
b1000 x
b1000 J"
b1000 a"
b1000 U"
b1000 W"
b1010 ~
b1010 #"
b1010 D"
b1010 -"
b1010 0"
b1010 C"
b1001 Z"
b0 Y"
b1000 j
b1000 Q"
b1000 b"
b1001 $
b1001 V
b1001 @#
b1001 Z
b1001 M"
b1001 e"
b0 &
b0 T
b0 ?#
b0 ^
b0 O"
b0 c"
b100011 I
b1000 X"
b10011111011 |
b10011111011 ,"
b10011111011 3"
b10011111011 E"
b10011111011 +#
b1010 )"
b1010 :"
b1010 >"
b10011111011 ."
b10011111011 1"
b10011111011 9"
b10 ;
b10 Y
b10 &"
b10 5"
b10 <#
b10011111011 W
b10011111011 $"
b10011111011 7"
b10011111011 B"
b10011111011 P"
b10011111011 \"
b10011111011 3#
b10011111011 6#
b110000 r"
b110000 y"
b110000 {"
b100100000010010000100011 8
b100100000010010000100011 F
b100100000010010000100011 N
b100100000010010000100011 w
b100100000010010000100011 T"
b100100000010010000100011 V"
b100100000010010000100011 "#
b110000 l
b110000 R"
b110000 o"
b110000 x"
b101000 n
b101000 S"
b101000 ##
b1 ""
b1 /"
b1 2"
b1 g"
b1001 .
b1001 P
b1001 >#
b1001 k
b1001 F"
b1001 i"
b10 %
b10 U
b10 ;#
b10 [
b10 m"
b1000 '
b1000 S
b1000 :#
b1000 _
b1000 k"
b1010 ]
b1010 '"
b1010 <"
b1010 l"
1)
1d
b10011111011 {
b10011111011 +"
b10011111011 6"
b10011111011 A"
b10011111011 H"
b10011111011 %#
b10011111011 '#
0(
0c
0q
b1000 ,
b1000 R
b1000 9#
b1000 h
b1000 K"
b1000 ["
b1000 /#
b10011111011 z
b10011111011 .#
b10011111011 1#
b10011111011 4#
b0 f
b0 0#
b0 2#
b0 5#
b110000 p"
b110000 w"
b101100 m
b101100 n"
b101100 !#
b101100 q"
b101100 t"
b101100 |"
1!
#140
b100000000010010100000011 v
b100000000010010100000011 s"
b100000000010010100000011 u"
b100000000010010100000011 ~"
b0 \
b0 L"
b0 ^"
b0 f"
0!
#145
1+
17
02
0K
1*
b101001011 <
b101001011 C#
01
b101001011 =
b101001011 A#
16
b0 ."
b0 1"
b0 9"
b10011111011 ~
b10011111011 #"
b10011111011 D"
b10011111011 -"
b10011111011 0"
b10011111011 C"
b10011111011 |
b10011111011 ,"
b10011111011 3"
b10011111011 E"
b10011111011 +#
b10 :
b10 X
b10 %"
b10 @"
b10 =#
b0 ;
b0 Y
b0 &"
b0 5"
b0 <#
b1000 )"
b1000 :"
b1000 >"
b1000 Z"
b1010 j
b1010 Q"
b1010 b"
b1000 $
b1000 V
b1000 @#
b1000 Z
b1000 M"
b1000 e"
b11 I
b110100 r"
b110100 y"
b110100 {"
1(
1c
b1010 }
b1010 G"
b1010 $#
b1010 (#
b1001 -
b1001 Q
b1001 8#
b1001 i
b1001 I"
b1001 ,#
0e
1s
1p
b10 ""
b10 /"
b10 2"
b10 g"
1!"
b1000 .
b1000 P
b1000 >#
b1000 k
b1000 F"
b1000 i"
b1001 %
b1001 U
b1001 ;#
b1001 [
b1001 m"
b0 '
b0 S
b0 :#
b0 _
b0 k"
b0 ]
b0 '"
b0 <"
b0 l"
b1000 y
b1000 *"
b1000 ;"
b1000 h"
b100000000010010100000011 8
b100000000010010100000011 F
b100000000010010100000011 N
b100000000010010100000011 w
b100000000010010100000011 T"
b100000000010010100000011 V"
b100000000010010100000011 "#
b110100 l
b110100 R"
b110100 o"
b110100 x"
b101100 n
b101100 S"
b101100 ##
b110100 p"
b110100 w"
b110000 m
b110000 n"
b110000 !#
b110000 q"
b110000 t"
b110000 |"
1!
#150
b100101010000101001100011 v
b100101010000101001100011 s"
b100101010000101001100011 u"
b100101010000101001100011 ~"
0!
#155
b110 D
b110 H
07
0+
b0 E
b0 M
b0 `"
04
0B
0A
0*
b0 <
b0 C#
1>
b1 C
b1 G
b1 L
1J
b1000011010 =
b1000011010 A#
06
b1000 |
b1000 ,"
b1000 3"
b1000 E"
b1000 +#
1#
09
0/
b0 x
b0 J"
b0 a"
b0 U"
b0 W"
b1000 ~
b1000 #"
b1000 D"
b1000 -"
b1000 0"
b1000 C"
b1001 Z"
b1010 Y"
b10100 j
b10100 Q"
b10100 b"
b1001 $
b1001 V
b1001 @#
b1001 Z
b1001 M"
b1001 e"
b1010 &
b1010 T
b1010 ?#
b1010 ^
b1010 O"
b1010 c"
b1100011 I
b0 X"
b0 :
b0 X
b0 %"
b0 @"
b0 =#
b111000 r"
b111000 y"
b111000 {"
b100101010000101001100011 8
b100101010000101001100011 F
b100101010000101001100011 N
b100101010000101001100011 w
b100101010000101001100011 T"
b100101010000101001100011 V"
b100101010000101001100011 "#
b110000 l
b110000 R"
b110000 o"
b110000 x"
b110000 n
b110000 S"
b110000 ##
1e
0p
15
1u
b1010 .
b1010 P
b1010 >#
b1010 k
b1010 F"
b1010 i"
b1000 %
b1000 U
b1000 ;#
b1000 [
b1000 m"
0)
0d
1r
1o
b10011111011 }
b10011111011 G"
b10011111011 $#
b10011111011 (#
b1000 -
b1000 Q
b1000 8#
b1000 i
b1000 I"
b1000 ,#
b1001 ,
b1001 R
b1001 9#
b1001 h
b1001 K"
b1001 ["
b1001 /#
b111000 p"
b111000 w"
b110100 m
b110100 n"
b110100 !#
b110100 q"
b110100 t"
b110100 |"
1!
#160
b100101010000110001100011 v
b100101010000110001100011 s"
b100101010000110001100011 u"
b100101010000110001100011 ~"
0!
#165
1?
b110 E
b110 M
b110 `"
14
b1000011010 <
b1000011010 C#
b0 W
b0 $"
b0 7"
b0 B"
b0 P"
b0 \"
b0 3#
b0 6#
b1000 ."
b1000 1"
b1000 9"
b0 ~
b0 #"
b0 D"
b0 -"
b0 0"
b0 C"
b0 |
b0 ,"
b0 3"
b0 E"
b0 +#
0#
19
1/
b10 ;
b10 Y
b10 &"
b10 5"
b10 <#
b0 )"
b0 :"
b0 >"
0(
0c
1q
b1000 ,
b1000 R
b1000 9#
b1000 h
b1000 K"
b1000 ["
b1000 /#
b1000 z
b1000 .#
b1000 1#
b1000 4#
1)
1d
0o
1t
b1000 }
b1000 G"
b1000 $#
b1000 (#
b1010 -
b1010 Q
b1010 8#
b1010 i
b1010 I"
b1010 ,#
b1000 {
b1000 +"
b1000 6"
b1000 A"
b1000 H"
b1000 %#
b1000 '#
0e
0s
05
0u
b0 ""
b0 /"
b0 2"
b0 g"
0!"
b10100 .
b10100 P
b10100 >#
b10100 k
b10100 F"
b10100 i"
b1001 %
b1001 U
b1001 ;#
b1001 [
b1001 m"
b1010 '
b1010 S
b1010 :#
b1010 _
b1010 k"
b0 y
b0 *"
b0 ;"
b0 h"
1!
#170
0!
#175
b11000 j
b11000 Q"
b11000 b"
b0 ."
b0 1"
b0 9"
b1 ;
b1 Y
b1 &"
b1 5"
b1 <#
b111100 r"
b111100 y"
b111100 {"
b100101010000110001100011 8
b100101010000110001100011 F
b100101010000110001100011 N
b100101010000110001100011 w
b100101010000110001100011 T"
b100101010000110001100011 V"
b100101010000110001100011 "#
b110100 l
b110100 R"
b110100 o"
b110100 x"
b110100 n
b110100 S"
b110100 ##
1s
b110 ""
b110 /"
b110 2"
b110 g"
0)
0d
0r
0t
b0 }
b0 G"
b0 $#
b0 (#
b10100 -
b10100 Q
b10100 8#
b10100 i
b10100 I"
b10100 ,#
b0 {
b0 +"
b0 6"
b0 A"
b0 H"
b0 %#
b0 '#
1(
1c
b1010 ,
b1010 R
b1010 9#
b1010 h
b1010 K"
b1010 ["
b1010 /#
b0 z
b0 .#
b0 1#
b0 4#
b111100 p"
b111100 w"
b111000 m
b111000 n"
b111000 !#
b111000 q"
b111000 t"
b111000 |"
1!
#180
b0 v
b0 s"
b0 u"
b0 ~"
0!
#185
17
1+
1B
b10 D
b10 H
0?
b10 E
b10 M
b10 `"
14
1A
1*
b101001011 <
b101001011 C#
0#
0@
0>
b0 C
b0 G
b0 L
0J
b101001011 =
b101001011 A#
16
00
0O
b0 ;
b0 Y
b0 &"
b0 5"
b0 <#
b0 Z"
b0 Y"
1b
b0 j
b0 Q"
b0 b"
b0 $
b0 V
b0 @#
b0 Z
b0 M"
b0 e"
b0 &
b0 T
b0 ?#
b0 ^
b0 O"
b0 c"
b0 I
b1000000 r"
b1000000 y"
b1000000 {"
0(
0c
0q
b10100 ,
b10100 R
b10100 9#
b10100 h
b10100 K"
b10100 ["
b10100 /#
1r
b11000 .
b11000 P
b11000 >#
b11000 k
b11000 F"
b11000 i"
b0 8
b0 F
b0 N
b0 w
b0 T"
b0 V"
b0 "#
b111000 l
b111000 R"
b111000 o"
b111000 x"
b111000 n
b111000 S"
b111000 ##
b1000000 p"
b1000000 w"
b111100 m
b111100 n"
b111100 !#
b111100 q"
b111100 t"
b111100 |"
1!
#190
0!
#195
b1000100 r"
b1000100 y"
b1000100 {"
b111100 l
b111100 R"
b111100 o"
b111100 x"
b111100 n
b111100 S"
b111100 ##
1e
15
1u
b10 ""
b10 /"
b10 2"
b10 g"
1!"
b0 .
b0 P
b0 >#
b0 k
b0 F"
b0 i"
b0 %
b0 U
b0 ;#
b0 [
b0 m"
b0 '
b0 S
b0 :#
b0 _
b0 k"
b11000 -
b11000 Q
b11000 8#
b11000 i
b11000 I"
b11000 ,#
1q
b1000100 p"
b1000100 w"
b1000000 m
b1000000 n"
b1000000 !#
b1000000 q"
b1000000 t"
b1000000 |"
1!
#200
0!
#205
b1001000 r"
b1001000 y"
b1001000 {"
b11000 ,
b11000 R
b11000 9#
b11000 h
b11000 K"
b11000 ["
b11000 /#
1)
1d
1t
b0 -
b0 Q
b0 8#
b0 i
b0 I"
b0 ,#
b1000000 l
b1000000 R"
b1000000 o"
b1000000 x"
b1000000 n
b1000000 S"
b1000000 ##
b1001000 p"
b1001000 w"
b1000100 m
b1000100 n"
b1000100 !#
b1000100 q"
b1000100 t"
b1000100 |"
1!
#210
b10100000000 g
b10100000000 &#
b10100000000 )#
b10100000000 -#
0!
