# riscv-processor
Single-cycle RISC-V core. 5-stage pipelined processor. Complete RV32I instruction set with proper hazard handling Branch prediction (2-bit and Gshare predictors) L1 instruction and data caches with LRU replacement Comprehensive verification framework with performance analysis
