{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712832055495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712832055495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 17:40:54 2024 " "Processing started: Thu Apr 11 17:40:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712832055495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712832055495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iir_filter_5tabs -c iir_filter_5tabs " "Command: quartus_map --read_settings_files=on --write_settings_files=off iir_filter_5tabs -c iir_filter_5tabs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712832055495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712832055783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712832055783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir_filter_5tabs.v 1 1 " "Found 1 design units, including 1 entities, in source file iir_filter_5tabs.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_filter_5tabs " "Found entity 1: iir_filter_5tabs" {  } { { "iir_filter_5tabs.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/iir_filter_5tabs.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712832061781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712832061781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iir_filter_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file iir_filter_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 iir_stage " "Found entity 1: iir_stage" {  } { { "IIR_filter_stage.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/IIR_filter_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712832061783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712832061783 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rst_n IIR_filter_stage.v(27) " "Verilog HDL error at IIR_filter_stage.v(27): object \"rst_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "IIR_filter_stage.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/IIR_filter_stage.v" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1712832061786 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rst_n IIR_filter_stage.v(28) " "Verilog HDL error at IIR_filter_stage.v(28): object \"rst_n\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "IIR_filter_stage.v" "" { Text "C:/THANHDO_LAB_Verilog/ThanhDo_Verilog/test_bench/IIR_filter_stage.v" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1712832061786 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712832061828 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 11 17:41:01 2024 " "Processing ended: Thu Apr 11 17:41:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712832061828 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712832061828 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712832061828 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712832061828 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712832062415 ""}
