var a137425 =
[
    [ "ADC Peripheral Access Layer", "d7/d35/a137426.html", "d7/d35/a137426" ],
    [ "CMP Peripheral Access Layer", "d2/dcc/a137428.html", "d2/dcc/a137428" ],
    [ "DAC Peripheral Access Layer", "d0/d12/a137430.html", "d0/d12/a137430" ],
    [ "DMA Peripheral Access Layer", "d4/d16/a137432.html", "d4/d16/a137432" ],
    [ "DMAMUX Peripheral Access Layer", "d6/dce/a137434.html", "d6/dce/a137434" ],
    [ "FGPIO Peripheral Access Layer", "d2/db5/a137436.html", "d2/db5/a137436" ],
    [ "FTFA Peripheral Access Layer", "da/d98/a137438.html", "da/d98/a137438" ],
    [ "GPIO Peripheral Access Layer", "de/db7/a137440.html", "de/db7/a137440" ],
    [ "I2C Peripheral Access Layer", "d8/d25/a137442.html", "d8/d25/a137442" ],
    [ "I2S Peripheral Access Layer", "db/dd7/a137444.html", "db/dd7/a137444" ],
    [ "LLWU Peripheral Access Layer", "d8/d5b/a137446.html", "d8/d5b/a137446" ],
    [ "LPTMR Peripheral Access Layer", "d8/d0e/a137448.html", "d8/d0e/a137448" ],
    [ "MCG Peripheral Access Layer", "d4/d06/a137450.html", "d4/d06/a137450" ],
    [ "MCM Peripheral Access Layer", "dd/d61/a137452.html", "dd/d61/a137452" ],
    [ "MTB Peripheral Access Layer", "de/d59/a137454.html", "de/d59/a137454" ],
    [ "MTBDWT Peripheral Access Layer", "d0/d3d/a137456.html", "d0/d3d/a137456" ],
    [ "NV Peripheral Access Layer", "d7/db9/a137458.html", "d7/db9/a137458" ],
    [ "OSC Peripheral Access Layer", "da/dcc/a137460.html", "da/dcc/a137460" ],
    [ "PIT Peripheral Access Layer", "dd/d17/a137462.html", "dd/d17/a137462" ],
    [ "PMC Peripheral Access Layer", "d8/d35/a137464.html", "d8/d35/a137464" ],
    [ "PORT Peripheral Access Layer", "dc/de4/a137466.html", "dc/de4/a137466" ],
    [ "RCM Peripheral Access Layer", "dd/dad/a137468.html", "dd/dad/a137468" ],
    [ "ROM Peripheral Access Layer", "d2/d44/a137470.html", "d2/d44/a137470" ],
    [ "RTC Peripheral Access Layer", "d0/d46/a137472.html", "d0/d46/a137472" ],
    [ "SIM Peripheral Access Layer", "d5/de2/a137474.html", "d5/de2/a137474" ],
    [ "SMC Peripheral Access Layer", "d0/d7e/a137476.html", "d0/d7e/a137476" ],
    [ "SPI Peripheral Access Layer", "d7/de7/a137478.html", "d7/de7/a137478" ],
    [ "TPM Peripheral Access Layer", "d0/d3f/a137480.html", "d0/d3f/a137480" ],
    [ "TSI Peripheral Access Layer", "d4/d8e/a137482.html", "d4/d8e/a137482" ],
    [ "UART Peripheral Access Layer", "dc/d94/a137484.html", "dc/d94/a137484" ],
    [ "UART0 Peripheral Access Layer", "df/dfe/a137486.html", "df/dfe/a137486" ],
    [ "USB Peripheral Access Layer", "d8/d93/a137488.html", "d8/d93/a137488" ]
];