# Linx Stack Alignment Matrix (v0.2)

Last updated: 2026-02-10

This document tracks **end-to-end alignment** of the Linx stack (spec â†’ compiler â†’ emulator â†’ OS â†’ RTL/models) for
bring-up-critical features. It is intended to be kept up-to-date as work lands across repos under `~/`.

Legend:

- âœ… implemented + tested
- ğŸŸ¡ implemented but missing tests / incomplete
- âŒ not implemented

## Feature matrix

| Feature | Spec (linxisa) | Golden (linxisa) | LLVM (llvm-project) | QEMU (qemu) | Linux (linux) | RTL (linxisa/Janus) | pyCircuit/Janus SW model | Tests/Gates |
|---|---|---|---|---|---|---|---|---|
| Decoupled blocks (`BSTART.<type>` header + `B.TEXT` body) | âœ… `docs/architecture/isa-manual/src/chapters/04_block_isa.adoc` (`blockisa-forms-decoupled`) | âœ… `isa/spec/current/linxisa-v0.2.json` (opcode: `B.TEXT`) | âœ… `llvm/lib/Target/LinxISA/LinxISABlockify.cpp` | âœ… `target/linx/insn32.decode`, `target/linx/translate.c`, `target/linx/cpu.h` | ğŸŸ¡ `arch/linx/` trap/resume aligned; decoupled execution not used by Linux yet | âŒ (pending) | âŒ (pending) | âœ… QEMU: `qemu/scripts/linxisa/run-tile-copy-btext.sh`; âœ… LLVM lit: `llvm/test/CodeGen/LinxISA/*` |
| Restartable templates (`FENTRY/FEXIT/FRET*/MCOPY/MSET`) | âœ… `docs/architecture/isa-manual/src/chapters/06_templates.adoc`, `docs/architecture/isa-manual/src/chapters/09_system_and_privilege.adoc` | âœ… `isa/spec/current/linxisa-v0.2.json` (template opcodes) | âœ… prologue/epilogue + template emission: `llvm/lib/Target/LinxISA/*` | âœ… `target/linx/translate.c`, `target/linx/helper.c` | ğŸŸ¡ trap routing + `TRAPNO` decode aligned; EBSTATE/template-restart integration pending | âŒ (pending) | âŒ (pending) | âœ… QEMU: `qemu/scripts/linxisa/run-mcopy-mset-basic.sh` |
| v0.2 trap ABI (`TRAPNO` encoding + `EBARG` group + `ACRC/ACRE`) | âœ… `docs/architecture/isa-manual/src/chapters/09_system_and_privilege.adoc`, `docs/architecture/isa-manual/src/generated/trapno_encoding.adoc` | âœ… `isa/golden/v0.2/state/system_registers.json` (`trapno_encoding`, `ebarg_group`) | âœ… SSR symbol names + EBARG IDs in `llvm/lib/Target/LinxISA/{AsmParser,MCTargetDesc}` | âœ… `target/linx/{cpu.c,helper.c,translate.c}` | âœ… `arch/linx/kernel/{entry.S,traps.c}` | âŒ (pending) | âŒ (pending) | âœ… `tools/isa/validate_spec.py` (v0.2 guards); âœ… denylist gate `tools/isa/check_no_legacy_v02.py`; âœ… cross-repo legacy scan (`--extra-root`); âœ… QEMU runtime: `tests/qemu/tests/11_system.c` |
| Debug BP/WP SSRs + traps (linking bring-up subset) | âœ… `isa/golden/v0.2/state/system_registers.json` (`debug_ssr`) + manual text | âœ… `isa/spec/current/linxisa-v0.2.json` | âœ… SSR symbol names in `llvm/lib/Target/LinxISA/{AsmParser,MCTargetDesc}` | âœ… `target/linx/helper.c` (matching + trap delivery) | âœ… trap decode + SIGTRAP: `arch/linx/kernel/traps.c` | âŒ (pending) | âŒ (pending) | âœ… directed runtime tests: `tests/qemu/tests/11_system.c` (DBG_BP/DBG_WP/DBG_BP_RESUME); âœ… strict gate: `tools/regression/run.sh` (`run_tests.py --suite system --require-test-id 0x110E`) |
| ESAVE/ERCOV template blocks | âœ… `docs/architecture/isa-manual/src/chapters/06_templates.adoc` | âœ… `isa/golden/v0.2/opcodes/lx_32.opc` + `isa/spec/current/linxisa-v0.2.json` | ğŸŸ¡ asm/disasm pending | âœ… `target/linx/helper.c` | âŒ (pending) | âŒ (pending) | âŒ (pending) | âŒ directed tests (pending) |
| TTBR0/TTBR1 CPU MMU | âœ… `docs/architecture/isa-manual/src/chapters/09_system_and_privilege.adoc` | âœ… `isa/spec/current/linxisa-v0.2.json` | âŒ (none) | âœ… `target/linx/cpu.c` (page walk), `target/linx/helper.c` (TLB maint) | âŒ (CONFIG_MMU=n; page tables not implemented) | âŒ (pending) | âŒ (pending) | âœ… QEMU: `qemu/scripts/linxisa/run-mmu-ttbr-basic.sh` |
| IOMMU (DMA/TMA translation) | âœ… `docs/architecture/isa-manual/src/chapters/09_system_and_privilege.adoc` | âœ… `isa/spec/current/linxisa-v0.2.json` | âŒ (none) | âœ… `target/linx/helper.c` (tile IOMMU walk) | âŒ (pending) | âŒ (pending) | âŒ (pending) | âœ… QEMU: `qemu/scripts/linxisa/run-iommu-tile-basic.sh` |
| TMA `TLOAD/TSTORE` ordering vs scalar LSU | âœ… `isa/golden/v0.2/state/memory_model.json` | âœ… `isa/spec/current/linxisa-v0.2.json` | ğŸŸ¡ (compiler emits ordered blocks; fence/aq/rl coverage pending) | ğŸŸ¡ enforce in `target/linx/` (serialize at block boundaries) | âŒ (pending) | âŒ (pending) | âŒ (pending) | ğŸŸ¡ directed/litmus pending |
