* Name of circuit:  circuits/s208.1.bench
* Primary inputs :
  P.0 C.8 C.7 C.6 C.5 C.4 C.3 C.2 C.1 C.0 X.4 X.3 X.2 
  X.1 X.8 X.7 X.6 X.5 
  
* Primary outputs:
  I13 I15 I113 Z I12 I110 I111 I14 I112 

* Test patterns and fault free responses:

   1: 101000001000001000 010001000
   2: 111110101010000100 010010100
   3: 110101000000001110 010101101
   4: 111001101010100101 011010110
   5: 111100010001111000 000011000
   6: 101000111111111101 000101101
   7: 000111001000001111 001001101
   8: 110011101000001100 010001100
   9: 110001000000001010 010001001
  10: 111001000011001111 111011101
  11: 111101000000000011 011000001
  12: 100001100001000000 110100000
  13: 111010100000000011 011100001
  14: 100111001000110101 101100100
  15: 110110000001010110 100000111
  16: 110000011011110111 000101000
  17: 010110100011110111 111010111
  18: 111001100010000000 010110000
  19: 100001011011111111 000100000
  20: 110000011111110101 000100101
  21: 011100101001001010 100001001
  22: 101110001001000001 111000000
  23: 011111001000001000 000001000
  24: 111011111000001000 010101000
  25: 100110110000011101 001001110
  26: 101111100011110100 001000100
  27: 111110111000001100 010101100
  28: 001101011110010110 010010101
  29: 111110010000000000 010000000
  30: 100100100111110011 000100100
  31: 110111010011101010 110111011
  32: 100011110011111011 000001100
  33: 100011001010110101 101110100
  34: 011001101000001110 000001101
  35: 101100000000100100 010000110
