\subsection{data2packets\+\_\+fsm.\+vhd}
\label{data2packets__fsm_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/data2packets/synth/data2packets\+\_\+fsm.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/data2packets/synth/data2packets\+\_\+fsm.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00002 \textcolor{keyword}{-- FILE:    data2packets\_fsm.vhd}
00003 \textcolor{keyword}{-- DESCRIPTION: Ensures continuous sample packing while not overflowing pct buffer  }
00004 \textcolor{keyword}{-- DATE:    March 22, 2017}
00005 \textcolor{keyword}{-- AUTHOR(s):   Lime Microsystems}
00006 \textcolor{keyword}{-- REVISIONS:}
00007 \textcolor{keyword}{-- ---------------------------------------------------------------------------- }
00008 
00009 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00010 \textcolor{keyword}{-- Notes:}
00011 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00012 
00013 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00014 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00015 \textcolor{vhdlkeyword}{use }ieee.numeric\_std.\textcolor{keywordflow}{all};
00016 
00017 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00018 \textcolor{keyword}{-- Entity declaration}
00019 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00020 \textcolor{keywordflow}{entity }data2packets_fsm \textcolor{keywordflow}{is}
00021    \textcolor{keywordflow}{port} \textcolor{vhdlchar}{(}
00022       \textcolor{vhdlchar}{clk}               \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00023       \textcolor{vhdlchar}{reset_n}           \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};
00024       \textcolor{vhdlchar}{pct_buff_rdy}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};\textcolor{keyword}{   -- Assert 1 when packet buffer is ready to accept one full packet}
00025       \textcolor{vhdlchar}{pct_buff_wr_dis}   \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};\textcolor{keyword}{  -- When 0  - writing to pct buffer has to be disabled}
00026       \textcolor{vhdlchar}{smpl_rd_size}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{ --Samples to read per packet}
00027       \textcolor{vhdlchar}{smpl_buff_rdy}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};\textcolor{keyword}{   -- Assert 1 when there is enough samples for at least one packet}
00028       \textcolor{vhdlchar}{smpl_buff_rdreq}   \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};\textcolor{keyword}{  -- Read require is asserted for smpl\_rd\_size cycles}
00029       \textcolor{vhdlchar}{data2packets_done} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic};\textcolor{keyword}{   -- Assert when packet formation cycle is done}
00030         \textcolor{vhdlchar}{chirp_sync_en}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in} \textcolor{comment}{std\_logic}\textcolor{keyword}{    -- when chirp synce enable (packet structure changes)}
00031     
00032         \textcolor{vhdlchar}{)};
00033 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{data2packets\_fsm};
00034 
00035 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00036 \textcolor{keyword}{-- Architecture}
00037 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00038 \textcolor{keywordflow}{architecture} arch \textcolor{keywordflow}{of} data2packets_fsm is
00039 \textcolor{keyword}{--declare signals,  components here}
00040 
00041 \textcolor{keywordflow}{type} \textcolor{vhdlchar}{state_type} \textcolor{keywordflow}{is} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{check\_pct\_buff}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{rd\_smpl\_buff}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{wait\_data2packets\_done}\textcolor{vhdlchar}{)};
00042 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{current_state}\textcolor{vhdlchar}{,} \textcolor{vhdlchar}{next_state} \textcolor{vhdlchar}{:} \textcolor{vhdlchar}{state_type};
00043 
00044 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{smpl_buff_rd_done}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00045 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{smpl_buff_rd_cnt}          \textcolor{vhdlchar}{:} \textcolor{comment}{unsigned}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00046 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{smpl_buff_rd_cnt_max}      \textcolor{vhdlchar}{:} \textcolor{comment}{unsigned}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{11} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00047 \textcolor{keywordflow}{signal} \textcolor{vhdlchar}{pct_buff_wr_dis_sig}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00048   
00049 \textcolor{vhdlkeyword}{begin}
00050 
00051 
00052 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00053 \textcolor{keyword}{--To decide when to disable writing to external buffer}
00054 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00055 pct\_buff\_wr\_dis\_proc : \textcolor{keywordflow}{process}(clk, reset_n)
00056 \textcolor{vhdlkeyword}{begin}
00057    \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00058       \textcolor{vhdlchar}{pct_buff_wr_dis_sig} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00059    \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00060       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{current_state} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{check\_pct\_buff} \textcolor{keywordflow}{then}
00061          \textcolor{vhdlchar}{pct_buff_wr_dis_sig} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{pct_buff_rdy};
00062       \textcolor{keywordflow}{else} 
00063          \textcolor{vhdlchar}{pct_buff_wr_dis_sig} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{pct_buff_wr_dis_sig};
00064       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00065    \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00066 \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00067 
00068 \textcolor{vhdlchar}{pct_buff_wr_dis} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{pct_buff_wr_dis_sig};
00069 
00070 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00071 \textcolor{keyword}{--To decide when to end reading from sample buffer}
00072 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00073 smpl\_buff\_rd\_cnt\_proc : \textcolor{keywordflow}{process}(clk, reset_n)
00074 \textcolor{vhdlkeyword}{begin}
00075    \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00076       \textcolor{vhdlchar}{smpl_buff_rd_cnt}     \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00077       \textcolor{vhdlchar}{smpl_buff_rd_cnt_max} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00078    \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00079         \textcolor{keywordflow}{if} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{chirp_sync_en}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then}
00080             \textcolor{vhdlchar}{smpl_buff_rd_cnt_max} \textcolor{vhdlchar}{<=} \textcolor{comment}{unsigned}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{smpl_rd_size}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00081         \textcolor{keywordflow}{else}
00082             \textcolor{vhdlchar}{smpl_buff_rd_cnt_max} \textcolor{vhdlchar}{<=} \textcolor{comment}{unsigned}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{smpl_rd_size}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{-} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00083         \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00084       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{current_state} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{rd\_smpl\_buff} \textcolor{keywordflow}{then}
00085          \textcolor{vhdlchar}{smpl_buff_rd_cnt} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{smpl_buff_rd_cnt}\textcolor{vhdlchar}{+}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00086       \textcolor{keywordflow}{else} 
00087          \textcolor{vhdlchar}{smpl_buff_rd_cnt} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};
00088       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00089    \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00090 \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00091 
00092 smpl\_buff\_rd\_done\_proc : \textcolor{keywordflow}{process}(clk, reset_n)
00093 \textcolor{vhdlkeyword}{begin}
00094    \textcolor{keywordflow}{if} \textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then}
00095       \textcolor{vhdlchar}{smpl_buff_rd_done}\textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00096    \textcolor{keywordflow}{elsif} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{AND} \textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)} \textcolor{keywordflow}{then} 
00097       \textcolor{keywordflow}{if} \textcolor{vhdlchar}{smpl_buff_rd_cnt} \textcolor{vhdlchar}{<} \textcolor{vhdlchar}{smpl_buff_rd_cnt_max} \textcolor{keywordflow}{then}
00098          \textcolor{vhdlchar}{smpl_buff_rd_done} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00099       \textcolor{keywordflow}{else} 
00100          \textcolor{vhdlchar}{smpl_buff_rd_done} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};
00101       \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00102    \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00103 \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00104 
00105 smpl\_buff\_rdreq\_comb : \textcolor{keywordflow}{process}(current_state)
00106 \textcolor{vhdlkeyword}{begin}
00107    \textcolor{keywordflow}{if} \textcolor{vhdlchar}{current_state} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{rd\_smpl\_buff} \textcolor{keywordflow}{then} 
00108       \textcolor{vhdlchar}{smpl_buff_rdreq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'};
00109    \textcolor{keywordflow}{else} 
00110       \textcolor{vhdlchar}{smpl_buff_rdreq} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00111    \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00112 \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00113 
00114 
00115 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00116 \textcolor{keyword}{--state machine}
00117 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00118 fsm\_f : \textcolor{keywordflow}{process}(clk, reset_n)\textcolor{keywordflow}{begin}
00119     \textcolor{keywordflow}{if}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{reset_n} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{keywordflow}{then}
00120         \textcolor{vhdlchar}{current_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{idle};
00121     \textcolor{keywordflow}{elsif}\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{clk}\textcolor{vhdlchar}{'}\textcolor{vhdlkeyword}{event} \textcolor{keywordflow}{and} \textcolor{vhdlchar}{clk} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)}\textcolor{keywordflow}{then} 
00122         \textcolor{vhdlchar}{current_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{next_state};
00123     \textcolor{keywordflow}{end} \textcolor{keywordflow}{if}; 
00124 \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00125 
00126 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00127 \textcolor{keyword}{--state machine combo}
00128 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00129 fsm : \textcolor{keywordflow}{process}(current_state, smpl_buff_rdy, smpl_buff_rd_done, data2packets_done) \textcolor{keywordflow}{begin}
00130     \textcolor{vhdlchar}{next_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{current_state};
00131     \textcolor{keywordflow}{case} \textcolor{vhdlchar}{current_state} \textcolor{keywordflow}{is}
00132       
00133         \textcolor{keywordflow}{when} \textcolor{vhdlchar}{idle} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{keyword}{                  -- wait for enough samples for one packet}
00134          \textcolor{keywordflow}{if} \textcolor{vhdlchar}{smpl_buff_rdy} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00135             \textcolor{vhdlchar}{next_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{check\_pct\_buff};
00136          \textcolor{keywordflow}{else}
00137             \textcolor{vhdlchar}{next_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{idle};
00138          \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00139        
00140       \textcolor{keywordflow}{when} \textcolor{vhdlchar}{check\_pct\_buff} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{keyword}{        -- state to capture pct\_buff\_rdy }
00141             \textcolor{vhdlchar}{next_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd\_smpl\_buff};
00142                
00143       \textcolor{keywordflow}{when} \textcolor{vhdlchar}{rd\_smpl\_buff} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{keyword}{          -- read smpl\_rd\_size cycles}
00144          \textcolor{keywordflow}{if} \textcolor{vhdlchar}{smpl_buff_rd_done} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00145             \textcolor{vhdlchar}{next_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{rd\_smpl\_buff};
00146          \textcolor{keywordflow}{else} 
00147             \textcolor{vhdlchar}{next_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wait\_data2packets\_done};
00148          \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00149         
00150       \textcolor{keywordflow}{when} \textcolor{vhdlchar}{wait\_data2packets\_done} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>}\textcolor{keyword}{ -- wait when packet formation is done}
00151          \textcolor{keywordflow}{if} \textcolor{vhdlchar}{data2packets_done} \textcolor{vhdlchar}{=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1}\textcolor{vhdlchar}{'} \textcolor{keywordflow}{then} 
00152             \textcolor{vhdlchar}{next_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{idle}; 
00153          \textcolor{keywordflow}{else} 
00154             \textcolor{vhdlchar}{next_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{wait\_data2packets\_done};
00155          \textcolor{keywordflow}{end} \textcolor{keywordflow}{if};
00156             
00157         \textcolor{keywordflow}{when} \textcolor{keywordflow}{others} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} 
00158             \textcolor{vhdlchar}{next_state} \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{idle};
00159     \textcolor{keywordflow}{end} \textcolor{keywordflow}{case};
00160 \textcolor{keywordflow}{end} \textcolor{keywordflow}{process};
00161   
00162 \textcolor{keywordflow}{end} \textcolor{vhdlchar}{arch};   
00163 
00164 
00165 
00166 
00167 
\end{DoxyCode}
