#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x907dc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x92f460 .scope module, "Top" "Top" 3 8;
 .timescale 0 0;
P_0x835560 .param/l "STATE_LOAD_HIGH" 1 3 46, C4<1000>;
P_0x8355a0 .param/l "STATE_LOAD_LOW" 1 3 48, C4<0010>;
P_0x8355e0 .param/l "STATE_RESET" 1 3 45, C4<0000>;
P_0x835620 .param/l "STATE_WAIT_HIGH" 1 3 47, C4<0100>;
P_0x835660 .param/l "STATE_WAIT_LOW" 1 3 49, C4<0001>;
L_0x9cf620 .functor OR 1, v0x9b3140_0, v0x9b3f90_0, C4<0>, C4<0>;
v0x9b3d20_0 .net "clk", 0 0, v0x9b2e20_0;  1 drivers
v0x9b3de0_0 .net "dut_note", 0 0, L_0x9cf590;  1 drivers
v0x9b3ef0_0 .var "dut_period", 7 0;
v0x9b3f90_0 .var "dut_rst", 0 0;
v0x9b4030_0 .net "dut_state", 3 0, L_0x9ca870;  1 drivers
v0x9b4190_0 .var "random_period", 7 0;
v0x9b4270_0 .net "reset", 0 0, v0x9b3140_0;  1 drivers
v0x9b4310_0 .var/str "state_str";
S_0x90bbc0 .scope task, "check" "check" 3 51, 3 51 0, S_0x92f460;
 .timescale 0 0;
v0x92e530_0 .var "note", 0 0;
v0x884540_0 .var "period", 7 0;
v0x833430_0 .var "rst", 0 0;
v0x9515d0_0 .var "state", 3 0;
TD_Top.check ;
    %load/vec4 v0x9b2fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x833430_0;
    %store/vec4 v0x9b3f90_0, 0, 1;
    %load/vec4 v0x884540_0;
    %store/vec4 v0x9b3ef0_0, 0, 8;
    %delay 8, 0;
    %load/vec4 v0x9b3060_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x9b4030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/str "?        ";
    %store/str v0x9b4310_0;
    %jmp T_0.10;
T_0.4 ;
    %pushi/str "RESET    ";
    %store/str v0x9b4310_0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/str "LOAD_HIGH";
    %store/str v0x9b4310_0;
    %jmp T_0.10;
T_0.6 ;
    %pushi/str "WAIT_HIGH";
    %store/str v0x9b4310_0;
    %jmp T_0.10;
T_0.7 ;
    %pushi/str "LOAD_LOW ";
    %store/str v0x9b4310_0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/str "WAIT_LOW ";
    %store/str v0x9b4310_0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %vpi_call/w 3 76 "$display", "%3d: %b %b > %b (%s) %b", v0x9b2ee0_0, v0x9b3f90_0, v0x9b3ef0_0, v0x9b4030_0, v0x9b4310_0, v0x9b3de0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x9515d0_0;
    %load/vec4 v0x9515d0_0;
    %load/vec4 v0x9b4030_0;
    %xor;
    %load/vec4 v0x9515d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.11, 6;
    %load/vec4 v0x9b3060_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %vpi_call/w 3 84 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x9b2ee0_0, "dut_state", "state", v0x9b4030_0, v0x9515d0_0 {0 0 0};
    %jmp T_0.14;
T_0.13 ;
    %vpi_call/w 3 87 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9b2fc0_0, 0, 1;
    %jmp T_0.12;
T_0.11 ;
    %load/vec4 v0x9b3060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %vpi_call/w 3 92 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.15 ;
T_0.12 ;
    %load/vec4 v0x92e530_0;
    %load/vec4 v0x92e530_0;
    %load/vec4 v0x9b3de0_0;
    %xor;
    %load/vec4 v0x92e530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.17, 6;
    %load/vec4 v0x9b3060_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.19, 4;
    %vpi_call/w 3 85 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x9b2ee0_0, "dut_note", "note", v0x9b3de0_0, v0x92e530_0 {0 0 0};
    %jmp T_0.20;
T_0.19 ;
    %vpi_call/w 3 88 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9b2fc0_0, 0, 1;
    %jmp T_0.18;
T_0.17 ;
    %load/vec4 v0x9b3060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.21, 4;
    %vpi_call/w 3 93 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.21 ;
T_0.18 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x915180 .scope module, "note_player" "NotePlayer_GL" 3 28, 4 11 0, S_0x92f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "period";
    .port_info 3 /OUTPUT 4 "state";
    .port_info 4 /OUTPUT 1 "note";
v0x9b1f20_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9b1fe0_0 .net "count_done", 0 0, L_0x9c9d50;  1 drivers
v0x9b20a0_0 .net "count_load", 0 0, L_0x9cf480;  1 drivers
v0x9b2140_0 .net "note", 0 0, L_0x9cf590;  alias, 1 drivers
v0x9b2270_0 .net "period", 7 0, v0x9b3ef0_0;  1 drivers
v0x9b2310_0 .net "rst", 0 0, L_0x9cf620;  1 drivers
v0x9b23b0_0 .net "state", 3 0, L_0x9ca870;  alias, 1 drivers
v0x9b2470_0 .net "unused", 7 0, L_0x9c9c90;  1 drivers
S_0x91c870 .scope module, "CountDown" "Counter_8b_GL" 4 24, 5 12 0, S_0x915180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "count";
    .port_info 5 /OUTPUT 1 "done";
L_0x9c9c90 .functor BUFZ 8, L_0x9c5120, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x9c9d50/0/0 .functor OR 1, L_0x9c9e10, L_0x9ca010, L_0x9ca100, L_0x9ca1f0;
L_0x9c9d50/0/4 .functor OR 1, L_0x9ca310, L_0x9ca400, L_0x9ca4f0, L_0x9ca5e0;
L_0x9c9d50 .functor NOR 1, L_0x9c9d50/0/0, L_0x9c9d50/0/4, C4<0>, C4<0>;
v0x9a3e30_0 .net *"_ivl_10", 0 0, L_0x9c9e10;  1 drivers
v0x9a3f30_0 .net *"_ivl_12", 0 0, L_0x9ca010;  1 drivers
v0x9a4010_0 .net *"_ivl_14", 0 0, L_0x9ca100;  1 drivers
v0x9a40d0_0 .net *"_ivl_16", 0 0, L_0x9ca1f0;  1 drivers
v0x9a41b0_0 .net *"_ivl_18", 0 0, L_0x9ca310;  1 drivers
v0x9a42e0_0 .net *"_ivl_20", 0 0, L_0x9ca400;  1 drivers
v0x9a43c0_0 .net *"_ivl_22", 0 0, L_0x9ca4f0;  1 drivers
v0x9a44a0_0 .net *"_ivl_24", 0 0, L_0x9ca5e0;  1 drivers
v0x9a4580_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9a4620_0 .net "count", 7 0, L_0x9c9c90;  alias, 1 drivers
v0x9a4720_0 .net "count1step", 7 0, L_0x9c9a90;  1 drivers
v0x9a47e0_0 .net "done", 0 0, L_0x9c9d50;  alias, 1 drivers
v0x9a48a0_0 .net "in", 7 0, v0x9b3ef0_0;  alias, 1 drivers
v0x9a4960_0 .net "load", 0 0, L_0x9cf480;  alias, 1 drivers
v0x9a4a00_0 .net "mux1out", 7 0, L_0x9b81d0;  1 drivers
v0x9a4aa0_0 .net "muxload", 7 0, L_0x9bc220;  1 drivers
v0x9a4bb0_0 .net "registerfin", 7 0, L_0x9c5120;  1 drivers
v0x9a4c70_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
L_0x9c9e10 .part L_0x9c5120, 0, 1;
L_0x9ca010 .part L_0x9c5120, 1, 1;
L_0x9ca100 .part L_0x9c5120, 2, 1;
L_0x9ca1f0 .part L_0x9c5120, 3, 1;
L_0x9ca310 .part L_0x9c5120, 4, 1;
L_0x9ca400 .part L_0x9c5120, 5, 1;
L_0x9ca4f0 .part L_0x9c5120, 6, 1;
L_0x9ca5e0 .part L_0x9c5120, 7, 1;
S_0x91c680 .scope module, "Subtractor1" "Subtractor_8b_GL" 5 55, 6 10 0, S_0x91c870;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /OUTPUT 8 "diff";
L_0x7f32c69e60f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
L_0x9c9bd0 .functor NOT 8, L_0x7f32c69e60f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x97fb30_0 .net "diff", 7 0, L_0x9c9a90;  alias, 1 drivers
v0x97fc30_0 .net "in0", 7 0, L_0x9c5120;  alias, 1 drivers
v0x97fcd0_0 .net "in1", 7 0, L_0x7f32c69e60f0;  1 drivers
v0x97fd70_0 .net "unused", 0 0, L_0x9c91d0;  1 drivers
S_0x91e840 .scope module, "complement" "AdderRippleCarry_8b_GL" 6 20, 7 10 0, S_0x91c680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 8 "sum";
v0x97f4a0_0 .net "carry", 0 0, L_0x9c6ea0;  1 drivers
L_0x7f32c69e60a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x97f560_0 .net "cin", 0 0, L_0x7f32c69e60a8;  1 drivers
v0x97f620_0 .net "cout", 0 0, L_0x9c91d0;  alias, 1 drivers
v0x97f7a0_0 .net "in0", 7 0, L_0x9c5120;  alias, 1 drivers
v0x97f860_0 .net "in1", 7 0, L_0x9c9bd0;  1 drivers
v0x97f990_0 .net "sum", 7 0, L_0x9c9a90;  alias, 1 drivers
L_0x9c7590 .part L_0x9c5120, 0, 4;
L_0x9c7630 .part L_0x9c9bd0, 0, 4;
L_0x9c9900 .part L_0x9c5120, 4, 4;
L_0x9c99a0 .part L_0x9c9bd0, 4, 4;
L_0x9c9a90 .concat8 [ 4 4 0 0], L_0x9c74f0, L_0x9c9860;
S_0x927eb0 .scope module, "adder0" "AdderRippleCarry_4b_GL" 7 22, 8 10 0, S_0x91e840;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 4 "sum";
v0x97b2b0_0 .net "carry0", 0 0, L_0x9c5af0;  1 drivers
v0x97b370_0 .net "carry1", 0 0, L_0x9c6070;  1 drivers
v0x97b480_0 .net "carry2", 0 0, L_0x9c66e0;  1 drivers
v0x97b570_0 .net "cin", 0 0, L_0x7f32c69e60a8;  alias, 1 drivers
v0x97b610_0 .net "cout", 0 0, L_0x9c6ea0;  alias, 1 drivers
v0x97b700_0 .net "in0", 3 0, L_0x9c7590;  1 drivers
v0x97b7a0_0 .net "in1", 3 0, L_0x9c7630;  1 drivers
v0x97b860_0 .net "sum", 3 0, L_0x9c74f0;  1 drivers
L_0x9c5d20 .part L_0x9c7590, 0, 1;
L_0x9c5dc0 .part L_0x9c7630, 0, 1;
L_0x9c62f0 .part L_0x9c7590, 1, 1;
L_0x9c6390 .part L_0x9c7630, 1, 1;
L_0x9c6960 .part L_0x9c7590, 2, 1;
L_0x9c6a90 .part L_0x9c7630, 2, 1;
L_0x9c7120 .part L_0x9c7590, 3, 1;
L_0x9c72e0 .part L_0x9c7630, 3, 1;
L_0x9c74f0 .concat8 [ 1 1 1 1], L_0x9c5c60, L_0x9c6230, L_0x9c68a0, L_0x9c7060;
S_0x92f650 .scope module, "fa0" "FullAdder_GL" 8 22, 9 8 0, S_0x927eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x9c3540 .functor AND 1, L_0x9c5d20, L_0x9c5dc0, C4<1>, C4<1>;
L_0x9c58b0 .functor AND 1, L_0x9c5dc0, L_0x7f32c69e60a8, C4<1>, C4<1>;
L_0x9c5920 .functor OR 1, L_0x9c3540, L_0x9c58b0, C4<0>, C4<0>;
L_0x9c5a30 .functor AND 1, L_0x9c5d20, L_0x7f32c69e60a8, C4<1>, C4<1>;
L_0x9c5af0 .functor OR 1, L_0x9c5920, L_0x9c5a30, C4<0>, C4<0>;
L_0x9c5bb0 .functor XOR 1, L_0x9c5d20, L_0x9c5dc0, C4<0>, C4<0>;
L_0x9c5c60 .functor XOR 1, L_0x9c5bb0, L_0x7f32c69e60a8, C4<0>, C4<0>;
v0x9122d0_0 .net *"_ivl_0", 0 0, L_0x9c3540;  1 drivers
v0x91b800_0 .net *"_ivl_10", 0 0, L_0x9c5bb0;  1 drivers
v0x924f50_0 .net *"_ivl_2", 0 0, L_0x9c58b0;  1 drivers
v0x9787f0_0 .net *"_ivl_4", 0 0, L_0x9c5920;  1 drivers
v0x9788d0_0 .net *"_ivl_6", 0 0, L_0x9c5a30;  1 drivers
v0x978a00_0 .net "cin", 0 0, L_0x7f32c69e60a8;  alias, 1 drivers
v0x978ac0_0 .net "cout", 0 0, L_0x9c5af0;  alias, 1 drivers
v0x978ba0_0 .net "in0", 0 0, L_0x9c5d20;  1 drivers
v0x978c60_0 .net "in1", 0 0, L_0x9c5dc0;  1 drivers
v0x978d20_0 .net "sum", 0 0, L_0x9c5c60;  1 drivers
S_0x978ea0 .scope module, "fa1" "FullAdder_GL" 8 30, 9 8 0, S_0x927eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x9c5e60 .functor AND 1, L_0x9c62f0, L_0x9c6390, C4<1>, C4<1>;
L_0x9c5ed0 .functor AND 1, L_0x9c6390, L_0x9c5af0, C4<1>, C4<1>;
L_0x9c5f40 .functor OR 1, L_0x9c5e60, L_0x9c5ed0, C4<0>, C4<0>;
L_0x9c5fb0 .functor AND 1, L_0x9c62f0, L_0x9c5af0, C4<1>, C4<1>;
L_0x9c6070 .functor OR 1, L_0x9c5f40, L_0x9c5fb0, C4<0>, C4<0>;
L_0x9c6180 .functor XOR 1, L_0x9c62f0, L_0x9c6390, C4<0>, C4<0>;
L_0x9c6230 .functor XOR 1, L_0x9c6180, L_0x9c5af0, C4<0>, C4<0>;
v0x9790d0_0 .net *"_ivl_0", 0 0, L_0x9c5e60;  1 drivers
v0x9791b0_0 .net *"_ivl_10", 0 0, L_0x9c6180;  1 drivers
v0x979290_0 .net *"_ivl_2", 0 0, L_0x9c5ed0;  1 drivers
v0x979350_0 .net *"_ivl_4", 0 0, L_0x9c5f40;  1 drivers
v0x979430_0 .net *"_ivl_6", 0 0, L_0x9c5fb0;  1 drivers
v0x979560_0 .net "cin", 0 0, L_0x9c5af0;  alias, 1 drivers
v0x979600_0 .net "cout", 0 0, L_0x9c6070;  alias, 1 drivers
v0x9796c0_0 .net "in0", 0 0, L_0x9c62f0;  1 drivers
v0x979780_0 .net "in1", 0 0, L_0x9c6390;  1 drivers
v0x979840_0 .net "sum", 0 0, L_0x9c6230;  1 drivers
S_0x979a80 .scope module, "fa2" "FullAdder_GL" 8 38, 9 8 0, S_0x927eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x9c6430 .functor AND 1, L_0x9c6960, L_0x9c6a90, C4<1>, C4<1>;
L_0x9c64a0 .functor AND 1, L_0x9c6a90, L_0x9c6070, C4<1>, C4<1>;
L_0x9c6560 .functor OR 1, L_0x9c6430, L_0x9c64a0, C4<0>, C4<0>;
L_0x9c6620 .functor AND 1, L_0x9c6960, L_0x9c6070, C4<1>, C4<1>;
L_0x9c66e0 .functor OR 1, L_0x9c6560, L_0x9c6620, C4<0>, C4<0>;
L_0x9c67f0 .functor XOR 1, L_0x9c6960, L_0x9c6a90, C4<0>, C4<0>;
L_0x9c68a0 .functor XOR 1, L_0x9c67f0, L_0x9c6070, C4<0>, C4<0>;
v0x979cc0_0 .net *"_ivl_0", 0 0, L_0x9c6430;  1 drivers
v0x979da0_0 .net *"_ivl_10", 0 0, L_0x9c67f0;  1 drivers
v0x979e80_0 .net *"_ivl_2", 0 0, L_0x9c64a0;  1 drivers
v0x979f70_0 .net *"_ivl_4", 0 0, L_0x9c6560;  1 drivers
v0x97a050_0 .net *"_ivl_6", 0 0, L_0x9c6620;  1 drivers
v0x97a180_0 .net "cin", 0 0, L_0x9c6070;  alias, 1 drivers
v0x97a220_0 .net "cout", 0 0, L_0x9c66e0;  alias, 1 drivers
v0x97a2e0_0 .net "in0", 0 0, L_0x9c6960;  1 drivers
v0x97a3a0_0 .net "in1", 0 0, L_0x9c6a90;  1 drivers
v0x97a460_0 .net "sum", 0 0, L_0x9c68a0;  1 drivers
S_0x97a6a0 .scope module, "fa3" "FullAdder_GL" 8 46, 9 8 0, S_0x927eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x9c6c00 .functor AND 1, L_0x9c7120, L_0x9c72e0, C4<1>, C4<1>;
L_0x9c6c70 .functor AND 1, L_0x9c72e0, L_0x9c66e0, C4<1>, C4<1>;
L_0x9c6d70 .functor OR 1, L_0x9c6c00, L_0x9c6c70, C4<0>, C4<0>;
L_0x9c6de0 .functor AND 1, L_0x9c7120, L_0x9c66e0, C4<1>, C4<1>;
L_0x9c6ea0 .functor OR 1, L_0x9c6d70, L_0x9c6de0, C4<0>, C4<0>;
L_0x9c6fb0 .functor XOR 1, L_0x9c7120, L_0x9c72e0, C4<0>, C4<0>;
L_0x9c7060 .functor XOR 1, L_0x9c6fb0, L_0x9c66e0, C4<0>, C4<0>;
v0x97a8b0_0 .net *"_ivl_0", 0 0, L_0x9c6c00;  1 drivers
v0x97a9b0_0 .net *"_ivl_10", 0 0, L_0x9c6fb0;  1 drivers
v0x97aa90_0 .net *"_ivl_2", 0 0, L_0x9c6c70;  1 drivers
v0x97ab80_0 .net *"_ivl_4", 0 0, L_0x9c6d70;  1 drivers
v0x97ac60_0 .net *"_ivl_6", 0 0, L_0x9c6de0;  1 drivers
v0x97ad90_0 .net "cin", 0 0, L_0x9c66e0;  alias, 1 drivers
v0x97ae30_0 .net "cout", 0 0, L_0x9c6ea0;  alias, 1 drivers
v0x97aef0_0 .net "in0", 0 0, L_0x9c7120;  1 drivers
v0x97afb0_0 .net "in1", 0 0, L_0x9c72e0;  1 drivers
v0x97b070_0 .net "sum", 0 0, L_0x9c7060;  1 drivers
S_0x97ba00 .scope module, "adder1" "AdderRippleCarry_4b_GL" 7 30, 8 10 0, S_0x91e840;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 4 "sum";
v0x97ed30_0 .net "carry0", 0 0, L_0x9c79d0;  1 drivers
v0x97edf0_0 .net "carry1", 0 0, L_0x9c8190;  1 drivers
v0x97ef00_0 .net "carry2", 0 0, L_0x9c8a10;  1 drivers
v0x97eff0_0 .net "cin", 0 0, L_0x9c6ea0;  alias, 1 drivers
v0x97f090_0 .net "cout", 0 0, L_0x9c91d0;  alias, 1 drivers
v0x97f180_0 .net "in0", 3 0, L_0x9c9900;  1 drivers
v0x97f220_0 .net "in1", 3 0, L_0x9c99a0;  1 drivers
v0x97f300_0 .net "sum", 3 0, L_0x9c9860;  1 drivers
L_0x9c7d20 .part L_0x9c9900, 0, 1;
L_0x9c7dc0 .part L_0x9c99a0, 0, 1;
L_0x9c8410 .part L_0x9c9900, 1, 1;
L_0x9c8540 .part L_0x9c99a0, 1, 1;
L_0x9c8c90 .part L_0x9c9900, 2, 1;
L_0x9c8dc0 .part L_0x9c99a0, 2, 1;
L_0x9c9490 .part L_0x9c9900, 3, 1;
L_0x9c9650 .part L_0x9c99a0, 3, 1;
L_0x9c9860 .concat8 [ 1 1 1 1], L_0x9c7b50, L_0x9c8350, L_0x9c8bd0, L_0x9c93d0;
S_0x97bc80 .scope module, "fa0" "FullAdder_GL" 8 22, 9 8 0, S_0x97ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x9c76d0 .functor AND 1, L_0x9c7d20, L_0x9c7dc0, C4<1>, C4<1>;
L_0x9c7740 .functor AND 1, L_0x9c7dc0, L_0x9c6ea0, C4<1>, C4<1>;
L_0x9c7800 .functor OR 1, L_0x9c76d0, L_0x9c7740, C4<0>, C4<0>;
L_0x9c7910 .functor AND 1, L_0x9c7d20, L_0x9c6ea0, C4<1>, C4<1>;
L_0x9c79d0 .functor OR 1, L_0x9c7800, L_0x9c7910, C4<0>, C4<0>;
L_0x9c7ae0 .functor XOR 1, L_0x9c7d20, L_0x9c7dc0, C4<0>, C4<0>;
L_0x9c7b50 .functor XOR 1, L_0x9c7ae0, L_0x9c6ea0, C4<0>, C4<0>;
v0x97bee0_0 .net *"_ivl_0", 0 0, L_0x9c76d0;  1 drivers
v0x97bfe0_0 .net *"_ivl_10", 0 0, L_0x9c7ae0;  1 drivers
v0x97c0c0_0 .net *"_ivl_2", 0 0, L_0x9c7740;  1 drivers
v0x97c1b0_0 .net *"_ivl_4", 0 0, L_0x9c7800;  1 drivers
v0x97c290_0 .net *"_ivl_6", 0 0, L_0x9c7910;  1 drivers
v0x97c3c0_0 .net "cin", 0 0, L_0x9c6ea0;  alias, 1 drivers
v0x97c4b0_0 .net "cout", 0 0, L_0x9c79d0;  alias, 1 drivers
v0x97c590_0 .net "in0", 0 0, L_0x9c7d20;  1 drivers
v0x97c650_0 .net "in1", 0 0, L_0x9c7dc0;  1 drivers
v0x97c710_0 .net "sum", 0 0, L_0x9c7b50;  1 drivers
S_0x97c920 .scope module, "fa1" "FullAdder_GL" 8 30, 9 8 0, S_0x97ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x9c7ef0 .functor AND 1, L_0x9c8410, L_0x9c8540, C4<1>, C4<1>;
L_0x9c7f60 .functor AND 1, L_0x9c8540, L_0x9c79d0, C4<1>, C4<1>;
L_0x9c8060 .functor OR 1, L_0x9c7ef0, L_0x9c7f60, C4<0>, C4<0>;
L_0x9c80d0 .functor AND 1, L_0x9c8410, L_0x9c79d0, C4<1>, C4<1>;
L_0x9c8190 .functor OR 1, L_0x9c8060, L_0x9c80d0, C4<0>, C4<0>;
L_0x9c82a0 .functor XOR 1, L_0x9c8410, L_0x9c8540, C4<0>, C4<0>;
L_0x9c8350 .functor XOR 1, L_0x9c82a0, L_0x9c79d0, C4<0>, C4<0>;
v0x97cb50_0 .net *"_ivl_0", 0 0, L_0x9c7ef0;  1 drivers
v0x97cc30_0 .net *"_ivl_10", 0 0, L_0x9c82a0;  1 drivers
v0x97cd10_0 .net *"_ivl_2", 0 0, L_0x9c7f60;  1 drivers
v0x97cdd0_0 .net *"_ivl_4", 0 0, L_0x9c8060;  1 drivers
v0x97ceb0_0 .net *"_ivl_6", 0 0, L_0x9c80d0;  1 drivers
v0x97cfe0_0 .net "cin", 0 0, L_0x9c79d0;  alias, 1 drivers
v0x97d080_0 .net "cout", 0 0, L_0x9c8190;  alias, 1 drivers
v0x97d140_0 .net "in0", 0 0, L_0x9c8410;  1 drivers
v0x97d200_0 .net "in1", 0 0, L_0x9c8540;  1 drivers
v0x97d2c0_0 .net "sum", 0 0, L_0x9c8350;  1 drivers
S_0x97d500 .scope module, "fa2" "FullAdder_GL" 8 38, 9 8 0, S_0x97ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x9c86a0 .functor AND 1, L_0x9c8c90, L_0x9c8dc0, C4<1>, C4<1>;
L_0x9c8710 .functor AND 1, L_0x9c8dc0, L_0x9c8190, C4<1>, C4<1>;
L_0x9c8860 .functor OR 1, L_0x9c86a0, L_0x9c8710, C4<0>, C4<0>;
L_0x9c8920 .functor AND 1, L_0x9c8c90, L_0x9c8190, C4<1>, C4<1>;
L_0x9c8a10 .functor OR 1, L_0x9c8860, L_0x9c8920, C4<0>, C4<0>;
L_0x9c8b20 .functor XOR 1, L_0x9c8c90, L_0x9c8dc0, C4<0>, C4<0>;
L_0x9c8bd0 .functor XOR 1, L_0x9c8b20, L_0x9c8190, C4<0>, C4<0>;
v0x97d740_0 .net *"_ivl_0", 0 0, L_0x9c86a0;  1 drivers
v0x97d820_0 .net *"_ivl_10", 0 0, L_0x9c8b20;  1 drivers
v0x97d900_0 .net *"_ivl_2", 0 0, L_0x9c8710;  1 drivers
v0x97d9f0_0 .net *"_ivl_4", 0 0, L_0x9c8860;  1 drivers
v0x97dad0_0 .net *"_ivl_6", 0 0, L_0x9c8920;  1 drivers
v0x97dc00_0 .net "cin", 0 0, L_0x9c8190;  alias, 1 drivers
v0x97dca0_0 .net "cout", 0 0, L_0x9c8a10;  alias, 1 drivers
v0x97dd60_0 .net "in0", 0 0, L_0x9c8c90;  1 drivers
v0x97de20_0 .net "in1", 0 0, L_0x9c8dc0;  1 drivers
v0x97dee0_0 .net "sum", 0 0, L_0x9c8bd0;  1 drivers
S_0x97e120 .scope module, "fa3" "FullAdder_GL" 8 46, 9 8 0, S_0x97ba00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x9c8f30 .functor AND 1, L_0x9c9490, L_0x9c9650, C4<1>, C4<1>;
L_0x9c8fa0 .functor AND 1, L_0x9c9650, L_0x9c8a10, C4<1>, C4<1>;
L_0x9c90a0 .functor OR 1, L_0x9c8f30, L_0x9c8fa0, C4<0>, C4<0>;
L_0x9c9110 .functor AND 1, L_0x9c9490, L_0x9c8a10, C4<1>, C4<1>;
L_0x9c91d0 .functor OR 1, L_0x9c90a0, L_0x9c9110, C4<0>, C4<0>;
L_0x9c9320 .functor XOR 1, L_0x9c9490, L_0x9c9650, C4<0>, C4<0>;
L_0x9c93d0 .functor XOR 1, L_0x9c9320, L_0x9c8a10, C4<0>, C4<0>;
v0x97e330_0 .net *"_ivl_0", 0 0, L_0x9c8f30;  1 drivers
v0x97e430_0 .net *"_ivl_10", 0 0, L_0x9c9320;  1 drivers
v0x97e510_0 .net *"_ivl_2", 0 0, L_0x9c8fa0;  1 drivers
v0x97e600_0 .net *"_ivl_4", 0 0, L_0x9c90a0;  1 drivers
v0x97e6e0_0 .net *"_ivl_6", 0 0, L_0x9c9110;  1 drivers
v0x97e810_0 .net "cin", 0 0, L_0x9c8a10;  alias, 1 drivers
v0x97e8b0_0 .net "cout", 0 0, L_0x9c91d0;  alias, 1 drivers
v0x97e970_0 .net "in0", 0 0, L_0x9c9490;  1 drivers
v0x97ea30_0 .net "in1", 0 0, L_0x9c9650;  1 drivers
v0x97eaf0_0 .net "sum", 0 0, L_0x9c93d0;  1 drivers
S_0x97fe90 .scope module, "mux1" "Mux2_8b_GL" 5 30, 10 10 0, S_0x91c870;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x9865c0_0 .net "in0", 7 0, L_0x9c9a90;  alias, 1 drivers
L_0x7f32c69e6018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x9866a0_0 .net "in1", 7 0, L_0x7f32c69e6018;  1 drivers
v0x986780_0 .net "out", 7 0, L_0x9b81d0;  alias, 1 drivers
v0x986860_0 .net "sel", 0 0, L_0x9c9d50;  alias, 1 drivers
L_0x9b6160 .part L_0x9c9a90, 0, 4;
L_0x9b6290 .part L_0x7f32c69e6018, 0, 4;
L_0x9b8040 .part L_0x9c9a90, 4, 4;
L_0x9b80e0 .part L_0x7f32c69e6018, 4, 4;
L_0x9b81d0 .concat8 [ 4 4 0 0], L_0x9b6020, L_0x9b7f00;
S_0x980070 .scope module, "mux0" "Mux2_4b_GL" 10 19, 11 10 0, S_0x97fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
v0x982ef0_0 .net "in0", 3 0, L_0x9b6160;  1 drivers
v0x982ff0_0 .net "in1", 3 0, L_0x9b6290;  1 drivers
v0x9830d0_0 .net "out", 3 0, L_0x9b6020;  1 drivers
v0x983240_0 .net "sel", 0 0, L_0x9c9d50;  alias, 1 drivers
L_0x9b4940 .part L_0x9b6160, 0, 1;
L_0x9b49e0 .part L_0x9b6290, 0, 1;
L_0x9b5020 .part L_0x9b6160, 1, 1;
L_0x9b5110 .part L_0x9b6290, 1, 1;
L_0x9b5770 .part L_0x9b6160, 2, 1;
L_0x9b5810 .part L_0x9b6290, 2, 1;
L_0x9b5e00 .part L_0x9b6160, 3, 1;
L_0x9b5ea0 .part L_0x9b6290, 3, 1;
L_0x9b6020 .concat8 [ 1 1 1 1], L_0x9b47f0, L_0x9b4ed0, L_0x9b5620, L_0x9b5cb0;
S_0x9802c0 .scope module, "mux0" "Mux2_1b_GL" 11 19, 12 8 0, S_0x980070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9b43b0 .functor AND 1, L_0x9b4940, L_0x9b49e0, C4<1>, C4<1>;
L_0x9b4440 .functor NOT 1, L_0x9c9d50, C4<0>, C4<0>, C4<0>;
L_0x9b44b0 .functor AND 1, L_0x9b4940, L_0x9b4440, C4<1>, C4<1>;
L_0x9b45f0 .functor OR 1, L_0x9b43b0, L_0x9b44b0, C4<0>, C4<0>;
L_0x9b4730 .functor AND 1, L_0x9b49e0, L_0x9c9d50, C4<1>, C4<1>;
L_0x9b47f0 .functor OR 1, L_0x9b45f0, L_0x9b4730, C4<0>, C4<0>;
v0x980560_0 .net *"_ivl_0", 0 0, L_0x9b43b0;  1 drivers
v0x980660_0 .net *"_ivl_2", 0 0, L_0x9b4440;  1 drivers
v0x980740_0 .net *"_ivl_4", 0 0, L_0x9b44b0;  1 drivers
v0x980830_0 .net *"_ivl_6", 0 0, L_0x9b45f0;  1 drivers
v0x980910_0 .net *"_ivl_8", 0 0, L_0x9b4730;  1 drivers
v0x980a40_0 .net "in0", 0 0, L_0x9b4940;  1 drivers
v0x980b00_0 .net "in1", 0 0, L_0x9b49e0;  1 drivers
v0x980bc0_0 .net "out", 0 0, L_0x9b47f0;  1 drivers
v0x980ca0_0 .net "sel", 0 0, L_0x9c9d50;  alias, 1 drivers
S_0x980de0 .scope module, "mux1" "Mux2_1b_GL" 11 26, 12 8 0, S_0x980070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9b4a80 .functor AND 1, L_0x9b5020, L_0x9b5110, C4<1>, C4<1>;
L_0x9b4af0 .functor NOT 1, L_0x9c9d50, C4<0>, C4<0>, C4<0>;
L_0x9b4b90 .functor AND 1, L_0x9b5020, L_0x9b4af0, C4<1>, C4<1>;
L_0x9b4cd0 .functor OR 1, L_0x9b4a80, L_0x9b4b90, C4<0>, C4<0>;
L_0x9b4e10 .functor AND 1, L_0x9b5110, L_0x9c9d50, C4<1>, C4<1>;
L_0x9b4ed0 .functor OR 1, L_0x9b4cd0, L_0x9b4e10, C4<0>, C4<0>;
v0x981000_0 .net *"_ivl_0", 0 0, L_0x9b4a80;  1 drivers
v0x9810e0_0 .net *"_ivl_2", 0 0, L_0x9b4af0;  1 drivers
v0x9811c0_0 .net *"_ivl_4", 0 0, L_0x9b4b90;  1 drivers
v0x9812b0_0 .net *"_ivl_6", 0 0, L_0x9b4cd0;  1 drivers
v0x981390_0 .net *"_ivl_8", 0 0, L_0x9b4e10;  1 drivers
v0x9814c0_0 .net "in0", 0 0, L_0x9b5020;  1 drivers
v0x981580_0 .net "in1", 0 0, L_0x9b5110;  1 drivers
v0x981640_0 .net "out", 0 0, L_0x9b4ed0;  1 drivers
v0x9817b0_0 .net "sel", 0 0, L_0x9c9d50;  alias, 1 drivers
S_0x9818e0 .scope module, "mux2" "Mux2_1b_GL" 11 33, 12 8 0, S_0x980070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9b5230 .functor AND 1, L_0x9b5770, L_0x9b5810, C4<1>, C4<1>;
L_0x9b52a0 .functor NOT 1, L_0x9c9d50, C4<0>, C4<0>, C4<0>;
L_0x9b5310 .functor AND 1, L_0x9b5770, L_0x9b52a0, C4<1>, C4<1>;
L_0x9b5420 .functor OR 1, L_0x9b5230, L_0x9b5310, C4<0>, C4<0>;
L_0x9b5560 .functor AND 1, L_0x9b5810, L_0x9c9d50, C4<1>, C4<1>;
L_0x9b5620 .functor OR 1, L_0x9b5420, L_0x9b5560, C4<0>, C4<0>;
v0x981b10_0 .net *"_ivl_0", 0 0, L_0x9b5230;  1 drivers
v0x981bf0_0 .net *"_ivl_2", 0 0, L_0x9b52a0;  1 drivers
v0x981cd0_0 .net *"_ivl_4", 0 0, L_0x9b5310;  1 drivers
v0x981dc0_0 .net *"_ivl_6", 0 0, L_0x9b5420;  1 drivers
v0x981ea0_0 .net *"_ivl_8", 0 0, L_0x9b5560;  1 drivers
v0x981fd0_0 .net "in0", 0 0, L_0x9b5770;  1 drivers
v0x982090_0 .net "in1", 0 0, L_0x9b5810;  1 drivers
v0x982150_0 .net "out", 0 0, L_0x9b5620;  1 drivers
v0x9822c0_0 .net "sel", 0 0, L_0x9c9d50;  alias, 1 drivers
S_0x9823e0 .scope module, "mux3" "Mux2_1b_GL" 11 40, 12 8 0, S_0x980070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9b58f0 .functor AND 1, L_0x9b5e00, L_0x9b5ea0, C4<1>, C4<1>;
L_0x9b5960 .functor NOT 1, L_0x9c9d50, C4<0>, C4<0>, C4<0>;
L_0x9b59d0 .functor AND 1, L_0x9b5e00, L_0x9b5960, C4<1>, C4<1>;
L_0x9b5ae0 .functor OR 1, L_0x9b58f0, L_0x9b59d0, C4<0>, C4<0>;
L_0x9b5bf0 .functor AND 1, L_0x9b5ea0, L_0x9c9d50, C4<1>, C4<1>;
L_0x9b5cb0 .functor OR 1, L_0x9b5ae0, L_0x9b5bf0, C4<0>, C4<0>;
v0x982630_0 .net *"_ivl_0", 0 0, L_0x9b58f0;  1 drivers
v0x982730_0 .net *"_ivl_2", 0 0, L_0x9b5960;  1 drivers
v0x982810_0 .net *"_ivl_4", 0 0, L_0x9b59d0;  1 drivers
v0x9828d0_0 .net *"_ivl_6", 0 0, L_0x9b5ae0;  1 drivers
v0x9829b0_0 .net *"_ivl_8", 0 0, L_0x9b5bf0;  1 drivers
v0x982ae0_0 .net "in0", 0 0, L_0x9b5e00;  1 drivers
v0x982ba0_0 .net "in1", 0 0, L_0x9b5ea0;  1 drivers
v0x982c60_0 .net "out", 0 0, L_0x9b5cb0;  1 drivers
v0x982dd0_0 .net "sel", 0 0, L_0x9c9d50;  alias, 1 drivers
S_0x983390 .scope module, "mux1" "Mux2_4b_GL" 10 27, 11 10 0, S_0x97fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
v0x9861b0_0 .net "in0", 3 0, L_0x9b8040;  1 drivers
v0x9862b0_0 .net "in1", 3 0, L_0x9b80e0;  1 drivers
v0x986390_0 .net "out", 3 0, L_0x9b7f00;  1 drivers
v0x986470_0 .net "sel", 0 0, L_0x9c9d50;  alias, 1 drivers
L_0x9b67f0 .part L_0x9b8040, 0, 1;
L_0x9b6890 .part L_0x9b80e0, 0, 1;
L_0x9b6e70 .part L_0x9b8040, 1, 1;
L_0x9b6f60 .part L_0x9b80e0, 1, 1;
L_0x9b75c0 .part L_0x9b8040, 2, 1;
L_0x9b7660 .part L_0x9b80e0, 2, 1;
L_0x9b7c50 .part L_0x9b8040, 3, 1;
L_0x9b7d80 .part L_0x9b80e0, 3, 1;
L_0x9b7f00 .concat8 [ 1 1 1 1], L_0x9b66a0, L_0x9b6d20, L_0x9b7470, L_0x9b7b00;
S_0x9835b0 .scope module, "mux0" "Mux2_1b_GL" 11 19, 12 8 0, S_0x983390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9b6330 .functor AND 1, L_0x9b67f0, L_0x9b6890, C4<1>, C4<1>;
L_0x9b63a0 .functor NOT 1, L_0x9c9d50, C4<0>, C4<0>, C4<0>;
L_0x9b6410 .functor AND 1, L_0x9b67f0, L_0x9b63a0, C4<1>, C4<1>;
L_0x9b64d0 .functor OR 1, L_0x9b6330, L_0x9b6410, C4<0>, C4<0>;
L_0x9b65e0 .functor AND 1, L_0x9b6890, L_0x9c9d50, C4<1>, C4<1>;
L_0x9b66a0 .functor OR 1, L_0x9b64d0, L_0x9b65e0, C4<0>, C4<0>;
v0x9837e0_0 .net *"_ivl_0", 0 0, L_0x9b6330;  1 drivers
v0x9838e0_0 .net *"_ivl_2", 0 0, L_0x9b63a0;  1 drivers
v0x9839c0_0 .net *"_ivl_4", 0 0, L_0x9b6410;  1 drivers
v0x983ab0_0 .net *"_ivl_6", 0 0, L_0x9b64d0;  1 drivers
v0x983b90_0 .net *"_ivl_8", 0 0, L_0x9b65e0;  1 drivers
v0x983cc0_0 .net "in0", 0 0, L_0x9b67f0;  1 drivers
v0x983d80_0 .net "in1", 0 0, L_0x9b6890;  1 drivers
v0x983e40_0 .net "out", 0 0, L_0x9b66a0;  1 drivers
v0x983fb0_0 .net "sel", 0 0, L_0x9c9d50;  alias, 1 drivers
S_0x9840d0 .scope module, "mux1" "Mux2_1b_GL" 11 26, 12 8 0, S_0x983390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9b6930 .functor AND 1, L_0x9b6e70, L_0x9b6f60, C4<1>, C4<1>;
L_0x9b69a0 .functor NOT 1, L_0x9c9d50, C4<0>, C4<0>, C4<0>;
L_0x9b6a10 .functor AND 1, L_0x9b6e70, L_0x9b69a0, C4<1>, C4<1>;
L_0x9b6b20 .functor OR 1, L_0x9b6930, L_0x9b6a10, C4<0>, C4<0>;
L_0x9b6c60 .functor AND 1, L_0x9b6f60, L_0x9c9d50, C4<1>, C4<1>;
L_0x9b6d20 .functor OR 1, L_0x9b6b20, L_0x9b6c60, C4<0>, C4<0>;
v0x9842f0_0 .net *"_ivl_0", 0 0, L_0x9b6930;  1 drivers
v0x9843d0_0 .net *"_ivl_2", 0 0, L_0x9b69a0;  1 drivers
v0x9844b0_0 .net *"_ivl_4", 0 0, L_0x9b6a10;  1 drivers
v0x9845a0_0 .net *"_ivl_6", 0 0, L_0x9b6b20;  1 drivers
v0x984680_0 .net *"_ivl_8", 0 0, L_0x9b6c60;  1 drivers
v0x9847b0_0 .net "in0", 0 0, L_0x9b6e70;  1 drivers
v0x984870_0 .net "in1", 0 0, L_0x9b6f60;  1 drivers
v0x984930_0 .net "out", 0 0, L_0x9b6d20;  1 drivers
v0x984aa0_0 .net "sel", 0 0, L_0x9c9d50;  alias, 1 drivers
S_0x984bc0 .scope module, "mux2" "Mux2_1b_GL" 11 33, 12 8 0, S_0x983390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9b7080 .functor AND 1, L_0x9b75c0, L_0x9b7660, C4<1>, C4<1>;
L_0x9b70f0 .functor NOT 1, L_0x9c9d50, C4<0>, C4<0>, C4<0>;
L_0x9b7160 .functor AND 1, L_0x9b75c0, L_0x9b70f0, C4<1>, C4<1>;
L_0x9b7270 .functor OR 1, L_0x9b7080, L_0x9b7160, C4<0>, C4<0>;
L_0x9b73b0 .functor AND 1, L_0x9b7660, L_0x9c9d50, C4<1>, C4<1>;
L_0x9b7470 .functor OR 1, L_0x9b7270, L_0x9b73b0, C4<0>, C4<0>;
v0x984df0_0 .net *"_ivl_0", 0 0, L_0x9b7080;  1 drivers
v0x984ed0_0 .net *"_ivl_2", 0 0, L_0x9b70f0;  1 drivers
v0x984fb0_0 .net *"_ivl_4", 0 0, L_0x9b7160;  1 drivers
v0x9850a0_0 .net *"_ivl_6", 0 0, L_0x9b7270;  1 drivers
v0x985180_0 .net *"_ivl_8", 0 0, L_0x9b73b0;  1 drivers
v0x9852b0_0 .net "in0", 0 0, L_0x9b75c0;  1 drivers
v0x985370_0 .net "in1", 0 0, L_0x9b7660;  1 drivers
v0x985430_0 .net "out", 0 0, L_0x9b7470;  1 drivers
v0x9855a0_0 .net "sel", 0 0, L_0x9c9d50;  alias, 1 drivers
S_0x9856c0 .scope module, "mux3" "Mux2_1b_GL" 11 40, 12 8 0, S_0x983390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9b7740 .functor AND 1, L_0x9b7c50, L_0x9b7d80, C4<1>, C4<1>;
L_0x9b77b0 .functor NOT 1, L_0x9c9d50, C4<0>, C4<0>, C4<0>;
L_0x9b7820 .functor AND 1, L_0x9b7c50, L_0x9b77b0, C4<1>, C4<1>;
L_0x9b7930 .functor OR 1, L_0x9b7740, L_0x9b7820, C4<0>, C4<0>;
L_0x9b7a40 .functor AND 1, L_0x9b7d80, L_0x9c9d50, C4<1>, C4<1>;
L_0x9b7b00 .functor OR 1, L_0x9b7930, L_0x9b7a40, C4<0>, C4<0>;
v0x9858c0_0 .net *"_ivl_0", 0 0, L_0x9b7740;  1 drivers
v0x9859c0_0 .net *"_ivl_2", 0 0, L_0x9b77b0;  1 drivers
v0x985aa0_0 .net *"_ivl_4", 0 0, L_0x9b7820;  1 drivers
v0x985b90_0 .net *"_ivl_6", 0 0, L_0x9b7930;  1 drivers
v0x985c70_0 .net *"_ivl_8", 0 0, L_0x9b7a40;  1 drivers
v0x985da0_0 .net "in0", 0 0, L_0x9b7c50;  1 drivers
v0x985e60_0 .net "in1", 0 0, L_0x9b7d80;  1 drivers
v0x985f20_0 .net "out", 0 0, L_0x9b7b00;  1 drivers
v0x986090_0 .net "sel", 0 0, L_0x9c9d50;  alias, 1 drivers
S_0x986980 .scope module, "mux2" "Mux2_8b_GL" 5 38, 10 10 0, S_0x91c870;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in0";
    .port_info 1 /INPUT 8 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "out";
v0x98d180_0 .net "in0", 7 0, L_0x9b81d0;  alias, 1 drivers
v0x98d260_0 .net "in1", 7 0, v0x9b3ef0_0;  alias, 1 drivers
v0x98d320_0 .net "out", 7 0, L_0x9bc220;  alias, 1 drivers
v0x98d430_0 .net "sel", 0 0, L_0x9cf480;  alias, 1 drivers
L_0x9ba1f0 .part L_0x9b81d0, 0, 4;
L_0x9ba320 .part v0x9b3ef0_0, 0, 4;
L_0x9bc0e0 .part L_0x9b81d0, 4, 4;
L_0x9bc180 .part v0x9b3ef0_0, 4, 4;
L_0x9bc220 .concat8 [ 4 4 0 0], L_0x9ba0b0, L_0x9bbfa0;
S_0x986c00 .scope module, "mux0" "Mux2_4b_GL" 10 19, 11 10 0, S_0x986980;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
v0x989ab0_0 .net "in0", 3 0, L_0x9ba1f0;  1 drivers
v0x989bb0_0 .net "in1", 3 0, L_0x9ba320;  1 drivers
v0x989c90_0 .net "out", 3 0, L_0x9ba0b0;  1 drivers
v0x989e00_0 .net "sel", 0 0, L_0x9cf480;  alias, 1 drivers
L_0x9b8820 .part L_0x9ba1f0, 0, 1;
L_0x9b88c0 .part L_0x9ba320, 0, 1;
L_0x9b9080 .part L_0x9ba1f0, 1, 1;
L_0x9b9170 .part L_0x9ba320, 1, 1;
L_0x9b9770 .part L_0x9ba1f0, 2, 1;
L_0x9b9810 .part L_0x9ba320, 2, 1;
L_0x9b9e00 .part L_0x9ba1f0, 3, 1;
L_0x9b9f30 .part L_0x9ba320, 3, 1;
L_0x9ba0b0 .concat8 [ 1 1 1 1], L_0x9b86d0, L_0x9b8f30, L_0x9b9620, L_0x9b9cb0;
S_0x986e80 .scope module, "mux0" "Mux2_1b_GL" 11 19, 12 8 0, S_0x986c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9b8310 .functor AND 1, L_0x9b8820, L_0x9b88c0, C4<1>, C4<1>;
L_0x9b8380 .functor NOT 1, L_0x9cf480, C4<0>, C4<0>, C4<0>;
L_0x9b83f0 .functor AND 1, L_0x9b8820, L_0x9b8380, C4<1>, C4<1>;
L_0x9b8500 .functor OR 1, L_0x9b8310, L_0x9b83f0, C4<0>, C4<0>;
L_0x9b8610 .functor AND 1, L_0x9b88c0, L_0x9cf480, C4<1>, C4<1>;
L_0x9b86d0 .functor OR 1, L_0x9b8500, L_0x9b8610, C4<0>, C4<0>;
v0x987120_0 .net *"_ivl_0", 0 0, L_0x9b8310;  1 drivers
v0x987220_0 .net *"_ivl_2", 0 0, L_0x9b8380;  1 drivers
v0x987300_0 .net *"_ivl_4", 0 0, L_0x9b83f0;  1 drivers
v0x9873f0_0 .net *"_ivl_6", 0 0, L_0x9b8500;  1 drivers
v0x9874d0_0 .net *"_ivl_8", 0 0, L_0x9b8610;  1 drivers
v0x987600_0 .net "in0", 0 0, L_0x9b8820;  1 drivers
v0x9876c0_0 .net "in1", 0 0, L_0x9b88c0;  1 drivers
v0x987780_0 .net "out", 0 0, L_0x9b86d0;  1 drivers
v0x987860_0 .net "sel", 0 0, L_0x9cf480;  alias, 1 drivers
S_0x9879a0 .scope module, "mux1" "Mux2_1b_GL" 11 26, 12 8 0, S_0x986c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9b8960 .functor AND 1, L_0x9b9080, L_0x9b9170, C4<1>, C4<1>;
L_0x9b89d0 .functor NOT 1, L_0x9cf480, C4<0>, C4<0>, C4<0>;
L_0x9b8c50 .functor AND 1, L_0x9b9080, L_0x9b89d0, C4<1>, C4<1>;
L_0x9b8d60 .functor OR 1, L_0x9b8960, L_0x9b8c50, C4<0>, C4<0>;
L_0x9b8e70 .functor AND 1, L_0x9b9170, L_0x9cf480, C4<1>, C4<1>;
L_0x9b8f30 .functor OR 1, L_0x9b8d60, L_0x9b8e70, C4<0>, C4<0>;
v0x987bc0_0 .net *"_ivl_0", 0 0, L_0x9b8960;  1 drivers
v0x987ca0_0 .net *"_ivl_2", 0 0, L_0x9b89d0;  1 drivers
v0x987d80_0 .net *"_ivl_4", 0 0, L_0x9b8c50;  1 drivers
v0x987e70_0 .net *"_ivl_6", 0 0, L_0x9b8d60;  1 drivers
v0x987f50_0 .net *"_ivl_8", 0 0, L_0x9b8e70;  1 drivers
v0x988080_0 .net "in0", 0 0, L_0x9b9080;  1 drivers
v0x988140_0 .net "in1", 0 0, L_0x9b9170;  1 drivers
v0x988200_0 .net "out", 0 0, L_0x9b8f30;  1 drivers
v0x988370_0 .net "sel", 0 0, L_0x9cf480;  alias, 1 drivers
S_0x9884a0 .scope module, "mux2" "Mux2_1b_GL" 11 33, 12 8 0, S_0x986c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9b9260 .functor AND 1, L_0x9b9770, L_0x9b9810, C4<1>, C4<1>;
L_0x9b92d0 .functor NOT 1, L_0x9cf480, C4<0>, C4<0>, C4<0>;
L_0x9b9340 .functor AND 1, L_0x9b9770, L_0x9b92d0, C4<1>, C4<1>;
L_0x9b9450 .functor OR 1, L_0x9b9260, L_0x9b9340, C4<0>, C4<0>;
L_0x9b9560 .functor AND 1, L_0x9b9810, L_0x9cf480, C4<1>, C4<1>;
L_0x9b9620 .functor OR 1, L_0x9b9450, L_0x9b9560, C4<0>, C4<0>;
v0x9886d0_0 .net *"_ivl_0", 0 0, L_0x9b9260;  1 drivers
v0x9887b0_0 .net *"_ivl_2", 0 0, L_0x9b92d0;  1 drivers
v0x988890_0 .net *"_ivl_4", 0 0, L_0x9b9340;  1 drivers
v0x988980_0 .net *"_ivl_6", 0 0, L_0x9b9450;  1 drivers
v0x988a60_0 .net *"_ivl_8", 0 0, L_0x9b9560;  1 drivers
v0x988b90_0 .net "in0", 0 0, L_0x9b9770;  1 drivers
v0x988c50_0 .net "in1", 0 0, L_0x9b9810;  1 drivers
v0x988d10_0 .net "out", 0 0, L_0x9b9620;  1 drivers
v0x988e80_0 .net "sel", 0 0, L_0x9cf480;  alias, 1 drivers
S_0x988fa0 .scope module, "mux3" "Mux2_1b_GL" 11 40, 12 8 0, S_0x986c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9b98f0 .functor AND 1, L_0x9b9e00, L_0x9b9f30, C4<1>, C4<1>;
L_0x9b9960 .functor NOT 1, L_0x9cf480, C4<0>, C4<0>, C4<0>;
L_0x9b99d0 .functor AND 1, L_0x9b9e00, L_0x9b9960, C4<1>, C4<1>;
L_0x9b9ae0 .functor OR 1, L_0x9b98f0, L_0x9b99d0, C4<0>, C4<0>;
L_0x9b9bf0 .functor AND 1, L_0x9b9f30, L_0x9cf480, C4<1>, C4<1>;
L_0x9b9cb0 .functor OR 1, L_0x9b9ae0, L_0x9b9bf0, C4<0>, C4<0>;
v0x9891f0_0 .net *"_ivl_0", 0 0, L_0x9b98f0;  1 drivers
v0x9892f0_0 .net *"_ivl_2", 0 0, L_0x9b9960;  1 drivers
v0x9893d0_0 .net *"_ivl_4", 0 0, L_0x9b99d0;  1 drivers
v0x989490_0 .net *"_ivl_6", 0 0, L_0x9b9ae0;  1 drivers
v0x989570_0 .net *"_ivl_8", 0 0, L_0x9b9bf0;  1 drivers
v0x9896a0_0 .net "in0", 0 0, L_0x9b9e00;  1 drivers
v0x989760_0 .net "in1", 0 0, L_0x9b9f30;  1 drivers
v0x989820_0 .net "out", 0 0, L_0x9b9cb0;  1 drivers
v0x989990_0 .net "sel", 0 0, L_0x9cf480;  alias, 1 drivers
S_0x989f50 .scope module, "mux1" "Mux2_4b_GL" 10 27, 11 10 0, S_0x986980;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "out";
v0x98cd70_0 .net "in0", 3 0, L_0x9bc0e0;  1 drivers
v0x98ce70_0 .net "in1", 3 0, L_0x9bc180;  1 drivers
v0x98cf50_0 .net "out", 3 0, L_0x9bbfa0;  1 drivers
v0x98d030_0 .net "sel", 0 0, L_0x9cf480;  alias, 1 drivers
L_0x9ba8c0 .part L_0x9bc0e0, 0, 1;
L_0x9ba960 .part L_0x9bc180, 0, 1;
L_0x9baf10 .part L_0x9bc0e0, 1, 1;
L_0x9bb000 .part L_0x9bc180, 1, 1;
L_0x9bb660 .part L_0x9bc0e0, 2, 1;
L_0x9bb700 .part L_0x9bc180, 2, 1;
L_0x9bbcf0 .part L_0x9bc0e0, 3, 1;
L_0x9bbe20 .part L_0x9bc180, 3, 1;
L_0x9bbfa0 .concat8 [ 1 1 1 1], L_0x9ba770, L_0x9badc0, L_0x9bb510, L_0x9bbba0;
S_0x98a170 .scope module, "mux0" "Mux2_1b_GL" 11 19, 12 8 0, S_0x989f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9ba450 .functor AND 1, L_0x9ba8c0, L_0x9ba960, C4<1>, C4<1>;
L_0x9ba4c0 .functor NOT 1, L_0x9cf480, C4<0>, C4<0>, C4<0>;
L_0x9ba530 .functor AND 1, L_0x9ba8c0, L_0x9ba4c0, C4<1>, C4<1>;
L_0x9ba5a0 .functor OR 1, L_0x9ba450, L_0x9ba530, C4<0>, C4<0>;
L_0x9ba6b0 .functor AND 1, L_0x9ba960, L_0x9cf480, C4<1>, C4<1>;
L_0x9ba770 .functor OR 1, L_0x9ba5a0, L_0x9ba6b0, C4<0>, C4<0>;
v0x98a3a0_0 .net *"_ivl_0", 0 0, L_0x9ba450;  1 drivers
v0x98a4a0_0 .net *"_ivl_2", 0 0, L_0x9ba4c0;  1 drivers
v0x98a580_0 .net *"_ivl_4", 0 0, L_0x9ba530;  1 drivers
v0x98a670_0 .net *"_ivl_6", 0 0, L_0x9ba5a0;  1 drivers
v0x98a750_0 .net *"_ivl_8", 0 0, L_0x9ba6b0;  1 drivers
v0x98a880_0 .net "in0", 0 0, L_0x9ba8c0;  1 drivers
v0x98a940_0 .net "in1", 0 0, L_0x9ba960;  1 drivers
v0x98aa00_0 .net "out", 0 0, L_0x9ba770;  1 drivers
v0x98ab70_0 .net "sel", 0 0, L_0x9cf480;  alias, 1 drivers
S_0x98ac90 .scope module, "mux1" "Mux2_1b_GL" 11 26, 12 8 0, S_0x989f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9baa00 .functor AND 1, L_0x9baf10, L_0x9bb000, C4<1>, C4<1>;
L_0x9baa70 .functor NOT 1, L_0x9cf480, C4<0>, C4<0>, C4<0>;
L_0x9baae0 .functor AND 1, L_0x9baf10, L_0x9baa70, C4<1>, C4<1>;
L_0x9babf0 .functor OR 1, L_0x9baa00, L_0x9baae0, C4<0>, C4<0>;
L_0x9bad00 .functor AND 1, L_0x9bb000, L_0x9cf480, C4<1>, C4<1>;
L_0x9badc0 .functor OR 1, L_0x9babf0, L_0x9bad00, C4<0>, C4<0>;
v0x98aeb0_0 .net *"_ivl_0", 0 0, L_0x9baa00;  1 drivers
v0x98af90_0 .net *"_ivl_2", 0 0, L_0x9baa70;  1 drivers
v0x98b070_0 .net *"_ivl_4", 0 0, L_0x9baae0;  1 drivers
v0x98b160_0 .net *"_ivl_6", 0 0, L_0x9babf0;  1 drivers
v0x98b240_0 .net *"_ivl_8", 0 0, L_0x9bad00;  1 drivers
v0x98b370_0 .net "in0", 0 0, L_0x9baf10;  1 drivers
v0x98b430_0 .net "in1", 0 0, L_0x9bb000;  1 drivers
v0x98b4f0_0 .net "out", 0 0, L_0x9badc0;  1 drivers
v0x98b660_0 .net "sel", 0 0, L_0x9cf480;  alias, 1 drivers
S_0x98b780 .scope module, "mux2" "Mux2_1b_GL" 11 33, 12 8 0, S_0x989f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9bb120 .functor AND 1, L_0x9bb660, L_0x9bb700, C4<1>, C4<1>;
L_0x9bb190 .functor NOT 1, L_0x9cf480, C4<0>, C4<0>, C4<0>;
L_0x9bb200 .functor AND 1, L_0x9bb660, L_0x9bb190, C4<1>, C4<1>;
L_0x9bb310 .functor OR 1, L_0x9bb120, L_0x9bb200, C4<0>, C4<0>;
L_0x9bb450 .functor AND 1, L_0x9bb700, L_0x9cf480, C4<1>, C4<1>;
L_0x9bb510 .functor OR 1, L_0x9bb310, L_0x9bb450, C4<0>, C4<0>;
v0x98b9b0_0 .net *"_ivl_0", 0 0, L_0x9bb120;  1 drivers
v0x98ba90_0 .net *"_ivl_2", 0 0, L_0x9bb190;  1 drivers
v0x98bb70_0 .net *"_ivl_4", 0 0, L_0x9bb200;  1 drivers
v0x98bc60_0 .net *"_ivl_6", 0 0, L_0x9bb310;  1 drivers
v0x98bd40_0 .net *"_ivl_8", 0 0, L_0x9bb450;  1 drivers
v0x98be70_0 .net "in0", 0 0, L_0x9bb660;  1 drivers
v0x98bf30_0 .net "in1", 0 0, L_0x9bb700;  1 drivers
v0x98bff0_0 .net "out", 0 0, L_0x9bb510;  1 drivers
v0x98c160_0 .net "sel", 0 0, L_0x9cf480;  alias, 1 drivers
S_0x98c280 .scope module, "mux3" "Mux2_1b_GL" 11 40, 12 8 0, S_0x989f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9bb7e0 .functor AND 1, L_0x9bbcf0, L_0x9bbe20, C4<1>, C4<1>;
L_0x9bb850 .functor NOT 1, L_0x9cf480, C4<0>, C4<0>, C4<0>;
L_0x9bb8c0 .functor AND 1, L_0x9bbcf0, L_0x9bb850, C4<1>, C4<1>;
L_0x9bb9d0 .functor OR 1, L_0x9bb7e0, L_0x9bb8c0, C4<0>, C4<0>;
L_0x9bbae0 .functor AND 1, L_0x9bbe20, L_0x9cf480, C4<1>, C4<1>;
L_0x9bbba0 .functor OR 1, L_0x9bb9d0, L_0x9bbae0, C4<0>, C4<0>;
v0x98c480_0 .net *"_ivl_0", 0 0, L_0x9bb7e0;  1 drivers
v0x98c580_0 .net *"_ivl_2", 0 0, L_0x9bb850;  1 drivers
v0x98c660_0 .net *"_ivl_4", 0 0, L_0x9bb8c0;  1 drivers
v0x98c750_0 .net *"_ivl_6", 0 0, L_0x9bb9d0;  1 drivers
v0x98c830_0 .net *"_ivl_8", 0 0, L_0x9bbae0;  1 drivers
v0x98c960_0 .net "in0", 0 0, L_0x9bbcf0;  1 drivers
v0x98ca20_0 .net "in1", 0 0, L_0x9bbe20;  1 drivers
v0x98cae0_0 .net "out", 0 0, L_0x9bbba0;  1 drivers
v0x98cc50_0 .net "sel", 0 0, L_0x9cf480;  alias, 1 drivers
S_0x98d580 .scope module, "register" "Register_8b_GL" 5 46, 13 10 0, S_0x91c870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
v0x9a3780_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9a3840_0 .net "d", 7 0, L_0x9bc220;  alias, 1 drivers
L_0x7f32c69e6060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x9a3900_0 .net "en", 0 0, L_0x7f32c69e6060;  1 drivers
v0x9a3bb0_0 .net "q", 7 0, L_0x9c5120;  alias, 1 drivers
v0x9a3ca0_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
L_0x9bd450 .part L_0x9bc220, 0, 1;
L_0x9be450 .part L_0x9bc220, 1, 1;
L_0x9bf410 .part L_0x9bc220, 2, 1;
L_0x9c03d0 .part L_0x9bc220, 3, 1;
L_0x9c1390 .part L_0x9bc220, 4, 1;
L_0x9c22c0 .part L_0x9bc220, 5, 1;
L_0x9c33a0 .part L_0x9bc220, 6, 1;
L_0x9c4fa0 .part L_0x9bc220, 7, 1;
LS_0x9c5120_0_0 .concat8 [ 1 1 1 1], L_0x9bd340, L_0x9be340, L_0x9bf300, L_0x9c02c0;
LS_0x9c5120_0_4 .concat8 [ 1 1 1 1], L_0x9c1280, L_0x9c21b0, L_0x9c3290, L_0x9c4e90;
L_0x9c5120 .concat8 [ 4 4 0 0], LS_0x9c5120_0_0, LS_0x9c5120_0_4;
S_0x98d790 .scope module, "bit0" "DFFRE_GL" 13 20, 14 13 0, S_0x98d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9bc8b0 .functor NOT 1, L_0x9cf620, C4<0>, C4<0>, C4<0>;
L_0x9bcb30 .functor AND 1, L_0x9bc710, L_0x9bc8b0, C4<1>, C4<1>;
v0x98fd00_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x98fdc0_0 .net "d", 0 0, L_0x9bd450;  1 drivers
v0x98fe80_0 .net "en", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
v0x98ff20_0 .net "enable_out", 0 0, L_0x9bc710;  1 drivers
v0x98fff0_0 .net "in", 0 0, L_0x9bc8b0;  1 drivers
v0x9900e0_0 .net "out", 0 0, L_0x9bcb30;  1 drivers
v0x9901d0_0 .net "q", 0 0, L_0x9bd340;  1 drivers
v0x990300_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
S_0x98da40 .scope module, "dff" "DFF_GL" 14 36, 15 10 0, S_0x98d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9bcbf0 .functor NOT 1, v0x9b2e20_0, C4<0>, C4<0>, C4<0>;
v0x98edd0_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x98ee70_0 .net "d", 0 0, L_0x9bcb30;  alias, 1 drivers
v0x98ef40_0 .net "leaderclk", 0 0, L_0x9bcbf0;  1 drivers
v0x98f040_0 .net "n1", 0 0, L_0x9bcf90;  1 drivers
v0x98f130_0 .net "q", 0 0, L_0x9bd340;  alias, 1 drivers
S_0x98dcb0 .scope module, "follower" "DLatch_GL" 15 29, 16 10 0, S_0x98da40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9bd0e0 .functor NOT 1, L_0x9bcf90, C4<0>, C4<0>, C4<0>;
L_0x9bd150 .functor AND 1, L_0x9bcf90, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9bd1c0 .functor AND 1, L_0x9bd0e0, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9bd280 .functor NOR 1, L_0x9bd340, L_0x9bd150, C4<0>, C4<0>;
L_0x9bd340 .functor NOR 1, L_0x9bd280, L_0x9bd1c0, C4<0>, C4<0>;
v0x98df20_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x98e000_0 .net "d", 0 0, L_0x9bcf90;  alias, 1 drivers
v0x98e0c0_0 .net "dbar", 0 0, L_0x9bd0e0;  1 drivers
v0x98e190_0 .net "q", 0 0, L_0x9bd340;  alias, 1 drivers
v0x98e270_0 .net "r", 0 0, L_0x9bd1c0;  1 drivers
v0x98e380_0 .net "s", 0 0, L_0x9bd150;  1 drivers
v0x98e440_0 .net "x", 0 0, L_0x9bd280;  1 drivers
S_0x98e580 .scope module, "leader" "DLatch_GL" 15 23, 16 10 0, S_0x98da40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9bccb0 .functor NOT 1, L_0x9bcb30, C4<0>, C4<0>, C4<0>;
L_0x9bcdb0 .functor AND 1, L_0x9bcb30, L_0x9bcbf0, C4<1>, C4<1>;
L_0x9bce20 .functor AND 1, L_0x9bccb0, L_0x9bcbf0, C4<1>, C4<1>;
L_0x9bcf20 .functor NOR 1, L_0x9bcf90, L_0x9bcdb0, C4<0>, C4<0>;
L_0x9bcf90 .functor NOR 1, L_0x9bcf20, L_0x9bce20, C4<0>, C4<0>;
v0x98e7b0_0 .net "clk", 0 0, L_0x9bcbf0;  alias, 1 drivers
v0x98e890_0 .net "d", 0 0, L_0x9bcb30;  alias, 1 drivers
v0x98e950_0 .net "dbar", 0 0, L_0x9bccb0;  1 drivers
v0x98e9f0_0 .net "q", 0 0, L_0x9bcf90;  alias, 1 drivers
v0x98eae0_0 .net "r", 0 0, L_0x9bce20;  1 drivers
v0x98ebd0_0 .net "s", 0 0, L_0x9bcdb0;  1 drivers
v0x98ec90_0 .net "x", 0 0, L_0x9bcf20;  1 drivers
S_0x98f220 .scope module, "enable" "Mux2_1b_GL" 14 25, 12 8 0, S_0x98d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9bc360 .functor AND 1, L_0x9bd340, L_0x9bd450, C4<1>, C4<1>;
L_0x9bc460 .functor NOT 1, L_0x7f32c69e6060, C4<0>, C4<0>, C4<0>;
L_0x9bc4d0 .functor AND 1, L_0x9bd340, L_0x9bc460, C4<1>, C4<1>;
L_0x9bc590 .functor OR 1, L_0x9bc360, L_0x9bc4d0, C4<0>, C4<0>;
L_0x9bc6a0 .functor AND 1, L_0x9bd450, L_0x7f32c69e6060, C4<1>, C4<1>;
L_0x9bc710 .functor OR 1, L_0x9bc590, L_0x9bc6a0, C4<0>, C4<0>;
v0x98f470_0 .net *"_ivl_0", 0 0, L_0x9bc360;  1 drivers
v0x98f550_0 .net *"_ivl_2", 0 0, L_0x9bc460;  1 drivers
v0x98f630_0 .net *"_ivl_4", 0 0, L_0x9bc4d0;  1 drivers
v0x98f720_0 .net *"_ivl_6", 0 0, L_0x9bc590;  1 drivers
v0x98f800_0 .net *"_ivl_8", 0 0, L_0x9bc6a0;  1 drivers
v0x98f930_0 .net "in0", 0 0, L_0x9bd340;  alias, 1 drivers
v0x98fa20_0 .net "in1", 0 0, L_0x9bd450;  alias, 1 drivers
v0x98fae0_0 .net "out", 0 0, L_0x9bc710;  alias, 1 drivers
v0x98fbc0_0 .net "sel", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
S_0x990400 .scope module, "bit1" "DFFRE_GL" 13 28, 14 13 0, S_0x98d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9bdac0 .functor NOT 1, L_0x9cf620, C4<0>, C4<0>, C4<0>;
L_0x9bdb30 .functor AND 1, L_0x9bd920, L_0x9bdac0, C4<1>, C4<1>;
v0x9928e0_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9929a0_0 .net "d", 0 0, L_0x9be450;  1 drivers
v0x992a60_0 .net "en", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
v0x992b00_0 .net "enable_out", 0 0, L_0x9bd920;  1 drivers
v0x992ba0_0 .net "in", 0 0, L_0x9bdac0;  1 drivers
v0x992c90_0 .net "out", 0 0, L_0x9bdb30;  1 drivers
v0x992d80_0 .net "q", 0 0, L_0x9be340;  1 drivers
v0x992eb0_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
S_0x990680 .scope module, "dff" "DFF_GL" 14 36, 15 10 0, S_0x990400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9bdbf0 .functor NOT 1, v0x9b2e20_0, C4<0>, C4<0>, C4<0>;
v0x9919a0_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x991a40_0 .net "d", 0 0, L_0x9bdb30;  alias, 1 drivers
v0x991b00_0 .net "leaderclk", 0 0, L_0x9bdbf0;  1 drivers
v0x991c00_0 .net "n1", 0 0, L_0x9bdf90;  1 drivers
v0x991ca0_0 .net "q", 0 0, L_0x9be340;  alias, 1 drivers
S_0x9908d0 .scope module, "follower" "DLatch_GL" 15 29, 16 10 0, S_0x990680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9be0e0 .functor NOT 1, L_0x9bdf90, C4<0>, C4<0>, C4<0>;
L_0x9be150 .functor AND 1, L_0x9bdf90, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9be1c0 .functor AND 1, L_0x9be0e0, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9be280 .functor NOR 1, L_0x9be340, L_0x9be150, C4<0>, C4<0>;
L_0x9be340 .functor NOR 1, L_0x9be280, L_0x9be1c0, C4<0>, C4<0>;
v0x990b40_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x990c00_0 .net "d", 0 0, L_0x9bdf90;  alias, 1 drivers
v0x990cc0_0 .net "dbar", 0 0, L_0x9be0e0;  1 drivers
v0x990d60_0 .net "q", 0 0, L_0x9be340;  alias, 1 drivers
v0x990e40_0 .net "r", 0 0, L_0x9be1c0;  1 drivers
v0x990f50_0 .net "s", 0 0, L_0x9be150;  1 drivers
v0x991010_0 .net "x", 0 0, L_0x9be280;  1 drivers
S_0x991150 .scope module, "leader" "DLatch_GL" 15 23, 16 10 0, S_0x990680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9bdcb0 .functor NOT 1, L_0x9bdb30, C4<0>, C4<0>, C4<0>;
L_0x9bddb0 .functor AND 1, L_0x9bdb30, L_0x9bdbf0, C4<1>, C4<1>;
L_0x9bde20 .functor AND 1, L_0x9bdcb0, L_0x9bdbf0, C4<1>, C4<1>;
L_0x9bdf20 .functor NOR 1, L_0x9bdf90, L_0x9bddb0, C4<0>, C4<0>;
L_0x9bdf90 .functor NOR 1, L_0x9bdf20, L_0x9bde20, C4<0>, C4<0>;
v0x991380_0 .net "clk", 0 0, L_0x9bdbf0;  alias, 1 drivers
v0x991460_0 .net "d", 0 0, L_0x9bdb30;  alias, 1 drivers
v0x991520_0 .net "dbar", 0 0, L_0x9bdcb0;  1 drivers
v0x9915c0_0 .net "q", 0 0, L_0x9bdf90;  alias, 1 drivers
v0x9916b0_0 .net "r", 0 0, L_0x9bde20;  1 drivers
v0x9917a0_0 .net "s", 0 0, L_0x9bddb0;  1 drivers
v0x991860_0 .net "x", 0 0, L_0x9bdf20;  1 drivers
S_0x991e20 .scope module, "enable" "Mux2_1b_GL" 14 25, 12 8 0, S_0x990400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9bd610 .functor AND 1, L_0x9be340, L_0x9be450, C4<1>, C4<1>;
L_0x9bd710 .functor NOT 1, L_0x7f32c69e6060, C4<0>, C4<0>, C4<0>;
L_0x9bd780 .functor AND 1, L_0x9be340, L_0x9bd710, C4<1>, C4<1>;
L_0x9bd7f0 .functor OR 1, L_0x9bd610, L_0x9bd780, C4<0>, C4<0>;
L_0x9bd8b0 .functor AND 1, L_0x9be450, L_0x7f32c69e6060, C4<1>, C4<1>;
L_0x9bd920 .functor OR 1, L_0x9bd7f0, L_0x9bd8b0, C4<0>, C4<0>;
v0x992070_0 .net *"_ivl_0", 0 0, L_0x9bd610;  1 drivers
v0x992150_0 .net *"_ivl_2", 0 0, L_0x9bd710;  1 drivers
v0x992230_0 .net *"_ivl_4", 0 0, L_0x9bd780;  1 drivers
v0x992320_0 .net *"_ivl_6", 0 0, L_0x9bd7f0;  1 drivers
v0x992400_0 .net *"_ivl_8", 0 0, L_0x9bd8b0;  1 drivers
v0x992530_0 .net "in0", 0 0, L_0x9be340;  alias, 1 drivers
v0x992620_0 .net "in1", 0 0, L_0x9be450;  alias, 1 drivers
v0x9926e0_0 .net "out", 0 0, L_0x9bd920;  alias, 1 drivers
v0x9927c0_0 .net "sel", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
S_0x992f90 .scope module, "bit2" "DFFRE_GL" 13 36, 14 13 0, S_0x98d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9bea80 .functor NOT 1, L_0x9cf620, C4<0>, C4<0>, C4<0>;
L_0x9beaf0 .functor AND 1, L_0x9be8e0, L_0x9bea80, C4<1>, C4<1>;
v0x995500_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9956d0_0 .net "d", 0 0, L_0x9bf410;  1 drivers
v0x995790_0 .net "en", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
v0x995830_0 .net "enable_out", 0 0, L_0x9be8e0;  1 drivers
v0x995900_0 .net "in", 0 0, L_0x9bea80;  1 drivers
v0x9959a0_0 .net "out", 0 0, L_0x9beaf0;  1 drivers
v0x995a40_0 .net "q", 0 0, L_0x9bf300;  1 drivers
v0x995ae0_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
S_0x993220 .scope module, "dff" "DFF_GL" 14 36, 15 10 0, S_0x992f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9bebb0 .functor NOT 1, v0x9b2e20_0, C4<0>, C4<0>, C4<0>;
v0x994570_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x994610_0 .net "d", 0 0, L_0x9beaf0;  alias, 1 drivers
v0x9946d0_0 .net "leaderclk", 0 0, L_0x9bebb0;  1 drivers
v0x9947d0_0 .net "n1", 0 0, L_0x9bef50;  1 drivers
v0x9948c0_0 .net "q", 0 0, L_0x9bf300;  alias, 1 drivers
S_0x993470 .scope module, "follower" "DLatch_GL" 15 29, 16 10 0, S_0x993220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9bf0a0 .functor NOT 1, L_0x9bef50, C4<0>, C4<0>, C4<0>;
L_0x9bf110 .functor AND 1, L_0x9bef50, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9bf180 .functor AND 1, L_0x9bf0a0, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9bf240 .functor NOR 1, L_0x9bf300, L_0x9bf110, C4<0>, C4<0>;
L_0x9bf300 .functor NOR 1, L_0x9bf240, L_0x9bf180, C4<0>, C4<0>;
v0x9936e0_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9937a0_0 .net "d", 0 0, L_0x9bef50;  alias, 1 drivers
v0x993860_0 .net "dbar", 0 0, L_0x9bf0a0;  1 drivers
v0x993930_0 .net "q", 0 0, L_0x9bf300;  alias, 1 drivers
v0x993a10_0 .net "r", 0 0, L_0x9bf180;  1 drivers
v0x993b20_0 .net "s", 0 0, L_0x9bf110;  1 drivers
v0x993be0_0 .net "x", 0 0, L_0x9bf240;  1 drivers
S_0x993d20 .scope module, "leader" "DLatch_GL" 15 23, 16 10 0, S_0x993220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9bec70 .functor NOT 1, L_0x9beaf0, C4<0>, C4<0>, C4<0>;
L_0x9bed70 .functor AND 1, L_0x9beaf0, L_0x9bebb0, C4<1>, C4<1>;
L_0x9bede0 .functor AND 1, L_0x9bec70, L_0x9bebb0, C4<1>, C4<1>;
L_0x9beee0 .functor NOR 1, L_0x9bef50, L_0x9bed70, C4<0>, C4<0>;
L_0x9bef50 .functor NOR 1, L_0x9beee0, L_0x9bede0, C4<0>, C4<0>;
v0x993f50_0 .net "clk", 0 0, L_0x9bebb0;  alias, 1 drivers
v0x994030_0 .net "d", 0 0, L_0x9beaf0;  alias, 1 drivers
v0x9940f0_0 .net "dbar", 0 0, L_0x9bec70;  1 drivers
v0x994190_0 .net "q", 0 0, L_0x9bef50;  alias, 1 drivers
v0x994280_0 .net "r", 0 0, L_0x9bede0;  1 drivers
v0x994370_0 .net "s", 0 0, L_0x9bed70;  1 drivers
v0x994430_0 .net "x", 0 0, L_0x9beee0;  1 drivers
S_0x9949b0 .scope module, "enable" "Mux2_1b_GL" 14 25, 12 8 0, S_0x992f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9be580 .functor AND 1, L_0x9bf300, L_0x9bf410, C4<1>, C4<1>;
L_0x9be680 .functor NOT 1, L_0x7f32c69e6060, C4<0>, C4<0>, C4<0>;
L_0x9be6f0 .functor AND 1, L_0x9bf300, L_0x9be680, C4<1>, C4<1>;
L_0x9be760 .functor OR 1, L_0x9be580, L_0x9be6f0, C4<0>, C4<0>;
L_0x9be870 .functor AND 1, L_0x9bf410, L_0x7f32c69e6060, C4<1>, C4<1>;
L_0x9be8e0 .functor OR 1, L_0x9be760, L_0x9be870, C4<0>, C4<0>;
v0x994c00_0 .net *"_ivl_0", 0 0, L_0x9be580;  1 drivers
v0x994ce0_0 .net *"_ivl_2", 0 0, L_0x9be680;  1 drivers
v0x994dc0_0 .net *"_ivl_4", 0 0, L_0x9be6f0;  1 drivers
v0x994eb0_0 .net *"_ivl_6", 0 0, L_0x9be760;  1 drivers
v0x994f90_0 .net *"_ivl_8", 0 0, L_0x9be870;  1 drivers
v0x9950c0_0 .net "in0", 0 0, L_0x9bf300;  alias, 1 drivers
v0x9951b0_0 .net "in1", 0 0, L_0x9bf410;  alias, 1 drivers
v0x995270_0 .net "out", 0 0, L_0x9be8e0;  alias, 1 drivers
v0x995350_0 .net "sel", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
S_0x995c30 .scope module, "bit3" "DFFRE_GL" 13 44, 14 13 0, S_0x98d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9bfa40 .functor NOT 1, L_0x9cf620, C4<0>, C4<0>, C4<0>;
L_0x9bfab0 .functor AND 1, L_0x9bf8a0, L_0x9bfa40, C4<1>, C4<1>;
v0x9980a0_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x998160_0 .net "d", 0 0, L_0x9c03d0;  1 drivers
v0x998220_0 .net "en", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
v0x9982c0_0 .net "enable_out", 0 0, L_0x9bf8a0;  1 drivers
v0x998390_0 .net "in", 0 0, L_0x9bfa40;  1 drivers
v0x998430_0 .net "out", 0 0, L_0x9bfab0;  1 drivers
v0x998520_0 .net "q", 0 0, L_0x9c02c0;  1 drivers
v0x998650_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
S_0x995e90 .scope module, "dff" "DFF_GL" 14 36, 15 10 0, S_0x995c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9bfb70 .functor NOT 1, v0x9b2e20_0, C4<0>, C4<0>, C4<0>;
v0x9971a0_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x997240_0 .net "d", 0 0, L_0x9bfab0;  alias, 1 drivers
v0x997300_0 .net "leaderclk", 0 0, L_0x9bfb70;  1 drivers
v0x997400_0 .net "n1", 0 0, L_0x9bff10;  1 drivers
v0x9974f0_0 .net "q", 0 0, L_0x9c02c0;  alias, 1 drivers
S_0x996100 .scope module, "follower" "DLatch_GL" 15 29, 16 10 0, S_0x995e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c0060 .functor NOT 1, L_0x9bff10, C4<0>, C4<0>, C4<0>;
L_0x9c00d0 .functor AND 1, L_0x9bff10, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9c0140 .functor AND 1, L_0x9c0060, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9c0200 .functor NOR 1, L_0x9c02c0, L_0x9c00d0, C4<0>, C4<0>;
L_0x9c02c0 .functor NOR 1, L_0x9c0200, L_0x9c0140, C4<0>, C4<0>;
v0x996370_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x996430_0 .net "d", 0 0, L_0x9bff10;  alias, 1 drivers
v0x9964f0_0 .net "dbar", 0 0, L_0x9c0060;  1 drivers
v0x996590_0 .net "q", 0 0, L_0x9c02c0;  alias, 1 drivers
v0x996670_0 .net "r", 0 0, L_0x9c0140;  1 drivers
v0x996780_0 .net "s", 0 0, L_0x9c00d0;  1 drivers
v0x996840_0 .net "x", 0 0, L_0x9c0200;  1 drivers
S_0x996980 .scope module, "leader" "DLatch_GL" 15 23, 16 10 0, S_0x995e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9bfc30 .functor NOT 1, L_0x9bfab0, C4<0>, C4<0>, C4<0>;
L_0x9bfd30 .functor AND 1, L_0x9bfab0, L_0x9bfb70, C4<1>, C4<1>;
L_0x9bfda0 .functor AND 1, L_0x9bfc30, L_0x9bfb70, C4<1>, C4<1>;
L_0x9bfea0 .functor NOR 1, L_0x9bff10, L_0x9bfd30, C4<0>, C4<0>;
L_0x9bff10 .functor NOR 1, L_0x9bfea0, L_0x9bfda0, C4<0>, C4<0>;
v0x996bb0_0 .net "clk", 0 0, L_0x9bfb70;  alias, 1 drivers
v0x996c90_0 .net "d", 0 0, L_0x9bfab0;  alias, 1 drivers
v0x996d50_0 .net "dbar", 0 0, L_0x9bfc30;  1 drivers
v0x996df0_0 .net "q", 0 0, L_0x9bff10;  alias, 1 drivers
v0x996eb0_0 .net "r", 0 0, L_0x9bfda0;  1 drivers
v0x996fa0_0 .net "s", 0 0, L_0x9bfd30;  1 drivers
v0x997060_0 .net "x", 0 0, L_0x9bfea0;  1 drivers
S_0x9975e0 .scope module, "enable" "Mux2_1b_GL" 14 25, 12 8 0, S_0x995c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9bf540 .functor AND 1, L_0x9c02c0, L_0x9c03d0, C4<1>, C4<1>;
L_0x9bf640 .functor NOT 1, L_0x7f32c69e6060, C4<0>, C4<0>, C4<0>;
L_0x9bf6b0 .functor AND 1, L_0x9c02c0, L_0x9bf640, C4<1>, C4<1>;
L_0x9bf720 .functor OR 1, L_0x9bf540, L_0x9bf6b0, C4<0>, C4<0>;
L_0x9bf830 .functor AND 1, L_0x9c03d0, L_0x7f32c69e6060, C4<1>, C4<1>;
L_0x9bf8a0 .functor OR 1, L_0x9bf720, L_0x9bf830, C4<0>, C4<0>;
v0x997830_0 .net *"_ivl_0", 0 0, L_0x9bf540;  1 drivers
v0x997910_0 .net *"_ivl_2", 0 0, L_0x9bf640;  1 drivers
v0x9979f0_0 .net *"_ivl_4", 0 0, L_0x9bf6b0;  1 drivers
v0x997ae0_0 .net *"_ivl_6", 0 0, L_0x9bf720;  1 drivers
v0x997bc0_0 .net *"_ivl_8", 0 0, L_0x9bf830;  1 drivers
v0x997cf0_0 .net "in0", 0 0, L_0x9c02c0;  alias, 1 drivers
v0x997de0_0 .net "in1", 0 0, L_0x9c03d0;  alias, 1 drivers
v0x997ea0_0 .net "out", 0 0, L_0x9bf8a0;  alias, 1 drivers
v0x997f80_0 .net "sel", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
S_0x998750 .scope module, "bit4" "DFFRE_GL" 13 52, 14 13 0, S_0x98d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9c0a00 .functor NOT 1, L_0x9cf620, C4<0>, C4<0>, C4<0>;
L_0x9c0a70 .functor AND 1, L_0x9c0860, L_0x9c0a00, C4<1>, C4<1>;
v0x99ad20_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x99ade0_0 .net "d", 0 0, L_0x9c1390;  1 drivers
v0x99aea0_0 .net "en", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
v0x99af40_0 .net "enable_out", 0 0, L_0x9c0860;  1 drivers
v0x99b010_0 .net "in", 0 0, L_0x9c0a00;  1 drivers
v0x99b0b0_0 .net "out", 0 0, L_0x9c0a70;  1 drivers
v0x99b1a0_0 .net "q", 0 0, L_0x9c1280;  1 drivers
v0x99b240_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
S_0x998a00 .scope module, "dff" "DFF_GL" 14 36, 15 10 0, S_0x998750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c0b30 .functor NOT 1, v0x9b2e20_0, C4<0>, C4<0>, C4<0>;
v0x999d10_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x999db0_0 .net "d", 0 0, L_0x9c0a70;  alias, 1 drivers
v0x999e70_0 .net "leaderclk", 0 0, L_0x9c0b30;  1 drivers
v0x999f70_0 .net "n1", 0 0, L_0x9c0ed0;  1 drivers
v0x99a060_0 .net "q", 0 0, L_0x9c1280;  alias, 1 drivers
S_0x998c70 .scope module, "follower" "DLatch_GL" 15 29, 16 10 0, S_0x998a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c1020 .functor NOT 1, L_0x9c0ed0, C4<0>, C4<0>, C4<0>;
L_0x9c1090 .functor AND 1, L_0x9c0ed0, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9c1100 .functor AND 1, L_0x9c1020, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9c11c0 .functor NOR 1, L_0x9c1280, L_0x9c1090, C4<0>, C4<0>;
L_0x9c1280 .functor NOR 1, L_0x9c11c0, L_0x9c1100, C4<0>, C4<0>;
v0x998ee0_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x998fa0_0 .net "d", 0 0, L_0x9c0ed0;  alias, 1 drivers
v0x999060_0 .net "dbar", 0 0, L_0x9c1020;  1 drivers
v0x999100_0 .net "q", 0 0, L_0x9c1280;  alias, 1 drivers
v0x9991e0_0 .net "r", 0 0, L_0x9c1100;  1 drivers
v0x9992f0_0 .net "s", 0 0, L_0x9c1090;  1 drivers
v0x9993b0_0 .net "x", 0 0, L_0x9c11c0;  1 drivers
S_0x9994f0 .scope module, "leader" "DLatch_GL" 15 23, 16 10 0, S_0x998a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c0bf0 .functor NOT 1, L_0x9c0a70, C4<0>, C4<0>, C4<0>;
L_0x9c0cf0 .functor AND 1, L_0x9c0a70, L_0x9c0b30, C4<1>, C4<1>;
L_0x9c0d60 .functor AND 1, L_0x9c0bf0, L_0x9c0b30, C4<1>, C4<1>;
L_0x9c0e60 .functor NOR 1, L_0x9c0ed0, L_0x9c0cf0, C4<0>, C4<0>;
L_0x9c0ed0 .functor NOR 1, L_0x9c0e60, L_0x9c0d60, C4<0>, C4<0>;
v0x999720_0 .net "clk", 0 0, L_0x9c0b30;  alias, 1 drivers
v0x999800_0 .net "d", 0 0, L_0x9c0a70;  alias, 1 drivers
v0x9998c0_0 .net "dbar", 0 0, L_0x9c0bf0;  1 drivers
v0x999960_0 .net "q", 0 0, L_0x9c0ed0;  alias, 1 drivers
v0x999a20_0 .net "r", 0 0, L_0x9c0d60;  1 drivers
v0x999b10_0 .net "s", 0 0, L_0x9c0cf0;  1 drivers
v0x999bd0_0 .net "x", 0 0, L_0x9c0e60;  1 drivers
S_0x99a150 .scope module, "enable" "Mux2_1b_GL" 14 25, 12 8 0, S_0x998750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9c0500 .functor AND 1, L_0x9c1280, L_0x9c1390, C4<1>, C4<1>;
L_0x9c0600 .functor NOT 1, L_0x7f32c69e6060, C4<0>, C4<0>, C4<0>;
L_0x9c0670 .functor AND 1, L_0x9c1280, L_0x9c0600, C4<1>, C4<1>;
L_0x9c06e0 .functor OR 1, L_0x9c0500, L_0x9c0670, C4<0>, C4<0>;
L_0x9c07f0 .functor AND 1, L_0x9c1390, L_0x7f32c69e6060, C4<1>, C4<1>;
L_0x9c0860 .functor OR 1, L_0x9c06e0, L_0x9c07f0, C4<0>, C4<0>;
v0x99a3a0_0 .net *"_ivl_0", 0 0, L_0x9c0500;  1 drivers
v0x99a480_0 .net *"_ivl_2", 0 0, L_0x9c0600;  1 drivers
v0x99a560_0 .net *"_ivl_4", 0 0, L_0x9c0670;  1 drivers
v0x99a650_0 .net *"_ivl_6", 0 0, L_0x9c06e0;  1 drivers
v0x99a730_0 .net *"_ivl_8", 0 0, L_0x9c07f0;  1 drivers
v0x99a860_0 .net "in0", 0 0, L_0x9c1280;  alias, 1 drivers
v0x99a950_0 .net "in1", 0 0, L_0x9c1390;  alias, 1 drivers
v0x99aa10_0 .net "out", 0 0, L_0x9c0860;  alias, 1 drivers
v0x99aaf0_0 .net "sel", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
S_0x99b340 .scope module, "bit5" "DFFRE_GL" 13 60, 14 13 0, S_0x98d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9c1930 .functor NOT 1, L_0x9cf620, C4<0>, C4<0>, C4<0>;
L_0x9c19a0 .functor AND 1, L_0x9c1790, L_0x9c1930, C4<1>, C4<1>;
v0x99da30_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x99daf0_0 .net "d", 0 0, L_0x9c22c0;  1 drivers
v0x99dbb0_0 .net "en", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
v0x99dc50_0 .net "enable_out", 0 0, L_0x9c1790;  1 drivers
v0x99dd20_0 .net "in", 0 0, L_0x9c1930;  1 drivers
v0x99ddc0_0 .net "out", 0 0, L_0x9c19a0;  1 drivers
v0x99deb0_0 .net "q", 0 0, L_0x9c21b0;  1 drivers
v0x99dfe0_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
S_0x99b550 .scope module, "dff" "DFF_GL" 14 36, 15 10 0, S_0x99b340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c1a60 .functor NOT 1, v0x9b2e20_0, C4<0>, C4<0>, C4<0>;
v0x99c920_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x99cbd0_0 .net "d", 0 0, L_0x9c19a0;  alias, 1 drivers
v0x99cc90_0 .net "leaderclk", 0 0, L_0x9c1a60;  1 drivers
v0x99cd90_0 .net "n1", 0 0, L_0x9c1e00;  1 drivers
v0x99ce80_0 .net "q", 0 0, L_0x9c21b0;  alias, 1 drivers
S_0x99b7c0 .scope module, "follower" "DLatch_GL" 15 29, 16 10 0, S_0x99b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c1f50 .functor NOT 1, L_0x9c1e00, C4<0>, C4<0>, C4<0>;
L_0x9c1fc0 .functor AND 1, L_0x9c1e00, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9c2030 .functor AND 1, L_0x9c1f50, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9c20f0 .functor NOR 1, L_0x9c21b0, L_0x9c1fc0, C4<0>, C4<0>;
L_0x9c21b0 .functor NOR 1, L_0x9c20f0, L_0x9c2030, C4<0>, C4<0>;
v0x99ba30_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x99baf0_0 .net "d", 0 0, L_0x9c1e00;  alias, 1 drivers
v0x99bbb0_0 .net "dbar", 0 0, L_0x9c1f50;  1 drivers
v0x99bc50_0 .net "q", 0 0, L_0x9c21b0;  alias, 1 drivers
v0x99bdc0_0 .net "r", 0 0, L_0x9c2030;  1 drivers
v0x99bed0_0 .net "s", 0 0, L_0x9c1fc0;  1 drivers
v0x99bf90_0 .net "x", 0 0, L_0x9c20f0;  1 drivers
S_0x99c0d0 .scope module, "leader" "DLatch_GL" 15 23, 16 10 0, S_0x99b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c1b20 .functor NOT 1, L_0x9c19a0, C4<0>, C4<0>, C4<0>;
L_0x9c1c20 .functor AND 1, L_0x9c19a0, L_0x9c1a60, C4<1>, C4<1>;
L_0x9c1c90 .functor AND 1, L_0x9c1b20, L_0x9c1a60, C4<1>, C4<1>;
L_0x9c1d90 .functor NOR 1, L_0x9c1e00, L_0x9c1c20, C4<0>, C4<0>;
L_0x9c1e00 .functor NOR 1, L_0x9c1d90, L_0x9c1c90, C4<0>, C4<0>;
v0x99c300_0 .net "clk", 0 0, L_0x9c1a60;  alias, 1 drivers
v0x99c3e0_0 .net "d", 0 0, L_0x9c19a0;  alias, 1 drivers
v0x99c4a0_0 .net "dbar", 0 0, L_0x9c1b20;  1 drivers
v0x99c540_0 .net "q", 0 0, L_0x9c1e00;  alias, 1 drivers
v0x99c630_0 .net "r", 0 0, L_0x9c1c90;  1 drivers
v0x99c720_0 .net "s", 0 0, L_0x9c1c20;  1 drivers
v0x99c7e0_0 .net "x", 0 0, L_0x9c1d90;  1 drivers
S_0x99cf70 .scope module, "enable" "Mux2_1b_GL" 14 25, 12 8 0, S_0x99b340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9c14c0 .functor AND 1, L_0x9c21b0, L_0x9c22c0, C4<1>, C4<1>;
L_0x9c1530 .functor NOT 1, L_0x7f32c69e6060, C4<0>, C4<0>, C4<0>;
L_0x9c15a0 .functor AND 1, L_0x9c21b0, L_0x9c1530, C4<1>, C4<1>;
L_0x9c1610 .functor OR 1, L_0x9c14c0, L_0x9c15a0, C4<0>, C4<0>;
L_0x9c1720 .functor AND 1, L_0x9c22c0, L_0x7f32c69e6060, C4<1>, C4<1>;
L_0x9c1790 .functor OR 1, L_0x9c1610, L_0x9c1720, C4<0>, C4<0>;
v0x99d1c0_0 .net *"_ivl_0", 0 0, L_0x9c14c0;  1 drivers
v0x99d2a0_0 .net *"_ivl_2", 0 0, L_0x9c1530;  1 drivers
v0x99d380_0 .net *"_ivl_4", 0 0, L_0x9c15a0;  1 drivers
v0x99d470_0 .net *"_ivl_6", 0 0, L_0x9c1610;  1 drivers
v0x99d550_0 .net *"_ivl_8", 0 0, L_0x9c1720;  1 drivers
v0x99d680_0 .net "in0", 0 0, L_0x9c21b0;  alias, 1 drivers
v0x99d770_0 .net "in1", 0 0, L_0x9c22c0;  alias, 1 drivers
v0x99d830_0 .net "out", 0 0, L_0x9c1790;  alias, 1 drivers
v0x99d910_0 .net "sel", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
S_0x99e0e0 .scope module, "bit6" "DFFRE_GL" 13 68, 14 13 0, S_0x98d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9c2950 .functor NOT 1, L_0x9cf620, C4<0>, C4<0>, C4<0>;
L_0x9c29c0 .functor AND 1, L_0x9c27b0, L_0x9c2950, C4<1>, C4<1>;
v0x9a0580_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9a0640_0 .net "d", 0 0, L_0x9c33a0;  1 drivers
v0x9a0700_0 .net "en", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
v0x9a07a0_0 .net "enable_out", 0 0, L_0x9c27b0;  1 drivers
v0x9a0870_0 .net "in", 0 0, L_0x9c2950;  1 drivers
v0x9a0910_0 .net "out", 0 0, L_0x9c29c0;  1 drivers
v0x9a0a00_0 .net "q", 0 0, L_0x9c3290;  1 drivers
v0x9a0b30_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
S_0x99e340 .scope module, "dff" "DFF_GL" 14 36, 15 10 0, S_0x99e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c2aa0 .functor NOT 1, v0x9b2e20_0, C4<0>, C4<0>, C4<0>;
v0x99f680_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x99f720_0 .net "d", 0 0, L_0x9c29c0;  alias, 1 drivers
v0x99f7e0_0 .net "leaderclk", 0 0, L_0x9c2aa0;  1 drivers
v0x99f8e0_0 .net "n1", 0 0, L_0x9c2ec0;  1 drivers
v0x99f9d0_0 .net "q", 0 0, L_0x9c3290;  alias, 1 drivers
S_0x99e5b0 .scope module, "follower" "DLatch_GL" 15 29, 16 10 0, S_0x99e340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c3010 .functor NOT 1, L_0x9c2ec0, C4<0>, C4<0>, C4<0>;
L_0x9c3080 .functor AND 1, L_0x9c2ec0, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9c3110 .functor AND 1, L_0x9c3010, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9c31d0 .functor NOR 1, L_0x9c3290, L_0x9c3080, C4<0>, C4<0>;
L_0x9c3290 .functor NOR 1, L_0x9c31d0, L_0x9c3110, C4<0>, C4<0>;
v0x99e820_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x99e8e0_0 .net "d", 0 0, L_0x9c2ec0;  alias, 1 drivers
v0x99e9a0_0 .net "dbar", 0 0, L_0x9c3010;  1 drivers
v0x99ea40_0 .net "q", 0 0, L_0x9c3290;  alias, 1 drivers
v0x99eb20_0 .net "r", 0 0, L_0x9c3110;  1 drivers
v0x99ec30_0 .net "s", 0 0, L_0x9c3080;  1 drivers
v0x99ecf0_0 .net "x", 0 0, L_0x9c31d0;  1 drivers
S_0x99ee30 .scope module, "leader" "DLatch_GL" 15 23, 16 10 0, S_0x99e340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c2ba0 .functor NOT 1, L_0x9c29c0, C4<0>, C4<0>, C4<0>;
L_0x9c2cc0 .functor AND 1, L_0x9c29c0, L_0x9c2aa0, C4<1>, C4<1>;
L_0x9c2d50 .functor AND 1, L_0x9c2ba0, L_0x9c2aa0, C4<1>, C4<1>;
L_0x9c2e50 .functor NOR 1, L_0x9c2ec0, L_0x9c2cc0, C4<0>, C4<0>;
L_0x9c2ec0 .functor NOR 1, L_0x9c2e50, L_0x9c2d50, C4<0>, C4<0>;
v0x99f060_0 .net "clk", 0 0, L_0x9c2aa0;  alias, 1 drivers
v0x99f140_0 .net "d", 0 0, L_0x9c29c0;  alias, 1 drivers
v0x99f200_0 .net "dbar", 0 0, L_0x9c2ba0;  1 drivers
v0x99f2a0_0 .net "q", 0 0, L_0x9c2ec0;  alias, 1 drivers
v0x99f390_0 .net "r", 0 0, L_0x9c2d50;  1 drivers
v0x99f480_0 .net "s", 0 0, L_0x9c2cc0;  1 drivers
v0x99f540_0 .net "x", 0 0, L_0x9c2e50;  1 drivers
S_0x99fac0 .scope module, "enable" "Mux2_1b_GL" 14 25, 12 8 0, S_0x99e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9c2430 .functor AND 1, L_0x9c3290, L_0x9c33a0, C4<1>, C4<1>;
L_0x9c2530 .functor NOT 1, L_0x7f32c69e6060, C4<0>, C4<0>, C4<0>;
L_0x9c25c0 .functor AND 1, L_0x9c3290, L_0x9c2530, C4<1>, C4<1>;
L_0x9c2630 .functor OR 1, L_0x9c2430, L_0x9c25c0, C4<0>, C4<0>;
L_0x9c2740 .functor AND 1, L_0x9c33a0, L_0x7f32c69e6060, C4<1>, C4<1>;
L_0x9c27b0 .functor OR 1, L_0x9c2630, L_0x9c2740, C4<0>, C4<0>;
v0x99fd10_0 .net *"_ivl_0", 0 0, L_0x9c2430;  1 drivers
v0x99fdf0_0 .net *"_ivl_2", 0 0, L_0x9c2530;  1 drivers
v0x99fed0_0 .net *"_ivl_4", 0 0, L_0x9c25c0;  1 drivers
v0x99ffc0_0 .net *"_ivl_6", 0 0, L_0x9c2630;  1 drivers
v0x9a00a0_0 .net *"_ivl_8", 0 0, L_0x9c2740;  1 drivers
v0x9a01d0_0 .net "in0", 0 0, L_0x9c3290;  alias, 1 drivers
v0x9a02c0_0 .net "in1", 0 0, L_0x9c33a0;  alias, 1 drivers
v0x9a0380_0 .net "out", 0 0, L_0x9c27b0;  alias, 1 drivers
v0x9a0460_0 .net "sel", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
S_0x9a0c30 .scope module, "bit7" "DFFRE_GL" 13 76, 14 13 0, S_0x98d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9c3e00 .functor NOT 1, L_0x9cf620, C4<0>, C4<0>, C4<0>;
L_0x9c3e70 .functor AND 1, L_0x9c3c60, L_0x9c3e00, C4<1>, C4<1>;
v0x9a30d0_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9a3190_0 .net "d", 0 0, L_0x9c4fa0;  1 drivers
v0x9a3250_0 .net "en", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
v0x9a32f0_0 .net "enable_out", 0 0, L_0x9c3c60;  1 drivers
v0x9a33c0_0 .net "in", 0 0, L_0x9c3e00;  1 drivers
v0x9a3460_0 .net "out", 0 0, L_0x9c3e70;  1 drivers
v0x9a3550_0 .net "q", 0 0, L_0x9c4e90;  1 drivers
v0x9a3680_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
S_0x9a0e90 .scope module, "dff" "DFF_GL" 14 36, 15 10 0, S_0x9a0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c3f30 .functor NOT 1, v0x9b2e20_0, C4<0>, C4<0>, C4<0>;
v0x9a21d0_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9a2270_0 .net "d", 0 0, L_0x9c3e70;  alias, 1 drivers
v0x9a2330_0 .net "leaderclk", 0 0, L_0x9c3f30;  1 drivers
v0x9a2430_0 .net "n1", 0 0, L_0x9c42d0;  1 drivers
v0x9a2520_0 .net "q", 0 0, L_0x9c4e90;  alias, 1 drivers
S_0x9a1100 .scope module, "follower" "DLatch_GL" 15 29, 16 10 0, S_0x9a0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c4420 .functor NOT 1, L_0x9c42d0, C4<0>, C4<0>, C4<0>;
L_0x9c4490 .functor AND 1, L_0x9c42d0, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9c4d10 .functor AND 1, L_0x9c4420, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9c4dd0 .functor NOR 1, L_0x9c4e90, L_0x9c4490, C4<0>, C4<0>;
L_0x9c4e90 .functor NOR 1, L_0x9c4dd0, L_0x9c4d10, C4<0>, C4<0>;
v0x9a1370_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9a1430_0 .net "d", 0 0, L_0x9c42d0;  alias, 1 drivers
v0x9a14f0_0 .net "dbar", 0 0, L_0x9c4420;  1 drivers
v0x9a1590_0 .net "q", 0 0, L_0x9c4e90;  alias, 1 drivers
v0x9a1670_0 .net "r", 0 0, L_0x9c4d10;  1 drivers
v0x9a1780_0 .net "s", 0 0, L_0x9c4490;  1 drivers
v0x9a1840_0 .net "x", 0 0, L_0x9c4dd0;  1 drivers
S_0x9a1980 .scope module, "leader" "DLatch_GL" 15 23, 16 10 0, S_0x9a0e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9c3ff0 .functor NOT 1, L_0x9c3e70, C4<0>, C4<0>, C4<0>;
L_0x9c40f0 .functor AND 1, L_0x9c3e70, L_0x9c3f30, C4<1>, C4<1>;
L_0x9c4160 .functor AND 1, L_0x9c3ff0, L_0x9c3f30, C4<1>, C4<1>;
L_0x9c4260 .functor NOR 1, L_0x9c42d0, L_0x9c40f0, C4<0>, C4<0>;
L_0x9c42d0 .functor NOR 1, L_0x9c4260, L_0x9c4160, C4<0>, C4<0>;
v0x9a1bb0_0 .net "clk", 0 0, L_0x9c3f30;  alias, 1 drivers
v0x9a1c90_0 .net "d", 0 0, L_0x9c3e70;  alias, 1 drivers
v0x9a1d50_0 .net "dbar", 0 0, L_0x9c3ff0;  1 drivers
v0x9a1df0_0 .net "q", 0 0, L_0x9c42d0;  alias, 1 drivers
v0x9a1ee0_0 .net "r", 0 0, L_0x9c4160;  1 drivers
v0x9a1fd0_0 .net "s", 0 0, L_0x9c40f0;  1 drivers
v0x9a2090_0 .net "x", 0 0, L_0x9c4260;  1 drivers
S_0x9a2610 .scope module, "enable" "Mux2_1b_GL" 14 25, 12 8 0, S_0x9a0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9c34d0 .functor AND 1, L_0x9c4e90, L_0x9c4fa0, C4<1>, C4<1>;
L_0x9c35d0 .functor NOT 1, L_0x7f32c69e6060, C4<0>, C4<0>, C4<0>;
L_0x9c3660 .functor AND 1, L_0x9c4e90, L_0x9c35d0, C4<1>, C4<1>;
L_0x9c36d0 .functor OR 1, L_0x9c34d0, L_0x9c3660, C4<0>, C4<0>;
L_0x9c37e0 .functor AND 1, L_0x9c4fa0, L_0x7f32c69e6060, C4<1>, C4<1>;
L_0x9c3c60 .functor OR 1, L_0x9c36d0, L_0x9c37e0, C4<0>, C4<0>;
v0x9a2860_0 .net *"_ivl_0", 0 0, L_0x9c34d0;  1 drivers
v0x9a2940_0 .net *"_ivl_2", 0 0, L_0x9c35d0;  1 drivers
v0x9a2a20_0 .net *"_ivl_4", 0 0, L_0x9c3660;  1 drivers
v0x9a2b10_0 .net *"_ivl_6", 0 0, L_0x9c36d0;  1 drivers
v0x9a2bf0_0 .net *"_ivl_8", 0 0, L_0x9c37e0;  1 drivers
v0x9a2d20_0 .net "in0", 0 0, L_0x9c4e90;  alias, 1 drivers
v0x9a2e10_0 .net "in1", 0 0, L_0x9c4fa0;  alias, 1 drivers
v0x9a2ed0_0 .net "out", 0 0, L_0x9c3c60;  alias, 1 drivers
v0x9a2fb0_0 .net "sel", 0 0, L_0x7f32c69e6060;  alias, 1 drivers
S_0x9a4dd0 .scope module, "NoteCtrl" "NotePlayerCtrl_GL" 4 34, 17 12 0, S_0x915180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "count_done";
    .port_info 3 /OUTPUT 4 "state";
    .port_info 4 /OUTPUT 1 "note";
    .port_info 5 /OUTPUT 1 "count_load";
P_0x9a4fd0 .param/l "STATE_LOAD_HIGH" 1 17 26, C4<1000>;
P_0x9a5010 .param/l "STATE_LOAD_LOW" 1 17 28, C4<0010>;
P_0x9a5050 .param/l "STATE_RESET" 1 17 25, C4<0000>;
P_0x9a5090 .param/l "STATE_WAIT_HIGH" 1 17 27, C4<0100>;
P_0x9a50d0 .param/l "STATE_WAIT_LOW" 1 17 29, C4<0001>;
L_0x9ca720 .functor BUFZ 1, L_0x9cc330, C4<0>, C4<0>, C4<0>;
L_0x9ca790 .functor BUFZ 1, L_0x9cd2a0, C4<0>, C4<0>, C4<0>;
L_0x9ca800 .functor BUFZ 1, L_0x9ce2e0, C4<0>, C4<0>, C4<0>;
L_0x9caa00 .functor BUFZ 1, L_0x9cf2e0, C4<0>, C4<0>, C4<0>;
L_0x9caac0 .functor OR 1, L_0x9cc330, L_0x9ce2e0, C4<0>, C4<0>;
L_0x9cab30 .functor OR 1, L_0x9caac0, L_0x9cd2a0, C4<0>, C4<0>;
L_0x9cabf0 .functor OR 1, L_0x9cab30, L_0x9cf2e0, C4<0>, C4<0>;
L_0x9cacb0 .functor NOT 1, L_0x9cabf0, C4<0>, C4<0>, C4<0>;
L_0x9cadc0 .functor AND 1, L_0x9cf2e0, L_0x9c9d50, C4<1>, C4<1>;
L_0x9cae30 .functor OR 1, L_0x9cacb0, L_0x9cadc0, C4<0>, C4<0>;
L_0x9cafa0 .functor NOT 1, L_0x9c9d50, C4<0>, C4<0>, C4<0>;
L_0x9cb010 .functor AND 1, L_0x9cafa0, L_0x9cd2a0, C4<1>, C4<1>;
L_0x9cb0f0 .functor OR 1, L_0x9cc330, L_0x9cb010, C4<0>, C4<0>;
L_0x9cb1b0 .functor AND 1, L_0x9cd2a0, L_0x9c9d50, C4<1>, C4<1>;
L_0x9cb080 .functor NOT 1, L_0x9c9d50, C4<0>, C4<0>, C4<0>;
L_0x9cb3b0 .functor AND 1, L_0x9cf2e0, L_0x9cb080, C4<1>, C4<1>;
L_0x9cb610 .functor OR 1, L_0x9ce2e0, L_0x9cb3b0, C4<0>, C4<0>;
L_0x9cf480 .functor OR 1, L_0x9cc330, L_0x9ce2e0, C4<0>, C4<0>;
L_0x9cf590 .functor OR 1, L_0x9cd2a0, L_0x9cc330, C4<0>, C4<0>;
v0x9b0550_0 .net "LH_next", 0 0, L_0x9cae30;  1 drivers
v0x9b0660_0 .net "LL_next", 0 0, L_0x9cb1b0;  1 drivers
v0x9b0770_0 .net "WH_next", 0 0, L_0x9cb0f0;  1 drivers
v0x9b0860_0 .net "WL_next", 0 0, L_0x9cb610;  1 drivers
v0x9b0950_0 .net *"_ivl_11", 0 0, L_0x9ca800;  1 drivers
v0x9b0a40_0 .net *"_ivl_16", 0 0, L_0x9caa00;  1 drivers
v0x9b0b20_0 .net *"_ivl_17", 0 0, L_0x9caac0;  1 drivers
v0x9b0c00_0 .net *"_ivl_19", 0 0, L_0x9cab30;  1 drivers
v0x9b0ce0_0 .net *"_ivl_21", 0 0, L_0x9cabf0;  1 drivers
v0x9b0dc0_0 .net *"_ivl_25", 0 0, L_0x9cadc0;  1 drivers
v0x9b0ea0_0 .net *"_ivl_29", 0 0, L_0x9cafa0;  1 drivers
v0x9b0f80_0 .net *"_ivl_3", 0 0, L_0x9ca720;  1 drivers
v0x9b1060_0 .net *"_ivl_31", 0 0, L_0x9cb010;  1 drivers
v0x9b1140_0 .net *"_ivl_37", 0 0, L_0x9cb080;  1 drivers
v0x9b1220_0 .net *"_ivl_39", 0 0, L_0x9cb3b0;  1 drivers
v0x9b1300_0 .net *"_ivl_7", 0 0, L_0x9ca790;  1 drivers
v0x9b13e0_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9b1590_0 .net "count_done", 0 0, L_0x9c9d50;  alias, 1 drivers
v0x9b1630_0 .net "count_load", 0 0, L_0x9cf480;  alias, 1 drivers
v0x9b16f0_0 .net "load_high", 0 0, L_0x9cc330;  1 drivers
v0x9b1790_0 .net "load_low", 0 0, L_0x9ce2e0;  1 drivers
v0x9b18c0_0 .net "note", 0 0, L_0x9cf590;  alias, 1 drivers
v0x9b1a30_0 .net "reset_state", 0 0, L_0x9cacb0;  1 drivers
v0x9b1af0_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
v0x9b1b90_0 .net "state", 3 0, L_0x9ca870;  alias, 1 drivers
v0x9b1c90_0 .net "wait_high", 0 0, L_0x9cd2a0;  1 drivers
v0x9b1d30_0 .net "wait_low", 0 0, L_0x9cf2e0;  1 drivers
L_0x9ca870 .concat8 [ 1 1 1 1], L_0x9caa00, L_0x9ca800, L_0x9ca790, L_0x9ca720;
S_0x9a53f0 .scope module, "DFlipFlop1" "DFFRE_GL" 17 58, 14 13 0, S_0x9a4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9cbc60 .functor NOT 1, L_0x9cf620, C4<0>, C4<0>, C4<0>;
L_0x9cbcd0 .functor AND 1, L_0x9cbb00, L_0x9cbc60, C4<1>, C4<1>;
v0x9a7880_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9a7940_0 .net "d", 0 0, L_0x9cae30;  alias, 1 drivers
L_0x7f32c69e6138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x9a7a00_0 .net "en", 0 0, L_0x7f32c69e6138;  1 drivers
v0x9a7ad0_0 .net "enable_out", 0 0, L_0x9cbb00;  1 drivers
v0x9a7ba0_0 .net "in", 0 0, L_0x9cbc60;  1 drivers
v0x9a7c40_0 .net "out", 0 0, L_0x9cbcd0;  1 drivers
v0x9a7d30_0 .net "q", 0 0, L_0x9cc330;  alias, 1 drivers
v0x9a7dd0_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
S_0x9a5650 .scope module, "dff" "DFF_GL" 14 36, 15 10 0, S_0x9a53f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9cbd90 .functor NOT 1, v0x9b2e20_0, C4<0>, C4<0>, C4<0>;
v0x9a6960_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9a6a00_0 .net "d", 0 0, L_0x9cbcd0;  alias, 1 drivers
v0x9a6ac0_0 .net "leaderclk", 0 0, L_0x9cbd90;  1 drivers
v0x9a6bc0_0 .net "n1", 0 0, L_0x9cc010;  1 drivers
v0x9a6cb0_0 .net "q", 0 0, L_0x9cc330;  alias, 1 drivers
S_0x9a58c0 .scope module, "follower" "DLatch_GL" 15 29, 16 10 0, S_0x9a5650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9cc0d0 .functor NOT 1, L_0x9cc010, C4<0>, C4<0>, C4<0>;
L_0x9cc140 .functor AND 1, L_0x9cc010, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9cc1b0 .functor AND 1, L_0x9cc0d0, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9cc270 .functor NOR 1, L_0x9cc330, L_0x9cc140, C4<0>, C4<0>;
L_0x9cc330 .functor NOR 1, L_0x9cc270, L_0x9cc1b0, C4<0>, C4<0>;
v0x9a5b30_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9a5bf0_0 .net "d", 0 0, L_0x9cc010;  alias, 1 drivers
v0x9a5cb0_0 .net "dbar", 0 0, L_0x9cc0d0;  1 drivers
v0x9a5d50_0 .net "q", 0 0, L_0x9cc330;  alias, 1 drivers
v0x9a5e30_0 .net "r", 0 0, L_0x9cc1b0;  1 drivers
v0x9a5f40_0 .net "s", 0 0, L_0x9cc140;  1 drivers
v0x9a6000_0 .net "x", 0 0, L_0x9cc270;  1 drivers
S_0x9a6140 .scope module, "leader" "DLatch_GL" 15 23, 16 10 0, S_0x9a5650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9cbe50 .functor NOT 1, L_0x9cbcd0, C4<0>, C4<0>, C4<0>;
L_0x9cbec0 .functor AND 1, L_0x9cbcd0, L_0x9cbd90, C4<1>, C4<1>;
L_0x9cbf30 .functor AND 1, L_0x9cbe50, L_0x9cbd90, C4<1>, C4<1>;
L_0x9cbfa0 .functor NOR 1, L_0x9cc010, L_0x9cbec0, C4<0>, C4<0>;
L_0x9cc010 .functor NOR 1, L_0x9cbfa0, L_0x9cbf30, C4<0>, C4<0>;
v0x9a6370_0 .net "clk", 0 0, L_0x9cbd90;  alias, 1 drivers
v0x9a6450_0 .net "d", 0 0, L_0x9cbcd0;  alias, 1 drivers
v0x9a6510_0 .net "dbar", 0 0, L_0x9cbe50;  1 drivers
v0x9a65b0_0 .net "q", 0 0, L_0x9cc010;  alias, 1 drivers
v0x9a6670_0 .net "r", 0 0, L_0x9cbf30;  1 drivers
v0x9a6760_0 .net "s", 0 0, L_0x9cbec0;  1 drivers
v0x9a6820_0 .net "x", 0 0, L_0x9cbfa0;  1 drivers
S_0x9a6da0 .scope module, "enable" "Mux2_1b_GL" 14 25, 12 8 0, S_0x9a53f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9cb6d0 .functor AND 1, L_0x9cc330, L_0x9cae30, C4<1>, C4<1>;
L_0x9cb850 .functor NOT 1, L_0x7f32c69e6138, C4<0>, C4<0>, C4<0>;
L_0x9cb8c0 .functor AND 1, L_0x9cc330, L_0x9cb850, C4<1>, C4<1>;
L_0x9cb980 .functor OR 1, L_0x9cb6d0, L_0x9cb8c0, C4<0>, C4<0>;
L_0x9cba90 .functor AND 1, L_0x9cae30, L_0x7f32c69e6138, C4<1>, C4<1>;
L_0x9cbb00 .functor OR 1, L_0x9cb980, L_0x9cba90, C4<0>, C4<0>;
v0x9a6ff0_0 .net *"_ivl_0", 0 0, L_0x9cb6d0;  1 drivers
v0x9a70d0_0 .net *"_ivl_2", 0 0, L_0x9cb850;  1 drivers
v0x9a71b0_0 .net *"_ivl_4", 0 0, L_0x9cb8c0;  1 drivers
v0x9a72a0_0 .net *"_ivl_6", 0 0, L_0x9cb980;  1 drivers
v0x9a7380_0 .net *"_ivl_8", 0 0, L_0x9cba90;  1 drivers
v0x9a74b0_0 .net "in0", 0 0, L_0x9cc330;  alias, 1 drivers
v0x9a75a0_0 .net "in1", 0 0, L_0x9cae30;  alias, 1 drivers
v0x9a7660_0 .net "out", 0 0, L_0x9cbb00;  alias, 1 drivers
v0x9a7740_0 .net "sel", 0 0, L_0x7f32c69e6138;  alias, 1 drivers
S_0x9a7eb0 .scope module, "DFlipFlop2" "DFFRE_GL" 17 67, 14 13 0, S_0x9a4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9cca20 .functor NOT 1, L_0x9cf620, C4<0>, C4<0>, C4<0>;
L_0x9cca90 .functor AND 1, L_0x9cc880, L_0x9cca20, C4<1>, C4<1>;
v0x9aa370_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9aa430_0 .net "d", 0 0, L_0x9cb0f0;  alias, 1 drivers
L_0x7f32c69e6180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x9aa4f0_0 .net "en", 0 0, L_0x7f32c69e6180;  1 drivers
v0x9aa5c0_0 .net "enable_out", 0 0, L_0x9cc880;  1 drivers
v0x9aa690_0 .net "in", 0 0, L_0x9cca20;  1 drivers
v0x9aa730_0 .net "out", 0 0, L_0x9cca90;  1 drivers
v0x9aa820_0 .net "q", 0 0, L_0x9cd2a0;  alias, 1 drivers
v0x9aa950_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
S_0x9a8130 .scope module, "dff" "DFF_GL" 14 36, 15 10 0, S_0x9a7eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9ccb50 .functor NOT 1, v0x9b2e20_0, C4<0>, C4<0>, C4<0>;
v0x9a9450_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9a94f0_0 .net "d", 0 0, L_0x9cca90;  alias, 1 drivers
v0x9a95b0_0 .net "leaderclk", 0 0, L_0x9ccb50;  1 drivers
v0x9a96b0_0 .net "n1", 0 0, L_0x9ccef0;  1 drivers
v0x9a97a0_0 .net "q", 0 0, L_0x9cd2a0;  alias, 1 drivers
S_0x9a8380 .scope module, "follower" "DLatch_GL" 15 29, 16 10 0, S_0x9a8130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9cd040 .functor NOT 1, L_0x9ccef0, C4<0>, C4<0>, C4<0>;
L_0x9cd0b0 .functor AND 1, L_0x9ccef0, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9cd120 .functor AND 1, L_0x9cd040, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9cd1e0 .functor NOR 1, L_0x9cd2a0, L_0x9cd0b0, C4<0>, C4<0>;
L_0x9cd2a0 .functor NOR 1, L_0x9cd1e0, L_0x9cd120, C4<0>, C4<0>;
v0x9a85f0_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9a86b0_0 .net "d", 0 0, L_0x9ccef0;  alias, 1 drivers
v0x9a8770_0 .net "dbar", 0 0, L_0x9cd040;  1 drivers
v0x9a8810_0 .net "q", 0 0, L_0x9cd2a0;  alias, 1 drivers
v0x9a88f0_0 .net "r", 0 0, L_0x9cd120;  1 drivers
v0x9a8a00_0 .net "s", 0 0, L_0x9cd0b0;  1 drivers
v0x9a8ac0_0 .net "x", 0 0, L_0x9cd1e0;  1 drivers
S_0x9a8c00 .scope module, "leader" "DLatch_GL" 15 23, 16 10 0, S_0x9a8130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9ccc10 .functor NOT 1, L_0x9cca90, C4<0>, C4<0>, C4<0>;
L_0x9ccd10 .functor AND 1, L_0x9cca90, L_0x9ccb50, C4<1>, C4<1>;
L_0x9ccd80 .functor AND 1, L_0x9ccc10, L_0x9ccb50, C4<1>, C4<1>;
L_0x9cce80 .functor NOR 1, L_0x9ccef0, L_0x9ccd10, C4<0>, C4<0>;
L_0x9ccef0 .functor NOR 1, L_0x9cce80, L_0x9ccd80, C4<0>, C4<0>;
v0x9a8e30_0 .net "clk", 0 0, L_0x9ccb50;  alias, 1 drivers
v0x9a8f10_0 .net "d", 0 0, L_0x9cca90;  alias, 1 drivers
v0x9a8fd0_0 .net "dbar", 0 0, L_0x9ccc10;  1 drivers
v0x9a9070_0 .net "q", 0 0, L_0x9ccef0;  alias, 1 drivers
v0x9a9160_0 .net "r", 0 0, L_0x9ccd80;  1 drivers
v0x9a9250_0 .net "s", 0 0, L_0x9ccd10;  1 drivers
v0x9a9310_0 .net "x", 0 0, L_0x9cce80;  1 drivers
S_0x9a9890 .scope module, "enable" "Mux2_1b_GL" 14 25, 12 8 0, S_0x9a7eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9cc4d0 .functor AND 1, L_0x9cd2a0, L_0x9cb0f0, C4<1>, C4<1>;
L_0x9cc5d0 .functor NOT 1, L_0x7f32c69e6180, C4<0>, C4<0>, C4<0>;
L_0x9cc640 .functor AND 1, L_0x9cd2a0, L_0x9cc5d0, C4<1>, C4<1>;
L_0x9cc700 .functor OR 1, L_0x9cc4d0, L_0x9cc640, C4<0>, C4<0>;
L_0x9cc810 .functor AND 1, L_0x9cb0f0, L_0x7f32c69e6180, C4<1>, C4<1>;
L_0x9cc880 .functor OR 1, L_0x9cc700, L_0x9cc810, C4<0>, C4<0>;
v0x9a9ae0_0 .net *"_ivl_0", 0 0, L_0x9cc4d0;  1 drivers
v0x9a9bc0_0 .net *"_ivl_2", 0 0, L_0x9cc5d0;  1 drivers
v0x9a9ca0_0 .net *"_ivl_4", 0 0, L_0x9cc640;  1 drivers
v0x9a9d90_0 .net *"_ivl_6", 0 0, L_0x9cc700;  1 drivers
v0x9a9e70_0 .net *"_ivl_8", 0 0, L_0x9cc810;  1 drivers
v0x9a9fa0_0 .net "in0", 0 0, L_0x9cd2a0;  alias, 1 drivers
v0x9aa090_0 .net "in1", 0 0, L_0x9cb0f0;  alias, 1 drivers
v0x9aa150_0 .net "out", 0 0, L_0x9cc880;  alias, 1 drivers
v0x9aa230_0 .net "sel", 0 0, L_0x7f32c69e6180;  alias, 1 drivers
S_0x9aaa30 .scope module, "DFlipFlop3" "DFFRE_GL" 17 76, 14 13 0, S_0x9a4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9cd9c0 .functor NOT 1, L_0x9cf620, C4<0>, C4<0>, C4<0>;
L_0x9cda30 .functor AND 1, L_0x9cd820, L_0x9cd9c0, C4<1>, C4<1>;
v0x9ad310_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9ad3d0_0 .net "d", 0 0, L_0x9cb1b0;  alias, 1 drivers
L_0x7f32c69e61c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x9ad490_0 .net "en", 0 0, L_0x7f32c69e61c8;  1 drivers
v0x9ad560_0 .net "enable_out", 0 0, L_0x9cd820;  1 drivers
v0x9ad630_0 .net "in", 0 0, L_0x9cd9c0;  1 drivers
v0x9ad6d0_0 .net "out", 0 0, L_0x9cda30;  1 drivers
v0x9ad7c0_0 .net "q", 0 0, L_0x9ce2e0;  alias, 1 drivers
v0x9ad8f0_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
S_0x9aac90 .scope module, "dff" "DFF_GL" 14 36, 15 10 0, S_0x9aaa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9cdaf0 .functor NOT 1, v0x9b2e20_0, C4<0>, C4<0>, C4<0>;
v0x9ac3f0_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9ac490_0 .net "d", 0 0, L_0x9cda30;  alias, 1 drivers
v0x9ac550_0 .net "leaderclk", 0 0, L_0x9cdaf0;  1 drivers
v0x9ac650_0 .net "n1", 0 0, L_0x9cdf10;  1 drivers
v0x9ac740_0 .net "q", 0 0, L_0x9ce2e0;  alias, 1 drivers
S_0x9aaee0 .scope module, "follower" "DLatch_GL" 15 29, 16 10 0, S_0x9aac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9ce060 .functor NOT 1, L_0x9cdf10, C4<0>, C4<0>, C4<0>;
L_0x9ce0d0 .functor AND 1, L_0x9cdf10, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9ce160 .functor AND 1, L_0x9ce060, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9ce220 .functor NOR 1, L_0x9ce2e0, L_0x9ce0d0, C4<0>, C4<0>;
L_0x9ce2e0 .functor NOR 1, L_0x9ce220, L_0x9ce160, C4<0>, C4<0>;
v0x9ab150_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9ab620_0 .net "d", 0 0, L_0x9cdf10;  alias, 1 drivers
v0x9ab6e0_0 .net "dbar", 0 0, L_0x9ce060;  1 drivers
v0x9ab7b0_0 .net "q", 0 0, L_0x9ce2e0;  alias, 1 drivers
v0x9ab890_0 .net "r", 0 0, L_0x9ce160;  1 drivers
v0x9ab9a0_0 .net "s", 0 0, L_0x9ce0d0;  1 drivers
v0x9aba60_0 .net "x", 0 0, L_0x9ce220;  1 drivers
S_0x9abba0 .scope module, "leader" "DLatch_GL" 15 23, 16 10 0, S_0x9aac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9cdbf0 .functor NOT 1, L_0x9cda30, C4<0>, C4<0>, C4<0>;
L_0x9cdd10 .functor AND 1, L_0x9cda30, L_0x9cdaf0, C4<1>, C4<1>;
L_0x9cdda0 .functor AND 1, L_0x9cdbf0, L_0x9cdaf0, C4<1>, C4<1>;
L_0x9cdea0 .functor NOR 1, L_0x9cdf10, L_0x9cdd10, C4<0>, C4<0>;
L_0x9cdf10 .functor NOR 1, L_0x9cdea0, L_0x9cdda0, C4<0>, C4<0>;
v0x9abdd0_0 .net "clk", 0 0, L_0x9cdaf0;  alias, 1 drivers
v0x9abeb0_0 .net "d", 0 0, L_0x9cda30;  alias, 1 drivers
v0x9abf70_0 .net "dbar", 0 0, L_0x9cdbf0;  1 drivers
v0x9ac010_0 .net "q", 0 0, L_0x9cdf10;  alias, 1 drivers
v0x9ac100_0 .net "r", 0 0, L_0x9cdda0;  1 drivers
v0x9ac1f0_0 .net "s", 0 0, L_0x9cdd10;  1 drivers
v0x9ac2b0_0 .net "x", 0 0, L_0x9cdea0;  1 drivers
S_0x9ac830 .scope module, "enable" "Mux2_1b_GL" 14 25, 12 8 0, S_0x9aaa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9cd440 .functor AND 1, L_0x9ce2e0, L_0x9cb1b0, C4<1>, C4<1>;
L_0x9cd5c0 .functor NOT 1, L_0x7f32c69e61c8, C4<0>, C4<0>, C4<0>;
L_0x9cd630 .functor AND 1, L_0x9ce2e0, L_0x9cd5c0, C4<1>, C4<1>;
L_0x9cd6a0 .functor OR 1, L_0x9cd440, L_0x9cd630, C4<0>, C4<0>;
L_0x9cd7b0 .functor AND 1, L_0x9cb1b0, L_0x7f32c69e61c8, C4<1>, C4<1>;
L_0x9cd820 .functor OR 1, L_0x9cd6a0, L_0x9cd7b0, C4<0>, C4<0>;
v0x9aca80_0 .net *"_ivl_0", 0 0, L_0x9cd440;  1 drivers
v0x9acb60_0 .net *"_ivl_2", 0 0, L_0x9cd5c0;  1 drivers
v0x9acc40_0 .net *"_ivl_4", 0 0, L_0x9cd630;  1 drivers
v0x9acd30_0 .net *"_ivl_6", 0 0, L_0x9cd6a0;  1 drivers
v0x9ace10_0 .net *"_ivl_8", 0 0, L_0x9cd7b0;  1 drivers
v0x9acf40_0 .net "in0", 0 0, L_0x9ce2e0;  alias, 1 drivers
v0x9ad030_0 .net "in1", 0 0, L_0x9cb1b0;  alias, 1 drivers
v0x9ad0f0_0 .net "out", 0 0, L_0x9cd820;  alias, 1 drivers
v0x9ad1d0_0 .net "sel", 0 0, L_0x7f32c69e61c8;  alias, 1 drivers
S_0x9ad9d0 .scope module, "DFlipFlop4" "DFFRE_GL" 17 85, 14 13 0, S_0x9a4dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x9ce9a0 .functor NOT 1, L_0x9cf620, C4<0>, C4<0>, C4<0>;
L_0x9cea10 .functor AND 1, L_0x9ce800, L_0x9ce9a0, C4<1>, C4<1>;
v0x9afe90_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9aff50_0 .net "d", 0 0, L_0x9cb610;  alias, 1 drivers
L_0x7f32c69e6210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x9b0010_0 .net "en", 0 0, L_0x7f32c69e6210;  1 drivers
v0x9b00e0_0 .net "enable_out", 0 0, L_0x9ce800;  1 drivers
v0x9b01b0_0 .net "in", 0 0, L_0x9ce9a0;  1 drivers
v0x9b0250_0 .net "out", 0 0, L_0x9cea10;  1 drivers
v0x9b0340_0 .net "q", 0 0, L_0x9cf2e0;  alias, 1 drivers
v0x9b0470_0 .net "rst", 0 0, L_0x9cf620;  alias, 1 drivers
S_0x9adc30 .scope module, "dff" "DFF_GL" 14 36, 15 10 0, S_0x9ad9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9ceaf0 .functor NOT 1, v0x9b2e20_0, C4<0>, C4<0>, C4<0>;
v0x9aef70_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9af010_0 .net "d", 0 0, L_0x9cea10;  alias, 1 drivers
v0x9af0d0_0 .net "leaderclk", 0 0, L_0x9ceaf0;  1 drivers
v0x9af1d0_0 .net "n1", 0 0, L_0x9cef10;  1 drivers
v0x9af2c0_0 .net "q", 0 0, L_0x9cf2e0;  alias, 1 drivers
S_0x9adea0 .scope module, "follower" "DLatch_GL" 15 29, 16 10 0, S_0x9adc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9cf060 .functor NOT 1, L_0x9cef10, C4<0>, C4<0>, C4<0>;
L_0x9cf0d0 .functor AND 1, L_0x9cef10, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9cf160 .functor AND 1, L_0x9cf060, v0x9b2e20_0, C4<1>, C4<1>;
L_0x9cf220 .functor NOR 1, L_0x9cf2e0, L_0x9cf0d0, C4<0>, C4<0>;
L_0x9cf2e0 .functor NOR 1, L_0x9cf220, L_0x9cf160, C4<0>, C4<0>;
v0x9ae110_0 .net "clk", 0 0, v0x9b2e20_0;  alias, 1 drivers
v0x9ae1d0_0 .net "d", 0 0, L_0x9cef10;  alias, 1 drivers
v0x9ae290_0 .net "dbar", 0 0, L_0x9cf060;  1 drivers
v0x9ae330_0 .net "q", 0 0, L_0x9cf2e0;  alias, 1 drivers
v0x9ae410_0 .net "r", 0 0, L_0x9cf160;  1 drivers
v0x9ae520_0 .net "s", 0 0, L_0x9cf0d0;  1 drivers
v0x9ae5e0_0 .net "x", 0 0, L_0x9cf220;  1 drivers
S_0x9ae720 .scope module, "leader" "DLatch_GL" 15 23, 16 10 0, S_0x9adc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "q";
L_0x9cebf0 .functor NOT 1, L_0x9cea10, C4<0>, C4<0>, C4<0>;
L_0x9ced10 .functor AND 1, L_0x9cea10, L_0x9ceaf0, C4<1>, C4<1>;
L_0x9ceda0 .functor AND 1, L_0x9cebf0, L_0x9ceaf0, C4<1>, C4<1>;
L_0x9ceea0 .functor NOR 1, L_0x9cef10, L_0x9ced10, C4<0>, C4<0>;
L_0x9cef10 .functor NOR 1, L_0x9ceea0, L_0x9ceda0, C4<0>, C4<0>;
v0x9ae950_0 .net "clk", 0 0, L_0x9ceaf0;  alias, 1 drivers
v0x9aea30_0 .net "d", 0 0, L_0x9cea10;  alias, 1 drivers
v0x9aeaf0_0 .net "dbar", 0 0, L_0x9cebf0;  1 drivers
v0x9aeb90_0 .net "q", 0 0, L_0x9cef10;  alias, 1 drivers
v0x9aec80_0 .net "r", 0 0, L_0x9ceda0;  1 drivers
v0x9aed70_0 .net "s", 0 0, L_0x9ced10;  1 drivers
v0x9aee30_0 .net "x", 0 0, L_0x9ceea0;  1 drivers
S_0x9af3b0 .scope module, "enable" "Mux2_1b_GL" 14 25, 12 8 0, S_0x9ad9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x9ce480 .functor AND 1, L_0x9cf2e0, L_0x9cb610, C4<1>, C4<1>;
L_0x9ce580 .functor NOT 1, L_0x7f32c69e6210, C4<0>, C4<0>, C4<0>;
L_0x9ce610 .functor AND 1, L_0x9cf2e0, L_0x9ce580, C4<1>, C4<1>;
L_0x9ce680 .functor OR 1, L_0x9ce480, L_0x9ce610, C4<0>, C4<0>;
L_0x9ce790 .functor AND 1, L_0x9cb610, L_0x7f32c69e6210, C4<1>, C4<1>;
L_0x9ce800 .functor OR 1, L_0x9ce680, L_0x9ce790, C4<0>, C4<0>;
v0x9af600_0 .net *"_ivl_0", 0 0, L_0x9ce480;  1 drivers
v0x9af6e0_0 .net *"_ivl_2", 0 0, L_0x9ce580;  1 drivers
v0x9af7c0_0 .net *"_ivl_4", 0 0, L_0x9ce610;  1 drivers
v0x9af8b0_0 .net *"_ivl_6", 0 0, L_0x9ce680;  1 drivers
v0x9af990_0 .net *"_ivl_8", 0 0, L_0x9ce790;  1 drivers
v0x9afac0_0 .net "in0", 0 0, L_0x9cf2e0;  alias, 1 drivers
v0x9afbb0_0 .net "in1", 0 0, L_0x9cb610;  alias, 1 drivers
v0x9afc70_0 .net "out", 0 0, L_0x9ce800;  alias, 1 drivers
v0x9afd50_0 .net "sel", 0 0, L_0x7f32c69e6210;  alias, 1 drivers
S_0x9b2590 .scope module, "t" "ece2300_TestUtils" 3 17, 18 26 0, S_0x92f460;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x9b2e20_0 .var "clk", 0 0;
v0x9b2ee0_0 .var/2s "cycles", 31 0;
v0x9b2fc0_0 .var "failed", 0 0;
v0x9b3060_0 .var/2s "n", 31 0;
v0x9b3140_0 .var "reset", 0 0;
v0x9b3250_0 .var/2s "seed", 31 0;
v0x9b3330_0 .var/str "vcd_filename";
E_0x971b90 .event posedge, v0x98df20_0;
S_0x9b2760 .scope task, "test_bench_begin" "test_bench_begin" 18 90, 18 90 0, S_0x9b2590;
 .timescale 0 0;
v0x9b2910_0 .var/str "filename";
TD_Top.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x9b2910_0;
    %concat/str;
    %vpi_call/w 18 91 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x9b29f0 .scope task, "test_bench_end" "test_bench_end" 18 99, 18 99 0, S_0x9b2590;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %vpi_call/w 18 100 "$write", "\012" {0 0 0};
    %load/vec4 v0x9b3060_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.23, 4;
    %vpi_call/w 18 102 "$write", "\012" {0 0 0};
T_2.23 ;
    %vpi_call/w 18 103 "$finish" {0 0 0};
    %end;
S_0x9b2ba0 .scope task, "test_case_begin" "test_case_begin" 18 110, 18 110 0, S_0x9b2590;
 .timescale 0 0;
v0x9b2d80_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %pushi/str "\012";
    %load/str v0x9b2d80_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 18 111 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x9b3060_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.25, 4;
    %vpi_call/w 18 113 "$write", "\012" {0 0 0};
T_3.25 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x9b3250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9b2fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9b3140_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9b3140_0, 0, 1;
    %end;
S_0x9b3450 .scope task, "test_case_1_basic" "test_case_1_basic" 19 11, 19 11 0, S_0x92f460;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x9b2d80_0;
    %fork TD_Top.t.test_case_begin, S_0x9b2ba0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %end;
S_0x9b3630 .scope task, "test_case_2_reset_behavior" "test_case_2_reset_behavior" 19 35, 19 35 0, S_0x92f460;
 .timescale 0 0;
TD_Top.test_case_2_reset_behavior ;
    %pushi/str "test_case_2_reset_behavior";
    %store/str v0x9b2d80_0;
    %fork TD_Top.t.test_case_begin, S_0x9b2ba0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %end;
S_0x9b3860 .scope task, "test_case_3_random" "test_case_3_random" 19 56, 19 56 0, S_0x92f460;
 .timescale 0 0;
TD_Top.test_case_3_random ;
    %pushi/str "test_case_3_random";
    %store/str v0x9b2d80_0;
    %fork TD_Top.t.test_case_begin, S_0x9b2ba0;
    %join;
    %fork t_1, S_0x9b3a40;
    %jmp t_0;
    .scope S_0x9b3a40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9b3c20_0, 0, 32;
T_6.27 ;
    %load/vec4 v0x9b3c20_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_6.28, 5;
    %vpi_func 19 60 "$urandom" 32, v0x9b3250_0 {0 0 0};
    %pad/u 8;
    %store/vec4 v0x9b4190_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %load/vec4 v0x9b4190_0;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %load/vec4 v0x9b4190_0;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %load/vec4 v0x9b4190_0;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %load/vec4 v0x9b4190_0;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %load/vec4 v0x9b4190_0;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x833430_0, 0, 1;
    %load/vec4 v0x9b4190_0;
    %store/vec4 v0x884540_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x9515d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x92e530_0, 0, 1;
    %fork TD_Top.check, S_0x90bbc0;
    %join;
    %load/vec4 v0x9b3c20_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x9b3c20_0, 0, 32;
    %jmp T_6.27;
T_6.28 ;
    %end;
    .scope S_0x9b3860;
t_0 %join;
    %end;
S_0x9b3a40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 59, 19 59 0, S_0x9b3860;
 .timescale 0 0;
v0x9b3c20_0 .var/2s "i", 31 0;
    .scope S_0x9b2590;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9b2fc0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9b3060_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x9b3250_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x9b2590;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9b2e20_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x9b2590;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x9b2e20_0;
    %inv;
    %store/vec4 v0x9b2e20_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x9b2590;
T_10 ;
    %vpi_func 18 48 "$value$plusargs" 32, "test-case=%d", v0x9b3060_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9b3060_0, 0, 32;
T_10.0 ;
    %vpi_func 18 51 "$value$plusargs" 32, "dump-vcd=%s", v0x9b3330_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call/w 18 52 "$dumpfile", v0x9b3330_0 {0 0 0};
    %vpi_call/w 18 53 "$dumpvars" {0 0 0};
T_10.2 ;
    %end;
    .thread T_10;
    .scope S_0x9b2590;
T_11 ;
    %wait E_0x971b90;
    %load/vec4 v0x9b3140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9b2ee0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x9b2ee0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x9b2ee0_0, 0;
T_11.1 ;
    %load/vec4 v0x9b2ee0_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.2, 5;
    %vpi_call/w 18 77 "$display", "\012ERROR (cycles=%0d): timeout!", v0x9b2ee0_0 {0 0 0};
    %vpi_call/w 18 78 "$finish" {0 0 0};
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x92f460;
T_12 ;
    %pushi/str "../test/NotePlayer_GL-test.v";
    %store/str v0x9b2910_0;
    %fork TD_Top.t.test_bench_begin, S_0x9b2760;
    %join;
    %load/vec4 v0x9b3060_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x9b3060_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.2;
    %jmp/0xz  T_12.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x9b3450;
    %join;
T_12.0 ;
    %load/vec4 v0x9b3060_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x9b3060_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.5;
    %jmp/0xz  T_12.3, 5;
    %fork TD_Top.test_case_2_reset_behavior, S_0x9b3630;
    %join;
T_12.3 ;
    %load/vec4 v0x9b3060_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x9b3060_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.8;
    %jmp/0xz  T_12.6, 5;
    %fork TD_Top.test_case_3_random, S_0x9b3860;
    %join;
T_12.6 ;
    %fork TD_Top.t.test_bench_end, S_0x9b29f0;
    %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "../test/NotePlayer_GL-test.v";
    "../hw/NotePlayer_GL.v";
    "../hw/Counter_8b_GL.v";
    "../hw/Subtractor_8b_GL.v";
    "../hw/AdderRippleCarry_8b_GL.v";
    "../hw/AdderRippleCarry_4b_GL.v";
    "../hw/FullAdder_GL.v";
    "../hw/Mux2_8b_GL.v";
    "../hw/Mux2_4b_GL.v";
    "../hw/Mux2_1b_GL.v";
    "../hw/Register_8b_GL.v";
    "../hw/DFFRE_GL.v";
    "../hw/DFF_GL.v";
    "../hw/DLatch_GL.v";
    "../hw/NotePlayerCtrl_GL.v";
    "../test/ece2300-test.v";
    "../test/NotePlayer-test-cases.v";
