WARNING: Default location for XILINX_HLS not found

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/../scripts/synth.tcl
# source ../target.tcl
## set ABS_TOP                         /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2
## set TOP                            z1top
## set FPGA_PART                      xc7z020clg400-1
## set_param general.maxThreads       4
## set_param general.maxBackupLogs    0
## set RTL { /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/adder_tester.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/behavioral_adder.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/counter.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/full_adder.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/structural_adder.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/z1top.v /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v }
## set CONSTRAINTS { /home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/z1top.xdc }
# if {[string trim ${RTL}] ne ""} {
#   read_verilog -v ${RTL}
# }
# if {[string trim ${CONSTRAINTS}] ne ""} {
#   read_xdc ${CONSTRAINTS}
# }
# synth_design -top ${TOP} -part ${FPGA_PART}
Command: synth_design -top z1top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 247492
ERROR: [Synth 8-2715] syntax error near localparam [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:8]
ERROR: [Synth 8-2715] syntax error near clk [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:13]
ERROR: [Synth 8-988] S1 is already declared [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:20]
ERROR: [Synth 8-2715] syntax error near <= [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:22]
ERROR: [Synth 8-2715] syntax error near <= [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:23]
ERROR: [Synth 8-988] S2 is already declared [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:25]
ERROR: [Synth 8-2715] syntax error near <= [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:27]
ERROR: [Synth 8-2715] syntax error near <= [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:28]
ERROR: [Synth 8-2715] syntax error near <= [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:32]
ERROR: [Synth 8-2715] syntax error near <= [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:33]
ERROR: [Synth 8-988] S4 is already declared [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:35]
ERROR: [Synth 8-2715] syntax error near <= [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:37]
ERROR: [Synth 8-2715] syntax error near <= [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:38]
ERROR: [Synth 8-988] S5 is already declared [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:40]
ERROR: [Synth 8-2715] syntax error near <= [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:42]
ERROR: [Synth 8-2715] syntax error near <= [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:43]
INFO: [Synth 8-2350] module div6 ignored due to previous errors [/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v:1]
Failed to read verilog '/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/div6.v'
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 0 Warnings, 0 Critical Warnings and 17 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Thu Sep 28 20:15:00 2023...
