 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by slack
Design : systolic_fp8
Version: S-2021.06
Date   : Sun Jul 13 19:30:28 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NanGate_15nm_OCL
Wire Load Model Mode: top

  Startpoint: ROW_14__COL_14__pe/c_out_reg_4_
              (rising edge-triggered flip-flop)
  Endpoint: C_bus[1908]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  ROW_14__COL_14__pe/c_out_reg_4_/CLK (DFFRNQ_X1)        0.000 #    0.000 r
  ROW_14__COL_14__pe/c_out_reg_4_/Q (DFFRNQ_X1)         14.012     14.012 r
  ROW_14__COL_14__pe/c_out[4] (pe_fp8_18)                0.000     14.012 r
  C_bus[1908] (out)                                      0.000     14.012 r
  data arrival time                                                14.012
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
