Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[01:47:21.434044] Configured Lic search path (21.01-s002): 5280@hs-lic3.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:27003@hs-lic1.oth-regensburg.de:

Version: 22.13-s093_1, built Tue Sep 05 08:56:02 PDT 2023
Options: 
Date:    Mon Oct 21 01:47:21 2024
Host:    cae-europractice1.othr.de (x86_64 w/Linux 5.15.0-210.163.7.el8uek.x86_64) (1core*16cpus*16physical cpus*AMD Ryzen Threadripper PRO 5975WX 32-Cores 512KB) (32569880KB)
PID:     2201310
OS:      Red Hat Enterprise Linux release 8.10 (Ootpa)

Checking out license: Genus_Synthesis
[01:47:21.507362] Periodic Lic check successful
[01:47:21.507379] Feature usage summary:
[01:47:21.507379] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (8 seconds elapsed).

Loading tool scripts...
Finished loading tool scripts (22 seconds elapsed).

WARNING: This version of the tool is 411 days old.
@genus:root: 1> read_libs sky130_osu_sc_18T_hs_TT_1P8_25C.ccs.db
Error   : Fail to load library file. [LBR-522] [::legacy::set_attribute]
        : Attempt to read .lib library '/home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/sky130_osu_sc_18T_hs_TT_1P8_25C.ccs.db' failed
        : Fix the library read error, then reload the library.
Invalid identifier found on line 1!
Error   : Parsing error. [LBR-130] [::legacy::set_attribute]
        : Syntax error/unsupported construct 'Invalid identifier found.' (File /home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/sky130_osu_sc_18T_hs_TT_1P8_25C.ccs.db, Line 1)
        : Invalid liberty syntax is parsed, or unsupported liberty syntax is encountered.
Error   : Fail to load library file. [LBR-522] [::legacy::set_attribute]
        : Attempt to read .lib library '/home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/sky130_osu_sc_18T_hs_TT_1P8_25C.ccs.db' failed (File /home/cae1/Desktop/FPGA-OpenFPGA/Synthesis/sky130_osu_sc_18T_hs_TT_1P8_25C.ccs.db)

  Message Summary for Library sky130_osu_sc_18T_hs_TT_1P8_25C.ccs.db:
  *******************************************************************
  Fail to load library file. [LBR-522]: 2
  Parsing error. [LBR-130]: 1
  *******************************************************************
 
Bad technology libraries.
Error   : The data value for this attribute is invalid. [TUI-24] [::legacy::set_attribute]
        : The value '  { sky130_osu_sc_18T_hs_TT_1P8_25C.ccs.db } ' cannot be set for attribute 'library'.
        : To see the usage/description for this attribute, type '::legacy::set_attribute -h <attr_name> *' (in legacy UI mode) or 'help * <attr_name> -detail' (in CUI mode).
1
@genus:root: 2> read_libs sky130_osu_sc_18T_hs_tt_2P10_25C.ccs.lib

  Message Summary for Library sky130_osu_sc_18T_hs_tt_2P10_25C.ccs.lib:
  *********************************************************************
  An unsupported construct was detected in this library. [LBR-40]: 2
  *********************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 2.100000, 25.000000) in library 'sky130_osu_sc_18T_hs_tt_2P10_25C.ccs.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_osu_sc_18T_hs__ant' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'sky130_osu_sc_18T_hs__ant' must have an output pin.
@genus:root: 3> read_hdl ./SRC/fabric_netlists.v
    output Y;
            |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'Y' in file './SRC/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/inv/sky130_fd_sc_hd__inv.behavioral.v' on line 39, column 13.
        : When `default_nettype is none, each input and inout port declaration requires a corresponding net type.
    input  A;
            |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'A' in file './SRC/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/inv/sky130_fd_sc_hd__inv.behavioral.v' on line 40, column 13.
    output X;
            |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'X' in file './SRC/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/buf/sky130_fd_sc_hd__buf.behavioral.v' on line 39, column 13.
    input  A;
            |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'A' in file './SRC/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/buf/sky130_fd_sc_hd__buf.behavioral.v' on line 40, column 13.
    output Y;
            |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'Y' in file './SRC/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/inv/sky130_fd_sc_hd__inv_4.v' on line 76, column 13.
    input  A;
            |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'A' in file './SRC/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/inv/sky130_fd_sc_hd__inv_4.v' on line 77, column 13.
    output X;
            |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'X' in file './SRC/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/or2/sky130_fd_sc_hd__or2.behavioral.v' on line 40, column 13.
    input  A;
            |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'A' in file './SRC/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/or2/sky130_fd_sc_hd__or2.behavioral.v' on line 41, column 13.
    input  B;
            |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'B' in file './SRC/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/or2/sky130_fd_sc_hd__or2.behavioral.v' on line 42, column 13.
primitive sky130_fd_sc_hd__udp_mux_2to1 (
                                      |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file './SRC/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/mux2/../../models/udp_mux_2to1/sky130_fd_sc_hd__udp_mux_2to1.v' on line 36, column 39.
        : The following features are not supported for synthesis:
    - primitive
    - configuration
    - all 'mos' gates
    - all 'rtran' gates
    - all 'tranif' gates
    - pullup/pulldown gates.
For more information on supported and unsupported features, refer to 'Verilog Constructs and Level of Support' table in 'HDL Modeling Guide'.
primitive sky130_fd_sc_hd__udp_dff$NSR_pp$PG$N (
                                             |
Error   : Feature not supported for synthesis. [VLOGPT-30] [read_hdl]
        : UDP in file './SRC/skywater-pdk/libraries/sky130_fd_sc_hd/latest/cells/sdfbbp/../../models/udp_dff_nsr_pp_pg_n/sky130_fd_sc_hd__udp_dff_nsr_pp_pg_n.v' on line 39, column 46.
output [0:0] const0;
                   |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'const0' in file './SRC/sub_module/inv_buf_passgate.v' on line 14, column 20.
output [0:0] const1;
                   |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'const1' in file './SRC/sub_module/inv_buf_passgate.v' on line 36, column 20.
input [0:3] in;
              |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'in' in file './SRC/sub_module/muxes.v' on line 17, column 15.
input [0:2] sram;
                |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'sram' in file './SRC/sub_module/muxes.v' on line 19, column 17.
input [0:2] sram_inv;
                    |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'sram_inv' in file './SRC/sub_module/muxes.v' on line 21, column 21.
output [0:0] out;
                |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'out' in file './SRC/sub_module/muxes.v' on line 23, column 17.
input [0:1] in;
              |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'in' in file './SRC/sub_module/muxes.v' on line 113, column 15.
input [0:1] sram;
                |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'sram' in file './SRC/sub_module/muxes.v' on line 115, column 17.
input [0:1] sram_inv;
                    |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'sram_inv' in file './SRC/sub_module/muxes.v' on line 117, column 21.
output [0:0] out;
                |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'out' in file './SRC/sub_module/muxes.v' on line 119, column 17.
input [0:2] in;
              |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'in' in file './SRC/sub_module/muxes.v' on line 185, column 15.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'VLOGPT-43'.
1

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 63238s, ST: 1097s, FG: 1097s, CPU: 6.7%}, MEM {curr: 1.4G, peak: 1.5G, phys curr: 0.4G, phys peak: 0.6G}, SYS {load: 0.3, cpu: 16, total: 31.1G, free: 6.9G}
@genus:root: 4> 

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 63242s, ST: 1097s, FG: 1097s, CPU: 7.0%}, MEM {curr: 1.4G, peak: 1.5G, phys curr: 0.4G, phys peak: 0.6G}, SYS {load: 0.3, cpu: 16, total: 31.1G, free: 6.9G}
@genus:root: 4> 
@genus:root: 4> exit

Lic Summary:
[19:21:22.429178] Cdslmd servers: hs-lic3
[19:21:22.431096] Feature usage summary:
[19:21:22.431097] Genus_Synthesis

Normal exit.