# //  ModelSim SE-64 10.5c Jul 20 2016Linux 3.10.0-862.3.2.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do scripts/sim_mimi.do
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:28 on Jun 07,2018
# vcom -reportprogress 300 -work work ../src/core_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package core_pack
# End time: 09:29:28 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work ../src/op_pack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_pack
# -- Compiling package op_pack
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work ../src/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity decode
# -- Compiling architecture rtl of decode
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/exec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity exec
# -- Compiling architecture rtl of exec
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Compiling entity fetch
# -- Compiling architecture rtl of fetch
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/jmpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity jmpu
# -- Compiling architecture rtl of jmpu
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/memu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity memu
# -- Compiling architecture rtl of memu
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Compiling entity regfile
# -- Compiling architecture rtl of regfile
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/wb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity wb
# -- Compiling architecture rtl of wb
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity ctrl
# -- Compiling architecture rtl of ctrl
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/fwd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity fwd
# -- Compiling architecture rtl of fwd
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work ../src/ocram_altera.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ocram_altera
# -- Compiling architecture SYN of ocram_altera
# End time: 09:29:29 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:29 on Jun 07,2018
# vcom -reportprogress 300 -work work ../src/imem_altera.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity imem_altera
# -- Compiling architecture SYN of imem_altera
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/math_pkg.vhd 
# -- Loading package STANDARD
# -- Compiling package math_pkg
# -- Compiling package body math_pkg
# -- Loading package math_pkg
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sync
# -- Compiling architecture beh of sync
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/sync_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sync_pkg
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/ram_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package math_pkg
# -- Compiling package ram_pkg
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/wb_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity wb_ram
# -- Compiling architecture syn of wb_ram
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/dp_ram_1c1r1w.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dp_ram_1c1r1w
# -- Compiling architecture beh of dp_ram_1c1r1w
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/fifo_1c1r1w.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package math_pkg
# -- Loading package ram_pkg
# -- Compiling entity fifo_1c1r1w
# -- Compiling architecture mixed of fifo_1c1r1w
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/serial_port_rx_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serial_port_rx_fsm
# -- Compiling architecture beh of serial_port_rx_fsm
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/serial_port_rx_fsm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package serial_port_rx_fsm_pkg
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/serial_port_tx_fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity serial_port_tx_fsm
# -- Compiling architecture beh of serial_port_tx_fsm
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/serial_port_tx_fsm_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package serial_port_tx_fsm_pkg
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/serial_port.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package math_pkg
# -- Loading package ram_pkg
# -- Compiling entity serial_port
# -- Compiling architecture beh of serial_port
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/serial_port_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package serial_port_pkg
# End time: 09:29:30 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:30 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/serial_port_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package core_pack
# -- Loading package serial_port_pkg
# -- Compiling entity serial_port_wrapper
# -- Compiling architecture behavior of serial_port_wrapper
# End time: 09:29:31 on Jun 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:31 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/pll_altera.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pll
# -- Compiling architecture SYN of pll
# End time: 09:29:31 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:31 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity core
# -- Compiling architecture rtl of core
# -- Loading entity pipeline
# -- Loading entity ocram_altera
# -- Loading package serial_port_pkg
# -- Loading entity serial_port_wrapper
# End time: 09:29:31 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:31 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 ../src/mimi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity mimi
# -- Compiling architecture rtl of mimi
# -- Loading entity core
# -- Loading entity pll
# End time: 09:29:31 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.5c Compiler 2016.07 Jul 20 2016
# Start time: 09:29:31 on Jun 07,2018
# vcom -reportprogress 300 -work work -2008 tb/mimi_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package core_pack
# -- Loading package op_pack
# -- Compiling entity mimi_tb
# -- Compiling architecture bench of mimi_tb
# End time: 09:29:31 on Jun 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.mimi_tb 
# Start time: 09:29:31 on Jun 07,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.core_pack
# Loading work.op_pack
# Loading work.mimi_tb(bench)#1
# Loading work.serial_port_pkg
# Loading work.math_pkg(body)
# Loading work.ram_pkg
# Loading work.mimi(rtl)#1
# Loading work.pipeline(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.decode(rtl)#1
# Loading work.exec(rtl)#1
# Loading altera_mf.altsyncram(translated)#2
# Loading work.fifo_1c1r1w(mixed)#1
# Loading work.dp_ram_1c1r1w(beh)#1
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)#1
# Loading altera_mf.mf_stratixii_pll(vital_pll)#2
# Loading work.serial_port(beh)#2
# ** Note: Cyclone II PLL is enabled
#    Time: 0 ps  Iteration: 2  Instance: /mimi_tb/UUT/pll/altpll_component/CYCLONEII_ALTPLL/M3
# ** Note: Cyclone II PLL locked to incoming clock
#    Time: 80 ns  Iteration: 4  Instance: /mimi_tb/UUT/pll/altpll_component/CYCLONEII_ALTPLL/M3
# End time: 10:30:17 on Jun 07,2018, Elapsed time: 1:00:46
# Errors: 0, Warnings: 0
