# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/ip/DDR_FDD_IN/DDR_FDD_IN.xci
# IP: The module: 'DDR_FDD_IN' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/ip/DDR_FDD_IN/DDR_FDD_IN_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'DDR_FDD_IN'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst]

# XDC: d:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/ip/DDR_FDD_IN/DDR_FDD_IN.xdc
# XDC: The top module name and the constraint reference have the same name: 'DDR_FDD_IN'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]

# IP: D:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/ip/DDR_FDD_IN/DDR_FDD_IN.xci
# IP: The module: 'DDR_FDD_IN' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/ip/DDR_FDD_IN/DDR_FDD_IN_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'DDR_FDD_IN'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]

# XDC: d:/Suncai/Project_CMOS_FDD_NEW/Project_CMOS_FDD.srcs/sources_1/ip/DDR_FDD_IN/DDR_FDD_IN.xdc
# XDC: The top module name and the constraint reference have the same name: 'DDR_FDD_IN'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]
