****************************************
Report : timing
	-path_type full_clock
	-delay_type max
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-sort_by slack
Design : bp_be_top
Version: K-2015.12-SP3-2
Date   : Fri Mar 15 21:10:58 2019
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk
Report timing status: Processing group core_clk (total endpoints 8787)...10% done.

  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/int_regfile/rf/synth/r1_addr_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                             Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                        0.000      0.000      0.000
  clock source latency                                                                         0.000      0.000
  clk_i (in)                                                                        0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                  0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                      0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                      0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                     0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                      0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)      0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                     0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                       0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                  0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                 0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                           0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                         0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                               0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                         0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                               0.094      0.053 &   75.977 r
  be_calculator/pipe_mem/icc_place6/ZN (INVX4)                                      0.062      0.046 &   76.023 f
  be_calculator/pipe_mem/icc_place3/ZN (INVX8)                                      0.032      0.025 &   76.048 r
  be_calculator/U21/QN (NAND2X4)                                                    0.062      0.038 &   76.085 f
  icc_place101/Z (NBUFFX16)                                                         0.070      0.087 &   76.172 f
  icc_place138/ZN (INVX4)                                                           0.102      0.076 &   76.248 r
  be_checker/director/miss_mux/U112/QN (NAND2X0)                                    0.161      0.105 &   76.353 f
  be_checker/director/miss_mux/U113/QN (NAND2X1)                                    0.072      0.077 &   76.430 r
  be_checker/director/exception_mux/U14/Z (NBUFFX2)                                 0.037      0.066 &   76.497 r
  be_checker/director/U82/QN (NAND2X2)                                              0.079      0.031 &   76.528 f
  be_checker/director/U84/QN (NAND2X4)                                              0.073      0.041 &   76.569 r
  be_checker/detector/U95/Q (XNOR2X1)                                               0.044      0.122 &   76.691 r
  be_checker/detector/U98/QN (NAND4X0)                                              0.097      0.060 &   76.750 f
  be_checker/detector/U104/QN (NOR2X2)                                              0.068      0.049 &   76.800 r
  be_checker/detector/U105/QN (NAND2X2)                                             0.049      0.033 &   76.832 f
  be_checker/detector/U106/QN (NOR2X4)                                              0.046      0.028 &   76.860 r
  be_checker/detector/U156/QN (NAND2X2)                                             0.034      0.026 &   76.886 f
  be_checker/detector/U64/QN (NAND2X2)                                              0.088      0.029 &   76.915 r
  be_checker/detector/U110/QN (NAND2X4)                                             0.039      0.028 &   76.942 f
  be_calculator/icc_clock47/QN (NOR2X4)                                             0.055      0.030 &   76.972 r
  be_checker/scheduler/U3/QN (NAND2X4)                                              0.055      0.039 &   77.011 f
  be_checker/scheduler/icc_clock9/ZN (INVX8)                                        0.072      0.038 &   77.049 r
  be_calculator/int_regfile/icc_clock27/QN (NAND2X4)                                0.054      0.044 &   77.093 f
  be_calculator/int_regfile/icc_clock30/Q (MUX21X1)                                 0.075      0.096 &   77.190 f
  be_calculator/int_regfile/icc_clock31/ZN (INVX4)                                  0.027      0.014 H   77.204 r
  be_calculator/int_regfile/rf/synth/r1_addr_r_reg_2_/D (DFFX1)                     0.027      0.507     77.712 r
  data arrival time                                                                                      77.712

  clock core_clk (rise edge)                                                        0.000      2.500      2.500
  clock source latency                                                                         0.000      2.500
  clk_i (in)                                                                        0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                   0.046      0.125 &    2.625 r
  be_calculator/int_regfile/rf/icg/U1/Q (AND2X1)                                    0.124      0.104 &    2.729 r
  be_calculator/int_regfile/rf/synth/U40/Z (NBUFFX2)                                0.039      0.075 &    2.804 r
  be_calculator/int_regfile/rf/synth/CTSINVX8_G4B2I14/ZN (INVX2)                    0.071      0.046 &    2.850 f
  be_calculator/int_regfile/rf/synth/CTSINVX16_G4B1I3/ZN (INVX1)                    0.103      0.063 &    2.914 r
  be_calculator/int_regfile/rf/synth/clk_gate_r0_addr_r_reg/U2/ZN (INVX2)           0.040      0.021 &    2.935 f
  be_calculator/int_regfile/rf/synth/clk_gate_r0_addr_r_reg/U1/ZN (INVX1)           0.026      0.016 &    2.951 r
  be_calculator/int_regfile/rf/synth/clk_gate_r0_addr_r_reg/main_gate/Q (AND2X1)    0.082      0.082 &    3.033 r
  be_calculator/int_regfile/rf/synth/r1_addr_r_reg_2_/CLK (DFFX1)                   0.082      0.000 &    3.034 r
  clock reconvergence pessimism                                                                0.000      3.034
  library setup time                                                                          -0.048      2.986
  data required time                                                                                      2.986
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                                      2.986
  data arrival time                                                                                     -77.712
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                      -74.726


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_210_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                               Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                          0.000      0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                    0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                        0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                        0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                       0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                        0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                        0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                       0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                         0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                    0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                                   0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                             0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                           0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                                 0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                           0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                                 0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                                   0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                         0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                        0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                         0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                           0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                       0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                    0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                                0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                                   0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/dp_ipo22/QN (NAND2X4)                                                   0.057      0.028 &   76.350 r
  be_calculator/instr_decoder/icc_clock3/ZN (INVX4)                                                   0.050      0.034 &   76.384 f
  be_calculator/int_bypass/icc_clock35/Q (XNOR2X2)                                                    0.064      0.128 &   76.512 f
  be_calculator/int_bypass/dp_ipo8/QN (NOR2X4)                                                        0.061      0.035 &   76.547 r
  be_calculator/int_bypass/dp_ipo19/QN (NAND4X0)                                                      0.162      0.065 &   76.612 f
  be_calculator/int_bypass/U82/QN (NOR3X0)                                                            0.122      0.074 &   76.686 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/icc_clock4/ZN (INVX1)                        0.079      0.057 &   76.743 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U10/QN (NAND2X4)                             0.052      0.035 &   76.778 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U8/QN (NOR2X4)                               0.059      0.042 &   76.820 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U12/QN (NAND2X4)                             0.069      0.050 &   76.869 r
  be_calculator/int_bypass/icc_place12/ZN (INVX4)                                                     0.036      0.028 &   76.897 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/U10/QN (NOR2X4)                                   0.088      0.047 &   76.944 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place18/ZN (INVX4)          0.050      0.036 &   76.980 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_clock29/ZN (INVX8)          0.088      0.043 &   77.023 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U389/QN (NAND2X2)               0.190      0.064 &   77.088 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_route_opt12/QN (NAND3X0)    0.099      0.121 &   77.209 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_route_opt13/ZN (INVX1)      0.049      0.041 &   77.250 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/dp_ipo20/QN (NAND2X2)           0.056      0.024 &   77.274 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/dp_ipo22/ZN (INVX1)             0.038      0.032 &   77.306 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_clock35/QN (NAND2X2)        0.048      0.021 &   77.327 r
  be_calculator/bypass_xrs1_mux/U59/Z (NBUFFX2)                                                       0.048      0.071 &   77.398 r
  be_calculator/calc_stage_reg/data_r_reg_210_/D (DFFX1)                                              0.048      0.004 &   77.402 r
  data arrival time                                                                                                        77.402

  clock core_clk (rise edge)                                                                          0.000      2.500      2.500
  clock source latency                                                                                           0.000      2.500
  clk_i (in)                                                                                          0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                     0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                         0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                            0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                            0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U11/Z (NBUFFX2)                                                        0.174      0.135 &    2.973 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_103/main_gate/Q (AND2X1)                           0.200      0.152 &    3.125 r
  be_calculator/calc_stage_reg/data_r_reg_210_/CLK (DFFX1)                                            0.201      0.003 &    3.128 r
  clock reconvergence pessimism                                                                                  0.000      3.128
  library setup time                                                                                            -0.050      3.078
  data required time                                                                                                        3.078
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        3.078
  data arrival time                                                                                                       -77.402
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                        -74.324


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_215_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                               Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                          0.000      0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                          0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                    0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                        0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                        0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                       0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                        0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                        0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                       0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                         0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                    0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                                   0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                             0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                           0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                                 0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                           0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                                 0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                                   0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                         0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                        0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                         0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                           0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                       0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                    0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                                0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                                   0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/dp_ipo22/QN (NAND2X4)                                                   0.057      0.028 &   76.350 r
  be_calculator/instr_decoder/icc_clock3/ZN (INVX4)                                                   0.050      0.034 &   76.384 f
  be_calculator/int_bypass/icc_clock35/Q (XNOR2X2)                                                    0.064      0.128 &   76.512 f
  be_calculator/int_bypass/dp_ipo8/QN (NOR2X4)                                                        0.061      0.035 &   76.547 r
  be_calculator/int_bypass/dp_ipo19/QN (NAND4X0)                                                      0.162      0.065 &   76.612 f
  be_calculator/int_bypass/U82/QN (NOR3X0)                                                            0.122      0.074 &   76.686 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/icc_clock4/ZN (INVX1)                        0.079      0.057 &   76.743 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U10/QN (NAND2X4)                             0.052      0.035 &   76.778 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U8/QN (NOR2X4)                               0.059      0.042 &   76.820 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U12/QN (NAND2X4)                             0.069      0.050 &   76.869 r
  be_calculator/int_bypass/icc_place12/ZN (INVX4)                                                     0.036      0.028 &   76.897 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/U10/QN (NOR2X4)                                   0.088      0.047 &   76.944 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place18/ZN (INVX4)          0.050      0.036 &   76.980 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_clock29/ZN (INVX8)          0.088      0.043 &   77.023 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U325/QN (NAND2X1)               0.169      0.109 &   77.132 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_route_opt14/QN (NAND2X2)    0.092      0.098 &   77.230 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_route_opt11/ZN (INVX4)      0.048      0.031 &   77.261 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U328/QN (NAND4X0)               0.076      0.041 &   77.303 r
  be_calculator/bypass_xrs1_mux/U42/Z (NBUFFX2)                                                       0.053      0.082 &   77.384 r
  be_calculator/calc_stage_reg/data_r_reg_215_/D (DFFX1)                                              0.053      0.006 &   77.390 r
  data arrival time                                                                                                        77.390

  clock core_clk (rise edge)                                                                          0.000      2.500      2.500
  clock source latency                                                                                           0.000      2.500
  clk_i (in)                                                                                          0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                     0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                         0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                            0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                            0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U11/Z (NBUFFX2)                                                        0.174      0.135 &    2.973 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_103/main_gate/Q (AND2X1)                           0.200      0.152 &    3.125 r
  be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)                                            0.201      0.004 &    3.128 r
  clock reconvergence pessimism                                                                                  0.000      3.128
  library setup time                                                                                            -0.052      3.077
  data required time                                                                                                        3.077
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        3.077
  data arrival time                                                                                                       -77.390
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                        -74.313


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_206_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                         Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                    0.000      0.000      0.000
  clock source latency                                                                                     0.000      0.000
  clk_i (in)                                                                                    0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                              0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                  0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                  0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                 0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                  0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                  0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                 0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                   0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                              0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                             0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                       0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                     0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                           0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                     0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                           0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                             0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                   0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                  0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                   0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                     0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                 0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                              0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                          0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                             0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/dp_ipo22/QN (NAND2X4)                                             0.057      0.028 &   76.350 r
  be_calculator/instr_decoder/icc_clock3/ZN (INVX4)                                             0.050      0.034 &   76.384 f
  be_calculator/int_bypass/icc_clock35/Q (XNOR2X2)                                              0.064      0.128 &   76.512 f
  be_calculator/int_bypass/dp_ipo8/QN (NOR2X4)                                                  0.061      0.035 &   76.547 r
  be_calculator/int_bypass/dp_ipo19/QN (NAND4X0)                                                0.162      0.065 &   76.612 f
  be_calculator/int_bypass/U82/QN (NOR3X0)                                                      0.122      0.074 &   76.686 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/icc_clock4/ZN (INVX1)                  0.079      0.057 &   76.743 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U10/QN (NAND2X4)                       0.052      0.035 &   76.778 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U8/QN (NOR2X4)                         0.059      0.042 &   76.820 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U12/QN (NAND2X4)                       0.069      0.050 &   76.869 r
  be_calculator/int_bypass/icc_place12/ZN (INVX4)                                               0.036      0.028 &   76.897 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/U10/QN (NOR2X4)                             0.088      0.047 &   76.944 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place18/ZN (INVX4)    0.050      0.036 &   76.980 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_clock29/ZN (INVX8)    0.088      0.043 &   77.023 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U317/QN (NAND2X2)         0.054      0.037 &   77.060 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U62/Q (AND2X1)            0.115      0.111 &   77.171 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U320/QN (NAND4X0)         0.082      0.080 &   77.251 r
  be_calculator/bypass_xrs1_mux/icc_clock65/ZN (INVX1)                                          0.048      0.038 &   77.289 f
  be_calculator/bypass_xrs1_mux/icc_clock66/ZN (INVX2)                                          0.047      0.030 &   77.319 r
  be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)                                        0.047      0.010 &   77.329 r
  data arrival time                                                                                                  77.329

  clock core_clk (rise edge)                                                                    0.000      2.500      2.500
  clock source latency                                                                                     0.000      2.500
  clk_i (in)                                                                                    0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                               0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                   0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                      0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                      0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U15/Z (NBUFFX16)                                                 0.073      0.105 &    2.943 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_104/main_gate/Q (AND2X1)                     0.151      0.129 &    3.072 r
  be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)                                      0.151      0.001 &    3.073 r
  clock reconvergence pessimism                                                                            0.000      3.073
  library setup time                                                                                      -0.051      3.022
  data required time                                                                                                  3.022
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  3.022
  data arrival time                                                                                                 -77.329
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -74.307


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_179_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/dp_ipo22/QN (NAND2X4)                                               0.057      0.028 &   76.350 r
  be_calculator/instr_decoder/icc_clock3/ZN (INVX4)                                               0.050      0.034 &   76.384 f
  be_calculator/int_bypass/icc_clock35/Q (XNOR2X2)                                                0.064      0.128 &   76.512 f
  be_calculator/int_bypass/dp_ipo8/QN (NOR2X4)                                                    0.061      0.035 &   76.547 r
  be_calculator/int_bypass/dp_ipo19/QN (NAND4X0)                                                  0.162      0.065 &   76.612 f
  be_calculator/int_bypass/U82/QN (NOR3X0)                                                        0.122      0.074 &   76.686 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/icc_clock4/ZN (INVX1)                    0.079      0.057 &   76.743 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U10/QN (NAND2X4)                         0.052      0.035 &   76.778 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U8/QN (NOR2X4)                           0.059      0.042 &   76.820 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U12/QN (NAND2X4)                         0.069      0.050 &   76.869 r
  be_calculator/int_bypass/icc_place12/ZN (INVX4)                                                 0.036      0.028 &   76.897 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/U10/QN (NOR2X4)                               0.088      0.047 &   76.944 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.090      0.100 &   77.044 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U146/QN (NAND2X0)           0.164      0.090 &   77.134 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U148/QN (NAND4X0)           0.110      0.093 &   77.227 r
  be_calculator/bypass_xrs1_mux/U5/Z (NBUFFX2)                                                    0.054      0.105 &   77.332 r
  be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)                                          0.054      0.012 &   77.344 r
  data arrival time                                                                                                    77.344

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_105/main_gate/Q (AND2X1)                       0.197      0.156 &    3.102 r
  be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)                                        0.197     -0.007 &    3.094 r
  clock reconvergence pessimism                                                                              0.000      3.094
  library setup time                                                                                        -0.052      3.043
  data required time                                                                                                    3.043
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.043
  data arrival time                                                                                                   -77.344
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.301


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_205_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                         Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                    0.000      0.000      0.000
  clock source latency                                                                                     0.000      0.000
  clk_i (in)                                                                                    0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                              0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                  0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                  0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                 0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                  0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                  0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                 0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                   0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                              0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                             0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                       0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                     0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                           0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                     0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                           0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                             0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                   0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                  0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                   0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                     0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                 0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                              0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                          0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                             0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/dp_ipo22/QN (NAND2X4)                                             0.057      0.028 &   76.350 r
  be_calculator/instr_decoder/icc_clock3/ZN (INVX4)                                             0.050      0.034 &   76.384 f
  be_calculator/int_bypass/icc_clock35/Q (XNOR2X2)                                              0.064      0.128 &   76.512 f
  be_calculator/int_bypass/dp_ipo8/QN (NOR2X4)                                                  0.061      0.035 &   76.547 r
  be_calculator/int_bypass/dp_ipo19/QN (NAND4X0)                                                0.162      0.065 &   76.612 f
  be_calculator/int_bypass/U82/QN (NOR3X0)                                                      0.122      0.074 &   76.686 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/icc_clock4/ZN (INVX1)                  0.079      0.057 &   76.743 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U10/QN (NAND2X4)                       0.052      0.035 &   76.778 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U8/QN (NOR2X4)                         0.059      0.042 &   76.820 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U12/QN (NAND2X4)                       0.069      0.050 &   76.869 r
  be_calculator/int_bypass/icc_place12/ZN (INVX4)                                               0.036      0.028 &   76.897 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/U10/QN (NOR2X4)                             0.088      0.047 &   76.944 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place18/ZN (INVX4)    0.050      0.036 &   76.980 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_clock29/ZN (INVX8)    0.088      0.043 &   77.023 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U309/QN (NAND2X1)         0.068      0.044 &   77.068 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U71/Q (AND2X1)            0.107      0.114 &   77.181 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U312/QN (NAND4X0)         0.074      0.057 &   77.238 r
  be_calculator/bypass_xrs1_mux/U25/Z (NBUFFX2)                                                 0.049      0.077 &   77.315 r
  be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)                                        0.049      0.007 &   77.322 r
  data arrival time                                                                                                  77.322

  clock core_clk (rise edge)                                                                    0.000      2.500      2.500
  clock source latency                                                                                     0.000      2.500
  clk_i (in)                                                                                    0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                               0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                   0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                      0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                      0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U15/Z (NBUFFX16)                                                 0.073      0.105 &    2.943 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_104/main_gate/Q (AND2X1)                     0.151      0.129 &    3.072 r
  be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)                                      0.150      0.001 &    3.072 r
  clock reconvergence pessimism                                                                            0.000      3.072
  library setup time                                                                                      -0.051      3.021
  data required time                                                                                                  3.021
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  3.021
  data arrival time                                                                                                 -77.322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -74.301


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_116_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                            Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                       0.000      0.000      0.000
  clock source latency                                                                                        0.000      0.000
  clk_i (in)                                                                                       0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                 0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                     0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                     0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                    0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                     0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                     0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                    0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                      0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                 0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                                0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                          0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                        0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                              0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                        0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                              0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                                0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                      0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                     0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                      0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                        0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                    0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                 0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                             0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                                0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                    0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                                0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                          0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                         0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                        0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                     0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                   0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                     0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                            0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                           0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                 0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)     0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U314/QN (NAND2X1)            0.172      0.113 &   77.183 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U319/QN (NAND2X4)            0.069      0.038 &   77.222 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock102/QN (NOR2X4)     0.065      0.034 &   77.255 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock101/QN (NAND2X4)    0.046      0.026 &   77.281 r
  be_calculator/bypass_xrs2_mux/U53/Z (NBUFFX2)                                                    0.026      0.055 &   77.336 r
  be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)                                           0.026      0.000 &   77.336 r
  data arrival time                                                                                                     77.336

  clock core_clk (rise edge)                                                                       0.000      2.500      2.500
  clock source latency                                                                                        0.000      2.500
  clk_i (in)                                                                                       0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                  0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                      0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                         0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                         0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                    0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_109/main_gate/Q (AND2X1)                        0.145      0.137 &    3.083 r
  be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)                                         0.145      0.000 &    3.083 r
  clock reconvergence pessimism                                                                               0.000      3.083
  library setup time                                                                                         -0.045      3.038
  data required time                                                                                                     3.038
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     3.038
  data arrival time                                                                                                    -77.336
  -------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                     -74.298


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_132_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U182/QN (NAND2X2)           0.125      0.075 &   77.145 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U187/QN (NAND2X2)           0.054      0.037 &   77.183 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place46/QN (NOR2X0)     0.078      0.058 &   77.241 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place45/QN (NAND2X2)    0.054      0.038 &   77.279 r
  be_calculator/bypass_xrs2_mux/icc_clock13/ZN (INVX2)                                            0.041      0.032 &   77.311 f
  be_calculator/bypass_xrs2_mux/icc_clock56/ZN (INVX4)                                            0.033      0.021 &   77.332 r
  be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)                                          0.033      0.003 &   77.335 r
  data arrival time                                                                                                    77.335

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_108/main_gate/Q (AND2X1)                       0.150      0.139 &    3.085 r
  be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)                                        0.150      0.001 &    3.085 r
  clock reconvergence pessimism                                                                              0.000      3.085
  library setup time                                                                                        -0.047      3.038
  data required time                                                                                                    3.038
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.038
  data arrival time                                                                                                   -77.335
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.297


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_126_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U113/QN (NAND2X2)           0.062      0.075 &   77.146 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U120/QN (NAND2X2)           0.037      0.023 &   77.168 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/dp_ipo36/ZN (INVX1)         0.026      0.020 &   77.189 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/dp_ipo35/Q (AND2X1)         0.042      0.060 &   77.249 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U124/QN (NAND2X2)           0.053      0.026 &   77.275 r
  be_calculator/bypass_xrs2_mux/icc_clock66/ZN (INVX2)                                            0.039      0.030 &   77.305 f
  be_calculator/bypass_xrs2_mux/icc_clock82/ZN (INVX4)                                            0.034      0.022 &   77.327 r
  be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)                                          0.034      0.005 &   77.332 r
  data arrival time                                                                                                    77.332

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_109/main_gate/Q (AND2X1)                       0.145      0.137 &    3.083 r
  be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)                                        0.145      0.000 &    3.083 r
  clock reconvergence pessimism                                                                              0.000      3.083
  library setup time                                                                                        -0.048      3.036
  data required time                                                                                                    3.036
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.036
  data arrival time                                                                                                   -77.332
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.296


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_176_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                          Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                     0.000      0.000      0.000
  clock source latency                                                                                      0.000      0.000
  clk_i (in)                                                                                     0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                               0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                   0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                   0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                  0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                   0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                   0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                  0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                    0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                               0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                              0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                        0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                      0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                            0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                      0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                            0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                              0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                    0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                   0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                    0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                      0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                  0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                               0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                           0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                              0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/dp_ipo22/QN (NAND2X4)                                              0.057      0.028 &   76.350 r
  be_calculator/instr_decoder/icc_clock3/ZN (INVX4)                                              0.050      0.034 &   76.384 f
  be_calculator/int_bypass/icc_clock35/Q (XNOR2X2)                                               0.066      0.142 &   76.526 r
  be_calculator/int_bypass/dp_ipo8/QN (NOR2X4)                                                   0.065      0.034 &   76.559 f
  be_calculator/int_bypass/dp_ipo19/QN (NAND4X0)                                                 0.177      0.055 &   76.615 r
  be_calculator/int_bypass/U82/QN (NOR3X0)                                                       0.090      0.086 &   76.700 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/icc_clock4/ZN (INVX1)                   0.081      0.050 &   76.751 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U10/QN (NAND2X4)                        0.052      0.038 &   76.788 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U8/QN (NOR2X4)                          0.082      0.051 &   76.839 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U12/QN (NAND2X4)                        0.063      0.053 &   76.893 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place14/ZN (INVX4)     0.048      0.031 &   76.924 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_clock30/ZN (INVX8)     0.051      0.028 &   76.952 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_clock31/ZN (INVX16)    0.059      0.037 &   76.989 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U523/QN (NAND2X0)          0.085      0.068 &   77.057 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_clock12/Q (AND3X1)     0.053      0.124 &   77.181 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/dp_ipo27/QN (NAND2X2)      0.035      0.025 &   77.205 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U525/Q (AO21X1)            0.054      0.066 &   77.271 r
  be_calculator/bypass_xrs1_mux/U48/Z (NBUFFX2)                                                  0.050      0.077 &   77.348 r
  be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)                                         0.050      0.006 &   77.354 r
  data arrival time                                                                                                   77.354

  clock core_clk (rise edge)                                                                     0.000      2.500      2.500
  clock source latency                                                                                      0.000      2.500
  clk_i (in)                                                                                     0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                    0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                       0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                       0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                  0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_106/main_gate/Q (AND2X1)                      0.208      0.164 &    3.111 r
  be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)                                       0.209      0.001 &    3.112 r
  clock reconvergence pessimism                                                                             0.000      3.112
  library setup time                                                                                       -0.051      3.061
  data required time                                                                                                   3.061
  -----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   3.061
  data arrival time                                                                                                  -77.354
  -----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -74.293


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_134_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U204/QN (NAND2X2)           0.119      0.068 &   77.138 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U209/QN (NAND2X1)           0.074      0.055 &   77.192 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U210/QN (NOR2X2)            0.056      0.045 &   77.238 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U212/QN (NAND2X2)           0.059      0.033 &   77.270 r
  be_calculator/bypass_xrs2_mux/icc_clock6/ZN (INVX2)                                             0.041      0.032 &   77.302 f
  be_calculator/bypass_xrs2_mux/icc_clock37/ZN (INVX4)                                            0.034      0.022 &   77.325 r
  be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)                                          0.034      0.004 &   77.329 r
  data arrival time                                                                                                    77.329

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_108/main_gate/Q (AND2X1)                       0.150      0.139 &    3.085 r
  be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)                                        0.150      0.001 &    3.086 r
  clock reconvergence pessimism                                                                              0.000      3.086
  library setup time                                                                                        -0.048      3.038
  data required time                                                                                                    3.038
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.038
  data arrival time                                                                                                   -77.329
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.291


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_136_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U226/QN (NAND2X1)           0.140      0.091 &   77.161 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U231/QN (NAND2X2)           0.059      0.033 &   77.195 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock27/QN (NOR2X2)     0.042      0.030 &   77.225 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock30/QN (NAND2X2)    0.041      0.022 &   77.247 r
  be_calculator/bypass_xrs2_mux/U19/Z (NBUFFX2)                                                   0.051      0.073 &   77.320 r
  be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)                                          0.052      0.004 &   77.324 r
  data arrival time                                                                                                    77.324

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_108/main_gate/Q (AND2X1)                       0.150      0.139 &    3.085 r
  be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)                                        0.150      0.001 &    3.085 r
  clock reconvergence pessimism                                                                              0.000      3.085
  library setup time                                                                                        -0.052      3.034
  data required time                                                                                                    3.034
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.034
  data arrival time                                                                                                   -77.324
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.290


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_158_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place66/ZN (INVX2)      0.066      0.055 &   77.015 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place49/ZN (INVX8)      0.093      0.053 &   77.068 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U16/QN (NAND2X1)            0.047      0.033 &   77.100 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock19/Q (AND3X1)      0.077      0.101 &   77.201 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock52/QN (NAND2X2)    0.050      0.037 &   77.238 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock50/QN (NOR2X4)     0.051      0.039 &   77.277 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock39/ZN (INVX4)      0.036      0.024 &   77.301 r
  be_calculator/bypass_xrs2_mux/icc_clock69/ZN (INVX4)                                            0.024      0.020 &   77.320 f
  be_calculator/bypass_xrs2_mux/icc_clock70/ZN (INVX4)                                            0.025      0.016 &   77.337 r
  be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)                                          0.025      0.002 &   77.339 r
  data arrival time                                                                                                    77.339

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U15/Z (NBUFFX16)                                                   0.073      0.105 &    2.943 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_107/main_gate/Q (AND2X1)                       0.217      0.157 &    3.101 r
  be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)                                        0.217     -0.009 &    3.092 r
  clock reconvergence pessimism                                                                              0.000      3.092
  library setup time                                                                                        -0.043      3.049
  data required time                                                                                                    3.049
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.049
  data arrival time                                                                                                   -77.339
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.290


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_118_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U336/QN (NAND2X2)           0.120      0.078 &   77.148 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U341/QN (NAND2X2)           0.062      0.039 &   77.188 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock41/QN (NOR2X4)     0.035      0.022 &   77.209 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock40/QN (NAND2X2)    0.036      0.025 &   77.234 r
  be_calculator/bypass_xrs2_mux/U18/Z (NBUFFX2)                                                   0.053      0.074 &   77.308 r
  be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)                                          0.053      0.012 &   77.320 r
  data arrival time                                                                                                    77.320

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_109/main_gate/Q (AND2X1)                       0.145      0.137 &    3.083 r
  be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)                                        0.145     -0.000 &    3.083 r
  clock reconvergence pessimism                                                                              0.000      3.083
  library setup time                                                                                        -0.052      3.031
  data required time                                                                                                    3.031
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.031
  data arrival time                                                                                                   -77.320
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.289


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_119_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U347/QN (NAND2X2)           0.120      0.077 &   77.147 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U352/QN (NAND2X2)           0.056      0.033 &   77.180 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock18/QN (NOR2X2)     0.045      0.031 &   77.211 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock32/QN (NAND2X2)    0.045      0.022 &   77.233 r
  be_calculator/bypass_xrs2_mux/U14/Z (NBUFFX2)                                                   0.054      0.079 &   77.311 r
  be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)                                          0.054      0.008 &   77.320 r
  data arrival time                                                                                                    77.320

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_109/main_gate/Q (AND2X1)                       0.145      0.137 &    3.083 r
  be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)                                        0.145     -0.000 &    3.083 r
  clock reconvergence pessimism                                                                              0.000      3.083
  library setup time                                                                                        -0.053      3.031
  data required time                                                                                                    3.031
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.031
  data arrival time                                                                                                   -77.320
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.289


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_140_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U258/QN (NAND2X2)           0.075      0.080 &   77.150 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock37/QN (NAND2X4)    0.056      0.029 &   77.179 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock38/ZN (INVX4)      0.024      0.018 &   77.197 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place93/QN (NAND2X2)    0.051      0.028 &   77.225 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock60/QN (NOR2X4)     0.042      0.026 &   77.251 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock59/QN (NAND2X4)    0.051      0.029 &   77.281 r
  be_calculator/bypass_xrs2_mux/icc_clock94/ZN (INVX4)                                            0.028      0.021 &   77.302 f
  be_calculator/bypass_xrs2_mux/icc_clock95/ZN (INVX4)                                            0.031      0.021 &   77.322 r
  be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)                                          0.031      0.005 &   77.327 r
  data arrival time                                                                                                    77.327

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_108/main_gate/Q (AND2X1)                       0.150      0.139 &    3.085 r
  be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)                                        0.150      0.000 &    3.085 r
  clock reconvergence pessimism                                                                              0.000      3.085
  library setup time                                                                                        -0.047      3.038
  data required time                                                                                                    3.038
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.038
  data arrival time                                                                                                   -77.327
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.289


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_114_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U460/QN (NAND2X2)           0.114      0.075 &   77.145 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U462/QN (NAND4X0)           0.086      0.071 &   77.215 r
  be_calculator/bypass_xrs2_mux/U1/Z (NBUFFX2)                                                    0.057      0.092 &   77.308 r
  be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)                                          0.058      0.010 &   77.318 r
  data arrival time                                                                                                    77.318

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_109/main_gate/Q (AND2X1)                       0.145      0.137 &    3.083 r
  be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)                                        0.145      0.000 &    3.083 r
  clock reconvergence pessimism                                                                              0.000      3.083
  library setup time                                                                                        -0.053      3.030
  data required time                                                                                                    3.030
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.030
  data arrival time                                                                                                   -77.318
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.287


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_164_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place66/ZN (INVX2)      0.066      0.055 &   77.015 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place49/ZN (INVX8)      0.093      0.053 &   77.068 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U65/QN (NAND2X1)            0.126      0.034 &   77.102 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U68/QN (NAND3X2)            0.066      0.144 &   77.246 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place123/QN (NOR2X4)    0.055      0.040 &   77.286 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place80/QN (NAND2X4)    0.046      0.027 &   77.313 r
  be_calculator/bypass_xrs2_mux/icc_clock4/ZN (INVX4)                                             0.026      0.020 &   77.334 f
  be_calculator/bypass_xrs2_mux/icc_clock31/ZN (INVX4)                                            0.026      0.017 &   77.350 r
  be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)                                          0.026      0.002 &   77.353 r
  data arrival time                                                                                                    77.353

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_106/main_gate/Q (AND2X1)                       0.208      0.164 &    3.111 r
  be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)                                        0.209      0.001 &    3.111 r
  clock reconvergence pessimism                                                                              0.000      3.111
  library setup time                                                                                        -0.044      3.068
  data required time                                                                                                    3.068
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.068
  data arrival time                                                                                                   -77.353
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.285


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_117_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U78/QN (NAND2X2)                                                    0.079      0.039 &   76.360 r
  be_calculator/instr_decoder/dp_ipo9/ZN (INVX4)                                                  0.057      0.039 &   76.399 f
  be_calculator/int_bypass/icc_clock33/Q (XNOR2X2)                                                0.054      0.134 &   76.533 r
  be_calculator/int_bypass/icc_clock32/QN (NAND2X4)                                               0.050      0.035 &   76.568 f
  be_calculator/int_bypass/icc_clock20/ZN (INVX2)                                                 0.046      0.030 &   76.598 r
  be_calculator/int_bypass/U41/QN (NAND4X0)                                                       0.216      0.128 &   76.726 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place9/ZN (IBUFFX8)     0.141      0.192 &   76.918 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U327/QN (NAND2X0)           0.128      0.134 &   77.053 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U26/Q (AND2X1)              0.044      0.125 &   77.178 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U330/QN (NAND2X2)           0.064      0.034 &   77.212 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock90/QN (NOR2X4)     0.036      0.030 &   77.242 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock89/QN (NAND2X4)    0.059      0.037 &   77.279 r
  be_calculator/bypass_xrs2_mux/icc_clock36/ZN (INVX8)                                            0.023      0.017 &   77.296 f
  be_calculator/bypass_xrs2_mux/icc_clock2/ZN (INVX4)                                             0.032      0.021 &   77.317 r
  be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)                                          0.032      0.004 &   77.321 r
  data arrival time                                                                                                    77.321

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_109/main_gate/Q (AND2X1)                       0.145      0.137 &    3.083 r
  be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)                                        0.145     -0.000 &    3.083 r
  clock reconvergence pessimism                                                                              0.000      3.083
  library setup time                                                                                        -0.047      3.036
  data required time                                                                                                    3.036
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.036
  data arrival time                                                                                                   -77.321
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.285


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_170_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                              Trans       Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                         0.000      0.000      0.000
  clock source latency                                                                                          0.000      0.000
  clk_i (in)                                                                                         0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                   0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                       0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                       0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                      0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                       0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                       0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                      0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                        0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                   0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                                  0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                            0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                          0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                                0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                          0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                                0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                                  0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                        0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                       0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                        0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                          0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                      0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                   0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                               0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                                  0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                      0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                                  0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                            0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                           0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                          0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                       0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                     0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                       0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                              0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                             0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                   0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place66/ZN (INVX2)         0.066      0.055 &   77.015 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place49/ZN (INVX8)         0.093      0.053 &   77.068 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U101/QN (NAND2X1)              0.126      0.037 &   77.104 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U104/QN (NAND3X0)              0.069      0.049 &   77.153 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_route_opt11/Z (NBUFFX2)    0.057      0.079 &   77.232 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U122/QN (NOR2X4)               0.047      0.037 &   77.270 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U1/QN (NAND2X2)                0.048      0.032 &   77.301 r
  be_calculator/bypass_xrs2_mux/icc_clock45/ZN (INVX2)                                               0.037      0.029 &   77.330 f
  be_calculator/bypass_xrs2_mux/icc_clock46/ZN (INVX4)                                               0.029      0.018 &   77.349 r
  be_calculator/calc_stage_reg/data_r_reg_170_/D (DFFX1)                                             0.029      0.002 &   77.351 r
  data arrival time                                                                                                       77.351

  clock core_clk (rise edge)                                                                         0.000      2.500      2.500
  clock source latency                                                                                          0.000      2.500
  clk_i (in)                                                                                         0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                    0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                        0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                           0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                           0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                      0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_106/main_gate/Q (AND2X1)                          0.208      0.164 &    3.111 r
  be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)                                           0.209      0.000 &    3.111 r
  clock reconvergence pessimism                                                                                 0.000      3.111
  library setup time                                                                                           -0.044      3.066
  data required time                                                                                                       3.066
  ---------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                       3.066
  data arrival time                                                                                                      -77.351
  ---------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                       -74.285


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_135_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U215/QN (NAND2X2)           0.134      0.067 &   77.137 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U220/QN (NAND2X2)           0.060      0.037 &   77.174 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place52/QN (NOR2X1)     0.066      0.048 &   77.222 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place51/QN (NAND2X2)    0.055      0.040 &   77.263 r
  be_calculator/bypass_xrs2_mux/icc_clock47/ZN (INVX2)                                            0.040      0.032 &   77.295 f
  be_calculator/bypass_xrs2_mux/icc_clock48/ZN (INVX4)                                            0.034      0.023 &   77.317 r
  be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)                                          0.035      0.005 &   77.322 r
  data arrival time                                                                                                    77.322

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_108/main_gate/Q (AND2X1)                       0.150      0.139 &    3.085 r
  be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)                                        0.150      0.000 &    3.085 r
  clock reconvergence pessimism                                                                              0.000      3.085
  library setup time                                                                                        -0.048      3.038
  data required time                                                                                                    3.038
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.038
  data arrival time                                                                                                   -77.322
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.285


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_150_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U6/ZN (INVX4)                            0.070      0.038 &   76.797 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U5/QN (NAND2X4)                          0.080      0.068 &   76.865 f
  be_calculator/int_bypass/icc_place10/ZN (INVX4)                                                 0.118      0.072 &   76.937 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U542/QN (NAND2X1)           0.141      0.097 &   77.035 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock53/QN (NAND3X0)    0.122      0.100 &   77.135 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock54/ZN (INVX2)      0.084      0.055 &   77.190 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/dp_ipo31/QN (NAND2X4)       0.080      0.035 &   77.225 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock63/ZN (INVX2)      0.041      0.032 &   77.257 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock62/QN (NAND2X4)    0.044      0.029 &   77.286 r
  be_calculator/bypass_xrs2_mux/icc_clock96/ZN (INVX4)                                            0.026      0.020 &   77.306 f
  be_calculator/bypass_xrs2_mux/icc_clock97/ZN (INVX4)                                            0.032      0.021 &   77.327 r
  be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)                                          0.032      0.005 &   77.332 r
  data arrival time                                                                                                    77.332

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U15/Z (NBUFFX16)                                                   0.073      0.105 &    2.943 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_107/main_gate/Q (AND2X1)                       0.217      0.157 &    3.101 r
  be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)                                        0.218     -0.008 &    3.092 r
  clock reconvergence pessimism                                                                              0.000      3.092
  library setup time                                                                                        -0.045      3.047
  data required time                                                                                                    3.047
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.047
  data arrival time                                                                                                   -77.332
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.284


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_146_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                            Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                       0.000      0.000      0.000
  clock source latency                                                                                        0.000      0.000
  clk_i (in)                                                                                       0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                 0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                     0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                     0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                    0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                     0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                     0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                    0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                      0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                 0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                                0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                          0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                        0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                              0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                        0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                              0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                                0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                      0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                     0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                      0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                        0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                    0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                 0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                             0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                                0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                    0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                                0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                          0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                         0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                        0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                     0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                   0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                     0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                            0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                           0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                 0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)     0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_clock22/QN (NAND2X1)     0.133      0.053 &   77.124 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place101/Q (AND2X1)      0.060      0.114 &   77.237 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place103/QN (NAND2X4)    0.047      0.032 &   77.269 r
  be_calculator/bypass_xrs2_mux/icc_clock3/ZN (INVX4)                                              0.032      0.026 &   77.295 f
  be_calculator/bypass_xrs2_mux/icc_place16/ZN (INVX4)                                             0.030      0.022 &   77.317 r
  be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX2)                                           0.030      0.003 &   77.320 r
  data arrival time                                                                                                     77.320

  clock core_clk (rise edge)                                                                       0.000      2.500      2.500
  clock source latency                                                                                        0.000      2.500
  clk_i (in)                                                                                       0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                  0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                      0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                         0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                         0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U15/Z (NBUFFX16)                                                    0.073      0.105 &    2.943 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_107/main_gate/Q (AND2X1)                        0.217      0.157 &    3.101 r
  be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX2)                                         0.218     -0.008 &    3.093 r
  clock reconvergence pessimism                                                                               0.000      3.093
  library setup time                                                                                         -0.057      3.036
  data required time                                                                                                     3.036
  -------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                     3.036
  data arrival time                                                                                                    -77.320
  -------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                     -74.284


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_209_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                         Trans       Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                    0.000      0.000      0.000
  clock source latency                                                                                     0.000      0.000
  clk_i (in)                                                                                    0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                              0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                  0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                  0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                 0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                  0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                  0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                 0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                   0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                              0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                             0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                       0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                     0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                           0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                     0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                           0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                             0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                   0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                  0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                   0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                     0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                 0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                              0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                          0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                             0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/dp_ipo22/QN (NAND2X4)                                             0.057      0.028 &   76.350 r
  be_calculator/instr_decoder/icc_clock3/ZN (INVX4)                                             0.050      0.034 &   76.384 f
  be_calculator/int_bypass/icc_clock35/Q (XNOR2X2)                                              0.064      0.128 &   76.512 f
  be_calculator/int_bypass/dp_ipo8/QN (NOR2X4)                                                  0.061      0.035 &   76.547 r
  be_calculator/int_bypass/dp_ipo19/QN (NAND4X0)                                                0.162      0.065 &   76.612 f
  be_calculator/int_bypass/U82/QN (NOR3X0)                                                      0.122      0.074 &   76.686 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/icc_clock4/ZN (INVX1)                  0.079      0.057 &   76.743 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U10/QN (NAND2X4)                       0.052      0.035 &   76.778 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U8/QN (NOR2X4)                         0.059      0.042 &   76.820 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U12/QN (NAND2X4)                       0.069      0.050 &   76.869 r
  be_calculator/int_bypass/icc_place12/ZN (INVX4)                                               0.036      0.028 &   76.897 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/U10/QN (NOR2X4)                             0.088      0.047 &   76.944 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place18/ZN (INVX4)    0.050      0.036 &   76.980 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_clock29/ZN (INVX8)    0.088      0.043 &   77.023 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U265/QN (NAND2X1)         0.178      0.055 &   77.078 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U267/QN (NAND2X2)         0.080      0.049 &   77.128 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U268/QN (NOR2X4)          0.069      0.042 &   77.170 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U269/QN (NAND3X0)         0.079      0.056 &   77.226 r
  be_calculator/bypass_xrs1_mux/icc_clock57/ZN (INVX1)                                          0.047      0.036 &   77.262 f
  be_calculator/bypass_xrs1_mux/icc_clock52/ZN (INVX2)                                          0.049      0.031 &   77.293 r
  be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)                                        0.049      0.011 &   77.304 r
  data arrival time                                                                                                  77.304

  clock core_clk (rise edge)                                                                    0.000      2.500      2.500
  clock source latency                                                                                     0.000      2.500
  clk_i (in)                                                                                    0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                               0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                   0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                      0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                      0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U15/Z (NBUFFX16)                                                 0.073      0.105 &    2.943 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_104/main_gate/Q (AND2X1)                     0.151      0.129 &    3.072 r
  be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)                                      0.151      0.001 &    3.073 r
  clock reconvergence pessimism                                                                            0.000      3.073
  library setup time                                                                                      -0.051      3.021
  data required time                                                                                                  3.021
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  3.021
  data arrival time                                                                                                 -77.304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -74.283


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_175_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/dp_ipo22/QN (NAND2X4)                                               0.057      0.028 &   76.350 r
  be_calculator/instr_decoder/icc_clock3/ZN (INVX4)                                               0.050      0.034 &   76.384 f
  be_calculator/int_bypass/icc_clock35/Q (XNOR2X2)                                                0.066      0.142 &   76.526 r
  be_calculator/int_bypass/dp_ipo8/QN (NOR2X4)                                                    0.065      0.034 &   76.559 f
  be_calculator/int_bypass/dp_ipo19/QN (NAND4X0)                                                  0.177      0.055 &   76.615 r
  be_calculator/int_bypass/U82/QN (NOR3X0)                                                        0.090      0.086 &   76.700 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/icc_clock4/ZN (INVX1)                    0.081      0.050 &   76.751 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U10/QN (NAND2X4)                         0.052      0.038 &   76.788 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U8/QN (NOR2X4)                           0.082      0.051 &   76.839 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U12/QN (NAND2X4)                         0.063      0.053 &   76.893 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place14/ZN (INVX4)      0.048      0.031 &   76.924 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_clock30/ZN (INVX8)      0.051      0.028 &   76.952 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_clock31/ZN (INVX16)     0.059      0.037 &   76.989 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U517/QN (NAND2X0)           0.082      0.066 &   77.055 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place25/QN (NAND3X0)    0.073      0.062 &   77.117 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place27/ZN (INVX0)      0.058      0.050 &   77.167 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place26/QN (NAND2X2)    0.036      0.025 &   77.192 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U519/Q (AO21X1)             0.055      0.067 &   77.259 r
  be_calculator/bypass_xrs1_mux/U44/Z (NBUFFX2)                                                   0.050      0.079 &   77.338 r
  be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)                                          0.050      0.005 &   77.343 r
  data arrival time                                                                                                    77.343

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_106/main_gate/Q (AND2X1)                       0.208      0.164 &    3.111 r
  be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)                                        0.209      0.001 &    3.112 r
  clock reconvergence pessimism                                                                              0.000      3.112
  library setup time                                                                                        -0.051      3.061
  data required time                                                                                                    3.061
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.061
  data arrival time                                                                                                   -77.343
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.282


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_159_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place66/ZN (INVX2)      0.066      0.055 &   77.015 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place49/ZN (INVX8)      0.093      0.053 &   77.068 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U276/QN (NAND2X1)           0.132      0.038 &   77.105 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U278/QN (NAND2X1)           0.072      0.048 &   77.153 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place110/Q (OR2X1)      0.037      0.063 &   77.216 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place112/QN (NOR2X2)    0.037      0.029 &   77.246 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place113/ZN (INVX1)     0.047      0.030 &   77.275 r
  be_calculator/bypass_xrs2_mux/icc_clock58/ZN (INVX2)                                            0.037      0.029 &   77.304 f
  be_calculator/bypass_xrs2_mux/icc_clock59/ZN (INVX4)                                            0.032      0.021 &   77.326 r
  be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)                                          0.032      0.004 &   77.329 r
  data arrival time                                                                                                    77.329

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U15/Z (NBUFFX16)                                                   0.073      0.105 &    2.943 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_107/main_gate/Q (AND2X1)                       0.217      0.157 &    3.101 r
  be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)                                        0.217     -0.008 &    3.093 r
  clock reconvergence pessimism                                                                              0.000      3.093
  library setup time                                                                                        -0.045      3.047
  data required time                                                                                                    3.047
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.047
  data arrival time                                                                                                   -77.329
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.282


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_130_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U160/QN (NAND2X2)           0.122      0.074 &   77.145 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U165/QN (NAND2X2)           0.057      0.034 &   77.178 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place42/QN (NOR2X2)     0.037      0.026 &   77.204 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place41/QN (NAND2X1)    0.044      0.028 &   77.232 r
  be_calculator/bypass_xrs2_mux/U16/Z (NBUFFX2)                                                   0.055      0.072 &   77.304 r
  be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)                                          0.055      0.011 &   77.314 r
  data arrival time                                                                                                    77.314

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_108/main_gate/Q (AND2X1)                       0.150      0.139 &    3.085 r
  be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)                                        0.150      0.001 &    3.085 r
  clock reconvergence pessimism                                                                              0.000      3.085
  library setup time                                                                                        -0.053      3.033
  data required time                                                                                                    3.033
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.033
  data arrival time                                                                                                   -77.314
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.282


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_138_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U249/QN (NAND2X2)           0.127      0.071 &   77.141 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U251/QN (NAND2X2)           0.081      0.050 &   77.191 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U252/QN (NOR2X4)            0.053      0.052 &   77.243 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U254/QN (NAND2X4)           0.067      0.027 &   77.270 r
  be_calculator/bypass_xrs2_mux/icc_clock29/ZN (INVX4)                                            0.031      0.023 &   77.293 f
  be_calculator/bypass_xrs2_mux/icc_clock30/ZN (INVX4)                                            0.033      0.022 &   77.314 r
  be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)                                          0.033      0.003 &   77.317 r
  data arrival time                                                                                                    77.317

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_108/main_gate/Q (AND2X1)                       0.150      0.139 &    3.085 r
  be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)                                        0.150      0.000 &    3.085 r
  clock reconvergence pessimism                                                                              0.000      3.085
  library setup time                                                                                        -0.047      3.038
  data required time                                                                                                    3.038
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.038
  data arrival time                                                                                                   -77.317
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.279


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_223_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/dp_ipo22/QN (NAND2X4)                                               0.057      0.028 &   76.350 r
  be_calculator/instr_decoder/icc_clock3/ZN (INVX4)                                               0.050      0.034 &   76.384 f
  be_calculator/int_bypass/icc_clock35/Q (XNOR2X2)                                                0.064      0.128 &   76.512 f
  be_calculator/int_bypass/dp_ipo8/QN (NOR2X4)                                                    0.061      0.035 &   76.547 r
  be_calculator/int_bypass/dp_ipo19/QN (NAND4X0)                                                  0.162      0.065 &   76.612 f
  be_calculator/int_bypass/U82/QN (NOR3X0)                                                        0.122      0.074 &   76.686 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/icc_clock4/ZN (INVX1)                    0.079      0.057 &   76.743 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U10/QN (NAND2X4)                         0.052      0.035 &   76.778 r
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U8/QN (NOR2X4)                           0.059      0.042 &   76.820 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/scan/U12/QN (NAND2X4)                         0.069      0.050 &   76.869 r
  be_calculator/int_bypass/icc_place12/ZN (INVX4)                                                 0.036      0.028 &   76.897 f
  be_calculator/int_bypass/bypass_match_one_hot_rs1/U10/QN (NOR2X4)                               0.088      0.047 &   76.944 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place18/ZN (INVX4)      0.050      0.036 &   76.980 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_clock29/ZN (INVX8)      0.088      0.043 &   77.023 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U365/QN (NAND2X0)           0.167      0.054 &   77.077 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/U42/Q (AND2X1)              0.037      0.099 &   77.176 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place64/QN (NAND3X0)    0.073      0.030 &   77.206 r
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place66/ZN (INVX0)      0.045      0.037 &   77.243 f
  be_calculator/int_bypass/bypass_rs1_crossbar/genblk1_0__mux_one_hot/icc_place65/QN (NAND2X1)    0.052      0.034 &   77.277 r
  be_calculator/bypass_xrs1_mux/U36/Z (NBUFFX2)                                                   0.047      0.073 &   77.350 r
  be_calculator/calc_stage_reg/data_r_reg_223_/D (DFFX1)                                          0.048      0.007 &   77.357 r
  data arrival time                                                                                                    77.357

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U11/Z (NBUFFX2)                                                    0.174      0.135 &    2.973 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_103/main_gate/Q (AND2X1)                       0.200      0.152 &    3.125 r
  be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)                                        0.201      0.003 &    3.128 r
  clock reconvergence pessimism                                                                              0.000      3.128
  library setup time                                                                                        -0.050      3.078
  data required time                                                                                                    3.078
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.078
  data arrival time                                                                                                   -77.357
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.279


  Startpoint: be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: be_calculator/calc_stage_reg/data_r_reg_123_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                           Trans       Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                      0.000      0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                                      0.000      0.000 &    0.000 r
  U14/Z (NBUFFX16)                                                                                0.087      0.153 &    0.153 r
  be_mmu/dcache/lce/CTSINVX4_G3B4I1/ZN (INVX2)                                                    0.111      0.084 &    0.237 f
  be_mmu/dcache/lce/CTSINVX8_G3B3I1/ZN (INVX2)                                                    0.187      0.101 &    0.337 r
  be_mmu/dcache/lce/CTSINVX32_G3B2I1/ZN (INVX2)                                                   0.165      0.133 &    0.470 f
  be_mmu/dcache/lce/CTSINVX8_G3B1I1/ZN (INVX8)                                                    0.121      0.078 &    0.548 r
  be_mmu/dcache/lce/lce_cce_req_inst/clk_gate_state_r_reg/main_gate/Q (AND2X1)                    0.127      0.118 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/CLK (DFFX1)                                   0.127      0.000 &    0.667 r
  be_mmu/dcache/lce/lce_cce_req_inst/state_r_reg_1_/Q (DFFX1)                                     0.126      0.234 &    0.901 r
  be_mmu/dcache/lce/lce_cce_req_inst/U3/ZN (INVX0)                                                0.197      0.135 &    1.036 f
  be_mmu/dcache/lce/lce_cce_req_inst/U4/QN (NOR2X2)                                               0.078      0.062 &    1.097 r
  icc_place73/Z (NBUFFX8)                                                                         0.080      0.113 H    1.210 r
  be_mmu/dcache/lce/icc_place52/ZN (INVX32)                                                       0.062     74.592 H   75.802 f
  be_mmu/dcache/lce/lce_cce_req_inst/U12/QN (NAND2X2)                                             0.133      0.077 &   75.879 r
  be_mmu/dcache/lce/lce_cce_req_inst/icc_clock9/QN (NOR2X4)                                       0.064      0.045 &   75.924 f
  be_mmu/dcache/lce/lce_cce_req_inst/U15/QN (NAND2X4)                                             0.094      0.053 &   75.977 r
  be_mmu/dcache/lce/U28/QN (NOR2X4)                                                               0.059      0.051 &   76.028 f
  be_mmu/dp_ipo3/QN (NAND2X4)                                                                     0.059      0.038 &   76.066 r
  be_mmu/icc_clock3/ZN (INVX8)                                                                    0.066      0.028 &   76.094 f
  be_checker/detector/icc_clock2/QN (NAND2X4)                                                     0.052      0.064 &   76.158 r
  be_checker/detector/icc_clock1/ZN (INVX4)                                                       0.048      0.035 &   76.193 f
  be_calculator/U30/QN (NOR2X4)                                                                   0.056      0.032 &   76.225 r
  be_calculator/instr_decoder/dp_ipo11/QN (NOR2X4)                                                0.045      0.028 &   76.252 f
  be_calculator/instr_decoder/icc_place10/QN (NAND2X4)                                            0.057      0.035 &   76.288 r
  be_calculator/instr_decoder/icc_place7/ZN (INVX8)                                               0.048      0.034 &   76.321 f
  be_calculator/instr_decoder/U102/QN (NAND2X2)                                                   0.077      0.037 &   76.358 r
  be_calculator/instr_decoder/icc_clock6/ZN (INVX4)                                               0.060      0.041 &   76.400 f
  be_calculator/int_bypass/U84/Q (XOR2X2)                                                         0.067      0.139 &   76.539 r
  be_calculator/int_bypass/U86/QN (NOR2X4)                                                        0.050      0.045 &   76.584 f
  be_calculator/int_bypass/U87/QN (NAND4X0)                                                       0.098      0.047 &   76.630 r
  be_calculator/int_bypass/dp_ipo11/ZN (INVX1)                                                    0.044      0.033 &   76.663 f
  be_calculator/int_bypass/dp_ipo22/QN (NAND3X0)                                                  0.092      0.050 &   76.713 r
  be_calculator/int_bypass/dp_ipo12/ZN (INVX2)                                                    0.062      0.046 &   76.759 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U3/QN (NOR2X4)                           0.119      0.062 &   76.820 r
  be_calculator/int_bypass/bypass_match_one_hot_rs2/scan/U4/QN (NAND2X4)                          0.076      0.085 &   76.905 f
  be_calculator/int_bypass/bypass_match_one_hot_rs2/U8/QN (NOR2X4)                                0.087      0.054 &   76.960 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place15/Z (NBUFFX16)    0.112      0.110 &   77.070 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U391/QN (NAND2X2)           0.129      0.075 &   77.145 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/U396/QN (NAND2X2)           0.053      0.029 &   77.175 r
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place97/QN (NOR2X2)     0.049      0.031 &   77.205 f
  be_calculator/int_bypass/bypass_rs2_crossbar/genblk1_0__mux_one_hot/icc_place76/QN (NAND2X2)    0.036      0.021 &   77.226 r
  be_calculator/bypass_xrs2_mux/U22/Z (NBUFFX2)                                                   0.055      0.072 &   77.298 r
  be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)                                          0.055      0.012 &   77.309 r
  data arrival time                                                                                                    77.309

  clock core_clk (rise edge)                                                                      0.000      2.500      2.500
  clock source latency                                                                                       0.000      2.500
  clk_i (in)                                                                                      0.000      0.000 &    2.500 r
  U12/Z (NBUFFX2)                                                                                 0.046      0.125 &    2.625 r
  be_calculator/CTSNBUFFX2_G2B8I1/Z (NBUFFX2)                                                     0.118      0.094 &    2.719 r
  be_calculator/CTSINVX4_G2B6I1/ZN (INVX4)                                                        0.078      0.059 &    2.778 f
  be_calculator/CTSINVX8_G2B5I2/ZN (INVX4)                                                        0.103      0.060 &    2.838 r
  be_calculator/calc_stage_reg/U14/Z (NBUFFX16)                                                   0.089      0.108 &    2.946 r
  be_calculator/calc_stage_reg/clk_gate_data_r_reg_109/main_gate/Q (AND2X1)                       0.145      0.137 &    3.083 r
  be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)                                        0.145      0.000 &    3.083 r
  clock reconvergence pessimism                                                                              0.000      3.083
  library setup time                                                                                        -0.053      3.031
  data required time                                                                                                    3.031
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    3.031
  data arrival time                                                                                                   -77.309
  ------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -74.279

Report timing status: Processing group core_clk (total endpoints 8787)...20% done.
Report timing status: Processing group core_clk (total endpoints 8787)...30% done.
Report timing status: Processing group core_clk (total endpoints 8787)...40% done.
Report timing status: Processing group core_clk (total endpoints 8787)...50% done.
Report timing status: Processing group core_clk (total endpoints 8787)...60% done.
Report timing status: Processing group core_clk (total endpoints 8787)...70% done.
Report timing status: Processing group core_clk (total endpoints 8787)...80% done.
Report timing status: Processing group core_clk (total endpoints 8787)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 8757 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
