
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Tue May 06 11:36:03 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project gramschmidt 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top gramschmidt 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 37307
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.32 seconds. CPU system time: 0.64 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.04 seconds. CPU system time: 0.68 seconds. Elapsed time: 2.78 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.200 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_20_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:9) in function 'gramschmidt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_15_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:9) in function 'gramschmidt' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:9) in function 'gramschmidt' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_20_4' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:9) in function 'gramschmidt' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_22_5' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:9) in function 'gramschmidt' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_24_6' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:9) in function 'gramschmidt' completely with a factor of 20.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.221 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_13_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:11:12) in function 'gramschmidt' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gramschmidt' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gramschmidt_Pipeline_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_15_2'.
WARNING: [HLS 200-880] The II Violation in module 'gramschmidt_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('nrm_write_ln15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:15) of variable 'nrm', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16 on local variable 'nrm' and 'load' operation ('nrm_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16) on local variable 'nrm'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gramschmidt_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('nrm_write_ln15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:15) of variable 'nrm', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16 on local variable 'nrm' and 'load' operation ('nrm_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16) on local variable 'nrm'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gramschmidt_Pipeline_VITIS_LOOP_15_2' (loop 'VITIS_LOOP_15_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('nrm_write_ln15', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:15) of variable 'nrm', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16 on local variable 'nrm' and 'load' operation ('nrm_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:16) on local variable 'nrm'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 12, loop 'VITIS_LOOP_15_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gramschmidt_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 25, loop 'VITIS_LOOP_18_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gramschmidt_Pipeline_VITIS_LOOP_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_4'.
WARNING: [HLS 200-880] The II Violation in module 'gramschmidt_Pipeline_VITIS_LOOP_20_4' (loop 'VITIS_LOOP_20_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('A_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' and 'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'A'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gramschmidt_Pipeline_VITIS_LOOP_20_4' (loop 'VITIS_LOOP_20_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('A_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' and 'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'A'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gramschmidt_Pipeline_VITIS_LOOP_20_4' (loop 'VITIS_LOOP_20_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('A_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' and 'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'A'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gramschmidt_Pipeline_VITIS_LOOP_20_4' (loop 'VITIS_LOOP_20_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('A_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' and 'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'A'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gramschmidt_Pipeline_VITIS_LOOP_20_4' (loop 'VITIS_LOOP_20_4'): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1) between 'store' operation ('A_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' and 'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'A'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gramschmidt_Pipeline_VITIS_LOOP_20_4' (loop 'VITIS_LOOP_20_4'): Unable to enforce a carried dependence constraint (II = 98, distance = 1, offset = 1) between 'store' operation ('A_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' and 'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'A'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gramschmidt_Pipeline_VITIS_LOOP_20_4' (loop 'VITIS_LOOP_20_4'): Unable to enforce a carried dependence constraint (II = 114, distance = 1, offset = 1) between 'store' operation ('A_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' and 'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'A'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gramschmidt_Pipeline_VITIS_LOOP_20_4' (loop 'VITIS_LOOP_20_4'): Unable to enforce a carried dependence constraint (II = 116, distance = 1, offset = 1) between 'store' operation ('A_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' and 'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'A'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gramschmidt_Pipeline_VITIS_LOOP_20_4' (loop 'VITIS_LOOP_20_4'): Unable to enforce a carried dependence constraint (II = 117, distance = 1, offset = 1) between 'store' operation ('A_addr_write_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25) of variable 'bitcast_ln25', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:25 on array 'A' and 'load' operation ('A_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/polybench/gramschmidt/gramschmidt_slow.cpp:23) on array 'A'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 118, Depth = 128, loop 'VITIS_LOOP_20_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.83 seconds. CPU system time: 0 seconds. Elapsed time: 2.86 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gramschmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gramschmidt_Pipeline_VITIS_LOOP_15_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gramschmidt_Pipeline_VITIS_LOOP_15_2' pipeline 'VITIS_LOOP_15_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gramschmidt_Pipeline_VITIS_LOOP_15_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gramschmidt_Pipeline_VITIS_LOOP_18_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gramschmidt_Pipeline_VITIS_LOOP_18_3' pipeline 'VITIS_LOOP_18_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gramschmidt_Pipeline_VITIS_LOOP_18_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gramschmidt_Pipeline_VITIS_LOOP_20_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gramschmidt_Pipeline_VITIS_LOOP_20_4' pipeline 'VITIS_LOOP_20_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_5_full_dsp_1': 19 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gramschmidt_Pipeline_VITIS_LOOP_20_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gramschmidt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gramschmidt/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gramschmidt/R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gramschmidt/Q' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gramschmidt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gramschmidt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.81 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.276 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for gramschmidt.
INFO: [VLOG 209-307] Generating Verilog RTL for gramschmidt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 275.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.19 seconds. CPU system time: 1.58 seconds. Elapsed time: 12.3 seconds; current allocated memory: 81.285 MB.
INFO: [HLS 200-112] Total CPU user time: 12.6 seconds. Total CPU system time: 2.1 seconds. Total elapsed time: 25.22 seconds; peak allocated memory: 1.276 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue May  6 11:36:28 2025...
