module test_tb(
);

 reg clk,rst;
 reg [1:0] dc_tb;
 reg [1:0] sel_tb;
 wire signed [15:0] out_tb;
 
 test dut (clk,rst,dc_tb,sel_tb,out_tb);
 
 initial 
  begin
   clk = 0;
	rst = 1;
	 end
	 
 always #10 clk = ~clk;
 
 initial 
  begin
   rst = 1;
	dc_tb = 2'b00;
	sel_tb = 2'b00;
	#1000;
	
	rst = 0;
	dc_tb = 2'b00;
	sel_tb = 2'b00;
	#10000;
	 end
	 
endmodule