// -------------------------------------------------------------
// 
// File Name: D:\PluseV1\PluseV1.v
// Created: 2022-03-04 18:07:47
// 
// Generated by MATLAB 9.1 and HDL Coder 3.9
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 4e-08
// Target subsystem base rate: 4e-08
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: PluseV1
// Source Path: PluseV1/PluseV1
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module PluseV1
          (
           g_clk,
           Rst_n,
           In_u24,
           Pluse
          );



  input   g_clk;
  input   Rst_n;
  input   [23:0] In_u24;  // ufix24
  output  Pluse;

  wire [23:0] Add14_out1;  // ufix24
  reg [23:0] Unit_Delay61_out1;  // ufix24
  wire Relational_Operator1_relop1;

  // F=25000000/(65536/N)


  // <S1>/Unit Delay61
  always @(posedge g_clk)
    begin : Unit_Delay61_process
      if (Rst_n == 1'b0) begin
        Unit_Delay61_out1 <= 24'b000000000000000000000000;
      end
      else begin
        Unit_Delay61_out1 <= Add14_out1;
      end
    end



  // <S1>/Add14
  assign Add14_out1 = In_u24 + Unit_Delay61_out1;



  // <S1>/Relational Operator1
  assign Relational_Operator1_relop1 = Add14_out1 < Unit_Delay61_out1;



  assign Pluse = Relational_Operator1_relop1;

endmodule  // PluseV1

