# resource optimization

reg_bank_inf

原代码中将mem 所有content 都全部 reset了， 生成了很多不必要的逻辑

# sdram synthesize
change rs_package 
2511-2513
      tmp(i) := scalar_product(t_matrix_table_b4(((n mod 15)*4)+i),x);
    else
      tmp(i) := scalar_product(t_matrix_table_b8(((n mod 255)*8 )+i),x);


synthesize script
add_file -vhdl ../hdl/sdram_controller_wrap.vhd
add_file -vhdl ../hdl/sdram_task_scheduler.vhd
add_file -vhdl -before C:/Users/yinrui/Desktop/Envison_DHU/Libero/Router_fifoport/system_SHyLoC_7port_v2/hdl/sdram_package.vhd ../hdl/fifo_tools_pkg.vhd
add_file -vhdl -before C:/Users/yinrui/Desktop/Envison_DHU/Libero/Router_fifoport/system_SHyLoC_7port_v2/hdl/sdram_controller.vhd ../hdl/tilesize_package.vhd
add_file -vhdl -before C:/Users/yinrui/Desktop/Envison_DHU/Libero/Router_fifoport/system_SHyLoC_7port_v2/hdl/sdram_controller.vhd ../hdl/V4_pkg.vhd
add_file -vhdl -before C:/Users/yinrui/Desktop/Envison_DHU/Libero/Router_fifoport/system_SHyLoC_7port_v2/hdl/tilesize_package.vhd ../hdl/sdram_cnt.vhd
add_file -vhdl -before C:/Users/yinrui/Desktop/Envison_DHU/Libero/Router_fifoport/system_SHyLoC_7port_v2/hdl/tilesize_package.vhd ../hdl/sdram_init_fsm.vhd
add_file -vhdl -before C:/Users/yinrui/Desktop/Envison_DHU/Libero/Router_fifoport/system_SHyLoC_7port_v2/hdl/tilesize_package.vhd ../hdl/sdram_main_fsm.vhd
add_file -vhdl -before C:/Users/yinrui/Desktop/Envison_DHU/Libero/Router_fifoport/system_SHyLoC_7port_v2/hdl/tilesize_package.vhd ../hdl/sdram_memop_decode.vhd
add_file -vhdl -before C:/Users/yinrui/Desktop/Envison_DHU/Libero/Router_fifoport/system_SHyLoC_7port_v2/hdl/tilesize_package.vhd ../hdl/sdram_cmd_fetch.vhd
add_file -vhdl -before C:/Users/yinrui/Desktop/Envison_DHU/Libero/Router_fifoport/system_SHyLoC_7port_v2/hdl/tilesize_package.vhd ../hdl/sdram_cmd_fetch_fsm.vhd
add_file -vhdl -before C:/Users/yinrui/Desktop/Envison_DHU/Libero/Router_fifoport/system_SHyLoC_7port_v2/hdl/tilesize_package.vhd ../hdl/sdram_csn_decoder.vhd