{
  "name": "arch::kernel::apic::Icr::new",
  "safe": true,
  "callees": {},
  "adts": {
    "arch::kernel::apic::ApicId": [
      "Plain",
      "Unknown([Downcast(VariantIdx(1, ThreadLocalIndex)), Field(0, Ty { id: 9, kind: RigidTy(Uint(U32)) })])",
      "Unknown([Downcast(VariantIdx(0, ThreadLocalIndex)), Field(0, Ty { id: 1, kind: RigidTy(Uint(U8)) })])"
    ],
    "arch::kernel::apic::DestinationShorthand": [
      "Plain"
    ],
    "arch::kernel::apic::TriggerMode": [
      "Plain"
    ],
    "arch::kernel::apic::Level": [
      "Plain"
    ],
    "arch::kernel::apic::DeliveryStatus": [
      "Plain"
    ],
    "arch::kernel::apic::DestinationMode": [
      "Plain"
    ],
    "arch::kernel::apic::DeliveryMode": [
      "Plain"
    ],
    "arch::kernel::apic::Icr": [
      "Plain"
    ]
  },
  "path": 1285,
  "span": "ostd/src/arch/x86/kernel/apic/mod.rs:175:5: 197:6",
  "src": "pub fn new(\n        destination: ApicId,\n        destination_shorthand: DestinationShorthand,\n        trigger_mode: TriggerMode,\n        level: Level,\n        delivery_status: DeliveryStatus,\n        destination_mode: DestinationMode,\n        delivery_mode: DeliveryMode,\n        vector: u8,\n    ) -> Self {\n        let dest = match destination {\n            ApicId::XApic(d) => (d as u64) << 56,\n            ApicId::X2Apic(d) => (d as u64) << 32,\n        };\n        Icr(dest\n            | ((destination_shorthand as u64) << 18)\n            | ((trigger_mode as u64) << 15)\n            | ((level as u64) << 14)\n            | ((delivery_status as u64) << 12)\n            | ((destination_mode as u64) << 11)\n            | ((delivery_mode as u64) << 8)\n            | (vector as u64))\n    }",
  "mir": "fn arch::kernel::apic::Icr::new(_1: arch::kernel::apic::ApicId, _2: arch::kernel::apic::DestinationShorthand, _3: arch::kernel::apic::TriggerMode, _4: arch::kernel::apic::Level, _5: arch::kernel::apic::DeliveryStatus, _6: arch::kernel::apic::DestinationMode, _7: arch::kernel::apic::DeliveryMode, _8: u8) -> arch::kernel::apic::Icr {\n    let mut _0: arch::kernel::apic::Icr;\n    let  _9: u64;\n    let mut _10: isize;\n    let  _11: u8;\n    let mut _12: u64;\n    let mut _13: u32;\n    let mut _14: bool;\n    let  _15: u32;\n    let mut _16: u64;\n    let mut _17: u32;\n    let mut _18: bool;\n    let mut _19: u64;\n    let mut _20: u64;\n    let mut _21: u64;\n    let mut _22: u64;\n    let mut _23: u64;\n    let mut _24: u64;\n    let mut _25: u64;\n    let mut _26: u64;\n    let mut _27: u64;\n    let mut _28: u64;\n    let mut _29: u32;\n    let mut _30: bool;\n    let mut _31: u64;\n    let mut _32: u64;\n    let mut _33: u32;\n    let mut _34: bool;\n    let mut _35: u64;\n    let mut _36: u64;\n    let mut _37: u32;\n    let mut _38: bool;\n    let mut _39: u64;\n    let mut _40: u64;\n    let mut _41: u32;\n    let mut _42: bool;\n    let mut _43: u64;\n    let mut _44: u64;\n    let mut _45: u32;\n    let mut _46: bool;\n    let mut _47: u64;\n    let mut _48: u64;\n    let mut _49: u32;\n    let mut _50: bool;\n    let mut _51: u64;\n    debug destination => _1;\n    debug destination_shorthand => _2;\n    debug trigger_mode => _3;\n    debug level => _4;\n    debug delivery_status => _5;\n    debug destination_mode => _6;\n    debug delivery_mode => _7;\n    debug vector => _8;\n    debug dest => _9;\n    debug d => _11;\n    debug d => _15;\n    bb0: {\n        StorageLive(_9);\n        _10 = discriminant(_1);\n        switchInt(move _10) -> [0: bb3, 1: bb2, otherwise: bb1];\n    }\n    bb1: {\n        unreachable;\n    }\n    bb2: {\n        _15 = ((_1 as variant#1).0: u32);\n        StorageLive(_16);\n        _16 = _15 as u64;\n        _17 = 32_i32 as u32;\n        _18 = Lt(move _17, 64_u32);\n        assert(move _18, \"attempt to shift left by `{}`, which would overflow\", 32_i32) -> [success: bb5, unwind unreachable];\n    }\n    bb3: {\n        _11 = ((_1 as variant#0).0: u8);\n        StorageLive(_12);\n        _12 = _11 as u64;\n        _13 = 56_i32 as u32;\n        _14 = Lt(move _13, 64_u32);\n        assert(move _14, \"attempt to shift left by `{}`, which would overflow\", 56_i32) -> [success: bb4, unwind unreachable];\n    }\n    bb4: {\n        _9 = Shl(move _12, 56_i32);\n        StorageDead(_12);\n        goto -> bb6;\n    }\n    bb5: {\n        _9 = Shl(move _16, 32_i32);\n        StorageDead(_16);\n        goto -> bb6;\n    }\n    bb6: {\n        StorageLive(_19);\n        StorageLive(_20);\n        StorageLive(_21);\n        StorageLive(_22);\n        StorageLive(_23);\n        StorageLive(_24);\n        StorageLive(_25);\n        StorageLive(_26);\n        _26 = _9;\n        StorageLive(_27);\n        _28 = discriminant(_2);\n        _29 = 18_i32 as u32;\n        _30 = Lt(move _29, 64_u32);\n        assert(move _30, \"attempt to shift left by `{}`, which would overflow\", 18_i32) -> [success: bb7, unwind unreachable];\n    }\n    bb7: {\n        _27 = Shl(_28, 18_i32);\n        _25 = BitOr(move _26, move _27);\n        StorageDead(_27);\n        StorageDead(_26);\n        StorageLive(_31);\n        _32 = discriminant(_3);\n        _33 = 15_i32 as u32;\n        _34 = Lt(move _33, 64_u32);\n        assert(move _34, \"attempt to shift left by `{}`, which would overflow\", 15_i32) -> [success: bb8, unwind unreachable];\n    }\n    bb8: {\n        _31 = Shl(_32, 15_i32);\n        _24 = BitOr(move _25, move _31);\n        StorageDead(_31);\n        StorageDead(_25);\n        StorageLive(_35);\n        _36 = discriminant(_4);\n        _37 = 14_i32 as u32;\n        _38 = Lt(move _37, 64_u32);\n        assert(move _38, \"attempt to shift left by `{}`, which would overflow\", 14_i32) -> [success: bb9, unwind unreachable];\n    }\n    bb9: {\n        _35 = Shl(_36, 14_i32);\n        _23 = BitOr(move _24, move _35);\n        StorageDead(_35);\n        StorageDead(_24);\n        StorageLive(_39);\n        _40 = discriminant(_5);\n        _41 = 12_i32 as u32;\n        _42 = Lt(move _41, 64_u32);\n        assert(move _42, \"attempt to shift left by `{}`, which would overflow\", 12_i32) -> [success: bb10, unwind unreachable];\n    }\n    bb10: {\n        _39 = Shl(_40, 12_i32);\n        _22 = BitOr(move _23, move _39);\n        StorageDead(_39);\n        StorageDead(_23);\n        StorageLive(_43);\n        _44 = discriminant(_6);\n        _45 = 11_i32 as u32;\n        _46 = Lt(move _45, 64_u32);\n        assert(move _46, \"attempt to shift left by `{}`, which would overflow\", 11_i32) -> [success: bb11, unwind unreachable];\n    }\n    bb11: {\n        _43 = Shl(_44, 11_i32);\n        _21 = BitOr(move _22, move _43);\n        StorageDead(_43);\n        StorageDead(_22);\n        StorageLive(_47);\n        _48 = discriminant(_7);\n        _49 = 8_i32 as u32;\n        _50 = Lt(move _49, 64_u32);\n        assert(move _50, \"attempt to shift left by `{}`, which would overflow\", 8_i32) -> [success: bb12, unwind unreachable];\n    }\n    bb12: {\n        _47 = Shl(_48, 8_i32);\n        _20 = BitOr(move _21, move _47);\n        StorageDead(_47);\n        StorageDead(_21);\n        StorageLive(_51);\n        _51 = _8 as u64;\n        _19 = BitOr(move _20, move _51);\n        StorageDead(_51);\n        StorageDead(_20);\n        _0 = Icr(move _19);\n        StorageDead(_19);\n        StorageDead(_9);\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}