<stg><name>atax</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %buff_A = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %buff_A_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %buff_x = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_x"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %buff_x_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_x_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %buff_y_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_y_out"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %buff_y_out_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_y_out_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %buff_y_out_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_y_out_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %buff_y_out_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_y_out_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %tmp1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="tmp1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:17 %store_ln5 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
entry:18 %br_ln11 = br void %lprd_2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
lprd_2:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="7">
<![CDATA[
lprd_2:1 %trunc_ln11 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
lprd_2:2 %icmp_ln11 = icmp_eq  i7 %i_2, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
lprd_2:3 %add_ln11 = add i7 %i_2, i7 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lprd_2:4 %br_ln11 = br i1 %icmp_ln11, void %lprd_2.split, void %for.inc37.preheader

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
lprd_2.split:0 %zext_ln11 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln11"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:10 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
lprd_2.split:11 %x_load = load i6 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
for.inc37.preheader:0 %call_ln0 = call void @atax_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %buff_x, i32 %buff_x_1, i32 %tmp1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
lprd_2.split:1 %tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln11, i6 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="7">
<![CDATA[
lprd_2.split:2 %trunc_ln11_1 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln11_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="7">
<![CDATA[
lprd_2.split:3 %trunc_ln11_2 = trunc i7 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln11_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
lprd_2.split:4 %speclooptripcount_ln5 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln5"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
lprd_2.split:5 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
lprd_2.split:6 %lshr_ln5 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_2, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
lprd_2.split:7 %zext_ln5 = zext i4 %lshr_ln5

]]></Node>
<StgValue><ssdm name="zext_ln5"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
lprd_2.split:8 %lshr_ln5_1 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_2, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln5_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
lprd_2.split:9 %zext_ln5_1 = zext i5 %lshr_ln5_1

]]></Node>
<StgValue><ssdm name="zext_ln5_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="6">
<![CDATA[
lprd_2.split:11 %x_load = load i6 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
lprd_2.split:12 %bitcast_ln12 = bitcast i32 %x_load

]]></Node>
<StgValue><ssdm name="bitcast_ln12"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:13 %buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 %zext_ln5_1

]]></Node>
<StgValue><ssdm name="buff_x_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
lprd_2.split:14 %buff_x_1_addr = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln5_1

]]></Node>
<StgValue><ssdm name="buff_x_1_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lprd_2.split:15 %br_ln12 = br i1 %trunc_ln11_1, void %arrayidx2.case.0, void %arrayidx2.case.1

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx2.case.0:0 %store_ln12 = store i32 %bitcast_ln12, i5 %buff_x_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.0:1 %br_ln12 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx2.case.1:0 %store_ln12 = store i32 %bitcast_ln12, i5 %buff_x_1_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.1:1 %br_ln12 = br void %arrayidx2.exit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2.exit:0 %buff_y_out_addr = getelementptr i32 %buff_y_out, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_y_out_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2.exit:1 %buff_y_out_1_addr = getelementptr i32 %buff_y_out_1, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_y_out_1_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2.exit:2 %buff_y_out_2_addr = getelementptr i32 %buff_y_out_2, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_y_out_2_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx2.exit:3 %buff_y_out_3_addr = getelementptr i32 %buff_y_out_3, i64 0, i64 %zext_ln5

]]></Node>
<StgValue><ssdm name="buff_y_out_3_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx2.exit:4 %switch_ln13 = switch i2 %trunc_ln11_2, void %arrayidx4.case.3, i2 0, void %arrayidx4.case.0, i2 1, void %arrayidx4.case.1, i2 2, void %arrayidx4.case.2

]]></Node>
<StgValue><ssdm name="switch_ln13"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx4.case.2:0 %store_ln13 = store i32 0, i4 %buff_y_out_2_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.2:1 %br_ln13 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx4.case.1:0 %store_ln13 = store i32 0, i4 %buff_y_out_1_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.1:1 %br_ln13 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx4.case.0:0 %store_ln13 = store i32 0, i4 %buff_y_out_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.0:1 %br_ln13 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
arrayidx4.case.3:0 %store_ln13 = store i32 0, i4 %buff_y_out_3_addr

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln11_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.case.3:1 %br_ln13 = br void %arrayidx4.exit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4.exit:0 %tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %zext_ln11

]]></Node>
<StgValue><ssdm name="tmp1_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
arrayidx4.exit:1 %store_ln14 = store i32 0, i6 %tmp1_addr

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="32">
<![CDATA[
arrayidx4.exit:2 %call_ln16 = call void @atax_Pipeline_lprd_2, i12 %tmp_1, i32 %A, i6 %trunc_ln11, i32 %buff_A, i32 %buff_A_1

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4.exit:3 %store_ln5 = store i7 %add_ln11, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="73" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="32" op_3_bw="6" op_4_bw="32" op_5_bw="32">
<![CDATA[
arrayidx4.exit:2 %call_ln16 = call void @atax_Pipeline_lprd_2, i12 %tmp_1, i32 %A, i6 %trunc_ln11, i32 %buff_A, i32 %buff_A_1

]]></Node>
<StgValue><ssdm name="call_ln16"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4.exit:4 %br_ln11 = br void %lprd_2

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
for.inc37.preheader:0 %call_ln0 = call void @atax_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %buff_x, i32 %buff_x_1, i32 %tmp1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc37.preheader:1 %call_ln0 = call void @atax_Pipeline_lp3_lp4, i32 %tmp1, i32 %buff_A, i32 %buff_A_1, i32 %buff_y_out, i32 %buff_y_out_1, i32 %buff_y_out_2, i32 %buff_y_out_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="77" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc37.preheader:1 %call_ln0 = call void @atax_Pipeline_lp3_lp4, i32 %tmp1, i32 %buff_A, i32 %buff_A_1, i32 %buff_y_out, i32 %buff_y_out_1, i32 %buff_y_out_2, i32 %buff_y_out_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc37.preheader:2 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc37.preheader:3 %call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %buff_y_out_1, i32 %buff_y_out_2, i32 %buff_y_out_3, i32 %y_out

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc37.preheader:3 %call_ln0 = call void @atax_Pipeline_lpwr_1, i32 %buff_y_out, i32 %buff_y_out_1, i32 %buff_y_out_2, i32 %buff_y_out_3, i32 %y_out

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0">
<![CDATA[
for.inc37.preheader:4 %ret_ln35 = ret

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="97" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="y_out" dir="1" iftype="3">
<core>NULL</core><StgValue><ssdm name="y_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="101" from="StgValue_100" to="i" fromId="100" toId="10">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="102" toId="11">
</dataflow>
<dataflow id="105" from="empty_2" to="spectopmodule_ln3" fromId="104" toId="11">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="106" toId="12">
</dataflow>
<dataflow id="108" from="A" to="specinterface_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="110" from="empty" to="specinterface_ln0" fromId="109" toId="12">
</dataflow>
<dataflow id="112" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="113" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="115" from="empty_0" to="specinterface_ln0" fromId="114" toId="12">
</dataflow>
<dataflow id="117" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="12">
</dataflow>
<dataflow id="118" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="114" toId="12">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="114" toId="12">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="114" toId="12">
</dataflow>
<dataflow id="122" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="123" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="124" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="125" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="114" toId="12">
</dataflow>
<dataflow id="127" from="empty_0" to="specinterface_ln0" fromId="114" toId="12">
</dataflow>
<dataflow id="128" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="12">
</dataflow>
<dataflow id="129" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="12">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="130" toId="13">
</dataflow>
<dataflow id="132" from="A" to="specbitsmap_ln0" fromId="97" toId="13">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="106" toId="14">
</dataflow>
<dataflow id="134" from="x" to="specinterface_ln0" fromId="98" toId="14">
</dataflow>
<dataflow id="135" from="empty" to="specinterface_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="136" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="137" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="139" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="140" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="141" from="empty_0" to="specinterface_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="142" from="empty_0" to="specinterface_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="143" from="empty_0" to="specinterface_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="144" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="145" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="146" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="147" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="148" from="empty_0" to="specinterface_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="150" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="14">
</dataflow>
<dataflow id="151" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="14">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="130" toId="15">
</dataflow>
<dataflow id="153" from="x" to="specbitsmap_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="106" toId="16">
</dataflow>
<dataflow id="155" from="y_out" to="specinterface_ln0" fromId="99" toId="16">
</dataflow>
<dataflow id="157" from="empty_1" to="specinterface_ln0" fromId="156" toId="16">
</dataflow>
<dataflow id="158" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="159" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="160" from="empty_0" to="specinterface_ln0" fromId="114" toId="16">
</dataflow>
<dataflow id="161" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="162" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="163" from="empty_0" to="specinterface_ln0" fromId="114" toId="16">
</dataflow>
<dataflow id="164" from="empty_0" to="specinterface_ln0" fromId="114" toId="16">
</dataflow>
<dataflow id="165" from="empty_0" to="specinterface_ln0" fromId="114" toId="16">
</dataflow>
<dataflow id="166" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="167" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="168" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="169" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="170" from="empty_0" to="specinterface_ln0" fromId="114" toId="16">
</dataflow>
<dataflow id="171" from="empty_0" to="specinterface_ln0" fromId="114" toId="16">
</dataflow>
<dataflow id="172" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="16">
</dataflow>
<dataflow id="173" from="StgValue_111" to="specinterface_ln0" fromId="111" toId="16">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="130" toId="17">
</dataflow>
<dataflow id="175" from="y_out" to="specbitsmap_ln0" fromId="99" toId="17">
</dataflow>
<dataflow id="177" from="StgValue_176" to="buff_A" fromId="176" toId="18">
</dataflow>
<dataflow id="178" from="StgValue_176" to="buff_A_1" fromId="176" toId="19">
</dataflow>
<dataflow id="179" from="StgValue_176" to="buff_x" fromId="176" toId="20">
</dataflow>
<dataflow id="180" from="StgValue_176" to="buff_x_1" fromId="176" toId="21">
</dataflow>
<dataflow id="181" from="StgValue_176" to="buff_y_out" fromId="176" toId="22">
</dataflow>
<dataflow id="182" from="StgValue_176" to="buff_y_out_1" fromId="176" toId="23">
</dataflow>
<dataflow id="183" from="StgValue_176" to="buff_y_out_2" fromId="176" toId="24">
</dataflow>
<dataflow id="184" from="StgValue_176" to="buff_y_out_3" fromId="176" toId="25">
</dataflow>
<dataflow id="185" from="StgValue_176" to="tmp1" fromId="176" toId="26">
</dataflow>
<dataflow id="187" from="StgValue_186" to="store_ln5" fromId="186" toId="27">
</dataflow>
<dataflow id="188" from="i" to="store_ln5" fromId="10" toId="27">
</dataflow>
<dataflow id="189" from="i" to="i_2" fromId="10" toId="29">
</dataflow>
<dataflow id="190" from="i_2" to="trunc_ln11" fromId="29" toId="30">
</dataflow>
<dataflow id="191" from="i_2" to="icmp_ln11" fromId="29" toId="31">
</dataflow>
<dataflow id="193" from="StgValue_192" to="icmp_ln11" fromId="192" toId="31">
</dataflow>
<dataflow id="194" from="i_2" to="add_ln11" fromId="29" toId="32">
</dataflow>
<dataflow id="196" from="StgValue_195" to="add_ln11" fromId="195" toId="32">
</dataflow>
<dataflow id="197" from="icmp_ln11" to="br_ln11" fromId="31" toId="33">
</dataflow>
<dataflow id="198" from="i_2" to="zext_ln11" fromId="29" toId="34">
</dataflow>
<dataflow id="199" from="x" to="x_addr" fromId="98" toId="35">
</dataflow>
<dataflow id="201" from="StgValue_200" to="x_addr" fromId="200" toId="35">
</dataflow>
<dataflow id="202" from="zext_ln11" to="x_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="203" from="x_addr" to="x_load" fromId="35" toId="36">
</dataflow>
<dataflow id="205" from="atax_Pipeline_lp1_lp2" to="call_ln0" fromId="204" toId="37">
</dataflow>
<dataflow id="206" from="buff_A" to="call_ln0" fromId="18" toId="37">
</dataflow>
<dataflow id="207" from="buff_A_1" to="call_ln0" fromId="19" toId="37">
</dataflow>
<dataflow id="208" from="buff_x" to="call_ln0" fromId="20" toId="37">
</dataflow>
<dataflow id="209" from="buff_x_1" to="call_ln0" fromId="21" toId="37">
</dataflow>
<dataflow id="210" from="tmp1" to="call_ln0" fromId="26" toId="37">
</dataflow>
<dataflow id="212" from="_ssdm_op_BitConcatenate.i12.i6.i6" to="tmp_1" fromId="211" toId="38">
</dataflow>
<dataflow id="213" from="trunc_ln11" to="tmp_1" fromId="30" toId="38">
</dataflow>
<dataflow id="215" from="StgValue_214" to="tmp_1" fromId="214" toId="38">
</dataflow>
<dataflow id="216" from="i_2" to="trunc_ln11_1" fromId="29" toId="39">
</dataflow>
<dataflow id="217" from="i_2" to="trunc_ln11_2" fromId="29" toId="40">
</dataflow>
<dataflow id="219" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln5" fromId="218" toId="41">
</dataflow>
<dataflow id="221" from="StgValue_220" to="speclooptripcount_ln5" fromId="220" toId="41">
</dataflow>
<dataflow id="222" from="StgValue_220" to="speclooptripcount_ln5" fromId="220" toId="41">
</dataflow>
<dataflow id="223" from="StgValue_220" to="speclooptripcount_ln5" fromId="220" toId="41">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecLoopName" to="specloopname_ln11" fromId="224" toId="42">
</dataflow>
<dataflow id="227" from="empty_5" to="specloopname_ln11" fromId="226" toId="42">
</dataflow>
<dataflow id="229" from="_ssdm_op_PartSelect.i4.i7.i32.i32" to="lshr_ln5" fromId="228" toId="43">
</dataflow>
<dataflow id="230" from="i_2" to="lshr_ln5" fromId="29" toId="43">
</dataflow>
<dataflow id="232" from="StgValue_231" to="lshr_ln5" fromId="231" toId="43">
</dataflow>
<dataflow id="234" from="StgValue_233" to="lshr_ln5" fromId="233" toId="43">
</dataflow>
<dataflow id="235" from="lshr_ln5" to="zext_ln5" fromId="43" toId="44">
</dataflow>
<dataflow id="237" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln5_1" fromId="236" toId="45">
</dataflow>
<dataflow id="238" from="i_2" to="lshr_ln5_1" fromId="29" toId="45">
</dataflow>
<dataflow id="239" from="StgValue_100" to="lshr_ln5_1" fromId="100" toId="45">
</dataflow>
<dataflow id="240" from="StgValue_233" to="lshr_ln5_1" fromId="233" toId="45">
</dataflow>
<dataflow id="241" from="lshr_ln5_1" to="zext_ln5_1" fromId="45" toId="46">
</dataflow>
<dataflow id="242" from="x_addr" to="x_load" fromId="35" toId="47">
</dataflow>
<dataflow id="243" from="x_load" to="bitcast_ln12" fromId="47" toId="48">
</dataflow>
<dataflow id="244" from="buff_x" to="buff_x_addr" fromId="20" toId="49">
</dataflow>
<dataflow id="245" from="StgValue_200" to="buff_x_addr" fromId="200" toId="49">
</dataflow>
<dataflow id="246" from="zext_ln5_1" to="buff_x_addr" fromId="46" toId="49">
</dataflow>
<dataflow id="247" from="buff_x_1" to="buff_x_1_addr" fromId="21" toId="50">
</dataflow>
<dataflow id="248" from="StgValue_200" to="buff_x_1_addr" fromId="200" toId="50">
</dataflow>
<dataflow id="249" from="zext_ln5_1" to="buff_x_1_addr" fromId="46" toId="50">
</dataflow>
<dataflow id="250" from="trunc_ln11_1" to="br_ln12" fromId="39" toId="51">
</dataflow>
<dataflow id="251" from="bitcast_ln12" to="store_ln12" fromId="48" toId="52">
</dataflow>
<dataflow id="252" from="buff_x_addr" to="store_ln12" fromId="49" toId="52">
</dataflow>
<dataflow id="253" from="bitcast_ln12" to="store_ln12" fromId="48" toId="54">
</dataflow>
<dataflow id="254" from="buff_x_1_addr" to="store_ln12" fromId="50" toId="54">
</dataflow>
<dataflow id="255" from="buff_y_out" to="buff_y_out_addr" fromId="22" toId="56">
</dataflow>
<dataflow id="256" from="StgValue_200" to="buff_y_out_addr" fromId="200" toId="56">
</dataflow>
<dataflow id="257" from="zext_ln5" to="buff_y_out_addr" fromId="44" toId="56">
</dataflow>
<dataflow id="258" from="buff_y_out_1" to="buff_y_out_1_addr" fromId="23" toId="57">
</dataflow>
<dataflow id="259" from="StgValue_200" to="buff_y_out_1_addr" fromId="200" toId="57">
</dataflow>
<dataflow id="260" from="zext_ln5" to="buff_y_out_1_addr" fromId="44" toId="57">
</dataflow>
<dataflow id="261" from="buff_y_out_2" to="buff_y_out_2_addr" fromId="24" toId="58">
</dataflow>
<dataflow id="262" from="StgValue_200" to="buff_y_out_2_addr" fromId="200" toId="58">
</dataflow>
<dataflow id="263" from="zext_ln5" to="buff_y_out_2_addr" fromId="44" toId="58">
</dataflow>
<dataflow id="264" from="buff_y_out_3" to="buff_y_out_3_addr" fromId="25" toId="59">
</dataflow>
<dataflow id="265" from="StgValue_200" to="buff_y_out_3_addr" fromId="200" toId="59">
</dataflow>
<dataflow id="266" from="zext_ln5" to="buff_y_out_3_addr" fromId="44" toId="59">
</dataflow>
<dataflow id="267" from="trunc_ln11_2" to="switch_ln13" fromId="40" toId="60">
</dataflow>
<dataflow id="269" from="StgValue_268" to="switch_ln13" fromId="268" toId="60">
</dataflow>
<dataflow id="271" from="StgValue_270" to="switch_ln13" fromId="270" toId="60">
</dataflow>
<dataflow id="273" from="StgValue_272" to="switch_ln13" fromId="272" toId="60">
</dataflow>
<dataflow id="275" from="StgValue_274" to="store_ln13" fromId="274" toId="61">
</dataflow>
<dataflow id="276" from="buff_y_out_2_addr" to="store_ln13" fromId="58" toId="61">
</dataflow>
<dataflow id="277" from="StgValue_274" to="store_ln13" fromId="274" toId="63">
</dataflow>
<dataflow id="278" from="buff_y_out_1_addr" to="store_ln13" fromId="57" toId="63">
</dataflow>
<dataflow id="279" from="StgValue_274" to="store_ln13" fromId="274" toId="65">
</dataflow>
<dataflow id="280" from="buff_y_out_addr" to="store_ln13" fromId="56" toId="65">
</dataflow>
<dataflow id="281" from="StgValue_274" to="store_ln13" fromId="274" toId="67">
</dataflow>
<dataflow id="282" from="buff_y_out_3_addr" to="store_ln13" fromId="59" toId="67">
</dataflow>
<dataflow id="283" from="tmp1" to="tmp1_addr" fromId="26" toId="69">
</dataflow>
<dataflow id="284" from="StgValue_200" to="tmp1_addr" fromId="200" toId="69">
</dataflow>
<dataflow id="285" from="zext_ln11" to="tmp1_addr" fromId="34" toId="69">
</dataflow>
<dataflow id="286" from="StgValue_274" to="store_ln14" fromId="274" toId="70">
</dataflow>
<dataflow id="287" from="tmp1_addr" to="store_ln14" fromId="69" toId="70">
</dataflow>
<dataflow id="289" from="atax_Pipeline_lprd_2" to="call_ln16" fromId="288" toId="71">
</dataflow>
<dataflow id="290" from="tmp_1" to="call_ln16" fromId="38" toId="71">
</dataflow>
<dataflow id="291" from="A" to="call_ln16" fromId="97" toId="71">
</dataflow>
<dataflow id="292" from="trunc_ln11" to="call_ln16" fromId="30" toId="71">
</dataflow>
<dataflow id="293" from="buff_A" to="call_ln16" fromId="18" toId="71">
</dataflow>
<dataflow id="294" from="buff_A_1" to="call_ln16" fromId="19" toId="71">
</dataflow>
<dataflow id="295" from="add_ln11" to="store_ln5" fromId="32" toId="72">
</dataflow>
<dataflow id="296" from="i" to="store_ln5" fromId="10" toId="72">
</dataflow>
<dataflow id="297" from="atax_Pipeline_lprd_2" to="call_ln16" fromId="288" toId="73">
</dataflow>
<dataflow id="298" from="tmp_1" to="call_ln16" fromId="38" toId="73">
</dataflow>
<dataflow id="299" from="A" to="call_ln16" fromId="97" toId="73">
</dataflow>
<dataflow id="300" from="trunc_ln11" to="call_ln16" fromId="30" toId="73">
</dataflow>
<dataflow id="301" from="buff_A" to="call_ln16" fromId="18" toId="73">
</dataflow>
<dataflow id="302" from="buff_A_1" to="call_ln16" fromId="19" toId="73">
</dataflow>
<dataflow id="303" from="atax_Pipeline_lp1_lp2" to="call_ln0" fromId="204" toId="75">
</dataflow>
<dataflow id="304" from="buff_A" to="call_ln0" fromId="18" toId="75">
</dataflow>
<dataflow id="305" from="buff_A_1" to="call_ln0" fromId="19" toId="75">
</dataflow>
<dataflow id="306" from="buff_x" to="call_ln0" fromId="20" toId="75">
</dataflow>
<dataflow id="307" from="buff_x_1" to="call_ln0" fromId="21" toId="75">
</dataflow>
<dataflow id="308" from="tmp1" to="call_ln0" fromId="26" toId="75">
</dataflow>
<dataflow id="310" from="atax_Pipeline_lp3_lp4" to="call_ln0" fromId="309" toId="76">
</dataflow>
<dataflow id="311" from="tmp1" to="call_ln0" fromId="26" toId="76">
</dataflow>
<dataflow id="312" from="buff_A" to="call_ln0" fromId="18" toId="76">
</dataflow>
<dataflow id="313" from="buff_A_1" to="call_ln0" fromId="19" toId="76">
</dataflow>
<dataflow id="314" from="buff_y_out" to="call_ln0" fromId="22" toId="76">
</dataflow>
<dataflow id="315" from="buff_y_out_1" to="call_ln0" fromId="23" toId="76">
</dataflow>
<dataflow id="316" from="buff_y_out_2" to="call_ln0" fromId="24" toId="76">
</dataflow>
<dataflow id="317" from="buff_y_out_3" to="call_ln0" fromId="25" toId="76">
</dataflow>
<dataflow id="318" from="atax_Pipeline_lp3_lp4" to="call_ln0" fromId="309" toId="77">
</dataflow>
<dataflow id="319" from="tmp1" to="call_ln0" fromId="26" toId="77">
</dataflow>
<dataflow id="320" from="buff_A" to="call_ln0" fromId="18" toId="77">
</dataflow>
<dataflow id="321" from="buff_A_1" to="call_ln0" fromId="19" toId="77">
</dataflow>
<dataflow id="322" from="buff_y_out" to="call_ln0" fromId="22" toId="77">
</dataflow>
<dataflow id="323" from="buff_y_out_1" to="call_ln0" fromId="23" toId="77">
</dataflow>
<dataflow id="324" from="buff_y_out_2" to="call_ln0" fromId="24" toId="77">
</dataflow>
<dataflow id="325" from="buff_y_out_3" to="call_ln0" fromId="25" toId="77">
</dataflow>
<dataflow id="327" from="_ssdm_op_Wait" to="empty" fromId="326" toId="78">
</dataflow>
<dataflow id="329" from="atax_Pipeline_lpwr_1" to="call_ln0" fromId="328" toId="79">
</dataflow>
<dataflow id="330" from="buff_y_out" to="call_ln0" fromId="22" toId="79">
</dataflow>
<dataflow id="331" from="buff_y_out_1" to="call_ln0" fromId="23" toId="79">
</dataflow>
<dataflow id="332" from="buff_y_out_2" to="call_ln0" fromId="24" toId="79">
</dataflow>
<dataflow id="333" from="buff_y_out_3" to="call_ln0" fromId="25" toId="79">
</dataflow>
<dataflow id="334" from="y_out" to="call_ln0" fromId="99" toId="79">
</dataflow>
<dataflow id="335" from="atax_Pipeline_lpwr_1" to="call_ln0" fromId="328" toId="80">
</dataflow>
<dataflow id="336" from="buff_y_out" to="call_ln0" fromId="22" toId="80">
</dataflow>
<dataflow id="337" from="buff_y_out_1" to="call_ln0" fromId="23" toId="80">
</dataflow>
<dataflow id="338" from="buff_y_out_2" to="call_ln0" fromId="24" toId="80">
</dataflow>
<dataflow id="339" from="buff_y_out_3" to="call_ln0" fromId="25" toId="80">
</dataflow>
<dataflow id="340" from="y_out" to="call_ln0" fromId="99" toId="80">
</dataflow>
<dataflow id="341" from="icmp_ln11" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="342" from="trunc_ln11_1" to="StgValue_3" fromId="39" toId="3">
</dataflow>
<dataflow id="343" from="trunc_ln11_2" to="StgValue_3" fromId="40" toId="3">
</dataflow>
</dataflows>


</stg>
