{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 4,
    "design__inferred_latch__count": 0,
    "design__instance__count": 6089,
    "design__instance__area": 91089.3,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C": 18,
    "design__max_cap_violation__count__corner:nom_fast_1p32V_m40C": 0,
    "power__internal__total": 0.0016727555776014924,
    "power__switching__total": 0.0003554217691998929,
    "power__leakage__total": 2.8279205253056716e-06,
    "power__total": 0.002031005220487714,
    "clock__skew__worst_hold__corner:nom_fast_1p32V_m40C": -0.011070158991713184,
    "clock__skew__worst_setup__corner:nom_fast_1p32V_m40C": -0.011070158991713184,
    "timing__hold__ws__corner:nom_fast_1p32V_m40C": 0.21829569325602777,
    "timing__setup__ws__corner:nom_fast_1p32V_m40C": 9.500555278061471,
    "timing__hold__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__tns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup__wns__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C": 0.218296,
    "timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C": 9.500555,
    "timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C": 0,
    "design__max_slew_violation__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_fanout_violation__count__corner:nom_slow_1p08V_125C": 18,
    "design__max_cap_violation__count__corner:nom_slow_1p08V_125C": 0,
    "clock__skew__worst_hold__corner:nom_slow_1p08V_125C": -0.015265761309370426,
    "clock__skew__worst_setup__corner:nom_slow_1p08V_125C": -0.015265761309370426,
    "timing__hold__ws__corner:nom_slow_1p08V_125C": 0.5214457901951539,
    "timing__setup__ws__corner:nom_slow_1p08V_125C": 8.741694726629222,
    "timing__hold__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__tns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__setup__wns__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__hold_r2r__ws__corner:nom_slow_1p08V_125C": 0.521446,
    "timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_vio__count__corner:nom_slow_1p08V_125C": 0,
    "timing__setup_r2r__ws__corner:nom_slow_1p08V_125C": 8.741694,
    "timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C": 0,
    "design__max_slew_violation__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_fanout_violation__count__corner:nom_typ_1p20V_25C": 18,
    "design__max_cap_violation__count__corner:nom_typ_1p20V_25C": 0,
    "clock__skew__worst_hold__corner:nom_typ_1p20V_25C": -0.01277419872704045,
    "clock__skew__worst_setup__corner:nom_typ_1p20V_25C": -0.01277419872704045,
    "timing__hold__ws__corner:nom_typ_1p20V_25C": 0.32736664305962376,
    "timing__setup__ws__corner:nom_typ_1p20V_25C": 9.222989744092475,
    "timing__hold__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__tns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__setup__wns__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__hold_r2r__ws__corner:nom_typ_1p20V_25C": 0.327367,
    "timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_vio__count__corner:nom_typ_1p20V_25C": 0,
    "timing__setup_r2r__ws__corner:nom_typ_1p20V_25C": 9.22299,
    "timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C": 0,
    "design__max_slew_violation__count": 0,
    "design__max_fanout_violation__count": 18,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": -0.011070158991713184,
    "clock__skew__worst_setup": -0.015265761309370426,
    "timing__hold__ws": 0.21829569325602777,
    "timing__setup__ws": 8.741694726629222,
    "timing__hold__tns": 0,
    "timing__setup__tns": 0,
    "timing__hold__wns": 0,
    "timing__setup__wns": 0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.218296,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 8.741694,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 500.0 200.0",
    "design__core__bbox": "2.88 3.78 496.8 192.78",
    "design__io": 47,
    "design__die__area": 100000,
    "design__core__area": 93350.9,
    "design__instance__count__stdcell": 1811,
    "design__instance__area__stdcell": 26443.1,
    "design__instance__count__macros": 2,
    "design__instance__area__macros": 21195,
    "design__instance__count__padcells": 0,
    "design__instance__area__padcells": 0,
    "design__instance__count__cover": 0,
    "design__instance__area__cover": 0,
    "design__instance__utilization": 0.510311,
    "design__instance__utilization__stdcell": 0.366471,
    "design__rows": 50,
    "design__rows:CoreSite": 50,
    "design__sites": 38522,
    "design__sites:CoreSite": 38522,
    "design__instance__count__class:macro": 2,
    "design__instance__area__class:macro": 21195,
    "design__instance__count__class:buffer": 16,
    "design__instance__area__class:buffer": 116.122,
    "design__instance__count__class:inverter": 138,
    "design__instance__area__class:inverter": 751.162,
    "design__instance__count__class:sequential_cell": 256,
    "design__instance__area__class:sequential_cell": 12541.1,
    "design__instance__count__class:multi_input_combinational_cell": 1162,
    "design__instance__area__class:multi_input_combinational_cell": 10757.6,
    "flow__warnings__count": 1,
    "flow__errors__count": 0,
    "flow__warnings__count:ODB-0220": 2,
    "flow__warnings__count:ORD-2011": 2,
    "flow__warnings__type_count": 1,
    "flow__warnings__count:ORD-0039": 1,
    "flow__warnings__count:PDN-0211": 1,
    "flow__warnings__count:PDN-0231": 1,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 5,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 49200.9,
    "design__violations": 0,
    "design__instance__count__class:timing_repair_buffer": 199,
    "design__instance__area__class:timing_repair_buffer": 1444.26,
    "flow__warnings__count:RSZ-0020": 1,
    "design__instance__count__class:clock_buffer": 26,
    "design__instance__area__class:clock_buffer": 722.131,
    "design__instance__count__class:clock_inverter": 13,
    "design__instance__area__class:clock_inverter": 105.235,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 0,
    "global_route__vias": 30,
    "global_route__wirelength": 84988,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "antenna_diodes_count": 1,
    "route__net": 1821,
    "route__net__special": 2,
    "route__drc_errors__iter:0": 10,
    "route__wirelength__iter:0": 56209,
    "route__drc_errors__iter:1": 0,
    "route__wirelength__iter:1": 56190,
    "route__drc_errors__iter:2": 190,
    "route__wirelength__iter:2": 56253,
    "route__drc_errors__iter:3": 2,
    "route__wirelength__iter:3": 56191,
    "route__drc_errors__iter:4": 0,
    "route__wirelength__iter:4": 56187,
    "route__drc_errors": 0,
    "route__wirelength": 56190,
    "route__vias": 10622,
    "route__vias__singlecut": 10622,
    "route__vias__multicut": 0,
    "design__instance__count__class:antenna_cell": 1,
    "design__instance__area__class:antenna_cell": 5.4432,
    "flow__warnings__count:DRT-0349": 10,
    "design__disconnected_pin__count": 13,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 525.725,
    "design__instance__count__class:fill_cell": 4276,
    "design__instance__area__class:fill_cell": 43451.3,
    "timing__unannotated_net__count__corner:nom_fast_1p32V_m40C": 291,
    "timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C": 0,
    "timing__unannotated_net__count__corner:nom_slow_1p08V_125C": 291,
    "timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C": 0,
    "timing__unannotated_net__count__corner:nom_typ_1p20V_25C": 291,
    "timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C": 0,
    "timing__unannotated_net__count": 291,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C": 1.19937,
    "design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C": 1.19998,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C": 0.000629705,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000649002,
    "design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C": 1.88404e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C": 0.000649002,
    "design_powergrid__voltage__worst": 0.000649002,
    "design_powergrid__voltage__worst__net:VPWR": 1.19937,
    "design_powergrid__drop__worst": 0.000649002,
    "design_powergrid__drop__worst__net:VPWR": 0.000629705,
    "design_powergrid__voltage__worst__net:VGND": 0.000649002,
    "design_powergrid__drop__worst__net:VGND": 0.000649002,
    "ir__voltage__worst": 1.2,
    "ir__drop__avg": 1.62e-05,
    "ir__drop__worst": 0.00063,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}