

================================================================
== Vivado HLS Report for 'im2col_2d_cl_1'
================================================================
* Date:           Mon Mar  1 22:17:13 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.419|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   73|   41|   73|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   72|  10 ~ 18 |          -|          -|     4|    no    |
        | + Loop 1.1  |    8|   16|   2 ~ 4  |          -|          -|     4|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    115|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    110|
|Register         |        -|      -|     81|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     81|    225|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |index_4_fu_239_p2       |     +    |      0|  0|  15|           5|           1|
    |input_col_fu_203_p2     |     +    |      0|  0|  15|           6|           6|
    |input_row_fu_160_p2     |     +    |      0|  0|  15|           6|           6|
    |kernel_col_2_fu_197_p2  |     +    |      0|  0|  12|           3|           1|
    |kernel_row_2_fu_154_p2  |     +    |      0|  0|  12|           3|           1|
    |tmp_31_fu_165_p2        |     +    |      0|  0|  15|           5|           3|
    |tmp_37_fu_225_p2        |     +    |      0|  0|  13|          11|          11|
    |tmp_33_fu_191_p2        |   icmp   |      0|  0|   9|           3|           4|
    |tmp_s_fu_148_p2         |   icmp   |      0|  0|   9|           3|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 115|          45|          37|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  38|          7|    1|          7|
    |data_col_V_address0  |  21|          4|    4|         16|
    |data_col_V_d0        |  15|          3|   14|         42|
    |index_1_reg_91       |   9|          2|    5|         10|
    |index_2_reg_114      |   9|          2|    5|         10|
    |kernel_col_reg_125   |   9|          2|    3|          6|
    |kernel_row_reg_103   |   9|          2|    3|          6|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 110|         22|   35|         97|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   6|   0|    6|          0|
    |col_cast_reg_250      |   5|   0|    6|          1|
    |data_V_load_reg_304   |  14|   0|   14|          0|
    |index_1_reg_91        |   5|   0|    5|          0|
    |index_2_reg_114       |   5|   0|    5|          0|
    |kernel_col_2_reg_280  |   3|   0|    3|          0|
    |kernel_col_reg_125    |   3|   0|    3|          0|
    |kernel_row_2_reg_258  |   3|   0|    3|          0|
    |kernel_row_reg_103    |   3|   0|    3|          0|
    |row_cast_reg_245      |   5|   0|    6|          1|
    |tmp_31_reg_263        |   5|   0|    5|          0|
    |tmp_32_reg_272        |   6|   0|   11|          5|
    |tmp_35_reg_285        |   1|   0|    1|          0|
    |tmp_36_reg_289        |   5|   0|   64|         59|
    |tmp_37_reg_294        |  11|   0|   11|          0|
    |tmp_reg_268           |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  81|   0|  147|         66|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | im2col_2d_cl.1 | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | im2col_2d_cl.1 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | im2col_2d_cl.1 | return value |
|ap_done              | out |    1| ap_ctrl_hs | im2col_2d_cl.1 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | im2col_2d_cl.1 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | im2col_2d_cl.1 | return value |
|data_V_address0      | out |   10|  ap_memory |     data_V     |     array    |
|data_V_ce0           | out |    1|  ap_memory |     data_V     |     array    |
|data_V_q0            |  in |   14|  ap_memory |     data_V     |     array    |
|data_col_V_address0  | out |    4|  ap_memory |   data_col_V   |     array    |
|data_col_V_ce0       | out |    1|  ap_memory |   data_col_V   |     array    |
|data_col_V_we0       | out |    1|  ap_memory |   data_col_V   |     array    |
|data_col_V_d0        | out |   14|  ap_memory |   data_col_V   |     array    |
|row                  |  in |    5|   ap_none  |       row      |    scalar    |
|col                  |  in |    5|   ap_none  |       col      |    scalar    |
+---------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_s)
3 --> 
	4  / (!tmp_33 & !tmp & !tmp_35)
	6  / (!tmp_33 & tmp_35) | (!tmp_33 & tmp)
	2  / (tmp_33)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%col_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %col)" [firmware/nnet_utils/nnet_conv2d_large.h:152]   --->   Operation 7 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%row_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %row)" [firmware/nnet_utils/nnet_conv2d_large.h:152]   --->   Operation 8 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%row_cast = zext i5 %row_read to i6" [firmware/nnet_utils/nnet_conv2d_large.h:161]   --->   Operation 9 'zext' 'row_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%col_cast = zext i5 %col_read to i6" [firmware/nnet_utils/nnet_conv2d_large.h:166]   --->   Operation 10 'zext' 'col_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.loopexit" [firmware/nnet_utils/nnet_conv2d_large.h:160]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%index_1 = phi i5 [ 0, %0 ], [ %tmp_31, %.loopexit.loopexit ]" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 12 'phi' 'index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_row = phi i3 [ 0, %0 ], [ %kernel_row_2, %.loopexit.loopexit ]" [firmware/nnet_utils/nnet_conv2d_large.h:160]   --->   Operation 13 'phi' 'kernel_row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_row_cast = zext i3 %kernel_row to i6" [firmware/nnet_utils/nnet_conv2d_large.h:160]   --->   Operation 14 'zext' 'kernel_row_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.13ns)   --->   "%tmp_s = icmp eq i3 %kernel_row, -4" [firmware/nnet_utils/nnet_conv2d_large.h:160]   --->   Operation 15 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.65ns)   --->   "%kernel_row_2 = add i3 %kernel_row, 1" [firmware/nnet_utils/nnet_conv2d_large.h:160]   --->   Operation 17 'add' 'kernel_row_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %8, label %2" [firmware/nnet_utils/nnet_conv2d_large.h:160]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.78ns)   --->   "%input_row = add i6 %kernel_row_cast, %row_cast" [firmware/nnet_utils/nnet_conv2d_large.h:161]   --->   Operation 19 'add' 'input_row' <Predicate = (!tmp_s)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.78ns)   --->   "%tmp_31 = add i5 %index_1, 4" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 20 'add' 'tmp_31' <Predicate = (!tmp_s)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %input_row, i32 5)" [firmware/nnet_utils/nnet_conv2d_large.h:163]   --->   Operation 21 'bitselect' 'tmp' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_32 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %input_row, i5 0)" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 22 'bitconcatenate' 'tmp_32' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 23 'br' <Predicate = (!tmp_s)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_large.h:178]   --->   Operation 24 'ret' <Predicate = (tmp_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%index_2 = phi i5 [ %index_1, %2 ], [ %index_4, %3 ]" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 25 'phi' 'index_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_col = phi i3 [ 0, %2 ], [ %kernel_col_2, %3 ]" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 26 'phi' 'kernel_col' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_col_cast = zext i3 %kernel_col to i6" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 27 'zext' 'kernel_col_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.13ns)   --->   "%tmp_33 = icmp eq i3 %kernel_col, -4" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 28 'icmp' 'tmp_33' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 29 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.65ns)   --->   "%kernel_col_2 = add i3 %kernel_col, 1" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 30 'add' 'kernel_col_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_33, label %.loopexit.loopexit, label %4" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.0, label %7" [firmware/nnet_utils/nnet_conv2d_large.h:163]   --->   Operation 32 'br' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.78ns)   --->   "%input_col = add i6 %col_cast, %kernel_col_cast" [firmware/nnet_utils/nnet_conv2d_large.h:166]   --->   Operation 33 'add' 'input_col' <Predicate = (!tmp_33 & !tmp)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%input_col_cast_cast = zext i6 %input_col to i11" [firmware/nnet_utils/nnet_conv2d_large.h:167]   --->   Operation 34 'zext' 'input_col_cast_cast' <Predicate = (!tmp_33 & !tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %input_col, i32 5)" [firmware/nnet_utils/nnet_conv2d_large.h:167]   --->   Operation 35 'bitselect' 'tmp_35' <Predicate = (!tmp_33 & !tmp)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_36 = zext i5 %index_2 to i64" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 36 'zext' 'tmp_36' <Predicate = (!tmp_33 & !tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_35, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i35.0, label %6" [firmware/nnet_utils/nnet_conv2d_large.h:167]   --->   Operation 37 'br' <Predicate = (!tmp_33 & !tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.63ns)   --->   "%tmp_37 = add i11 %tmp_32, %input_col_cast_cast" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 38 'add' 'tmp_37' <Predicate = (!tmp_33 & !tmp & !tmp_35)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%data_col_V_addr_2 = getelementptr [16 x i14]* %data_col_V, i64 0, i64 %tmp_36" [firmware/nnet_utils/nnet_conv2d_large.h:172]   --->   Operation 39 'getelementptr' 'data_col_V_addr_2' <Predicate = (!tmp_33 & !tmp & tmp_35)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.32ns)   --->   "store i14 0, i14* %data_col_V_addr_2, align 2" [firmware/nnet_utils/nnet_conv2d_large.h:172]   --->   Operation 40 'store' <Predicate = (!tmp_33 & !tmp & tmp_35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 41 'br' <Predicate = (!tmp_33 & !tmp & tmp_35)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_34 = zext i5 %index_2 to i64" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 42 'zext' 'tmp_34' <Predicate = (!tmp_33 & tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_col_V_addr = getelementptr [16 x i14]* %data_col_V, i64 0, i64 %tmp_34" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 43 'getelementptr' 'data_col_V_addr' <Predicate = (!tmp_33 & tmp)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (2.32ns)   --->   "store i14 0, i14* %data_col_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 44 'store' <Predicate = (!tmp_33 & tmp)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_conv2d_large.h:165]   --->   Operation 45 'br' <Predicate = (!tmp_33 & tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 46 'br' <Predicate = (tmp_33)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_38 = zext i11 %tmp_37 to i64" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 47 'zext' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [1024 x i14]* %data_V, i64 0, i64 %tmp_38" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 48 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (3.25ns)   --->   "%data_V_load = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 49 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%data_V_load = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 50 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%data_col_V_addr_1 = getelementptr [16 x i14]* %data_col_V, i64 0, i64 %tmp_36" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 51 'getelementptr' 'data_col_V_addr_1' <Predicate = (!tmp & !tmp_35)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (2.32ns)   --->   "store i14 %data_V_load, i14* %data_col_V_addr_1, align 2" [firmware/nnet_utils/nnet_conv2d_large.h:169]   --->   Operation 52 'store' <Predicate = (!tmp & !tmp_35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br label %5" [firmware/nnet_utils/nnet_conv2d_large.h:170]   --->   Operation 53 'br' <Predicate = (!tmp & !tmp_35)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 54 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.78ns)   --->   "%index_4 = add i5 %index_2, 1" [firmware/nnet_utils/nnet_conv2d_large.h:164]   --->   Operation 55 'add' 'index_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_conv2d_large.h:162]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_col_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col_read            (read             ) [ 0000000]
row_read            (read             ) [ 0000000]
row_cast            (zext             ) [ 0011111]
col_cast            (zext             ) [ 0011111]
StgValue_11         (br               ) [ 0111111]
index_1             (phi              ) [ 0011111]
kernel_row          (phi              ) [ 0010000]
kernel_row_cast     (zext             ) [ 0000000]
tmp_s               (icmp             ) [ 0011111]
empty               (speclooptripcount) [ 0000000]
kernel_row_2        (add              ) [ 0111111]
StgValue_18         (br               ) [ 0000000]
input_row           (add              ) [ 0000000]
tmp_31              (add              ) [ 0111111]
tmp                 (bitselect        ) [ 0001111]
tmp_32              (bitconcatenate   ) [ 0001111]
StgValue_23         (br               ) [ 0011111]
StgValue_24         (ret              ) [ 0000000]
index_2             (phi              ) [ 0001111]
kernel_col          (phi              ) [ 0001000]
kernel_col_cast     (zext             ) [ 0000000]
tmp_33              (icmp             ) [ 0011111]
empty_42            (speclooptripcount) [ 0000000]
kernel_col_2        (add              ) [ 0011111]
StgValue_31         (br               ) [ 0000000]
StgValue_32         (br               ) [ 0000000]
input_col           (add              ) [ 0000000]
input_col_cast_cast (zext             ) [ 0000000]
tmp_35              (bitselect        ) [ 0011111]
tmp_36              (zext             ) [ 0000111]
StgValue_37         (br               ) [ 0000000]
tmp_37              (add              ) [ 0000100]
data_col_V_addr_2   (getelementptr    ) [ 0000000]
StgValue_40         (store            ) [ 0000000]
StgValue_41         (br               ) [ 0000000]
tmp_34              (zext             ) [ 0000000]
data_col_V_addr     (getelementptr    ) [ 0000000]
StgValue_44         (store            ) [ 0000000]
StgValue_45         (br               ) [ 0000000]
StgValue_46         (br               ) [ 0111111]
tmp_38              (zext             ) [ 0000000]
data_V_addr         (getelementptr    ) [ 0000010]
data_V_load         (load             ) [ 0011001]
data_col_V_addr_1   (getelementptr    ) [ 0000000]
StgValue_52         (store            ) [ 0000000]
StgValue_53         (br               ) [ 0000000]
StgValue_54         (br               ) [ 0000000]
index_4             (add              ) [ 0011111]
StgValue_56         (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_col_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_col_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="col_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="5" slack="0"/>
<pin id="38" dir="0" index="1" bw="5" slack="0"/>
<pin id="39" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="row_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="5" slack="0"/>
<pin id="44" dir="0" index="1" bw="5" slack="0"/>
<pin id="45" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="row_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="data_col_V_addr_2_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="14" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="5" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_col_V_addr_2/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="4" slack="0"/>
<pin id="57" dir="0" index="1" bw="14" slack="0"/>
<pin id="58" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/3 StgValue_44/3 StgValue_52/6 "/>
</bind>
</comp>

<comp id="62" class="1004" name="data_col_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_col_V_addr/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="data_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="14" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="11" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_load/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="data_col_V_addr_1_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="14" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="5" slack="3"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_col_V_addr_1/6 "/>
</bind>
</comp>

<comp id="91" class="1005" name="index_1_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="1"/>
<pin id="93" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="index_1 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="index_1_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_1/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="kernel_row_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="1"/>
<pin id="105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_row (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="kernel_row_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kernel_row/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="index_2_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="3"/>
<pin id="116" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="index_2 (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="index_2_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="5" slack="1"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index_2/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="kernel_col_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="3" slack="1"/>
<pin id="127" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_col (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="kernel_col_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="3" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kernel_col/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="row_cast_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_cast/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="col_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_cast/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="kernel_row_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_row_cast/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_s_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="3" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="kernel_row_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_row_2/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input_row_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="5" slack="1"/>
<pin id="163" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_row/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_31_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="6" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_32_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="0"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="kernel_col_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_col_cast/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_33_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="kernel_col_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kernel_col_2/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="input_col_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="2"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="input_col/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="input_col_cast_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_col_cast_cast/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_35_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_36_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_37_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="1"/>
<pin id="227" dir="0" index="1" bw="6" slack="0"/>
<pin id="228" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_37/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_34_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_38_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="index_4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="3"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_4/6 "/>
</bind>
</comp>

<comp id="245" class="1005" name="row_cast_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="1"/>
<pin id="247" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_cast "/>
</bind>
</comp>

<comp id="250" class="1005" name="col_cast_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="2"/>
<pin id="252" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="col_cast "/>
</bind>
</comp>

<comp id="258" class="1005" name="kernel_row_2_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kernel_row_2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="tmp_31_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="268" class="1005" name="tmp_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_32_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="1"/>
<pin id="274" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="280" class="1005" name="kernel_col_2_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="kernel_col_2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="tmp_35_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="3"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_36_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="3"/>
<pin id="291" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_37_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="1"/>
<pin id="296" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="299" class="1005" name="data_V_addr_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="1"/>
<pin id="301" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="304" class="1005" name="data_V_load_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="14" slack="1"/>
<pin id="306" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load "/>
</bind>
</comp>

<comp id="309" class="1005" name="index_4_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="1"/>
<pin id="311" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="index_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="8" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="30" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="61"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="62" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="30" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="106"><net_src comp="12" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="123"><net_src comp="91" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="117" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="42" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="36" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="107" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="107" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="107" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="144" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="95" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="160" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="160" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="129" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="129" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="14" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="129" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="187" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="203" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="203" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="117" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="229"><net_src comp="208" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="117" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="243"><net_src comp="114" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="136" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="253"><net_src comp="140" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="261"><net_src comp="154" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="266"><net_src comp="165" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="271"><net_src comp="171" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="179" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="283"><net_src comp="197" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="288"><net_src comp="212" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="220" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="297"><net_src comp="225" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="302"><net_src comp="70" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="307"><net_src comp="77" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="55" pin=1"/></net>

<net id="312"><net_src comp="239" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="117" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V | {}
	Port: data_col_V | {3 6 }
 - Input state : 
	Port: im2col_2d_cl.1 : data_V | {4 5 }
	Port: im2col_2d_cl.1 : row | {1 }
	Port: im2col_2d_cl.1 : col | {1 }
  - Chain level:
	State 1
	State 2
		kernel_row_cast : 1
		tmp_s : 1
		kernel_row_2 : 1
		StgValue_18 : 2
		input_row : 2
		tmp_31 : 1
		tmp : 3
		tmp_32 : 3
	State 3
		kernel_col_cast : 1
		tmp_33 : 1
		kernel_col_2 : 1
		StgValue_31 : 2
		input_col : 2
		input_col_cast_cast : 3
		tmp_35 : 3
		tmp_36 : 1
		StgValue_37 : 4
		tmp_37 : 4
		data_col_V_addr_2 : 2
		StgValue_40 : 3
		tmp_34 : 1
		data_col_V_addr : 2
		StgValue_44 : 3
	State 4
		data_V_addr : 1
		data_V_load : 2
	State 5
	State 6
		StgValue_52 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |     kernel_row_2_fu_154    |    0    |    12   |
|          |      input_row_fu_160      |    0    |    15   |
|          |        tmp_31_fu_165       |    0    |    15   |
|    add   |     kernel_col_2_fu_197    |    0    |    12   |
|          |      input_col_fu_203      |    0    |    15   |
|          |        tmp_37_fu_225       |    0    |    13   |
|          |       index_4_fu_239       |    0    |    15   |
|----------|----------------------------|---------|---------|
|   icmp   |        tmp_s_fu_148        |    0    |    9    |
|          |        tmp_33_fu_191       |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   |     col_read_read_fu_36    |    0    |    0    |
|          |     row_read_read_fu_42    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       row_cast_fu_136      |    0    |    0    |
|          |       col_cast_fu_140      |    0    |    0    |
|          |   kernel_row_cast_fu_144   |    0    |    0    |
|   zext   |   kernel_col_cast_fu_187   |    0    |    0    |
|          | input_col_cast_cast_fu_208 |    0    |    0    |
|          |        tmp_36_fu_220       |    0    |    0    |
|          |        tmp_34_fu_230       |    0    |    0    |
|          |        tmp_38_fu_235       |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_171         |    0    |    0    |
|          |        tmp_35_fu_212       |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_32_fu_179       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   115   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  col_cast_reg_250  |    6   |
| data_V_addr_reg_299|   10   |
| data_V_load_reg_304|   14   |
|   index_1_reg_91   |    5   |
|   index_2_reg_114  |    5   |
|   index_4_reg_309  |    5   |
|kernel_col_2_reg_280|    3   |
| kernel_col_reg_125 |    3   |
|kernel_row_2_reg_258|    3   |
| kernel_row_reg_103 |    3   |
|  row_cast_reg_245  |    6   |
|   tmp_31_reg_263   |    5   |
|   tmp_32_reg_272   |   11   |
|   tmp_35_reg_285   |    1   |
|   tmp_36_reg_289   |   64   |
|   tmp_37_reg_294   |   11   |
|     tmp_reg_268    |    1   |
+--------------------+--------+
|        Total       |   156  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_55 |  p1  |   2  |  14  |   28   ||    9    |
| grp_access_fu_77 |  p0  |   2  |  10  |   20   ||    9    |
|  index_1_reg_91  |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   70   || 7.12175 ||    42   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   115  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   42   |
|  Register |    -   |   156  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   156  |   157  |
+-----------+--------+--------+--------+
