# 23. HLS C/C++ Design

<details>
  <summary> Basic Output: 23. HLS C/C++ Design </summary>

<p align = "center" >
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/23_HLS-C_Cplus-Design.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/23_HLS-C_Cplus-Design_2.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/23_HLS-C_Cplus-Design_3.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/23_HLS-C_Cplus-Design_4.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/23_HLS-C_Cplus-Design_5.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/23_HLS-C_Cplus-Design_6.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/23_HLS-C_Cplus-Design_7.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/23_HLS-C_Cplus-Design_8.png" width="90%" > 

</p> 

</details>

---

## Resource

-   [Basic-Output-HLS-CC++-Design-Quiz-Solution.pdfInfo](https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/resources/Basic-Output-HLS-CC%5EM%5EMDesign-Quiz-Solution.pdf)



[Previous](./22_HLS-Design-Flow.md) | [Next](./24_HLS-Ports.md)