v 20110115 2
C 40300 40000 0 0 0 title-B.sym
C 50200 42300 1 0 1 ATmegaXX4.sym
{
T 45500 49900 5 10 0 0 0 6 1
footprint=DIP40
T 45500 50300 5 10 0 0 0 6 1
device=ATmegaXX4
T 47700 48800 5 10 1 1 0 3 1
refdes=U1
}
C 41500 49200 1 90 1 rotary-encoder-button.sym
{
T 40600 49300 5 10 1 1 0 0 1
refdes=RE1
T 39750 49200 5 10 0 1 90 6 1
device=ROTARY_ENCODER
}
C 53000 45200 1 0 0 LCD-1.sym
{
T 54000 50775 5 10 0 0 0 0 1
device=LCD
}
C 41700 45000 1 0 0 switch-pushbutton-no-1.sym
{
T 42100 45300 5 10 1 1 0 0 1
refdes=S1
T 42100 45600 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 41700 45800 1 0 0 switch-pushbutton-no-1.sym
{
T 42100 46100 5 10 1 1 0 0 1
refdes=S2
T 42100 46400 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 41700 46600 1 0 0 switch-pushbutton-no-1.sym
{
T 42100 46900 5 10 1 1 0 0 1
refdes=S3
T 42100 47200 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 41700 47400 1 0 0 switch-pushbutton-no-1.sym
{
T 42100 47700 5 10 1 1 0 0 1
refdes=S4
T 42100 48000 5 10 0 0 0 0 1
device=SWITCH_PUSHBUTTON_NO
}
C 55500 44400 1 180 0 sfh5110-1.sym
{
T 55535 44407 5 10 0 1 180 0 1
device=SFH5110
T 55535 44407 5 10 0 1 180 0 1
footprint=TO220W
T 54235 44407 5 10 1 1 180 0 1
refdes=U2
}
C 40600 43400 1 180 1 stereo-1.sym
{
T 40600 42300 5 10 0 0 180 6 1
footprint=NONE
T 40640 43650 5 10 1 1 180 6 1
device=Stereo
T 40600 42600 5 10 1 1 180 6 1
refdes=CONN1
}
N 50200 49400 51000 49400 4
N 51000 47000 51000 49400 4
N 51000 47000 53000 47000 4
N 50200 49000 50900 49000 4
N 50900 46700 50900 49000 4
N 50900 46700 53000 46700 4
N 50200 48600 50800 48600 4
N 50800 46400 50800 48600 4
N 50800 46400 53000 46400 4
N 50200 48200 50700 48200 4
N 50700 48200 50700 46100 4
N 50700 46100 53000 46100 4
N 50200 45000 53600 45000 4
N 53600 43700 53600 45000 4
N 53600 43700 53900 43700 4
C 55600 44200 1 0 0 5V-plus-1.sym
C 55700 43500 1 0 0 gnd-1.sym
N 55500 44200 55800 44200 4
N 55500 43800 55800 43800 4
C 50600 49700 1 0 0 5V-plus-1.sym
N 50800 49700 53000 49700 4
C 50400 41700 1 0 0 5V-plus-1.sym
N 48700 42300 48700 41700 4
N 46800 41700 50600 41700 4
N 49400 42300 51000 42300 4
N 46000 42300 46800 42300 4
N 46800 42300 46800 41700 4
N 47500 42300 47500 40800 4
N 46800 40800 48700 40800 4
N 48100 40800 48100 42300 4
C 47700 40500 1 0 0 gnd-1.sym
C 47000 40800 1 90 0 capacitor-1.sym
{
T 46300 41000 5 10 0 0 90 0 1
device=CAPACITOR
T 46600 41100 5 10 1 1 180 0 1
refdes=C1
T 46100 41000 5 10 0 0 90 0 1
symversion=0.1
}
C 48900 40800 1 90 0 capacitor-1.sym
{
T 48200 41000 5 10 0 0 90 0 1
device=CAPACITOR
T 49100 41100 5 10 1 1 180 0 1
refdes=C2
T 48000 41000 5 10 0 0 90 0 1
symversion=0.1
}
C 51300 48500 1 0 0 gnd-1.sym
N 53000 50000 51400 50000 4
N 51400 50000 51400 48800 4
N 51400 48800 53000 48800 4
C 52100 49300 1 0 0 resistor-2.sym
{
T 52500 49650 5 10 0 0 0 0 1
device=RESISTOR
T 51900 49100 5 10 1 1 0 0 1
refdes=R1
}
N 51400 49400 52100 49400 4
N 53000 49100 52300 49100 4
N 52300 49100 52300 47400 4
N 52300 47400 50200 47400 4
N 53000 48500 52500 48500 4
N 52500 48500 52500 47800 4
N 52500 47800 50200 47800 4
N 43400 49400 45200 49400 4
N 43400 49400 43400 48200 4
N 43400 48200 41500 48200 4
N 41500 49100 43700 49100 4
N 43700 49100 43700 49000 4
N 43700 49000 45200 49000 4
N 41500 48500 43700 48500 4
N 43700 48500 43700 48600 4
N 43700 48600 45200 48600 4
N 41500 48800 41700 48800 4
N 41700 48800 41700 44800 4
N 41500 48000 41700 48000 4
C 41600 44500 1 0 0 gnd-1.sym
N 42700 47400 43700 47400 4
N 43700 47400 43700 48200 4
N 43700 48200 45200 48200 4
N 42700 46600 43800 46600 4
N 43800 46600 43800 47800 4
N 43800 47800 45200 47800 4
N 42700 45800 43900 45800 4
N 43900 45800 43900 47400 4
N 43900 47400 45200 47400 4
N 42700 45000 44000 45000 4
N 44000 45000 44000 47000 4
N 44000 47000 45200 47000 4
N 44400 43300 44400 45800 4
N 44400 45800 45200 45800 4
N 44500 43100 44500 45400 4
N 44500 45400 45200 45400 4
N 41500 43300 44400 43300 4
N 44500 43100 41500 43100 4
C 41400 42200 1 0 0 gnd-1.sym
N 41500 42500 41500 42900 4
C 51600 43300 1 0 1 in-1.sym
{
T 51600 43600 5 10 0 0 0 6 1
device=INPUT
T 51700 43400 5 10 0 1 0 0 1
refdes=MISO1
T 51700 43500 5 10 1 1 180 6 1
net=MISO:1
}
C 51600 42400 1 180 0 in-1.sym
{
T 51600 42100 5 10 0 0 180 0 1
device=INPUT
T 51700 42300 5 10 0 1 0 0 1
refdes=RESET1
T 51700 42200 5 10 1 1 0 0 1
net=RESET:1
}
C 51000 42900 1 0 0 out-1.sym
{
T 51000 43200 5 10 0 0 0 0 1
device=OUTPUT
T 51700 43000 5 10 0 1 0 0 1
refdes=SCK1
T 51700 42900 5 10 1 1 0 0 1
net=SCK:1
}
C 51000 43700 1 0 0 out-1.sym
{
T 51000 44000 5 10 0 0 0 0 1
device=OUTPUT
T 51700 43800 5 10 0 1 0 0 1
refdes=MOSI1
T 51700 43700 5 10 1 1 0 0 1
net=MOSI:1
}
C 51000 44100 1 0 0 out-1.sym
{
T 51000 44400 5 10 0 0 0 0 1
device=OUTPUT
T 51700 44200 5 10 0 1 0 0 1
refdes=SS1
T 51700 44100 5 10 1 1 0 0 1
net=SS1:1
}
C 51000 44500 1 0 0 out-1.sym
{
T 51000 44800 5 10 0 0 0 0 1
device=OUTPUT
T 51700 44600 5 10 0 1 0 0 1
refdes=SS2
T 51700 44500 5 10 1 1 0 0 1
net=SS2:1
}
N 50200 44600 51000 44600 4
N 51000 44200 50200 44200 4
N 50200 43800 51000 43800 4
N 50200 43400 51000 43400 4
N 51000 43000 50200 43000 4
C 43400 41800 1 180 0 out-1.sym
{
T 43400 41500 5 10 0 0 180 0 1
device=OUTPUT
T 42700 41800 5 10 0 1 180 0 1
refdes=F_SSB1
T 42700 41600 5 10 1 1 0 6 1
net=F_SSB:1
}
C 43400 41400 1 180 0 out-1.sym
{
T 43400 41100 5 10 0 0 180 0 1
device=OUTPUT
T 42700 41400 5 10 0 1 180 0 1
refdes=F_CW1
T 42700 41300 5 10 1 1 0 6 1
net=F_CW:1
}
N 43400 41700 44900 41700 4
N 44900 41700 44900 44200 4
N 44900 44200 45200 44200 4
N 43400 41300 45000 41300 4
N 45000 41300 45000 43800 4
N 45000 43800 45200 43800 4
T 55000 40100 9 10 1 0 0 0 1
MarSik
T 55000 40300 9 10 1 0 0 0 1
20120411
T 50800 40100 9 10 1 0 0 0 1
3
T 52300 40100 9 10 1 0 0 0 1
4
T 50500 40700 9 10 1 0 0 0 1
DC receiver - CPU and interface board
C 51000 45700 1 0 0 out-1.sym
{
T 51000 46000 5 10 0 0 0 0 1
device=OUTPUT
T 51700 45800 5 10 0 1 0 0 1
refdes=SIDETONE1
T 51700 45700 5 10 1 1 0 0 1
net=SIDETONE:1
}
C 51000 45300 1 0 0 out-1.sym
{
T 51000 45600 5 10 0 0 0 0 1
device=OUTPUT
T 51700 45400 5 10 0 1 0 0 1
refdes=MUTE1
T 51700 45300 5 10 1 1 0 0 1
net=MUTE:1
}
N 50200 45400 51000 45400 4
N 50200 45800 51000 45800 4
