Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : self_attention_top_K_MACRO_COLUMN16_K_MACRO_ROW64_V_MACRO_COLUMN256_V_MACRO_ROW4
Version: O-2018.06-SP5-5
Date   : Mon Jun 30 07:02:53 2025
****************************************


Library(s) Used:

    tcbn28hpcplusbwp30p140hvtssg0p81v125c (File: /yuhome/cunsuan/yangjiaqi/Digital_code/m3d_self_attention_500MHz_deisgn_space/lib/tcbn28hpcplusbwp30p140hvtssg0p81v125c.db)


Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp30p140hvtssg0p81v125c
Wire Load Model Mode: segmented

Design        Wire Load Model            Library
------------------------------------------------
self_attention_top_K_MACRO_COLUMN16_K_MACRO_ROW64_V_MACRO_COLUMN256_V_MACRO_ROW4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
GEMV_shared_block1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_CMP_STAGES_PER_REG2_PARALLEL_ROW16_MACRO_DATA_WIDTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block1_MACRO_COLUMN16_MACRO_ROW64_BANK_COLUMN64_BANK_ROW1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH4_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW6_log2_MACRO_COLUMN4_PARALLEL_ROW16_MACRO_DATA_WIDTH4_MACROS_ADDR_WIDTH10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block1_MACRO_COLUMN256_MACRO_ROW4_BANK_COLUMN1024_BANK_ROW64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH8_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW2_log2_MACRO_COLUMN8_PARALLEL_ROW16_MACRO_DATA_WIDTH4_MACROS_ADDR_WIDTH10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
GEMV_shared_block2_BANK_DATA_WIDTH64_BANK_NUM9_MACRO_DATA_WIDTH4_ROUND1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block2_MACRO_ROW64_MACRO_COLUMN16_MACROS_ADDR_WIDTH10_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
M3D_unshared_block2_MACRO_ROW4_MACRO_COLUMN256_MACROS_ADDR_WIDTH10_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block1_FP_WIDTH16_MANT_WIDTH7_EXP_WIDTH8_PARALLEL_ROW16_K_MACRO_ROW64_FP_EXP_WIDTH8_V_BANK_COLUMN1024_V_MACRO_COLUMN256_PARALLEL_COL4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_COL4_BANK_COL1024 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
softmax_block3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
write_controller_INPUT_WIDTH256_INPUT_NUM1_OUTPUT_NUM4_OUTPUT_RAM_WIDTH1024_OUTPUT_RAM_DEPTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
weight_write_control_BANK_DATA_WIDTH64_BANK_NUM9_MACROS_ADDR_WIDTH10_MACRO_COLUMN16_MACRO_ROW64 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmIn_control_MACRO_DATA_WIDTH4_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH10_BANK_DATA_WIDTH64_BANK_NUM9_MACRO_ROW64_MACRO_COLUMN16_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
q_cache_control_MACRO_ROW64_Q_BUF_ADDR_WIDTH4_MACRO_DATA_WIDTH4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH36_DEPTH16_log2_DEPTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH16_log2_DEPTH4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
DRAM_banks_MACROS_ADDR_WIDTH10_BANK_DATA_WIDTH64_BANK_NUM9_MACRO_DATA_WIDTH4_COL_BLOCK_SIZE16_MACRO_COLUMN16_MACRO_ROW64 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
weight_write_control_BANK_DATA_WIDTH64_BANK_NUM9_MACROS_ADDR_WIDTH10_MACRO_COLUMN256_MACRO_ROW4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmIn_control_MACRO_DATA_WIDTH4_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH10_BANK_DATA_WIDTH64_BANK_NUM9_MACRO_ROW4_MACRO_COLUMN256_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
q_cache_control_MACRO_ROW4_Q_BUF_ADDR_WIDTH8_MACRO_DATA_WIDTH4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH36_DEPTH256_log2_DEPTH8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
DRAM_banks_MACROS_ADDR_WIDTH10_BANK_DATA_WIDTH64_BANK_NUM9_MACRO_DATA_WIDTH4_COL_BLOCK_SIZE16_MACRO_COLUMN256_MACRO_ROW4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
Accumulation_top_BANK_DATA_WIDTH64_BANK_NUM9_MACRO_DATA_WIDTH4_COL_BLOCK_SIZE16_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH8_DATA_WIDTH64 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_42 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
reciprocal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_37 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH8_DATA_WIDTH64_FFD_EN0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
Xn_cal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_38 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_39 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_40 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_41 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
cmp_tree_INPUT_WIDTH8_INPUT_NUM4_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_32 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_33 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_34 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_35 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_36 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_0 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_1 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_2 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_4 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_6 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_8 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_9 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_10 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_11 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_12 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_13 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_14 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_3 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_5 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c
fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_7 ZeroWireload tcbn28hpcplusbwp30p140hvtssg0p81v125c


Global Operating Voltage = 0.81 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
self_attention_top_K_MACRO_COLUMN16_K_MACRO_ROW64_V_MACRO_COLUMN256_V_MACRO_ROW4  230.595  370.394 7.11e+06  608.102 100.0
  write_controller_inst (write_controller_INPUT_WIDTH256_INPUT_NUM1_OUTPUT_NUM4_OUTPUT_RAM_WIDTH1024_OUTPUT_RAM_DEPTH4)    0.000    2.563 5.21e+04    2.615   0.4
    FIFO_3__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_0)    0.000    0.640 1.30e+04    0.653   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_0)    0.000    0.634 1.29e+04    0.647   0.1
    FIFO_2__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_1)    0.000    0.640 1.30e+04    0.653   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_1)    0.000    0.634 1.29e+04    0.647   0.1
    FIFO_1__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_2)    0.000    0.640 1.30e+04    0.653   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_2)    0.000    0.634 1.29e+04    0.647   0.1
    FIFO_0__u_data_sync_fifo (sync_fifo_ADDR_WIDTH1_DATA_WIDTH256_3)    0.000    0.640 1.30e+04    0.653   0.1
      fifo_ram (sync_fifo_ram_ADDR_WIDTH1_DATA_WIDTH256_FFD_EN0_3)    0.000    0.634 1.29e+04    0.647   0.1
  softmax_block3_inst (softmax_block3_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16)    0.000    0.752 1.33e+04    0.765   0.1
    fp_mul_single_cycle_inst (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_11)    0.000 2.09e-02 1.56e+03 2.25e-02   0.0
  softmax_block2_inst (softmax_block2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_COL4_BANK_COL1024)  114.833    0.302 9.80e+03  115.145  18.9
    reciprocal_inst (reciprocal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16) 3.32e-03    0.223 6.62e+03    0.233   0.0
      xn_cal_inst (Xn_cal_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16) 8.46e-04    0.110 4.43e+03    0.115   0.0
        fp_mul_single_cycle_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_0) 1.96e-04 2.12e-02 1.26e+03 2.26e-02   0.0
        fp_add_single_cycle_0 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 3.26e-05 2.11e-02 1.50e+03 2.26e-02   0.0
        fp_mul_single_cycle_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_1) 6.18e-04 2.21e-02 1.20e+03 2.39e-02   0.0
      add_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 9.93e-04 2.39e-02  573.308 2.55e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_2) 6.52e-04 1.45e-02  272.333 1.55e-02   0.0
    u_fp_add_single_cycle_0 (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_38) 1.09e-02 4.13e-02 2.58e+03 5.47e-02   0.0
  softmax_block1_inst (softmax_block1_FP_WIDTH16_MANT_WIDTH7_EXP_WIDTH8_PARALLEL_ROW16_K_MACRO_ROW64_FP_EXP_WIDTH8_V_BANK_COLUMN1024_V_MACRO_COLUMN256_PARALLEL_COL4)  114.946   21.145 4.50e+05  136.541  22.5
    pij_exp_3__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_0) 1.16e-03    0.117 6.57e+03    0.125   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_3) 8.57e-05 2.12e-02 1.05e+03 2.23e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_4) 1.74e-04 2.13e-02 1.50e+03 2.30e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 5.64e-04 2.26e-02 2.71e+03 2.59e-02   0.0
    pij_exp_2__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_1) 1.18e-03    0.117 6.56e+03    0.125   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_5) 9.01e-05 2.12e-02 1.04e+03 2.23e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_6) 1.87e-04 2.13e-02 1.50e+03 2.30e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 5.62e-04 2.26e-02 2.71e+03 2.59e-02   0.0
    pij_exp_1__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_2) 1.17e-03    0.117 6.60e+03    0.125   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_7) 8.89e-05 2.12e-02 1.05e+03 2.23e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_8) 1.82e-04 2.13e-02 1.50e+03 2.30e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 5.62e-04 2.26e-02 2.72e+03 2.59e-02   0.0
    pij_exp_0__exp_inst (exp_FP_WIDTH16_FP_EXP_WIDTH8_FP_MAN_WIDTH7_3) 1.16e-03    0.117 6.53e+03    0.125   0.0
      fp_mul_single_cycle_inst_1 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_9) 8.51e-05 2.11e-02 1.04e+03 2.23e-02   0.0
      fp_mul_single_cycle_inst_0 (fp_mul_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_FP_WIDTH16_10) 1.81e-04 2.13e-02 1.49e+03 2.30e-02   0.0
      fp_add_single_cycle_inst (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 5.65e-04 2.26e-02 2.69e+03 2.59e-02   0.0
    SUB_3__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_39) 7.98e-03 3.65e-02 2.75e+03 4.73e-02   0.0
    SUB_2__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_40) 7.54e-03 3.62e-02 2.68e+03 4.64e-02   0.0
    SUB_1__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_41) 7.81e-03 3.65e-02 2.67e+03 4.69e-02   0.0
    SUB_0__fp_add_single_cycle_safe_softmax (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_42) 8.22e-03 3.67e-02 2.86e+03 4.78e-02   0.0
    sync_fifo_inst (sync_fifo_ADDR_WIDTH8_DATA_WIDTH64) 9.12e-03   20.290 4.09e+05   20.708   3.4
      fifo_ram (sync_fifo_ram_ADDR_WIDTH8_DATA_WIDTH64_FFD_EN0) 8.46e-03   20.263 4.08e+05   20.679   3.4
  V_M3D_unshared_block2 (M3D_unshared_block2_MACRO_ROW4_MACRO_COLUMN256_MACROS_ADDR_WIDTH10_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH8) 1.25e-03    0.921 5.21e+04    0.975   0.2
    macro_column_accumulation_15__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 7.84e-05 5.61e-02 3.19e+03 5.93e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 7.84e-05 2.20e-02 2.55e+03 2.46e-02   0.0
    macro_column_accumulation_14__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 7.84e-05 5.61e-02 3.18e+03 5.93e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 7.84e-05 2.20e-02 2.55e+03 2.46e-02   0.0
    macro_column_accumulation_13__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 7.84e-05 5.61e-02 3.26e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 7.84e-05 2.20e-02 2.62e+03 2.47e-02   0.0
    macro_column_accumulation_12__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 7.84e-05 5.61e-02 3.23e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 7.84e-05 2.20e-02 2.60e+03 2.47e-02   0.0
    macro_column_accumulation_11__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 7.84e-05 5.61e-02 3.14e+03 5.93e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 7.84e-05 2.20e-02 2.51e+03 2.46e-02   0.0
    macro_column_accumulation_10__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 7.84e-05 5.61e-02 3.13e+03 5.93e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 7.84e-05 2.20e-02 2.50e+03 2.45e-02   0.0
    macro_column_accumulation_9__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 7.84e-05 5.61e-02 3.24e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 7.84e-05 2.20e-02 2.61e+03 2.47e-02   0.0
    macro_column_accumulation_8__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 7.84e-05 5.61e-02 3.31e+03 5.95e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 7.84e-05 2.20e-02 2.67e+03 2.47e-02   0.0
    macro_column_accumulation_7__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 7.84e-05 5.61e-02 3.24e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 7.84e-05 2.20e-02 2.61e+03 2.47e-02   0.0
    macro_column_accumulation_6__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 7.84e-05 5.61e-02 3.24e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 7.84e-05 2.20e-02 2.61e+03 2.47e-02   0.0
    macro_column_accumulation_5__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 7.84e-05 5.61e-02 3.21e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_16) 7.84e-05 2.20e-02 2.58e+03 2.46e-02   0.0
    macro_column_accumulation_4__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 7.84e-05 5.61e-02 3.21e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_17) 7.84e-05 2.20e-02 2.57e+03 2.46e-02   0.0
    macro_column_accumulation_3__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 7.84e-05 5.61e-02 3.26e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_18) 7.84e-05 2.20e-02 2.62e+03 2.47e-02   0.0
    macro_column_accumulation_2__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 7.84e-05 5.61e-02 3.15e+03 5.93e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_19) 7.84e-05 2.20e-02 2.51e+03 2.46e-02   0.0
    macro_column_accumulation_1__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 7.84e-05 5.62e-02 3.31e+03 5.96e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_20) 7.84e-05 2.20e-02 2.67e+03 2.47e-02   0.0
    macro_column_accumulation_0__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN256_MACRO_ROW4_log2_MACRO_ROW2_log2_MACRO_COLUMN8_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 7.84e-05 5.61e-02 3.29e+03 5.94e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_21) 7.84e-05 2.20e-02 2.66e+03 2.47e-02   0.0
  K_M3D_unshared_block2 (M3D_unshared_block2_MACRO_ROW64_MACRO_COLUMN16_MACROS_ADDR_WIDTH10_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_Q_BUF_ADDR_WIDTH4) 3.00e-03    0.841 5.19e+04    0.895   0.1
    macro_column_accumulation_15__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 1.01e-04 5.14e-02 3.18e+03 5.47e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_22) 9.83e-05 2.20e-02 2.63e+03 2.47e-02   0.0
    macro_column_accumulation_14__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 9.76e-05 5.14e-02 3.19e+03 5.47e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_23) 9.47e-05 2.20e-02 2.65e+03 2.47e-02   0.0
    macro_column_accumulation_13__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 9.96e-05 5.14e-02 3.33e+03 5.49e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_24) 9.64e-05 2.20e-02 2.78e+03 2.49e-02   0.0
    macro_column_accumulation_12__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 9.86e-05 5.14e-02 3.24e+03 5.48e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_25) 9.56e-05 2.20e-02 2.70e+03 2.48e-02   0.0
    macro_column_accumulation_11__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 9.75e-05 5.14e-02 3.14e+03 5.47e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_26) 9.44e-05 2.20e-02 2.60e+03 2.47e-02   0.0
    macro_column_accumulation_10__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 9.67e-05 5.14e-02 3.16e+03 5.47e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_27) 9.37e-05 2.20e-02 2.62e+03 2.47e-02   0.0
    macro_column_accumulation_9__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 9.84e-05 5.14e-02 3.19e+03 5.47e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_28) 9.54e-05 2.20e-02 2.64e+03 2.47e-02   0.0
    macro_column_accumulation_8__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 9.76e-05 5.14e-02 3.27e+03 5.48e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_29) 9.46e-05 2.20e-02 2.73e+03 2.48e-02   0.0
    macro_column_accumulation_7__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 1.63e-04 5.14e-02 3.21e+03 5.48e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_30) 9.63e-05 2.20e-02 2.66e+03 2.48e-02   0.0
    macro_column_accumulation_6__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 1.63e-04 5.14e-02 3.29e+03 5.49e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_31) 9.61e-05 2.20e-02 2.75e+03 2.48e-02   0.0
    macro_column_accumulation_5__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 1.64e-04 5.14e-02 3.21e+03 5.48e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_32) 9.69e-05 2.20e-02 2.66e+03 2.48e-02   0.0
    macro_column_accumulation_4__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 1.61e-04 5.14e-02 3.18e+03 5.48e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_33) 9.44e-05 2.20e-02 2.64e+03 2.47e-02   0.0
    macro_column_accumulation_3__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 1.63e-04 5.14e-02 3.24e+03 5.48e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_34) 9.64e-05 2.20e-02 2.70e+03 2.48e-02   0.0
    macro_column_accumulation_2__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 1.62e-04 5.14e-02 3.27e+03 5.49e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_35) 9.54e-05 2.20e-02 2.73e+03 2.48e-02   0.0
    macro_column_accumulation_1__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 1.62e-04 5.14e-02 3.17e+03 5.48e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_36) 9.56e-05 2.20e-02 2.62e+03 2.47e-02   0.0
    macro_column_accumulation_0__accumulation_buf_inst (accumulation_buf_MACRO_COLUMN16_MACRO_ROW64_log2_MACRO_ROW6_log2_MACRO_COLUMN4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 1.62e-04 5.07e-02 3.19e+03 5.41e-02   0.0
      u_float_adder_single_cycle (fp_add_single_cycle_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_37) 9.48e-05 2.13e-02 2.65e+03 2.40e-02   0.0
  GEMV_shared_block2_inst (GEMV_shared_block2_BANK_DATA_WIDTH64_BANK_NUM9_MACRO_DATA_WIDTH4_ROUND1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_PARALLEL_ROW16_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9) 6.38e-03    3.093 7.97e+04    3.179   0.5
    bf16_combination_block_15__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 2.64e-04 6.57e-02 1.93e+03 6.79e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_0) 1.89e-06 1.63e-06  221.497 2.25e-04   0.0
    bf16_combination_block_14__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 2.63e-04 6.49e-02 1.91e+03 6.71e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_1) 1.30e-06 1.37e-06  189.326 1.92e-04   0.0
    bf16_combination_block_13__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 2.64e-04 6.37e-02 1.91e+03 6.59e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_2) 1.04e-06 1.71e-06  231.039 2.34e-04   0.0
    bf16_combination_block_12__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 2.68e-04 6.59e-02 1.98e+03 6.82e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_3) 1.41e-06 1.88e-06  245.843 2.49e-04   0.0
    bf16_combination_block_11__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 2.65e-04 6.49e-02 1.89e+03 6.71e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_4) 1.32e-06 1.54e-06  196.902 2.00e-04   0.0
    bf16_combination_block_10__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 2.66e-04 6.47e-02 1.89e+03 6.69e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_5) 1.48e-06 1.34e-06  192.464 1.95e-04   0.0
    bf16_combination_block_9__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 2.67e-04 6.40e-02 1.88e+03 6.61e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_6) 1.20e-06 1.44e-06  205.316 2.08e-04   0.0
    bf16_combination_block_8__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 2.66e-04 6.40e-02 1.85e+03 6.62e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_7) 1.44e-06 1.56e-06  189.640 1.93e-04   0.0
    bf16_combination_block_7__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 2.66e-04 6.34e-02 1.88e+03 6.55e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_8) 1.72e-06 1.74e-06  224.715 2.28e-04   0.0
    bf16_combination_block_6__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 2.65e-04 6.38e-02 1.88e+03 6.60e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_9) 1.95e-06 1.88e-06  230.350 2.34e-04   0.0
    bf16_combination_block_5__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 2.66e-04 6.47e-02 1.93e+03 6.69e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_10) 1.47e-06 1.73e-06  224.183 2.27e-04   0.0
    bf16_combination_block_4__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 2.69e-04 6.40e-02 1.88e+03 6.62e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_11) 1.51e-06 1.68e-06  208.227 2.11e-04   0.0
    bf16_combination_block_3__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 2.64e-04 6.42e-02 1.85e+03 6.63e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_12) 1.39e-06 1.51e-06  184.027 1.87e-04   0.0
    bf16_combination_block_2__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 2.64e-04 6.42e-02 1.88e+03 6.63e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_13) 1.38e-06 1.77e-06  210.896 2.14e-04   0.0
    bf16_combination_block_1__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 2.64e-04 6.49e-02 1.90e+03 6.71e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_14) 1.29e-06 1.49e-06  206.084 2.09e-04   0.0
    bf16_combination_block_0__u_bf16_combination (bf16_combination_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_BANK_NUM9_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 2.66e-04 6.49e-02 1.93e+03 6.71e-02   0.0
      u_leading_one_detect_com (leading_one_detect_com_INPUT_WIDTH20_OUTPUT_WIDTH6_15) 1.56e-06 1.71e-06  220.148 2.23e-04   0.0
    u_Accumulation_top (Accumulation_top_BANK_DATA_WIDTH64_BANK_NUM9_MACRO_DATA_WIDTH4_COL_BLOCK_SIZE16_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024) 2.19e-03    2.061 4.93e+04    2.112   0.3
      bit_serial_accumulation_15__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_0) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_14__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_1) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_13__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_2) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_12__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_3) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_11__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_4) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_10__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_5) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_9__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_6) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_8__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_7) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_7__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_8) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_6__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_9) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_5__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_10) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_4__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_11) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_3__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_12) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_2__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_13) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_1__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_14) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      bit_serial_accumulation_0__u_bit_serial_acc (bit_serial_acc_ADDER_TREE_WIDTH11_BIT_SERIAL_ACC_WIDTH20_COMPUTE_CYCLE9_ROUND1024_15) 9.14e-05 4.86e-02 1.62e+03 5.03e-02   0.0
      adder_tree_15__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_0) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_14__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_1) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_13__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_2) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_12__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_3) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_11__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_4) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_10__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_5) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_9__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_6) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_8__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_7) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_7__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_8) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_6__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_9) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_5__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_10) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_4__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_11) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_3__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_12) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_2__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_13) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_1__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_14) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
      adder_tree_0__u_adder_tree_reg (adder_tree_reg_INPUT_WIDTH11_INPUT_NUM4_STAGES_PER_REG4_15) 4.32e-05 8.02e-02 1.46e+03 8.17e-02   0.0
  V_M3D_unshared_block1 (M3D_unshared_block1_MACRO_COLUMN256_MACRO_ROW4_BANK_COLUMN1024_BANK_ROW64_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH8_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW2_log2_MACRO_COLUMN8_PARALLEL_ROW16_MACRO_DATA_WIDTH4_MACROS_ADDR_WIDTH10)    0.186  176.482 3.31e+06  179.978  29.6
    u_dram_banks (DRAM_banks_MACROS_ADDR_WIDTH10_BANK_DATA_WIDTH64_BANK_NUM9_MACRO_DATA_WIDTH4_COL_BLOCK_SIZE16_MACRO_COLUMN256_MACRO_ROW4)    0.000 1.41e-03   26.397 1.43e-03   0.0
    u_q_buf_exp (center_buf_DATA_WIDTH8_DEPTH256_log2_DEPTH8) 2.32e-03    2.550 4.79e+04    2.601   0.4
    u_q_buf_mantissa (center_buf_DATA_WIDTH36_DEPTH256_log2_DEPTH8) 1.31e-02   11.472 2.14e+05   11.699   1.9
    q_cache_control_inst (q_cache_control_MACRO_ROW4_Q_BUF_ADDR_WIDTH8_MACRO_DATA_WIDTH4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4) 1.03e-04 8.98e-02 1.14e+03 9.10e-02   0.0
    genblk1_15__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_0) 1.09e-02   10.163 1.90e+05   10.365   1.7
    genblk1_14__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_1) 1.05e-02   10.163 1.90e+05   10.364   1.7
    genblk1_13__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_2) 1.06e-02   10.163 1.90e+05   10.364   1.7
    genblk1_12__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_3) 1.05e-02   10.163 1.90e+05   10.364   1.7
    genblk1_11__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_4) 1.05e-02   10.163 1.90e+05   10.364   1.7
    genblk1_10__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_5) 1.05e-02   10.163 1.90e+05   10.364   1.7
    genblk1_9__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_6) 1.09e-02   10.163 1.90e+05   10.365   1.7
    genblk1_8__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_7) 1.07e-02   10.163 1.90e+05   10.364   1.7
    genblk1_7__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_8) 1.06e-02   10.163 1.90e+05   10.364   1.7
    genblk1_6__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_9) 1.06e-02   10.163 1.90e+05   10.364   1.7
    genblk1_5__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_10) 1.07e-02   10.163 1.90e+05   10.364   1.7
    genblk1_4__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_11) 1.06e-02   10.163 1.90e+05   10.364   1.7
    genblk1_3__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_12) 1.04e-02   10.163 1.90e+05   10.364   1.7
    genblk1_2__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_13) 1.07e-02   10.163 1.90e+05   10.364   1.7
    genblk1_1__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_14) 1.07e-02   10.163 1.90e+05   10.364   1.7
    genblk1_0__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_15) 1.06e-02   10.163 1.90e+05   10.364   1.7
    cmIn_control_inst (cmIn_control_MACRO_DATA_WIDTH4_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH10_BANK_DATA_WIDTH64_BANK_NUM9_MACRO_ROW4_MACRO_COLUMN256_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH8)    0.000 5.23e-03  218.503 5.45e-03   0.0
    u_weight_write_control (weight_write_control_BANK_DATA_WIDTH64_BANK_NUM9_MACROS_ADDR_WIDTH10_MACRO_COLUMN256_MACRO_ROW4) 1.34e-04 1.41e-02  291.286 1.46e-02   0.0
  K_M3D_unshared_block1 (M3D_unshared_block1_MACRO_COLUMN16_MACRO_ROW64_BANK_COLUMN64_BANK_ROW1024_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_Q_BUF_ADDR_WIDTH4_COMPUTE_CYCLE9_BANK_NUM9_log2_MACRO_ROW6_log2_MACRO_COLUMN4_PARALLEL_ROW16_MACRO_DATA_WIDTH4_MACROS_ADDR_WIDTH10)    0.574  163.373 3.07e+06  167.020  27.5
    u_dram_banks (DRAM_banks_MACROS_ADDR_WIDTH10_BANK_DATA_WIDTH64_BANK_NUM9_MACRO_DATA_WIDTH4_COL_BLOCK_SIZE16_MACRO_COLUMN16_MACRO_ROW64) 2.65e-06 1.42e-03   25.666 1.44e-03   0.0
    u_q_buf_exp (center_buf_DATA_WIDTH8_DEPTH16_log2_DEPTH4) 9.17e-04    0.168 3.66e+03    0.172   0.0
    u_q_buf_mantissa (center_buf_DATA_WIDTH36_DEPTH16_log2_DEPTH4) 5.13e-03    0.751 1.59e+04    0.772   0.1
    q_cache_control_inst (q_cache_control_MACRO_ROW64_Q_BUF_ADDR_WIDTH4_MACRO_DATA_WIDTH4_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_COL_BLOCK_SIZE16_log2_COL_BLOCK_SIZE4) 3.20e-04 7.77e-02  901.844 7.89e-02   0.0
    genblk1_15__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_16) 3.49e-02   10.162 1.91e+05   10.387   1.7
    genblk1_14__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_17) 3.43e-02   10.161 1.91e+05   10.387   1.7
    genblk1_13__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_18) 3.46e-02   10.162 1.91e+05   10.387   1.7
    genblk1_12__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_19) 3.50e-02   10.162 1.91e+05   10.387   1.7
    genblk1_11__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_20) 3.46e-02   10.161 1.91e+05   10.387   1.7
    genblk1_10__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_21) 3.45e-02   10.162 1.91e+05   10.387   1.7
    genblk1_9__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_22) 3.52e-02   10.162 1.91e+05   10.388   1.7
    genblk1_8__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_23) 3.50e-02   10.162 1.91e+05   10.387   1.7
    genblk1_7__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_24) 3.45e-02   10.162 1.91e+05   10.387   1.7
    genblk1_6__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_25) 3.49e-02   10.162 1.91e+05   10.387   1.7
    genblk1_5__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_26) 3.50e-02   10.162 1.91e+05   10.387   1.7
    genblk1_4__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_27) 3.46e-02   10.162 1.91e+05   10.387   1.7
    genblk1_3__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_28) 3.44e-02   10.162 1.91e+05   10.387   1.7
    genblk1_2__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_29) 3.52e-02   10.161 1.91e+05   10.387   1.7
    genblk1_1__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_30) 3.48e-02   10.161 1.91e+05   10.387   1.7
    genblk1_0__u_data_wr_exp_max_buf (center_buf_DATA_WIDTH8_DEPTH1024_log2_DEPTH10_31) 4.49e-02   10.162 1.91e+05   10.398   1.7
    cmIn_control_inst (cmIn_control_MACRO_DATA_WIDTH4_COMPUTE_CYCLE9_MACROS_ADDR_WIDTH10_BANK_DATA_WIDTH64_BANK_NUM9_MACRO_ROW64_MACRO_COLUMN16_COL_BLOCK_SIZE16_Q_BUF_ADDR_WIDTH4) 2.56e-05 5.27e-03  218.960 5.52e-03   0.0
    u_weight_write_control (weight_write_control_BANK_DATA_WIDTH64_BANK_NUM9_MACROS_ADDR_WIDTH10_MACRO_COLUMN16_MACRO_ROW64) 9.13e-04 1.44e-02  289.282 1.56e-02   0.0
  GEMV_shared_block1_inst (GEMV_shared_block1_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_CMP_STAGES_PER_REG2_PARALLEL_ROW16_MACRO_DATA_WIDTH4) 2.80e-02    0.306 9.85e+03    0.343   0.1
    data_wr_exp_pre_align_15__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_0) 1.06e-03 1.46e-02  438.329 1.61e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_0) 1.22e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_0) 1.00e-03 1.33e-03  236.780 2.57e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_0) 1.00e-03 1.33e-03  236.780 2.57e-03   0.0
    data_wr_exp_pre_align_14__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_1) 1.08e-03 1.46e-02  440.165 1.62e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_1) 1.22e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_1) 1.01e-03 1.36e-03  238.689 2.61e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_1) 1.01e-03 1.36e-03  238.689 2.61e-03   0.0
    data_wr_exp_pre_align_13__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_2) 1.08e-03 1.47e-02  437.845 1.62e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_2) 1.21e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_2) 1.02e-03 1.36e-03  236.353 2.62e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_2) 1.02e-03 1.36e-03  236.353 2.62e-03   0.0
    data_wr_exp_pre_align_12__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_3) 1.05e-03 1.46e-02  436.931 1.61e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_3) 1.22e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_3) 9.86e-04 1.31e-03  235.377 2.53e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_3) 9.86e-04 1.31e-03  235.377 2.53e-03   0.0
    data_wr_exp_pre_align_11__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_4) 1.08e-03 1.46e-02  441.534 1.62e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_4) 1.22e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_4) 1.02e-03 1.37e-03  239.985 2.63e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_4) 1.02e-03 1.37e-03  239.985 2.63e-03   0.0
    data_wr_exp_pre_align_10__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_5) 1.09e-03 1.47e-02  441.178 1.62e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_5) 1.22e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_5) 1.03e-03 1.37e-03  239.648 2.65e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_5) 1.03e-03 1.37e-03  239.648 2.65e-03   0.0
    data_wr_exp_pre_align_9__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_6) 1.07e-03 1.46e-02  440.961 1.62e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_6) 1.21e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_6) 1.01e-03 1.35e-03  239.375 2.61e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_6) 1.01e-03 1.35e-03  239.375 2.61e-03   0.0
    data_wr_exp_pre_align_8__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_7) 1.07e-03 1.46e-02  440.695 1.61e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_7) 1.22e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_7) 1.01e-03 1.35e-03  239.171 2.60e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_7) 1.01e-03 1.35e-03  239.171 2.60e-03   0.0
    data_wr_exp_pre_align_7__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_8) 1.05e-03 1.46e-02  440.228 1.61e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_8) 1.22e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_8) 9.88e-04 1.32e-03  238.656 2.54e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_8) 9.88e-04 1.32e-03  238.656 2.54e-03   0.0
    data_wr_exp_pre_align_6__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_9) 1.01e-03 1.45e-02  435.699 1.60e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_9) 1.22e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_9) 9.47e-04 1.25e-03  234.175 2.43e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_9) 9.47e-04 1.25e-03  234.175 2.43e-03   0.0
    data_wr_exp_pre_align_5__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_10) 1.08e-03 1.47e-02  440.696 1.62e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_10) 1.21e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_10) 1.02e-03 1.36e-03  239.106 2.62e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_10) 1.02e-03 1.36e-03  239.106 2.62e-03   0.0
    data_wr_exp_pre_align_4__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_11) 1.06e-03 1.46e-02  439.051 1.61e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_11) 1.22e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_11) 9.98e-04 1.34e-03  237.527 2.57e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_11) 9.98e-04 1.34e-03  237.527 2.57e-03   0.0
    data_wr_exp_pre_align_3__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_12) 1.06e-03 1.46e-02  440.474 1.61e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_12) 1.22e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_12) 1.00e-03 1.35e-03  238.978 2.59e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_12) 1.00e-03 1.35e-03  238.978 2.59e-03   0.0
    data_wr_exp_pre_align_2__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_13) 1.07e-03 1.46e-02  438.347 1.61e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_13) 1.22e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_13) 1.01e-03 1.34e-03  236.781 2.59e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_13) 1.01e-03 1.34e-03  236.781 2.59e-03   0.0
    data_wr_exp_pre_align_1__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_14) 1.09e-03 1.47e-02  440.079 1.62e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_14) 1.22e-05 1.55e-03   24.073 1.59e-03   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_14) 1.03e-03 1.37e-03  238.534 2.64e-03   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_14) 1.03e-03 1.37e-03  238.534 2.64e-03   0.0
    data_wr_exp_pre_align_0__u_pre_align_wr_data (pre_align_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_15) 1.05e-02 8.60e-02 3.22e+03 9.98e-02   0.0
      u_mantissa_shift_inst (mantissa_shift_MACRO_DATA_WIDTH4_SIGN_WIDTH1_MANTISSA_WIDTH7_EXP_WIDTH8_15) 5.62e-03 6.78e-02 2.18e+03 7.56e-02   0.0
      u_cmp_exp_shift (cmp_exp_shift_MACRO_DATA_WIDTH4_CMP_STAGES_PER_REG2_EXP_WIDTH8_MANTISSA_WIDTH7_SIGN_WIDTH1_FP_WIDTH16_15) 4.87e-03 6.44e-03  862.402 1.22e-02   0.0
        cmp_tree_inst (cmp_tree_INPUT_WIDTH8_INPUT_NUM4_15) 2.68e-03 2.29e-03  339.579 5.31e-03   0.0
1
