{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504445725687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504445725692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 14:35:25 2017 " "Processing started: Sun Sep 03 14:35:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504445725692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504445725692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504445725692 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1504445726002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/ccd_timings_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/ccd_timings_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_timings_new " "Found entity 1: ccd_timings_new" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445735766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445735766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/usb_ft232h.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_ft232h " "Found entity 1: usb_ft232h" {  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445735767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445735767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/dac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/dac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445735769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445735769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/ccd_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/ccd_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_timing " "Found entity 1: ccd_timing" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445735770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445735770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/film_scanner.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/film_scanner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 film_scanner " "Found entity 1: film_scanner" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445735772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445735772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_80.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_80.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80 " "Found entity 1: pll_80" {  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445735773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445735773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ft_oe film_scanner.sv(143) " "Verilog HDL Implicit Net warning at film_scanner.sv(143): created implicit net for \"ft_oe\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445735774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "film_scanner " "Elaborating entity \"film_scanner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504445735843 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pix_data\[15..8\] 0 film_scanner.sv(60) " "Net \"pix_data\[15..8\]\" at film_scanner.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1504445735844 "|film_scanner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pix_valid 0 film_scanner.sv(59) " "Net \"pix_valid\" at film_scanner.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1504445735844 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_m film_scanner.sv(35) " "Output port \"mtr_m\" at film_scanner.sv(35) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504445735844 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led\[3..1\] film_scanner.sv(56) " "Output port \"led\[3..1\]\" at film_scanner.sv(56) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504445735845 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_pwm film_scanner.sv(7) " "Output port \"led_pwm\" at film_scanner.sv(7) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504445735845 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_nen film_scanner.sv(28) " "Output port \"mtr_nen\" at film_scanner.sv(28) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504445735845 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_step film_scanner.sv(29) " "Output port \"mtr_step\" at film_scanner.sv(29) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504445735845 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_nrst film_scanner.sv(30) " "Output port \"mtr_nrst\" at film_scanner.sv(30) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504445735845 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_slp film_scanner.sv(31) " "Output port \"mtr_slp\" at film_scanner.sv(31) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504445735845 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_decay film_scanner.sv(32) " "Output port \"mtr_decay\" at film_scanner.sv(32) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504445735845 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_dir film_scanner.sv(33) " "Output port \"mtr_dir\" at film_scanner.sv(33) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504445735845 "|film_scanner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80 pll_80:pll_80_inst " "Elaborating entity \"pll_80\" for hierarchy \"pll_80:pll_80_inst\"" {  } { { "../film_scanner.sv" "pll_80_inst" { Text "D:/FilmScannerFPGA/film_scanner.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_80:pll_80_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "altpll_component" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_80:pll_80_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445735890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_80:pll_80_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_80:pll_80_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_80 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735894 ""}  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504445735894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_80_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_80_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80_altpll " "Found entity 1: pll_80_altpll" {  } { { "db/pll_80_altpll.v" "" { Text "D:/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445735944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445735944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80_altpll pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated " "Elaborating entity \"pll_80_altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd_timings_new ccd_timings_new:ccd0 " "Elaborating entity \"ccd_timings_new\" for hierarchy \"ccd_timings_new:ccd0\"" {  } { { "../film_scanner.sv" "ccd0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735946 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_cntr ccd_timings_new.sv(199) " "Verilog HDL or VHDL warning at ccd_timings_new.sv(199): object \"start_cntr\" assigned a value but never read" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1504445735948 "|film_scanner|ccd_timings_new:ccd0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_data ccd_timings_new.sv(204) " "Verilog HDL or VHDL warning at ccd_timings_new.sv(204): object \"adc_data\" assigned a value but never read" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1504445735948 "|film_scanner|ccd_timings_new:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timings_new.sv(66) " "Verilog HDL assignment warning at ccd_timings_new.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735948 "|film_scanner|ccd_timings_new:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timings_new.sv(231) " "Verilog HDL assignment warning at ccd_timings_new.sv(231): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735949 "|film_scanner|ccd_timings_new:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timings_new.sv(232) " "Verilog HDL assignment warning at ccd_timings_new.sv(232): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735949 "|film_scanner|ccd_timings_new:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timings_new.sv(246) " "Verilog HDL assignment warning at ccd_timings_new.sv(246): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735949 "|film_scanner|ccd_timings_new:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ccd_timings_new.sv(262) " "Verilog HDL assignment warning at ccd_timings_new.sv(262): truncated value with size 32 to match size of target (14)" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735949 "|film_scanner|ccd_timings_new:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ccd_timings_new.sv(265) " "Verilog HDL assignment warning at ccd_timings_new.sv(265): truncated value with size 32 to match size of target (8)" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735950 "|film_scanner|ccd_timings_new:ccd0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pix_data ccd_timings_new.sv(29) " "Output port \"pix_data\" at ccd_timings_new.sv(29) has no driver" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504445735958 "|film_scanner|ccd_timings_new:ccd0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pix_clk ccd_timings_new.sv(26) " "Output port \"pix_clk\" at ccd_timings_new.sv(26) has no driver" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504445735958 "|film_scanner|ccd_timings_new:ccd0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pix_out_valid ccd_timings_new.sv(26) " "Output port \"pix_out_valid\" at ccd_timings_new.sv(26) has no driver" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504445735958 "|film_scanner|ccd_timings_new:ccd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:dac0 " "Elaborating entity \"dac\" for hierarchy \"dac:dac0\"" {  } { { "../film_scanner.sv" "dac0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735978 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(50) " "Verilog HDL assignment warning at dac.sv(50): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735980 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(89) " "Verilog HDL assignment warning at dac.sv(89): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735980 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(107) " "Verilog HDL assignment warning at dac.sv(107): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735980 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(108) " "Verilog HDL assignment warning at dac.sv(108): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735980 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(120) " "Verilog HDL assignment warning at dac.sv(120): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735980 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(133) " "Verilog HDL assignment warning at dac.sv(133): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735980 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(177) " "Verilog HDL assignment warning at dac.sv(177): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735980 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(188) " "Verilog HDL assignment warning at dac.sv(188): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735980 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(198) " "Verilog HDL assignment warning at dac.sv(198): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735980 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(211) " "Verilog HDL assignment warning at dac.sv(211): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735980 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(255) " "Verilog HDL assignment warning at dac.sv(255): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504445735980 "|film_scanner|dac:dac0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_ft232h usb_ft232h:usb0 " "Elaborating entity \"usb_ft232h\" for hierarchy \"usb_ft232h:usb0\"" {  } { { "../film_scanner.sv" "usb0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445735981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo usb_ft232h:usb0\|dcfifo:txfifo " "Elaborating entity \"dcfifo\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\"" {  } { { "../usb_ft232h.sv" "txfifo" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_ft232h:usb0\|dcfifo:txfifo " "Elaborated megafunction instantiation \"usb_ft232h:usb0\|dcfifo:txfifo\"" {  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445736038 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_ft232h:usb0\|dcfifo:txfifo " "Instantiated megafunction \"usb_ft232h:usb0\|dcfifo:txfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736039 ""}  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504445736039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_brk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_brk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_brk1 " "Found entity 1: dcfifo_brk1" {  } { { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_brk1 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated " "Elaborating entity \"dcfifo_brk1\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|a_gray2bin_6ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|a_gray2bin_6ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_brk1.tdf" "wrptr_g_gray2bin" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_brk1.tdf" "rdptr_g1p" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_brk1.tdf" "wrptr_g1p" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0h31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0h31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0h31 " "Found entity 1: altsyncram_0h31" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0h31 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram " "Elaborating entity \"altsyncram_0h31\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\"" {  } { { "db/dcfifo_brk1.tdf" "fifo_ram" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_brk1.tdf" "rdaclr" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0md " "Found entity 1: alt_synch_pipe_0md" {  } { { "db/alt_synch_pipe_0md.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_0md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0md usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_0md:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0md\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_0md:rs_dgwp\"" {  } { { "db/dcfifo_brk1.tdf" "rs_dgwp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_0md:rs_dgwp\|dffpipe_ve9:dffpipe14 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_0md:rs_dgwp\|dffpipe_ve9:dffpipe14\"" {  } { { "db/alt_synch_pipe_0md.tdf" "dffpipe14" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_0md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|dffpipe_oe9:ws_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_brk1.tdf" "ws_brp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1md " "Found entity 1: alt_synch_pipe_1md" {  } { { "db/alt_synch_pipe_1md.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_1md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1md usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_1md:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1md\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_1md:ws_dgrp\"" {  } { { "db/dcfifo_brk1.tdf" "ws_dgrp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_1md:ws_dgrp\|dffpipe_0f9:dffpipe24 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_1md:ws_dgrp\|dffpipe_0f9:dffpipe24\"" {  } { { "db/alt_synch_pipe_1md.tdf" "dffpipe24" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_1md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/cmpr_b66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_brk1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_brk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo usb_ft232h:usb0\|dcfifo:rxfifo " "Elaborating entity \"dcfifo\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\"" {  } { { "../usb_ft232h.sv" "rxfifo" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_ft232h:usb0\|dcfifo:rxfifo " "Elaborated megafunction instantiation \"usb_ft232h:usb0\|dcfifo:rxfifo\"" {  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 159 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445736419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_ft232h:usb0\|dcfifo:rxfifo " "Instantiated megafunction \"usb_ft232h:usb0\|dcfifo:rxfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736420 ""}  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 159 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504445736420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_1gl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_1gl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_1gl1 " "Found entity 1: dcfifo_1gl1" {  } { { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_1gl1 usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated " "Elaborating entity \"dcfifo_1gl1\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2md " "Found entity 1: alt_synch_pipe_2md" {  } { { "db/alt_synch_pipe_2md.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_2md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2md usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_2md:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2md\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_2md:rs_dgwp\"" {  } { { "db/dcfifo_1gl1.tdf" "rs_dgwp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_2md:rs_dgwp\|dffpipe_1f9:dffpipe5 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_2md:rs_dgwp\|dffpipe_1f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_2md.tdf" "dffpipe5" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_2md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3md " "Found entity 1: alt_synch_pipe_3md" {  } { { "db/alt_synch_pipe_3md.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_3md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3md usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_3md:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3md\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_3md:ws_dgrp\"" {  } { { "db/dcfifo_1gl1.tdf" "ws_dgrp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_2f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_3md:ws_dgrp\|dffpipe_2f9:dffpipe14 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_3md:ws_dgrp\|dffpipe_2f9:dffpipe14\"" {  } { { "db/alt_synch_pipe_3md.tdf" "dffpipe14" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_3md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504445736554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504445736554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|cmpr_n76:rdfull_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|cmpr_n76:rdfull_eq_comp\"" {  } { { "db/dcfifo_1gl1.tdf" "rdfull_eq_comp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504445736554 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[0\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 42 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 159 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445736752 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[1\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 74 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 159 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445736752 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[2\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 106 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 159 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445736752 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[3\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 138 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 159 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445736752 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[4\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 170 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 159 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445736752 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[5\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 202 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 159 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445736752 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[6\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 234 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 159 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445736752 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[7\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 266 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 159 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445736752 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1504445736752 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1504445736752 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1504445737649 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_pwm GND " "Pin \"led_pwm\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|led_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_nen GND " "Pin \"mtr_nen\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|mtr_nen"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_step GND " "Pin \"mtr_step\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|mtr_step"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_nrst GND " "Pin \"mtr_nrst\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|mtr_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_slp GND " "Pin \"mtr_slp\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|mtr_slp"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_decay GND " "Pin \"mtr_decay\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|mtr_decay"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_dir GND " "Pin \"mtr_dir\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|mtr_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[0\] GND " "Pin \"mtr_m\[0\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|mtr_m[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[1\] GND " "Pin \"mtr_m\[1\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|mtr_m[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[2\] GND " "Pin \"mtr_m\[2\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|mtr_m[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_siwu VCC " "Pin \"ft_siwu\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|ft_siwu"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_pwrsav VCC " "Pin \"ft_pwrsav\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|ft_pwrsav"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_nrst VCC " "Pin \"ft_nrst\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|ft_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504445737777 "|film_scanner|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1504445737777 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1504445737863 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "191 " "191 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1504445738523 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1504445738721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445738721 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a0 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1504445738766 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a1 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1504445738766 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a2 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1504445738766 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a3 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1504445738767 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a4 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1504445738767 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a5 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1504445738767 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a6 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1504445738767 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a7 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1504445738767 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_sdo " "No output dependent on input pin \"adc_sdo\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445738808 "|film_scanner|adc_sdo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nhome " "No output dependent on input pin \"mtr_nhome\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445738808 "|film_scanner|mtr_nhome"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nflt " "No output dependent on input pin \"mtr_nflt\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445738808 "|film_scanner|mtr_nflt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac8 " "No output dependent on input pin \"ft_ac8\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445738808 "|film_scanner|ft_ac8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac9 " "No output dependent on input pin \"ft_ac9\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504445738808 "|film_scanner|ft_ac9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1504445738808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "283 " "Implemented 283 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504445738810 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504445738810 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1504445738810 ""} { "Info" "ICUT_CUT_TM_LCELLS" "228 " "Implemented 228 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504445738810 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1504445738810 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1504445738810 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504445738810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504445738866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 14:35:38 2017 " "Processing ended: Sun Sep 03 14:35:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504445738866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504445738866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504445738866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504445738866 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504445740975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504445740980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 14:35:40 2017 " "Processing started: Sun Sep 03 14:35:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504445740980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1504445740980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_fit --read_settings_files=off --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1504445740980 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1504445741082 ""}
{ "Info" "0" "" "Project  = film_scanner" {  } {  } 0 0 "Project  = film_scanner" 0 0 "Fitter" 0 0 1504445741082 ""}
{ "Info" "0" "" "Revision = film_scanner" {  } {  } 0 0 "Revision = film_scanner" 0 0 "Fitter" 0 0 1504445741082 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1504445741154 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "film_scanner EP4CE6E22C6 " "Selected device EP4CE6E22C6 for design \"film_scanner\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1504445741160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504445741216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504445741216 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_80_altpll.v" "" { Text "D:/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 312 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1504445741271 ""}  } { { "db/pll_80_altpll.v" "" { Text "D:/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 46 -1 0 } } { "" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 312 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1504445741271 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a0 " "Atom \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1504445741271 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1504445741271 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a0 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1504445741341 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a1 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1504445741342 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a2 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1504445741342 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a3 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1504445741342 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a4 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1504445741342 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a5 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1504445741342 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a6 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1504445741343 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a7 clk0 VCC " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 128 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 144 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1504445741343 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a7"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1504445741345 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1504445741349 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504445741441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504445741441 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504445741441 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1504445741441 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 829 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504445741443 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 831 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504445741443 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 833 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504445741443 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 835 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504445741443 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 837 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504445741443 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1504445741443 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1504445741445 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1504445741450 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1gl1 " "Entity dcfifo_1gl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2f9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1504445741952 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1504445741952 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1504445741952 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_brk1 " "Entity dcfifo_brk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe24\|dffe25a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe24\|dffe25a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1504445741952 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1504445741952 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1504445741952 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1504445741952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_2f9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_2f9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504445741954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1504445741955 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504445741955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504445741955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_1f9:dffpipe5\|dffe6a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_1f9:dffpipe5\|dffe6a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504445741956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1504445741956 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504445741956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504445741956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *ws_dgrp\|dffpipe_0f9:dffpipe24\|dffe25a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *ws_dgrp\|dffpipe_0f9:dffpipe24\|dffe25a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504445741957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1504445741957 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504445741957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 117 *rs_dgwp\|dffpipe_ve9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(117): *rs_dgwp\|dffpipe_ve9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1504445741957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1504445741957 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504445741957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 117 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(117): Argument <to> is not an object ID" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1504445741957 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "film_scanner.sdc " "Synopsys Design Constraints File file not found: 'film_scanner.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1504445741958 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1504445741958 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1504445741959 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1504445741963 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1504445741964 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1504445741965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_100M~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_100M~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1504445741995 ""}  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 823 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504445741995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1504445741995 ""}  } { { "db/pll_80_altpll.v" "" { Text "D:/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 312 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504445741995 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ft_clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n)) " "Automatically promoted node ft_clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1504445741996 ""}  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 821 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504445741996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ccd_timings_new:ccd0\|clk_timings  " "Automatically promoted node ccd_timings_new:ccd0\|clk_timings " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1504445741996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ccd_timings_new:ccd0\|clk_timings~0 " "Destination node ccd_timings_new:ccd0\|clk_timings~0" {  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 587 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1504445741996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1504445741996 ""}  } { { "../ccd_timings_new.sv" "" { Text "D:/FilmScannerFPGA/ccd_timings_new.sv" 33 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 295 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504445741996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dac:dac0\|clk_2MHz  " "Automatically promoted node dac:dac0\|clk_2MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1504445741996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dac:dac0\|clk_2MHz~0 " "Destination node dac:dac0\|clk_2MHz~0" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 453 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1504445741996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1504445741996 ""}  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 270 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504445741996 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1504445742324 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504445742325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504445742325 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1504445742326 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1504445742327 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1504445742328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1504445742329 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1504445742329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1504445742346 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1504445742347 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1504445742347 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504445742398 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1504445742401 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1504445743259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504445743374 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1504445743391 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1504445743934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504445743934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1504445744268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1504445744848 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1504445744848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504445745441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1504445745442 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1504445745442 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.26 " "Total time spent on timing analysis during the Fitter is 0.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1504445745456 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1504445745521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1504445745705 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1504445745761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1504445745917 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504445746323 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_sdo 3.3-V LVCMOS 32 " "Pin adc_sdo uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { adc_sdo } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_sdo" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 86 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mtr_nhome 3.3-V LVCMOS 43 " "Pin mtr_nhome uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mtr_nhome } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mtr_nhome" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 101 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mtr_nflt 3.3-V LVCMOS 58 " "Pin mtr_nflt uses I/O standard 3.3-V LVCMOS at 58" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { mtr_nflt } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mtr_nflt" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 102 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_ac8 3.3-V LVCMOS 66 " "Pin ft_ac8 uses I/O standard 3.3-V LVCMOS at 66" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_ac8 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_ac8" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 106 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_ac9 3.3-V LVCMOS 65 " "Pin ft_ac9 uses I/O standard 3.3-V LVCMOS at 65" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_ac9 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_ac9" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 46 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 107 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[0\] 3.3-V LVCMOS 85 " "Pin ft_bus\[0\] uses I/O standard 3.3-V LVCMOS at 85" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_bus[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[0\]" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 70 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[1\] 3.3-V LVCMOS 84 " "Pin ft_bus\[1\] uses I/O standard 3.3-V LVCMOS at 84" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_bus[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[1\]" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 71 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[2\] 3.3-V LVCMOS 83 " "Pin ft_bus\[2\] uses I/O standard 3.3-V LVCMOS at 83" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_bus[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[2\]" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 72 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[3\] 3.3-V LVCMOS 80 " "Pin ft_bus\[3\] uses I/O standard 3.3-V LVCMOS at 80" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_bus[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[3\]" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 73 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[4\] 3.3-V LVCMOS 77 " "Pin ft_bus\[4\] uses I/O standard 3.3-V LVCMOS at 77" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_bus[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[4\]" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 74 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[5\] 3.3-V LVCMOS 76 " "Pin ft_bus\[5\] uses I/O standard 3.3-V LVCMOS at 76" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_bus[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[5\]" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 75 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[6\] 3.3-V LVCMOS 75 " "Pin ft_bus\[6\] uses I/O standard 3.3-V LVCMOS at 75" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_bus[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[6\]" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 76 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_bus\[7\] 3.3-V LVCMOS 74 " "Pin ft_bus\[7\] uses I/O standard 3.3-V LVCMOS at 74" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_bus[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_bus\[7\]" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 77 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_txe 3.3-V LVCMOS 72 " "Pin ft_txe uses I/O standard 3.3-V LVCMOS at 72" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_txe } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_txe" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 104 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_clk 3.3-V LVCMOS 88 " "Pin ft_clk uses I/O standard 3.3-V LVCMOS at 88" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_clk } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_clk" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 103 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ft_rxf 3.3-V LVCMOS 73 " "Pin ft_rxf uses I/O standard 3.3-V LVCMOS at 73" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ft_rxf } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ft_rxf" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 105 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_100M 3.3-V LVCMOS 23 " "Pin clk_100M uses I/O standard 3.3-V LVCMOS at 23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { clk_100M } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_100M" } } } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/FilmScannerFPGA/quartus/" { { 0 { 0 ""} 0 82 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1504445746583 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1504445746583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FilmScannerFPGA/quartus/output_files/film_scanner.fit.smsg " "Generated suppressed messages file D:/FilmScannerFPGA/quartus/output_files/film_scanner.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1504445746647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "911 " "Peak virtual memory: 911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504445746996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 14:35:46 2017 " "Processing ended: Sun Sep 03 14:35:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504445746996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504445746996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504445746996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1504445746996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1504445748962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504445748967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 14:35:48 2017 " "Processing started: Sun Sep 03 14:35:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504445748967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1504445748967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_asm --read_settings_files=off --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1504445748967 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1504445749564 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1504445749585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "601 " "Peak virtual memory: 601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504445749815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 14:35:49 2017 " "Processing ended: Sun Sep 03 14:35:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504445749815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504445749815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504445749815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1504445749815 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1504445750427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1504445751875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504445751880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 14:35:51 2017 " "Processing started: Sun Sep 03 14:35:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504445751880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504445751880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta film_scanner -c film_scanner " "Command: quartus_sta film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504445751880 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1504445751983 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1504445752112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1504445752168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1504445752168 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1gl1 " "Entity dcfifo_1gl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2f9:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2f9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1f9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1f9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752418 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1504445752418 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_brk1 " "Entity dcfifo_brk1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe24\|dffe25a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe24\|dffe25a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752418 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1504445752418 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1504445752418 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *ws_dgrp\|dffpipe_2f9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp\|dffpipe_2f9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1504445752420 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752421 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1504445752421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1504445752421 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *rs_dgwp\|dffpipe_1f9:dffpipe5\|dffe6a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp\|dffpipe_1f9:dffpipe5\|dffe6a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1504445752421 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752422 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1504445752422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1504445752422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *ws_dgrp\|dffpipe_0f9:dffpipe24\|dffe25a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *ws_dgrp\|dffpipe_0f9:dffpipe24\|dffe25a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1504445752422 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752422 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1504445752422 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1194 *rs_dgwp\|dffpipe_ve9:dffpipe14\|dffe15a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1194): *rs_dgwp\|dffpipe_ve9:dffpipe14\|dffe15a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1504445752423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752423 ""}  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1504445752423 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1194 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1194): Argument <to> is not an object ID" {  } { { "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/15.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1504445752423 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "film_scanner.sdc " "Synopsys Design Constraints File file not found: 'film_scanner.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1504445752423 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1504445752424 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name clk_100M clk_100M " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name clk_100M clk_100M" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752424 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_80_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_80_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752424 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752424 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1504445752424 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dac:dac0\|clk_2MHz dac:dac0\|clk_2MHz " "create_clock -period 1.000 -name dac:dac0\|clk_2MHz dac:dac0\|clk_2MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752425 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ccd_timings_new:ccd0\|clk_timings ccd_timings_new:ccd0\|clk_timings " "create_clock -period 1.000 -name ccd_timings_new:ccd0\|clk_timings ccd_timings_new:ccd0\|clk_timings" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752425 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ft_clk ft_clk " "create_clock -period 1.000 -name ft_clk ft_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752425 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752425 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1504445752484 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752486 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1504445752487 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1504445752494 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1504445752521 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1504445752521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.194 " "Worst-case setup slack is -2.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.194             -49.291 ccd_timings_new:ccd0\|clk_timings  " "   -2.194             -49.291 ccd_timings_new:ccd0\|clk_timings " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.787             -97.589 ft_clk  " "   -1.787             -97.589 ft_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284             -16.150 dac:dac0\|clk_2MHz  " "   -1.284             -16.150 dac:dac0\|clk_2MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.468              -0.468 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.468              -0.468 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248              -0.248 clk_100M  " "   -0.248              -0.248 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504445752526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.015 " "Worst-case hold slack is -0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.015              -0.015 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 clk_100M  " "    0.150               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 ccd_timings_new:ccd0\|clk_timings  " "    0.344               0.000 ccd_timings_new:ccd0\|clk_timings " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 dac:dac0\|clk_2MHz  " "    0.357               0.000 dac:dac0\|clk_2MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 ft_clk  " "    0.357               0.000 ft_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504445752533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1504445752538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1504445752542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.717 ft_clk  " "   -3.000             -81.717 ft_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -29.000 ccd_timings_new:ccd0\|clk_timings  " "   -1.000             -29.000 ccd_timings_new:ccd0\|clk_timings " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 dac:dac0\|clk_2MHz  " "   -1.000             -16.000 dac:dac0\|clk_2MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.902               0.000 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.902               0.000 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.581               0.000 clk_100M  " "    4.581               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445752547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504445752547 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1504445752887 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1504445752913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1504445753306 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753349 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1504445753362 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1504445753362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.873 " "Worst-case setup slack is -1.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.873             -41.284 ccd_timings_new:ccd0\|clk_timings  " "   -1.873             -41.284 ccd_timings_new:ccd0\|clk_timings " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.561             -83.032 ft_clk  " "   -1.561             -83.032 ft_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.059             -12.840 dac:dac0\|clk_2MHz  " "   -1.059             -12.840 dac:dac0\|clk_2MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297              -0.297 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.297              -0.297 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753370 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119              -0.119 clk_100M  " "   -0.119              -0.119 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753370 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504445753370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.120 " "Worst-case hold slack is -0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120              -0.120 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.120              -0.120 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk_100M  " "    0.149               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 ccd_timings_new:ccd0\|clk_timings  " "    0.299               0.000 ccd_timings_new:ccd0\|clk_timings " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 dac:dac0\|clk_2MHz  " "    0.311               0.000 dac:dac0\|clk_2MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 ft_clk  " "    0.311               0.000 ft_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504445753380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1504445753389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1504445753396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.647 ft_clk  " "   -3.000             -81.647 ft_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -29.000 ccd_timings_new:ccd0\|clk_timings  " "   -1.000             -29.000 ccd_timings_new:ccd0\|clk_timings " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 dac:dac0\|clk_2MHz  " "   -1.000             -16.000 dac:dac0\|clk_2MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.885               0.000 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.885               0.000 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.590               0.000 clk_100M  " "    4.590               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504445753404 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1504445753627 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1504445753788 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1504445753788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.214 " "Worst-case setup slack is -1.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.214             -48.352 ft_clk  " "   -1.214             -48.352 ft_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786             -15.159 ccd_timings_new:ccd0\|clk_timings  " "   -0.786             -15.159 ccd_timings_new:ccd0\|clk_timings " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300              -2.930 dac:dac0\|clk_2MHz  " "   -0.300              -2.930 dac:dac0\|clk_2MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -0.291 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.291              -0.291 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.025              -0.025 clk_100M  " "   -0.025              -0.025 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504445753798 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.034 " "Worst-case hold slack is 0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 clk_100M  " "    0.034               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.043               0.000 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.043               0.000 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 ccd_timings_new:ccd0\|clk_timings  " "    0.179               0.000 ccd_timings_new:ccd0\|clk_timings " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 ft_clk  " "    0.185               0.000 ft_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 dac:dac0\|clk_2MHz  " "    0.186               0.000 dac:dac0\|clk_2MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504445753811 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1504445753821 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1504445753831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.260 ft_clk  " "   -3.000             -92.260 ft_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -29.000 ccd_timings_new:ccd0\|clk_timings  " "   -1.000             -29.000 ccd_timings_new:ccd0\|clk_timings " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -16.000 dac:dac0\|clk_2MHz  " "   -1.000             -16.000 dac:dac0\|clk_2MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.922               0.000 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.922               0.000 pll_80_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.264               0.000 clk_100M  " "    4.264               0.000 clk_100M " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504445753842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504445753842 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1504445754471 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1504445754471 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504445754623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 14:35:54 2017 " "Processing ended: Sun Sep 03 14:35:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504445754623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504445754623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504445754623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504445754623 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504445756610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504445756614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 03 14:35:56 2017 " "Processing started: Sun Sep 03 14:35:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504445756614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504445756614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_eda --read_settings_files=off --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504445756615 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_6_1200mv_85c_slow.svo D:/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_6_1200mv_85c_slow.svo in folder \"D:/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504445757175 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_6_1200mv_0c_slow.svo D:/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_6_1200mv_0c_slow.svo in folder \"D:/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504445757261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_min_1200mv_0c_fast.svo D:/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_min_1200mv_0c_fast.svo in folder \"D:/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504445757346 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner.svo D:/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner.svo in folder \"D:/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504445757433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_6_1200mv_85c_v_slow.sdo D:/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_6_1200mv_85c_v_slow.sdo in folder \"D:/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504445757495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_6_1200mv_0c_v_slow.sdo D:/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_6_1200mv_0c_v_slow.sdo in folder \"D:/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504445757557 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_min_1200mv_0c_v_fast.sdo D:/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_min_1200mv_0c_v_fast.sdo in folder \"D:/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504445757620 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "film_scanner_v.sdo D:/FilmScannerFPGA/quartus/simulation/modelsim/ simulation " "Generated file film_scanner_v.sdo in folder \"D:/FilmScannerFPGA/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504445757682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "573 " "Peak virtual memory: 573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504445757739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 03 14:35:57 2017 " "Processing ended: Sun Sep 03 14:35:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504445757739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504445757739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504445757739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504445757739 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 117 s " "Quartus II Full Compilation was successful. 0 errors, 117 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504445758372 ""}
