
Control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000024e2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00800060  000024e2  00002576  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000004  00800076  00800076  0000258c  2**0
                  ALLOC
  3 .stab         00002658  00000000  00000000  0000258c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000014d4  00000000  00000000  00004be4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000060b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000061f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00006368  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00007fb1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008e9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009c4c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009dac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a039  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a807  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 8b 09 	jmp	0x1316	; 0x1316 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 b8 09 	jmp	0x1370	; 0x1370 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 ee       	ldi	r30, 0xE2	; 226
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 37       	cpi	r26, 0x76	; 118
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a6 e7       	ldi	r26, 0x76	; 118
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 37       	cpi	r26, 0x7A	; 122
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 08 0d 	call	0x1a10	; 0x1a10 <main>
      8a:	0c 94 6f 12 	jmp	0x24de	; 0x24de <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 38 12 	jmp	0x2470	; 0x2470 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 54 12 	jmp	0x24a8	; 0x24a8 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 44 12 	jmp	0x2488	; 0x2488 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 60 12 	jmp	0x24c0	; 0x24c0 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 44 12 	jmp	0x2488	; 0x2488 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 60 12 	jmp	0x24c0	; 0x24c0 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 38 12 	jmp	0x2470	; 0x2470 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 54 12 	jmp	0x24a8	; 0x24a8 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 44 12 	jmp	0x2488	; 0x2488 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 60 12 	jmp	0x24c0	; 0x24c0 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 44 12 	jmp	0x2488	; 0x2488 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 60 12 	jmp	0x24c0	; 0x24c0 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 44 12 	jmp	0x2488	; 0x2488 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 60 12 	jmp	0x24c0	; 0x24c0 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 48 12 	jmp	0x2490	; 0x2490 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 64 12 	jmp	0x24c8	; 0x24c8 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <GPIO_setupPinDirection+0x6>
     b4c:	00 d0       	rcall	.+0      	; 0xb4e <GPIO_setupPinDirection+0x8>
     b4e:	0f 92       	push	r0
     b50:	cd b7       	in	r28, 0x3d	; 61
     b52:	de b7       	in	r29, 0x3e	; 62
     b54:	89 83       	std	Y+1, r24	; 0x01
     b56:	6a 83       	std	Y+2, r22	; 0x02
     b58:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
     b5a:	8a 81       	ldd	r24, Y+2	; 0x02
     b5c:	88 30       	cpi	r24, 0x08	; 8
     b5e:	08 f0       	brcs	.+2      	; 0xb62 <GPIO_setupPinDirection+0x1c>
     b60:	d5 c0       	rjmp	.+426    	; 0xd0c <GPIO_setupPinDirection+0x1c6>
     b62:	89 81       	ldd	r24, Y+1	; 0x01
     b64:	84 30       	cpi	r24, 0x04	; 4
     b66:	08 f0       	brcs	.+2      	; 0xb6a <GPIO_setupPinDirection+0x24>
     b68:	d1 c0       	rjmp	.+418    	; 0xd0c <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
     b6a:	89 81       	ldd	r24, Y+1	; 0x01
     b6c:	28 2f       	mov	r18, r24
     b6e:	30 e0       	ldi	r19, 0x00	; 0
     b70:	3d 83       	std	Y+5, r19	; 0x05
     b72:	2c 83       	std	Y+4, r18	; 0x04
     b74:	8c 81       	ldd	r24, Y+4	; 0x04
     b76:	9d 81       	ldd	r25, Y+5	; 0x05
     b78:	81 30       	cpi	r24, 0x01	; 1
     b7a:	91 05       	cpc	r25, r1
     b7c:	09 f4       	brne	.+2      	; 0xb80 <GPIO_setupPinDirection+0x3a>
     b7e:	43 c0       	rjmp	.+134    	; 0xc06 <GPIO_setupPinDirection+0xc0>
     b80:	2c 81       	ldd	r18, Y+4	; 0x04
     b82:	3d 81       	ldd	r19, Y+5	; 0x05
     b84:	22 30       	cpi	r18, 0x02	; 2
     b86:	31 05       	cpc	r19, r1
     b88:	2c f4       	brge	.+10     	; 0xb94 <GPIO_setupPinDirection+0x4e>
     b8a:	8c 81       	ldd	r24, Y+4	; 0x04
     b8c:	9d 81       	ldd	r25, Y+5	; 0x05
     b8e:	00 97       	sbiw	r24, 0x00	; 0
     b90:	71 f0       	breq	.+28     	; 0xbae <GPIO_setupPinDirection+0x68>
     b92:	bc c0       	rjmp	.+376    	; 0xd0c <GPIO_setupPinDirection+0x1c6>
     b94:	2c 81       	ldd	r18, Y+4	; 0x04
     b96:	3d 81       	ldd	r19, Y+5	; 0x05
     b98:	22 30       	cpi	r18, 0x02	; 2
     b9a:	31 05       	cpc	r19, r1
     b9c:	09 f4       	brne	.+2      	; 0xba0 <GPIO_setupPinDirection+0x5a>
     b9e:	5f c0       	rjmp	.+190    	; 0xc5e <GPIO_setupPinDirection+0x118>
     ba0:	8c 81       	ldd	r24, Y+4	; 0x04
     ba2:	9d 81       	ldd	r25, Y+5	; 0x05
     ba4:	83 30       	cpi	r24, 0x03	; 3
     ba6:	91 05       	cpc	r25, r1
     ba8:	09 f4       	brne	.+2      	; 0xbac <GPIO_setupPinDirection+0x66>
     baa:	85 c0       	rjmp	.+266    	; 0xcb6 <GPIO_setupPinDirection+0x170>
     bac:	af c0       	rjmp	.+350    	; 0xd0c <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
     bae:	8b 81       	ldd	r24, Y+3	; 0x03
     bb0:	81 30       	cpi	r24, 0x01	; 1
     bb2:	a1 f4       	brne	.+40     	; 0xbdc <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
     bb4:	aa e3       	ldi	r26, 0x3A	; 58
     bb6:	b0 e0       	ldi	r27, 0x00	; 0
     bb8:	ea e3       	ldi	r30, 0x3A	; 58
     bba:	f0 e0       	ldi	r31, 0x00	; 0
     bbc:	80 81       	ld	r24, Z
     bbe:	48 2f       	mov	r20, r24
     bc0:	8a 81       	ldd	r24, Y+2	; 0x02
     bc2:	28 2f       	mov	r18, r24
     bc4:	30 e0       	ldi	r19, 0x00	; 0
     bc6:	81 e0       	ldi	r24, 0x01	; 1
     bc8:	90 e0       	ldi	r25, 0x00	; 0
     bca:	02 2e       	mov	r0, r18
     bcc:	02 c0       	rjmp	.+4      	; 0xbd2 <GPIO_setupPinDirection+0x8c>
     bce:	88 0f       	add	r24, r24
     bd0:	99 1f       	adc	r25, r25
     bd2:	0a 94       	dec	r0
     bd4:	e2 f7       	brpl	.-8      	; 0xbce <GPIO_setupPinDirection+0x88>
     bd6:	84 2b       	or	r24, r20
     bd8:	8c 93       	st	X, r24
     bda:	98 c0       	rjmp	.+304    	; 0xd0c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
     bdc:	aa e3       	ldi	r26, 0x3A	; 58
     bde:	b0 e0       	ldi	r27, 0x00	; 0
     be0:	ea e3       	ldi	r30, 0x3A	; 58
     be2:	f0 e0       	ldi	r31, 0x00	; 0
     be4:	80 81       	ld	r24, Z
     be6:	48 2f       	mov	r20, r24
     be8:	8a 81       	ldd	r24, Y+2	; 0x02
     bea:	28 2f       	mov	r18, r24
     bec:	30 e0       	ldi	r19, 0x00	; 0
     bee:	81 e0       	ldi	r24, 0x01	; 1
     bf0:	90 e0       	ldi	r25, 0x00	; 0
     bf2:	02 2e       	mov	r0, r18
     bf4:	02 c0       	rjmp	.+4      	; 0xbfa <GPIO_setupPinDirection+0xb4>
     bf6:	88 0f       	add	r24, r24
     bf8:	99 1f       	adc	r25, r25
     bfa:	0a 94       	dec	r0
     bfc:	e2 f7       	brpl	.-8      	; 0xbf6 <GPIO_setupPinDirection+0xb0>
     bfe:	80 95       	com	r24
     c00:	84 23       	and	r24, r20
     c02:	8c 93       	st	X, r24
     c04:	83 c0       	rjmp	.+262    	; 0xd0c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
     c06:	8b 81       	ldd	r24, Y+3	; 0x03
     c08:	81 30       	cpi	r24, 0x01	; 1
     c0a:	a1 f4       	brne	.+40     	; 0xc34 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
     c0c:	a7 e3       	ldi	r26, 0x37	; 55
     c0e:	b0 e0       	ldi	r27, 0x00	; 0
     c10:	e7 e3       	ldi	r30, 0x37	; 55
     c12:	f0 e0       	ldi	r31, 0x00	; 0
     c14:	80 81       	ld	r24, Z
     c16:	48 2f       	mov	r20, r24
     c18:	8a 81       	ldd	r24, Y+2	; 0x02
     c1a:	28 2f       	mov	r18, r24
     c1c:	30 e0       	ldi	r19, 0x00	; 0
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	90 e0       	ldi	r25, 0x00	; 0
     c22:	02 2e       	mov	r0, r18
     c24:	02 c0       	rjmp	.+4      	; 0xc2a <GPIO_setupPinDirection+0xe4>
     c26:	88 0f       	add	r24, r24
     c28:	99 1f       	adc	r25, r25
     c2a:	0a 94       	dec	r0
     c2c:	e2 f7       	brpl	.-8      	; 0xc26 <GPIO_setupPinDirection+0xe0>
     c2e:	84 2b       	or	r24, r20
     c30:	8c 93       	st	X, r24
     c32:	6c c0       	rjmp	.+216    	; 0xd0c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
     c34:	a7 e3       	ldi	r26, 0x37	; 55
     c36:	b0 e0       	ldi	r27, 0x00	; 0
     c38:	e7 e3       	ldi	r30, 0x37	; 55
     c3a:	f0 e0       	ldi	r31, 0x00	; 0
     c3c:	80 81       	ld	r24, Z
     c3e:	48 2f       	mov	r20, r24
     c40:	8a 81       	ldd	r24, Y+2	; 0x02
     c42:	28 2f       	mov	r18, r24
     c44:	30 e0       	ldi	r19, 0x00	; 0
     c46:	81 e0       	ldi	r24, 0x01	; 1
     c48:	90 e0       	ldi	r25, 0x00	; 0
     c4a:	02 2e       	mov	r0, r18
     c4c:	02 c0       	rjmp	.+4      	; 0xc52 <GPIO_setupPinDirection+0x10c>
     c4e:	88 0f       	add	r24, r24
     c50:	99 1f       	adc	r25, r25
     c52:	0a 94       	dec	r0
     c54:	e2 f7       	brpl	.-8      	; 0xc4e <GPIO_setupPinDirection+0x108>
     c56:	80 95       	com	r24
     c58:	84 23       	and	r24, r20
     c5a:	8c 93       	st	X, r24
     c5c:	57 c0       	rjmp	.+174    	; 0xd0c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
     c5e:	8b 81       	ldd	r24, Y+3	; 0x03
     c60:	81 30       	cpi	r24, 0x01	; 1
     c62:	a1 f4       	brne	.+40     	; 0xc8c <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
     c64:	a4 e3       	ldi	r26, 0x34	; 52
     c66:	b0 e0       	ldi	r27, 0x00	; 0
     c68:	e4 e3       	ldi	r30, 0x34	; 52
     c6a:	f0 e0       	ldi	r31, 0x00	; 0
     c6c:	80 81       	ld	r24, Z
     c6e:	48 2f       	mov	r20, r24
     c70:	8a 81       	ldd	r24, Y+2	; 0x02
     c72:	28 2f       	mov	r18, r24
     c74:	30 e0       	ldi	r19, 0x00	; 0
     c76:	81 e0       	ldi	r24, 0x01	; 1
     c78:	90 e0       	ldi	r25, 0x00	; 0
     c7a:	02 2e       	mov	r0, r18
     c7c:	02 c0       	rjmp	.+4      	; 0xc82 <GPIO_setupPinDirection+0x13c>
     c7e:	88 0f       	add	r24, r24
     c80:	99 1f       	adc	r25, r25
     c82:	0a 94       	dec	r0
     c84:	e2 f7       	brpl	.-8      	; 0xc7e <GPIO_setupPinDirection+0x138>
     c86:	84 2b       	or	r24, r20
     c88:	8c 93       	st	X, r24
     c8a:	40 c0       	rjmp	.+128    	; 0xd0c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
     c8c:	a4 e3       	ldi	r26, 0x34	; 52
     c8e:	b0 e0       	ldi	r27, 0x00	; 0
     c90:	e4 e3       	ldi	r30, 0x34	; 52
     c92:	f0 e0       	ldi	r31, 0x00	; 0
     c94:	80 81       	ld	r24, Z
     c96:	48 2f       	mov	r20, r24
     c98:	8a 81       	ldd	r24, Y+2	; 0x02
     c9a:	28 2f       	mov	r18, r24
     c9c:	30 e0       	ldi	r19, 0x00	; 0
     c9e:	81 e0       	ldi	r24, 0x01	; 1
     ca0:	90 e0       	ldi	r25, 0x00	; 0
     ca2:	02 2e       	mov	r0, r18
     ca4:	02 c0       	rjmp	.+4      	; 0xcaa <GPIO_setupPinDirection+0x164>
     ca6:	88 0f       	add	r24, r24
     ca8:	99 1f       	adc	r25, r25
     caa:	0a 94       	dec	r0
     cac:	e2 f7       	brpl	.-8      	; 0xca6 <GPIO_setupPinDirection+0x160>
     cae:	80 95       	com	r24
     cb0:	84 23       	and	r24, r20
     cb2:	8c 93       	st	X, r24
     cb4:	2b c0       	rjmp	.+86     	; 0xd0c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
     cb6:	8b 81       	ldd	r24, Y+3	; 0x03
     cb8:	81 30       	cpi	r24, 0x01	; 1
     cba:	a1 f4       	brne	.+40     	; 0xce4 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
     cbc:	a1 e3       	ldi	r26, 0x31	; 49
     cbe:	b0 e0       	ldi	r27, 0x00	; 0
     cc0:	e1 e3       	ldi	r30, 0x31	; 49
     cc2:	f0 e0       	ldi	r31, 0x00	; 0
     cc4:	80 81       	ld	r24, Z
     cc6:	48 2f       	mov	r20, r24
     cc8:	8a 81       	ldd	r24, Y+2	; 0x02
     cca:	28 2f       	mov	r18, r24
     ccc:	30 e0       	ldi	r19, 0x00	; 0
     cce:	81 e0       	ldi	r24, 0x01	; 1
     cd0:	90 e0       	ldi	r25, 0x00	; 0
     cd2:	02 2e       	mov	r0, r18
     cd4:	02 c0       	rjmp	.+4      	; 0xcda <GPIO_setupPinDirection+0x194>
     cd6:	88 0f       	add	r24, r24
     cd8:	99 1f       	adc	r25, r25
     cda:	0a 94       	dec	r0
     cdc:	e2 f7       	brpl	.-8      	; 0xcd6 <GPIO_setupPinDirection+0x190>
     cde:	84 2b       	or	r24, r20
     ce0:	8c 93       	st	X, r24
     ce2:	14 c0       	rjmp	.+40     	; 0xd0c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
     ce4:	a1 e3       	ldi	r26, 0x31	; 49
     ce6:	b0 e0       	ldi	r27, 0x00	; 0
     ce8:	e1 e3       	ldi	r30, 0x31	; 49
     cea:	f0 e0       	ldi	r31, 0x00	; 0
     cec:	80 81       	ld	r24, Z
     cee:	48 2f       	mov	r20, r24
     cf0:	8a 81       	ldd	r24, Y+2	; 0x02
     cf2:	28 2f       	mov	r18, r24
     cf4:	30 e0       	ldi	r19, 0x00	; 0
     cf6:	81 e0       	ldi	r24, 0x01	; 1
     cf8:	90 e0       	ldi	r25, 0x00	; 0
     cfa:	02 2e       	mov	r0, r18
     cfc:	02 c0       	rjmp	.+4      	; 0xd02 <GPIO_setupPinDirection+0x1bc>
     cfe:	88 0f       	add	r24, r24
     d00:	99 1f       	adc	r25, r25
     d02:	0a 94       	dec	r0
     d04:	e2 f7       	brpl	.-8      	; 0xcfe <GPIO_setupPinDirection+0x1b8>
     d06:	80 95       	com	r24
     d08:	84 23       	and	r24, r20
     d0a:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
     d0c:	0f 90       	pop	r0
     d0e:	0f 90       	pop	r0
     d10:	0f 90       	pop	r0
     d12:	0f 90       	pop	r0
     d14:	0f 90       	pop	r0
     d16:	cf 91       	pop	r28
     d18:	df 91       	pop	r29
     d1a:	08 95       	ret

00000d1c <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
     d1c:	df 93       	push	r29
     d1e:	cf 93       	push	r28
     d20:	00 d0       	rcall	.+0      	; 0xd22 <GPIO_writePin+0x6>
     d22:	00 d0       	rcall	.+0      	; 0xd24 <GPIO_writePin+0x8>
     d24:	0f 92       	push	r0
     d26:	cd b7       	in	r28, 0x3d	; 61
     d28:	de b7       	in	r29, 0x3e	; 62
     d2a:	89 83       	std	Y+1, r24	; 0x01
     d2c:	6a 83       	std	Y+2, r22	; 0x02
     d2e:	4b 83       	std	Y+3, r20	; 0x03
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS)){
     d30:	8a 81       	ldd	r24, Y+2	; 0x02
     d32:	88 30       	cpi	r24, 0x08	; 8
     d34:	08 f0       	brcs	.+2      	; 0xd38 <GPIO_writePin+0x1c>
     d36:	d5 c0       	rjmp	.+426    	; 0xee2 <GPIO_writePin+0x1c6>
     d38:	89 81       	ldd	r24, Y+1	; 0x01
     d3a:	84 30       	cpi	r24, 0x04	; 4
     d3c:	08 f0       	brcs	.+2      	; 0xd40 <GPIO_writePin+0x24>
     d3e:	d1 c0       	rjmp	.+418    	; 0xee2 <GPIO_writePin+0x1c6>
		/*
		 * Do Nothing
		 */
	}else{
		switch(port_num){
     d40:	89 81       	ldd	r24, Y+1	; 0x01
     d42:	28 2f       	mov	r18, r24
     d44:	30 e0       	ldi	r19, 0x00	; 0
     d46:	3d 83       	std	Y+5, r19	; 0x05
     d48:	2c 83       	std	Y+4, r18	; 0x04
     d4a:	8c 81       	ldd	r24, Y+4	; 0x04
     d4c:	9d 81       	ldd	r25, Y+5	; 0x05
     d4e:	81 30       	cpi	r24, 0x01	; 1
     d50:	91 05       	cpc	r25, r1
     d52:	09 f4       	brne	.+2      	; 0xd56 <GPIO_writePin+0x3a>
     d54:	43 c0       	rjmp	.+134    	; 0xddc <GPIO_writePin+0xc0>
     d56:	2c 81       	ldd	r18, Y+4	; 0x04
     d58:	3d 81       	ldd	r19, Y+5	; 0x05
     d5a:	22 30       	cpi	r18, 0x02	; 2
     d5c:	31 05       	cpc	r19, r1
     d5e:	2c f4       	brge	.+10     	; 0xd6a <GPIO_writePin+0x4e>
     d60:	8c 81       	ldd	r24, Y+4	; 0x04
     d62:	9d 81       	ldd	r25, Y+5	; 0x05
     d64:	00 97       	sbiw	r24, 0x00	; 0
     d66:	71 f0       	breq	.+28     	; 0xd84 <GPIO_writePin+0x68>
     d68:	bc c0       	rjmp	.+376    	; 0xee2 <GPIO_writePin+0x1c6>
     d6a:	2c 81       	ldd	r18, Y+4	; 0x04
     d6c:	3d 81       	ldd	r19, Y+5	; 0x05
     d6e:	22 30       	cpi	r18, 0x02	; 2
     d70:	31 05       	cpc	r19, r1
     d72:	09 f4       	brne	.+2      	; 0xd76 <GPIO_writePin+0x5a>
     d74:	5f c0       	rjmp	.+190    	; 0xe34 <GPIO_writePin+0x118>
     d76:	8c 81       	ldd	r24, Y+4	; 0x04
     d78:	9d 81       	ldd	r25, Y+5	; 0x05
     d7a:	83 30       	cpi	r24, 0x03	; 3
     d7c:	91 05       	cpc	r25, r1
     d7e:	09 f4       	brne	.+2      	; 0xd82 <GPIO_writePin+0x66>
     d80:	85 c0       	rjmp	.+266    	; 0xe8c <GPIO_writePin+0x170>
     d82:	af c0       	rjmp	.+350    	; 0xee2 <GPIO_writePin+0x1c6>
		case PORTA_ID:
			if(value == LOGIC_HIGH){
     d84:	8b 81       	ldd	r24, Y+3	; 0x03
     d86:	81 30       	cpi	r24, 0x01	; 1
     d88:	a1 f4       	brne	.+40     	; 0xdb2 <GPIO_writePin+0x96>
				SET_BIT(PORTA, pin_num);
     d8a:	ab e3       	ldi	r26, 0x3B	; 59
     d8c:	b0 e0       	ldi	r27, 0x00	; 0
     d8e:	eb e3       	ldi	r30, 0x3B	; 59
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	48 2f       	mov	r20, r24
     d96:	8a 81       	ldd	r24, Y+2	; 0x02
     d98:	28 2f       	mov	r18, r24
     d9a:	30 e0       	ldi	r19, 0x00	; 0
     d9c:	81 e0       	ldi	r24, 0x01	; 1
     d9e:	90 e0       	ldi	r25, 0x00	; 0
     da0:	02 2e       	mov	r0, r18
     da2:	02 c0       	rjmp	.+4      	; 0xda8 <GPIO_writePin+0x8c>
     da4:	88 0f       	add	r24, r24
     da6:	99 1f       	adc	r25, r25
     da8:	0a 94       	dec	r0
     daa:	e2 f7       	brpl	.-8      	; 0xda4 <GPIO_writePin+0x88>
     dac:	84 2b       	or	r24, r20
     dae:	8c 93       	st	X, r24
     db0:	98 c0       	rjmp	.+304    	; 0xee2 <GPIO_writePin+0x1c6>
			}
			else{
				CLEAR_BIT(PORTA, pin_num);
     db2:	ab e3       	ldi	r26, 0x3B	; 59
     db4:	b0 e0       	ldi	r27, 0x00	; 0
     db6:	eb e3       	ldi	r30, 0x3B	; 59
     db8:	f0 e0       	ldi	r31, 0x00	; 0
     dba:	80 81       	ld	r24, Z
     dbc:	48 2f       	mov	r20, r24
     dbe:	8a 81       	ldd	r24, Y+2	; 0x02
     dc0:	28 2f       	mov	r18, r24
     dc2:	30 e0       	ldi	r19, 0x00	; 0
     dc4:	81 e0       	ldi	r24, 0x01	; 1
     dc6:	90 e0       	ldi	r25, 0x00	; 0
     dc8:	02 2e       	mov	r0, r18
     dca:	02 c0       	rjmp	.+4      	; 0xdd0 <GPIO_writePin+0xb4>
     dcc:	88 0f       	add	r24, r24
     dce:	99 1f       	adc	r25, r25
     dd0:	0a 94       	dec	r0
     dd2:	e2 f7       	brpl	.-8      	; 0xdcc <GPIO_writePin+0xb0>
     dd4:	80 95       	com	r24
     dd6:	84 23       	and	r24, r20
     dd8:	8c 93       	st	X, r24
     dda:	83 c0       	rjmp	.+262    	; 0xee2 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH){
     ddc:	8b 81       	ldd	r24, Y+3	; 0x03
     dde:	81 30       	cpi	r24, 0x01	; 1
     de0:	a1 f4       	brne	.+40     	; 0xe0a <GPIO_writePin+0xee>
				SET_BIT(PORTB, pin_num);
     de2:	a8 e3       	ldi	r26, 0x38	; 56
     de4:	b0 e0       	ldi	r27, 0x00	; 0
     de6:	e8 e3       	ldi	r30, 0x38	; 56
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
     dec:	48 2f       	mov	r20, r24
     dee:	8a 81       	ldd	r24, Y+2	; 0x02
     df0:	28 2f       	mov	r18, r24
     df2:	30 e0       	ldi	r19, 0x00	; 0
     df4:	81 e0       	ldi	r24, 0x01	; 1
     df6:	90 e0       	ldi	r25, 0x00	; 0
     df8:	02 2e       	mov	r0, r18
     dfa:	02 c0       	rjmp	.+4      	; 0xe00 <GPIO_writePin+0xe4>
     dfc:	88 0f       	add	r24, r24
     dfe:	99 1f       	adc	r25, r25
     e00:	0a 94       	dec	r0
     e02:	e2 f7       	brpl	.-8      	; 0xdfc <GPIO_writePin+0xe0>
     e04:	84 2b       	or	r24, r20
     e06:	8c 93       	st	X, r24
     e08:	6c c0       	rjmp	.+216    	; 0xee2 <GPIO_writePin+0x1c6>
			}
			else{
				CLEAR_BIT(PORTB, pin_num);
     e0a:	a8 e3       	ldi	r26, 0x38	; 56
     e0c:	b0 e0       	ldi	r27, 0x00	; 0
     e0e:	e8 e3       	ldi	r30, 0x38	; 56
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	80 81       	ld	r24, Z
     e14:	48 2f       	mov	r20, r24
     e16:	8a 81       	ldd	r24, Y+2	; 0x02
     e18:	28 2f       	mov	r18, r24
     e1a:	30 e0       	ldi	r19, 0x00	; 0
     e1c:	81 e0       	ldi	r24, 0x01	; 1
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	02 2e       	mov	r0, r18
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <GPIO_writePin+0x10c>
     e24:	88 0f       	add	r24, r24
     e26:	99 1f       	adc	r25, r25
     e28:	0a 94       	dec	r0
     e2a:	e2 f7       	brpl	.-8      	; 0xe24 <GPIO_writePin+0x108>
     e2c:	80 95       	com	r24
     e2e:	84 23       	and	r24, r20
     e30:	8c 93       	st	X, r24
     e32:	57 c0       	rjmp	.+174    	; 0xee2 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH){
     e34:	8b 81       	ldd	r24, Y+3	; 0x03
     e36:	81 30       	cpi	r24, 0x01	; 1
     e38:	a1 f4       	brne	.+40     	; 0xe62 <GPIO_writePin+0x146>
				SET_BIT(PORTC, pin_num);
     e3a:	a5 e3       	ldi	r26, 0x35	; 53
     e3c:	b0 e0       	ldi	r27, 0x00	; 0
     e3e:	e5 e3       	ldi	r30, 0x35	; 53
     e40:	f0 e0       	ldi	r31, 0x00	; 0
     e42:	80 81       	ld	r24, Z
     e44:	48 2f       	mov	r20, r24
     e46:	8a 81       	ldd	r24, Y+2	; 0x02
     e48:	28 2f       	mov	r18, r24
     e4a:	30 e0       	ldi	r19, 0x00	; 0
     e4c:	81 e0       	ldi	r24, 0x01	; 1
     e4e:	90 e0       	ldi	r25, 0x00	; 0
     e50:	02 2e       	mov	r0, r18
     e52:	02 c0       	rjmp	.+4      	; 0xe58 <GPIO_writePin+0x13c>
     e54:	88 0f       	add	r24, r24
     e56:	99 1f       	adc	r25, r25
     e58:	0a 94       	dec	r0
     e5a:	e2 f7       	brpl	.-8      	; 0xe54 <GPIO_writePin+0x138>
     e5c:	84 2b       	or	r24, r20
     e5e:	8c 93       	st	X, r24
     e60:	40 c0       	rjmp	.+128    	; 0xee2 <GPIO_writePin+0x1c6>
			}
			else{
				CLEAR_BIT(PORTC, pin_num);
     e62:	a5 e3       	ldi	r26, 0x35	; 53
     e64:	b0 e0       	ldi	r27, 0x00	; 0
     e66:	e5 e3       	ldi	r30, 0x35	; 53
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	48 2f       	mov	r20, r24
     e6e:	8a 81       	ldd	r24, Y+2	; 0x02
     e70:	28 2f       	mov	r18, r24
     e72:	30 e0       	ldi	r19, 0x00	; 0
     e74:	81 e0       	ldi	r24, 0x01	; 1
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	02 2e       	mov	r0, r18
     e7a:	02 c0       	rjmp	.+4      	; 0xe80 <GPIO_writePin+0x164>
     e7c:	88 0f       	add	r24, r24
     e7e:	99 1f       	adc	r25, r25
     e80:	0a 94       	dec	r0
     e82:	e2 f7       	brpl	.-8      	; 0xe7c <GPIO_writePin+0x160>
     e84:	80 95       	com	r24
     e86:	84 23       	and	r24, r20
     e88:	8c 93       	st	X, r24
     e8a:	2b c0       	rjmp	.+86     	; 0xee2 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH){
     e8c:	8b 81       	ldd	r24, Y+3	; 0x03
     e8e:	81 30       	cpi	r24, 0x01	; 1
     e90:	a1 f4       	brne	.+40     	; 0xeba <GPIO_writePin+0x19e>
				SET_BIT(PORTD, pin_num);
     e92:	a2 e3       	ldi	r26, 0x32	; 50
     e94:	b0 e0       	ldi	r27, 0x00	; 0
     e96:	e2 e3       	ldi	r30, 0x32	; 50
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	80 81       	ld	r24, Z
     e9c:	48 2f       	mov	r20, r24
     e9e:	8a 81       	ldd	r24, Y+2	; 0x02
     ea0:	28 2f       	mov	r18, r24
     ea2:	30 e0       	ldi	r19, 0x00	; 0
     ea4:	81 e0       	ldi	r24, 0x01	; 1
     ea6:	90 e0       	ldi	r25, 0x00	; 0
     ea8:	02 2e       	mov	r0, r18
     eaa:	02 c0       	rjmp	.+4      	; 0xeb0 <GPIO_writePin+0x194>
     eac:	88 0f       	add	r24, r24
     eae:	99 1f       	adc	r25, r25
     eb0:	0a 94       	dec	r0
     eb2:	e2 f7       	brpl	.-8      	; 0xeac <GPIO_writePin+0x190>
     eb4:	84 2b       	or	r24, r20
     eb6:	8c 93       	st	X, r24
     eb8:	14 c0       	rjmp	.+40     	; 0xee2 <GPIO_writePin+0x1c6>
			}
			else{
				CLEAR_BIT(PORTD, pin_num);
     eba:	a2 e3       	ldi	r26, 0x32	; 50
     ebc:	b0 e0       	ldi	r27, 0x00	; 0
     ebe:	e2 e3       	ldi	r30, 0x32	; 50
     ec0:	f0 e0       	ldi	r31, 0x00	; 0
     ec2:	80 81       	ld	r24, Z
     ec4:	48 2f       	mov	r20, r24
     ec6:	8a 81       	ldd	r24, Y+2	; 0x02
     ec8:	28 2f       	mov	r18, r24
     eca:	30 e0       	ldi	r19, 0x00	; 0
     ecc:	81 e0       	ldi	r24, 0x01	; 1
     ece:	90 e0       	ldi	r25, 0x00	; 0
     ed0:	02 2e       	mov	r0, r18
     ed2:	02 c0       	rjmp	.+4      	; 0xed8 <GPIO_writePin+0x1bc>
     ed4:	88 0f       	add	r24, r24
     ed6:	99 1f       	adc	r25, r25
     ed8:	0a 94       	dec	r0
     eda:	e2 f7       	brpl	.-8      	; 0xed4 <GPIO_writePin+0x1b8>
     edc:	80 95       	com	r24
     ede:	84 23       	and	r24, r20
     ee0:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
     ee2:	0f 90       	pop	r0
     ee4:	0f 90       	pop	r0
     ee6:	0f 90       	pop	r0
     ee8:	0f 90       	pop	r0
     eea:	0f 90       	pop	r0
     eec:	cf 91       	pop	r28
     eee:	df 91       	pop	r29
     ef0:	08 95       	ret

00000ef2 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
     ef2:	df 93       	push	r29
     ef4:	cf 93       	push	r28
     ef6:	00 d0       	rcall	.+0      	; 0xef8 <GPIO_readPin+0x6>
     ef8:	00 d0       	rcall	.+0      	; 0xefa <GPIO_readPin+0x8>
     efa:	00 d0       	rcall	.+0      	; 0xefc <GPIO_readPin+0xa>
     efc:	cd b7       	in	r28, 0x3d	; 61
     efe:	de b7       	in	r29, 0x3e	; 62
     f00:	89 83       	std	Y+1, r24	; 0x01
     f02:	6a 83       	std	Y+2, r22	; 0x02
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS)){
     f04:	8a 81       	ldd	r24, Y+2	; 0x02
     f06:	88 30       	cpi	r24, 0x08	; 8
     f08:	18 f4       	brcc	.+6      	; 0xf10 <GPIO_readPin+0x1e>
     f0a:	89 81       	ldd	r24, Y+1	; 0x01
     f0c:	84 30       	cpi	r24, 0x04	; 4
     f0e:	10 f0       	brcs	.+4      	; 0xf14 <GPIO_readPin+0x22>
		return LOGIC_LOW;
     f10:	1d 82       	std	Y+5, r1	; 0x05
     f12:	82 c0       	rjmp	.+260    	; 0x1018 <GPIO_readPin+0x126>
	}else{
		switch (port_num){
     f14:	89 81       	ldd	r24, Y+1	; 0x01
     f16:	28 2f       	mov	r18, r24
     f18:	30 e0       	ldi	r19, 0x00	; 0
     f1a:	3c 83       	std	Y+4, r19	; 0x04
     f1c:	2b 83       	std	Y+3, r18	; 0x03
     f1e:	4b 81       	ldd	r20, Y+3	; 0x03
     f20:	5c 81       	ldd	r21, Y+4	; 0x04
     f22:	41 30       	cpi	r20, 0x01	; 1
     f24:	51 05       	cpc	r21, r1
     f26:	79 f1       	breq	.+94     	; 0xf86 <GPIO_readPin+0x94>
     f28:	8b 81       	ldd	r24, Y+3	; 0x03
     f2a:	9c 81       	ldd	r25, Y+4	; 0x04
     f2c:	82 30       	cpi	r24, 0x02	; 2
     f2e:	91 05       	cpc	r25, r1
     f30:	34 f4       	brge	.+12     	; 0xf3e <GPIO_readPin+0x4c>
     f32:	2b 81       	ldd	r18, Y+3	; 0x03
     f34:	3c 81       	ldd	r19, Y+4	; 0x04
     f36:	21 15       	cp	r18, r1
     f38:	31 05       	cpc	r19, r1
     f3a:	69 f0       	breq	.+26     	; 0xf56 <GPIO_readPin+0x64>
     f3c:	6c c0       	rjmp	.+216    	; 0x1016 <GPIO_readPin+0x124>
     f3e:	4b 81       	ldd	r20, Y+3	; 0x03
     f40:	5c 81       	ldd	r21, Y+4	; 0x04
     f42:	42 30       	cpi	r20, 0x02	; 2
     f44:	51 05       	cpc	r21, r1
     f46:	b9 f1       	breq	.+110    	; 0xfb6 <GPIO_readPin+0xc4>
     f48:	8b 81       	ldd	r24, Y+3	; 0x03
     f4a:	9c 81       	ldd	r25, Y+4	; 0x04
     f4c:	83 30       	cpi	r24, 0x03	; 3
     f4e:	91 05       	cpc	r25, r1
     f50:	09 f4       	brne	.+2      	; 0xf54 <GPIO_readPin+0x62>
     f52:	49 c0       	rjmp	.+146    	; 0xfe6 <GPIO_readPin+0xf4>
     f54:	60 c0       	rjmp	.+192    	; 0x1016 <GPIO_readPin+0x124>
		case PORTA_ID:
			if(BIT_IS_SET(PINA, pin_num)){
     f56:	e9 e3       	ldi	r30, 0x39	; 57
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	28 2f       	mov	r18, r24
     f5e:	30 e0       	ldi	r19, 0x00	; 0
     f60:	8a 81       	ldd	r24, Y+2	; 0x02
     f62:	88 2f       	mov	r24, r24
     f64:	90 e0       	ldi	r25, 0x00	; 0
     f66:	a9 01       	movw	r20, r18
     f68:	02 c0       	rjmp	.+4      	; 0xf6e <GPIO_readPin+0x7c>
     f6a:	55 95       	asr	r21
     f6c:	47 95       	ror	r20
     f6e:	8a 95       	dec	r24
     f70:	e2 f7       	brpl	.-8      	; 0xf6a <GPIO_readPin+0x78>
     f72:	ca 01       	movw	r24, r20
     f74:	81 70       	andi	r24, 0x01	; 1
     f76:	90 70       	andi	r25, 0x00	; 0
     f78:	88 23       	and	r24, r24
     f7a:	19 f0       	breq	.+6      	; 0xf82 <GPIO_readPin+0x90>
				return LOGIC_HIGH;
     f7c:	51 e0       	ldi	r21, 0x01	; 1
     f7e:	5d 83       	std	Y+5, r21	; 0x05
     f80:	4b c0       	rjmp	.+150    	; 0x1018 <GPIO_readPin+0x126>
			}else{
				return LOGIC_LOW;
     f82:	1d 82       	std	Y+5, r1	; 0x05
     f84:	49 c0       	rjmp	.+146    	; 0x1018 <GPIO_readPin+0x126>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB, pin_num)){
     f86:	e6 e3       	ldi	r30, 0x36	; 54
     f88:	f0 e0       	ldi	r31, 0x00	; 0
     f8a:	80 81       	ld	r24, Z
     f8c:	28 2f       	mov	r18, r24
     f8e:	30 e0       	ldi	r19, 0x00	; 0
     f90:	8a 81       	ldd	r24, Y+2	; 0x02
     f92:	88 2f       	mov	r24, r24
     f94:	90 e0       	ldi	r25, 0x00	; 0
     f96:	a9 01       	movw	r20, r18
     f98:	02 c0       	rjmp	.+4      	; 0xf9e <GPIO_readPin+0xac>
     f9a:	55 95       	asr	r21
     f9c:	47 95       	ror	r20
     f9e:	8a 95       	dec	r24
     fa0:	e2 f7       	brpl	.-8      	; 0xf9a <GPIO_readPin+0xa8>
     fa2:	ca 01       	movw	r24, r20
     fa4:	81 70       	andi	r24, 0x01	; 1
     fa6:	90 70       	andi	r25, 0x00	; 0
     fa8:	88 23       	and	r24, r24
     faa:	19 f0       	breq	.+6      	; 0xfb2 <GPIO_readPin+0xc0>
				return LOGIC_HIGH;
     fac:	51 e0       	ldi	r21, 0x01	; 1
     fae:	5d 83       	std	Y+5, r21	; 0x05
     fb0:	33 c0       	rjmp	.+102    	; 0x1018 <GPIO_readPin+0x126>
			}else{
				return LOGIC_LOW;
     fb2:	1d 82       	std	Y+5, r1	; 0x05
     fb4:	31 c0       	rjmp	.+98     	; 0x1018 <GPIO_readPin+0x126>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC, pin_num)){
     fb6:	e3 e3       	ldi	r30, 0x33	; 51
     fb8:	f0 e0       	ldi	r31, 0x00	; 0
     fba:	80 81       	ld	r24, Z
     fbc:	28 2f       	mov	r18, r24
     fbe:	30 e0       	ldi	r19, 0x00	; 0
     fc0:	8a 81       	ldd	r24, Y+2	; 0x02
     fc2:	88 2f       	mov	r24, r24
     fc4:	90 e0       	ldi	r25, 0x00	; 0
     fc6:	a9 01       	movw	r20, r18
     fc8:	02 c0       	rjmp	.+4      	; 0xfce <GPIO_readPin+0xdc>
     fca:	55 95       	asr	r21
     fcc:	47 95       	ror	r20
     fce:	8a 95       	dec	r24
     fd0:	e2 f7       	brpl	.-8      	; 0xfca <GPIO_readPin+0xd8>
     fd2:	ca 01       	movw	r24, r20
     fd4:	81 70       	andi	r24, 0x01	; 1
     fd6:	90 70       	andi	r25, 0x00	; 0
     fd8:	88 23       	and	r24, r24
     fda:	19 f0       	breq	.+6      	; 0xfe2 <GPIO_readPin+0xf0>
				return LOGIC_HIGH;
     fdc:	51 e0       	ldi	r21, 0x01	; 1
     fde:	5d 83       	std	Y+5, r21	; 0x05
     fe0:	1b c0       	rjmp	.+54     	; 0x1018 <GPIO_readPin+0x126>
			}else{
				return LOGIC_LOW;
     fe2:	1d 82       	std	Y+5, r1	; 0x05
     fe4:	19 c0       	rjmp	.+50     	; 0x1018 <GPIO_readPin+0x126>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND, pin_num)){
     fe6:	e0 e3       	ldi	r30, 0x30	; 48
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	80 81       	ld	r24, Z
     fec:	28 2f       	mov	r18, r24
     fee:	30 e0       	ldi	r19, 0x00	; 0
     ff0:	8a 81       	ldd	r24, Y+2	; 0x02
     ff2:	88 2f       	mov	r24, r24
     ff4:	90 e0       	ldi	r25, 0x00	; 0
     ff6:	a9 01       	movw	r20, r18
     ff8:	02 c0       	rjmp	.+4      	; 0xffe <GPIO_readPin+0x10c>
     ffa:	55 95       	asr	r21
     ffc:	47 95       	ror	r20
     ffe:	8a 95       	dec	r24
    1000:	e2 f7       	brpl	.-8      	; 0xffa <GPIO_readPin+0x108>
    1002:	ca 01       	movw	r24, r20
    1004:	81 70       	andi	r24, 0x01	; 1
    1006:	90 70       	andi	r25, 0x00	; 0
    1008:	88 23       	and	r24, r24
    100a:	19 f0       	breq	.+6      	; 0x1012 <GPIO_readPin+0x120>
				return LOGIC_HIGH;
    100c:	51 e0       	ldi	r21, 0x01	; 1
    100e:	5d 83       	std	Y+5, r21	; 0x05
    1010:	03 c0       	rjmp	.+6      	; 0x1018 <GPIO_readPin+0x126>
			}else{
				return LOGIC_LOW;
    1012:	1d 82       	std	Y+5, r1	; 0x05
    1014:	01 c0       	rjmp	.+2      	; 0x1018 <GPIO_readPin+0x126>
    1016:	02 c0       	rjmp	.+4      	; 0x101c <GPIO_readPin+0x12a>
			}
			break;
	}
}
}
    1018:	8d 81       	ldd	r24, Y+5	; 0x05
    101a:	8e 83       	std	Y+6, r24	; 0x06
    101c:	8e 81       	ldd	r24, Y+6	; 0x06
    101e:	26 96       	adiw	r28, 0x06	; 6
    1020:	0f b6       	in	r0, 0x3f	; 63
    1022:	f8 94       	cli
    1024:	de bf       	out	0x3e, r29	; 62
    1026:	0f be       	out	0x3f, r0	; 63
    1028:	cd bf       	out	0x3d, r28	; 61
    102a:	cf 91       	pop	r28
    102c:	df 91       	pop	r29
    102e:	08 95       	ret

00001030 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1030:	df 93       	push	r29
    1032:	cf 93       	push	r28
    1034:	00 d0       	rcall	.+0      	; 0x1036 <GPIO_setupPortDirection+0x6>
    1036:	00 d0       	rcall	.+0      	; 0x1038 <GPIO_setupPortDirection+0x8>
    1038:	cd b7       	in	r28, 0x3d	; 61
    103a:	de b7       	in	r29, 0x3e	; 62
    103c:	89 83       	std	Y+1, r24	; 0x01
    103e:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1040:	89 81       	ldd	r24, Y+1	; 0x01
    1042:	84 30       	cpi	r24, 0x04	; 4
    1044:	90 f5       	brcc	.+100    	; 0x10aa <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1046:	89 81       	ldd	r24, Y+1	; 0x01
    1048:	28 2f       	mov	r18, r24
    104a:	30 e0       	ldi	r19, 0x00	; 0
    104c:	3c 83       	std	Y+4, r19	; 0x04
    104e:	2b 83       	std	Y+3, r18	; 0x03
    1050:	8b 81       	ldd	r24, Y+3	; 0x03
    1052:	9c 81       	ldd	r25, Y+4	; 0x04
    1054:	81 30       	cpi	r24, 0x01	; 1
    1056:	91 05       	cpc	r25, r1
    1058:	d1 f0       	breq	.+52     	; 0x108e <GPIO_setupPortDirection+0x5e>
    105a:	2b 81       	ldd	r18, Y+3	; 0x03
    105c:	3c 81       	ldd	r19, Y+4	; 0x04
    105e:	22 30       	cpi	r18, 0x02	; 2
    1060:	31 05       	cpc	r19, r1
    1062:	2c f4       	brge	.+10     	; 0x106e <GPIO_setupPortDirection+0x3e>
    1064:	8b 81       	ldd	r24, Y+3	; 0x03
    1066:	9c 81       	ldd	r25, Y+4	; 0x04
    1068:	00 97       	sbiw	r24, 0x00	; 0
    106a:	61 f0       	breq	.+24     	; 0x1084 <GPIO_setupPortDirection+0x54>
    106c:	1e c0       	rjmp	.+60     	; 0x10aa <GPIO_setupPortDirection+0x7a>
    106e:	2b 81       	ldd	r18, Y+3	; 0x03
    1070:	3c 81       	ldd	r19, Y+4	; 0x04
    1072:	22 30       	cpi	r18, 0x02	; 2
    1074:	31 05       	cpc	r19, r1
    1076:	81 f0       	breq	.+32     	; 0x1098 <GPIO_setupPortDirection+0x68>
    1078:	8b 81       	ldd	r24, Y+3	; 0x03
    107a:	9c 81       	ldd	r25, Y+4	; 0x04
    107c:	83 30       	cpi	r24, 0x03	; 3
    107e:	91 05       	cpc	r25, r1
    1080:	81 f0       	breq	.+32     	; 0x10a2 <GPIO_setupPortDirection+0x72>
    1082:	13 c0       	rjmp	.+38     	; 0x10aa <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1084:	ea e3       	ldi	r30, 0x3A	; 58
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	8a 81       	ldd	r24, Y+2	; 0x02
    108a:	80 83       	st	Z, r24
    108c:	0e c0       	rjmp	.+28     	; 0x10aa <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    108e:	e7 e3       	ldi	r30, 0x37	; 55
    1090:	f0 e0       	ldi	r31, 0x00	; 0
    1092:	8a 81       	ldd	r24, Y+2	; 0x02
    1094:	80 83       	st	Z, r24
    1096:	09 c0       	rjmp	.+18     	; 0x10aa <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1098:	e4 e3       	ldi	r30, 0x34	; 52
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	8a 81       	ldd	r24, Y+2	; 0x02
    109e:	80 83       	st	Z, r24
    10a0:	04 c0       	rjmp	.+8      	; 0x10aa <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    10a2:	e1 e3       	ldi	r30, 0x31	; 49
    10a4:	f0 e0       	ldi	r31, 0x00	; 0
    10a6:	8a 81       	ldd	r24, Y+2	; 0x02
    10a8:	80 83       	st	Z, r24
			break;
		}
	}
}
    10aa:	0f 90       	pop	r0
    10ac:	0f 90       	pop	r0
    10ae:	0f 90       	pop	r0
    10b0:	0f 90       	pop	r0
    10b2:	cf 91       	pop	r28
    10b4:	df 91       	pop	r29
    10b6:	08 95       	ret

000010b8 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    10b8:	df 93       	push	r29
    10ba:	cf 93       	push	r28
    10bc:	00 d0       	rcall	.+0      	; 0x10be <GPIO_writePort+0x6>
    10be:	00 d0       	rcall	.+0      	; 0x10c0 <GPIO_writePort+0x8>
    10c0:	cd b7       	in	r28, 0x3d	; 61
    10c2:	de b7       	in	r29, 0x3e	; 62
    10c4:	89 83       	std	Y+1, r24	; 0x01
    10c6:	6a 83       	std	Y+2, r22	; 0x02
	if(port_num >= NUM_OF_PORTS){
    10c8:	89 81       	ldd	r24, Y+1	; 0x01
    10ca:	84 30       	cpi	r24, 0x04	; 4
    10cc:	90 f5       	brcc	.+100    	; 0x1132 <GPIO_writePort+0x7a>
		/*Do Nothing*/
	}else{
		switch (port_num){
    10ce:	89 81       	ldd	r24, Y+1	; 0x01
    10d0:	28 2f       	mov	r18, r24
    10d2:	30 e0       	ldi	r19, 0x00	; 0
    10d4:	3c 83       	std	Y+4, r19	; 0x04
    10d6:	2b 83       	std	Y+3, r18	; 0x03
    10d8:	8b 81       	ldd	r24, Y+3	; 0x03
    10da:	9c 81       	ldd	r25, Y+4	; 0x04
    10dc:	81 30       	cpi	r24, 0x01	; 1
    10de:	91 05       	cpc	r25, r1
    10e0:	d1 f0       	breq	.+52     	; 0x1116 <GPIO_writePort+0x5e>
    10e2:	2b 81       	ldd	r18, Y+3	; 0x03
    10e4:	3c 81       	ldd	r19, Y+4	; 0x04
    10e6:	22 30       	cpi	r18, 0x02	; 2
    10e8:	31 05       	cpc	r19, r1
    10ea:	2c f4       	brge	.+10     	; 0x10f6 <GPIO_writePort+0x3e>
    10ec:	8b 81       	ldd	r24, Y+3	; 0x03
    10ee:	9c 81       	ldd	r25, Y+4	; 0x04
    10f0:	00 97       	sbiw	r24, 0x00	; 0
    10f2:	61 f0       	breq	.+24     	; 0x110c <GPIO_writePort+0x54>
    10f4:	1e c0       	rjmp	.+60     	; 0x1132 <GPIO_writePort+0x7a>
    10f6:	2b 81       	ldd	r18, Y+3	; 0x03
    10f8:	3c 81       	ldd	r19, Y+4	; 0x04
    10fa:	22 30       	cpi	r18, 0x02	; 2
    10fc:	31 05       	cpc	r19, r1
    10fe:	81 f0       	breq	.+32     	; 0x1120 <GPIO_writePort+0x68>
    1100:	8b 81       	ldd	r24, Y+3	; 0x03
    1102:	9c 81       	ldd	r25, Y+4	; 0x04
    1104:	83 30       	cpi	r24, 0x03	; 3
    1106:	91 05       	cpc	r25, r1
    1108:	81 f0       	breq	.+32     	; 0x112a <GPIO_writePort+0x72>
    110a:	13 c0       	rjmp	.+38     	; 0x1132 <GPIO_writePort+0x7a>
		case PORTA_ID:
			PORTA = value;
    110c:	eb e3       	ldi	r30, 0x3B	; 59
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	8a 81       	ldd	r24, Y+2	; 0x02
    1112:	80 83       	st	Z, r24
    1114:	0e c0       	rjmp	.+28     	; 0x1132 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1116:	e8 e3       	ldi	r30, 0x38	; 56
    1118:	f0 e0       	ldi	r31, 0x00	; 0
    111a:	8a 81       	ldd	r24, Y+2	; 0x02
    111c:	80 83       	st	Z, r24
    111e:	09 c0       	rjmp	.+18     	; 0x1132 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1120:	e5 e3       	ldi	r30, 0x35	; 53
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	8a 81       	ldd	r24, Y+2	; 0x02
    1126:	80 83       	st	Z, r24
    1128:	04 c0       	rjmp	.+8      	; 0x1132 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    112a:	e2 e3       	ldi	r30, 0x32	; 50
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	8a 81       	ldd	r24, Y+2	; 0x02
    1130:	80 83       	st	Z, r24
			break;
		}
	}
}
    1132:	0f 90       	pop	r0
    1134:	0f 90       	pop	r0
    1136:	0f 90       	pop	r0
    1138:	0f 90       	pop	r0
    113a:	cf 91       	pop	r28
    113c:	df 91       	pop	r29
    113e:	08 95       	ret

00001140 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1140:	df 93       	push	r29
    1142:	cf 93       	push	r28
    1144:	00 d0       	rcall	.+0      	; 0x1146 <GPIO_readPort+0x6>
    1146:	00 d0       	rcall	.+0      	; 0x1148 <GPIO_readPort+0x8>
    1148:	0f 92       	push	r0
    114a:	cd b7       	in	r28, 0x3d	; 61
    114c:	de b7       	in	r29, 0x3e	; 62
    114e:	89 83       	std	Y+1, r24	; 0x01
	if(port_num >= NUM_OF_PORTS){
    1150:	89 81       	ldd	r24, Y+1	; 0x01
    1152:	84 30       	cpi	r24, 0x04	; 4
    1154:	10 f0       	brcs	.+4      	; 0x115a <GPIO_readPort+0x1a>
		return LOGIC_LOW;
    1156:	1c 82       	std	Y+4, r1	; 0x04
    1158:	34 c0       	rjmp	.+104    	; 0x11c2 <GPIO_readPort+0x82>
	}else{
		switch (port_num){
    115a:	89 81       	ldd	r24, Y+1	; 0x01
    115c:	28 2f       	mov	r18, r24
    115e:	30 e0       	ldi	r19, 0x00	; 0
    1160:	3b 83       	std	Y+3, r19	; 0x03
    1162:	2a 83       	std	Y+2, r18	; 0x02
    1164:	8a 81       	ldd	r24, Y+2	; 0x02
    1166:	9b 81       	ldd	r25, Y+3	; 0x03
    1168:	81 30       	cpi	r24, 0x01	; 1
    116a:	91 05       	cpc	r25, r1
    116c:	d1 f0       	breq	.+52     	; 0x11a2 <GPIO_readPort+0x62>
    116e:	2a 81       	ldd	r18, Y+2	; 0x02
    1170:	3b 81       	ldd	r19, Y+3	; 0x03
    1172:	22 30       	cpi	r18, 0x02	; 2
    1174:	31 05       	cpc	r19, r1
    1176:	2c f4       	brge	.+10     	; 0x1182 <GPIO_readPort+0x42>
    1178:	8a 81       	ldd	r24, Y+2	; 0x02
    117a:	9b 81       	ldd	r25, Y+3	; 0x03
    117c:	00 97       	sbiw	r24, 0x00	; 0
    117e:	61 f0       	breq	.+24     	; 0x1198 <GPIO_readPort+0x58>
    1180:	1f c0       	rjmp	.+62     	; 0x11c0 <GPIO_readPort+0x80>
    1182:	2a 81       	ldd	r18, Y+2	; 0x02
    1184:	3b 81       	ldd	r19, Y+3	; 0x03
    1186:	22 30       	cpi	r18, 0x02	; 2
    1188:	31 05       	cpc	r19, r1
    118a:	81 f0       	breq	.+32     	; 0x11ac <GPIO_readPort+0x6c>
    118c:	8a 81       	ldd	r24, Y+2	; 0x02
    118e:	9b 81       	ldd	r25, Y+3	; 0x03
    1190:	83 30       	cpi	r24, 0x03	; 3
    1192:	91 05       	cpc	r25, r1
    1194:	81 f0       	breq	.+32     	; 0x11b6 <GPIO_readPort+0x76>
    1196:	14 c0       	rjmp	.+40     	; 0x11c0 <GPIO_readPort+0x80>
		case PORTA_ID:
			return PINA;
    1198:	e9 e3       	ldi	r30, 0x39	; 57
    119a:	f0 e0       	ldi	r31, 0x00	; 0
    119c:	90 81       	ld	r25, Z
    119e:	9c 83       	std	Y+4, r25	; 0x04
    11a0:	10 c0       	rjmp	.+32     	; 0x11c2 <GPIO_readPort+0x82>
			break;
		case PORTB_ID:
			return PINB;
    11a2:	e6 e3       	ldi	r30, 0x36	; 54
    11a4:	f0 e0       	ldi	r31, 0x00	; 0
    11a6:	20 81       	ld	r18, Z
    11a8:	2c 83       	std	Y+4, r18	; 0x04
    11aa:	0b c0       	rjmp	.+22     	; 0x11c2 <GPIO_readPort+0x82>
			break;
		case PORTC_ID:
			return PINC;
    11ac:	e3 e3       	ldi	r30, 0x33	; 51
    11ae:	f0 e0       	ldi	r31, 0x00	; 0
    11b0:	30 81       	ld	r19, Z
    11b2:	3c 83       	std	Y+4, r19	; 0x04
    11b4:	06 c0       	rjmp	.+12     	; 0x11c2 <GPIO_readPort+0x82>
			break;
		case PORTD_ID:
			return PIND;
    11b6:	e0 e3       	ldi	r30, 0x30	; 48
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	80 81       	ld	r24, Z
    11bc:	8c 83       	std	Y+4, r24	; 0x04
    11be:	01 c0       	rjmp	.+2      	; 0x11c2 <GPIO_readPort+0x82>
    11c0:	02 c0       	rjmp	.+4      	; 0x11c6 <GPIO_readPort+0x86>
			break;
		}
	}
}
    11c2:	9c 81       	ldd	r25, Y+4	; 0x04
    11c4:	9d 83       	std	Y+5, r25	; 0x05
    11c6:	8d 81       	ldd	r24, Y+5	; 0x05
    11c8:	0f 90       	pop	r0
    11ca:	0f 90       	pop	r0
    11cc:	0f 90       	pop	r0
    11ce:	0f 90       	pop	r0
    11d0:	0f 90       	pop	r0
    11d2:	cf 91       	pop	r28
    11d4:	df 91       	pop	r29
    11d6:	08 95       	ret

000011d8 <PWM_Timer0_Start>:
#include <avr/io.h>      // Include AVR IO header file for register access
#include "../LIB/std_types.h"   // Include standard data types header file
#include "gpio.h"        // Include GPIO header file for pin operations
#include "timer0_pwm.h"         // Include PWM header file for function prototypes

void PWM_Timer0_Start(uint8 duty_cycle){
    11d8:	df 93       	push	r29
    11da:	cf 93       	push	r28
    11dc:	0f 92       	push	r0
    11de:	cd b7       	in	r28, 0x3d	; 61
    11e0:	de b7       	in	r29, 0x3e	; 62
    11e2:	89 83       	std	Y+1, r24	; 0x01

    TCNT0 = 0;  // Initialize Timer0 counter value
    11e4:	e2 e5       	ldi	r30, 0x52	; 82
    11e6:	f0 e0       	ldi	r31, 0x00	; 0
    11e8:	10 82       	st	Z, r1

    OCR0  = duty_cycle;  // Set duty cycle using Output Compare Register
    11ea:	ec e5       	ldi	r30, 0x5C	; 92
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	89 81       	ldd	r24, Y+1	; 0x01
    11f0:	80 83       	st	Z, r24

    GPIO_setupPinDirection(PORTB_ID, PIN3_ID, PIN_OUTPUT); // Configure pin as output
    11f2:	81 e0       	ldi	r24, 0x01	; 1
    11f4:	63 e0       	ldi	r22, 0x03	; 3
    11f6:	41 e0       	ldi	r20, 0x01	; 1
    11f8:	0e 94 a3 05 	call	0xb46	; 0xb46 <GPIO_setupPinDirection>

    // Configure Timer0 for Fast PWM mode, non-inverting mode, and set prescaler
    TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
    11fc:	e3 e5       	ldi	r30, 0x53	; 83
    11fe:	f0 e0       	ldi	r31, 0x00	; 0
    1200:	8a e6       	ldi	r24, 0x6A	; 106
    1202:	80 83       	st	Z, r24
}
    1204:	0f 90       	pop	r0
    1206:	cf 91       	pop	r28
    1208:	df 91       	pop	r29
    120a:	08 95       	ret

0000120c <Timer1_init>:

/*
 * Description:
 * Initialize TIMER1 with the specified configurations.
 */
void Timer1_init(const Timer1_ConfigType * Config_Ptr){
    120c:	df 93       	push	r29
    120e:	cf 93       	push	r28
    1210:	00 d0       	rcall	.+0      	; 0x1212 <Timer1_init+0x6>
    1212:	cd b7       	in	r28, 0x3d	; 61
    1214:	de b7       	in	r29, 0x3e	; 62
    1216:	9a 83       	std	Y+2, r25	; 0x02
    1218:	89 83       	std	Y+1, r24	; 0x01
    /* Set initial value for Timer1 counter */
    TCNT1 = Config_Ptr -> initial_value;
    121a:	ac e4       	ldi	r26, 0x4C	; 76
    121c:	b0 e0       	ldi	r27, 0x00	; 0
    121e:	e9 81       	ldd	r30, Y+1	; 0x01
    1220:	fa 81       	ldd	r31, Y+2	; 0x02
    1222:	80 81       	ld	r24, Z
    1224:	91 81       	ldd	r25, Z+1	; 0x01
    1226:	11 96       	adiw	r26, 0x01	; 1
    1228:	9c 93       	st	X, r25
    122a:	8e 93       	st	-X, r24

    /* Set compare value for Timer1 */
    OCR1A = Config_Ptr -> compare_value;
    122c:	aa e4       	ldi	r26, 0x4A	; 74
    122e:	b0 e0       	ldi	r27, 0x00	; 0
    1230:	e9 81       	ldd	r30, Y+1	; 0x01
    1232:	fa 81       	ldd	r31, Y+2	; 0x02
    1234:	82 81       	ldd	r24, Z+2	; 0x02
    1236:	93 81       	ldd	r25, Z+3	; 0x03
    1238:	11 96       	adiw	r26, 0x01	; 1
    123a:	9c 93       	st	X, r25
    123c:	8e 93       	st	-X, r24

    /* Configure Timer1 mode (WGM10, WGM11 bits) */
    TCCR1A &= 0xFC;
    123e:	af e4       	ldi	r26, 0x4F	; 79
    1240:	b0 e0       	ldi	r27, 0x00	; 0
    1242:	ef e4       	ldi	r30, 0x4F	; 79
    1244:	f0 e0       	ldi	r31, 0x00	; 0
    1246:	80 81       	ld	r24, Z
    1248:	8c 7f       	andi	r24, 0xFC	; 252
    124a:	8c 93       	st	X, r24
    TCCR1A |= (Config_Ptr -> mode) & 0x04;
    124c:	af e4       	ldi	r26, 0x4F	; 79
    124e:	b0 e0       	ldi	r27, 0x00	; 0
    1250:	ef e4       	ldi	r30, 0x4F	; 79
    1252:	f0 e0       	ldi	r31, 0x00	; 0
    1254:	80 81       	ld	r24, Z
    1256:	98 2f       	mov	r25, r24
    1258:	e9 81       	ldd	r30, Y+1	; 0x01
    125a:	fa 81       	ldd	r31, Y+2	; 0x02
    125c:	85 81       	ldd	r24, Z+5	; 0x05
    125e:	84 70       	andi	r24, 0x04	; 4
    1260:	89 2b       	or	r24, r25
    1262:	8c 93       	st	X, r24

    /* Configure Timer1 mode (WGM12, WGM13 bits) and Prescaler (CS10, CS11, CS12 bits) */
    TCCR1B &= 0xE7;
    1264:	ae e4       	ldi	r26, 0x4E	; 78
    1266:	b0 e0       	ldi	r27, 0x00	; 0
    1268:	ee e4       	ldi	r30, 0x4E	; 78
    126a:	f0 e0       	ldi	r31, 0x00	; 0
    126c:	80 81       	ld	r24, Z
    126e:	87 7e       	andi	r24, 0xE7	; 231
    1270:	8c 93       	st	X, r24
    TCCR1B |= ((Config_Ptr -> mode) << 1) & 0x18;
    1272:	ae e4       	ldi	r26, 0x4E	; 78
    1274:	b0 e0       	ldi	r27, 0x00	; 0
    1276:	ee e4       	ldi	r30, 0x4E	; 78
    1278:	f0 e0       	ldi	r31, 0x00	; 0
    127a:	80 81       	ld	r24, Z
    127c:	28 2f       	mov	r18, r24
    127e:	e9 81       	ldd	r30, Y+1	; 0x01
    1280:	fa 81       	ldd	r31, Y+2	; 0x02
    1282:	85 81       	ldd	r24, Z+5	; 0x05
    1284:	88 2f       	mov	r24, r24
    1286:	90 e0       	ldi	r25, 0x00	; 0
    1288:	88 0f       	add	r24, r24
    128a:	99 1f       	adc	r25, r25
    128c:	88 71       	andi	r24, 0x18	; 24
    128e:	82 2b       	or	r24, r18
    1290:	8c 93       	st	X, r24
    TCCR1B &= 0xF8;
    1292:	ae e4       	ldi	r26, 0x4E	; 78
    1294:	b0 e0       	ldi	r27, 0x00	; 0
    1296:	ee e4       	ldi	r30, 0x4E	; 78
    1298:	f0 e0       	ldi	r31, 0x00	; 0
    129a:	80 81       	ld	r24, Z
    129c:	88 7f       	andi	r24, 0xF8	; 248
    129e:	8c 93       	st	X, r24
    TCCR1B |= (Config_Ptr -> prescaler) & 0x07;
    12a0:	ae e4       	ldi	r26, 0x4E	; 78
    12a2:	b0 e0       	ldi	r27, 0x00	; 0
    12a4:	ee e4       	ldi	r30, 0x4E	; 78
    12a6:	f0 e0       	ldi	r31, 0x00	; 0
    12a8:	80 81       	ld	r24, Z
    12aa:	98 2f       	mov	r25, r24
    12ac:	e9 81       	ldd	r30, Y+1	; 0x01
    12ae:	fa 81       	ldd	r31, Y+2	; 0x02
    12b0:	84 81       	ldd	r24, Z+4	; 0x04
    12b2:	87 70       	andi	r24, 0x07	; 7
    12b4:	89 2b       	or	r24, r25
    12b6:	8c 93       	st	X, r24

    /* Enable the Timer1 compare interrupt and overflow interrupt */
    TIMSK |= (1<<OCIE1A) | (1<<TOIE1);
    12b8:	a9 e5       	ldi	r26, 0x59	; 89
    12ba:	b0 e0       	ldi	r27, 0x00	; 0
    12bc:	e9 e5       	ldi	r30, 0x59	; 89
    12be:	f0 e0       	ldi	r31, 0x00	; 0
    12c0:	80 81       	ld	r24, Z
    12c2:	84 61       	ori	r24, 0x14	; 20
    12c4:	8c 93       	st	X, r24
}
    12c6:	0f 90       	pop	r0
    12c8:	0f 90       	pop	r0
    12ca:	cf 91       	pop	r28
    12cc:	df 91       	pop	r29
    12ce:	08 95       	ret

000012d0 <Timer1_deinit>:

/*
 * Description:
 * Deinitialize TIMER1 by setting its control registers to zero.
 */
void Timer1_deinit(void){
    12d0:	df 93       	push	r29
    12d2:	cf 93       	push	r28
    12d4:	cd b7       	in	r28, 0x3d	; 61
    12d6:	de b7       	in	r29, 0x3e	; 62
    TCCR1B = 0x00;
    12d8:	ee e4       	ldi	r30, 0x4E	; 78
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	10 82       	st	Z, r1
    TIMSK &= 0xEB;
    12de:	a9 e5       	ldi	r26, 0x59	; 89
    12e0:	b0 e0       	ldi	r27, 0x00	; 0
    12e2:	e9 e5       	ldi	r30, 0x59	; 89
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	80 81       	ld	r24, Z
    12e8:	8b 7e       	andi	r24, 0xEB	; 235
    12ea:	8c 93       	st	X, r24
}
    12ec:	cf 91       	pop	r28
    12ee:	df 91       	pop	r29
    12f0:	08 95       	ret

000012f2 <Timer1_setCallBack>:

/*
 * Description:
 * Set the callback function for TIMER1.
 */
void Timer1_setCallBack(void (*a_ptr)(void)){
    12f2:	df 93       	push	r29
    12f4:	cf 93       	push	r28
    12f6:	00 d0       	rcall	.+0      	; 0x12f8 <Timer1_setCallBack+0x6>
    12f8:	cd b7       	in	r28, 0x3d	; 61
    12fa:	de b7       	in	r29, 0x3e	; 62
    12fc:	9a 83       	std	Y+2, r25	; 0x02
    12fe:	89 83       	std	Y+1, r24	; 0x01
    Timer1_CallBack_Ptr = a_ptr;
    1300:	89 81       	ldd	r24, Y+1	; 0x01
    1302:	9a 81       	ldd	r25, Y+2	; 0x02
    1304:	90 93 77 00 	sts	0x0077, r25
    1308:	80 93 76 00 	sts	0x0076, r24
}
    130c:	0f 90       	pop	r0
    130e:	0f 90       	pop	r0
    1310:	cf 91       	pop	r28
    1312:	df 91       	pop	r29
    1314:	08 95       	ret

00001316 <__vector_7>:

/* Interrupt Service Routine for Timer1 Compare Match A */
ISR(TIMER1_COMPA_vect){
    1316:	1f 92       	push	r1
    1318:	0f 92       	push	r0
    131a:	0f b6       	in	r0, 0x3f	; 63
    131c:	0f 92       	push	r0
    131e:	11 24       	eor	r1, r1
    1320:	2f 93       	push	r18
    1322:	3f 93       	push	r19
    1324:	4f 93       	push	r20
    1326:	5f 93       	push	r21
    1328:	6f 93       	push	r22
    132a:	7f 93       	push	r23
    132c:	8f 93       	push	r24
    132e:	9f 93       	push	r25
    1330:	af 93       	push	r26
    1332:	bf 93       	push	r27
    1334:	ef 93       	push	r30
    1336:	ff 93       	push	r31
    1338:	df 93       	push	r29
    133a:	cf 93       	push	r28
    133c:	cd b7       	in	r28, 0x3d	; 61
    133e:	de b7       	in	r29, 0x3e	; 62
    (*Timer1_CallBack_Ptr)();
    1340:	e0 91 76 00 	lds	r30, 0x0076
    1344:	f0 91 77 00 	lds	r31, 0x0077
    1348:	09 95       	icall
}
    134a:	cf 91       	pop	r28
    134c:	df 91       	pop	r29
    134e:	ff 91       	pop	r31
    1350:	ef 91       	pop	r30
    1352:	bf 91       	pop	r27
    1354:	af 91       	pop	r26
    1356:	9f 91       	pop	r25
    1358:	8f 91       	pop	r24
    135a:	7f 91       	pop	r23
    135c:	6f 91       	pop	r22
    135e:	5f 91       	pop	r21
    1360:	4f 91       	pop	r20
    1362:	3f 91       	pop	r19
    1364:	2f 91       	pop	r18
    1366:	0f 90       	pop	r0
    1368:	0f be       	out	0x3f, r0	; 63
    136a:	0f 90       	pop	r0
    136c:	1f 90       	pop	r1
    136e:	18 95       	reti

00001370 <__vector_9>:

/* Interrupt Service Routine for Timer1 Overflow */
ISR(TIMER1_OVF_vect){
    1370:	1f 92       	push	r1
    1372:	0f 92       	push	r0
    1374:	0f b6       	in	r0, 0x3f	; 63
    1376:	0f 92       	push	r0
    1378:	11 24       	eor	r1, r1
    137a:	2f 93       	push	r18
    137c:	3f 93       	push	r19
    137e:	4f 93       	push	r20
    1380:	5f 93       	push	r21
    1382:	6f 93       	push	r22
    1384:	7f 93       	push	r23
    1386:	8f 93       	push	r24
    1388:	9f 93       	push	r25
    138a:	af 93       	push	r26
    138c:	bf 93       	push	r27
    138e:	ef 93       	push	r30
    1390:	ff 93       	push	r31
    1392:	df 93       	push	r29
    1394:	cf 93       	push	r28
    1396:	cd b7       	in	r28, 0x3d	; 61
    1398:	de b7       	in	r29, 0x3e	; 62
    (*Timer1_CallBack_Ptr)();
    139a:	e0 91 76 00 	lds	r30, 0x0076
    139e:	f0 91 77 00 	lds	r31, 0x0077
    13a2:	09 95       	icall
}
    13a4:	cf 91       	pop	r28
    13a6:	df 91       	pop	r29
    13a8:	ff 91       	pop	r31
    13aa:	ef 91       	pop	r30
    13ac:	bf 91       	pop	r27
    13ae:	af 91       	pop	r26
    13b0:	9f 91       	pop	r25
    13b2:	8f 91       	pop	r24
    13b4:	7f 91       	pop	r23
    13b6:	6f 91       	pop	r22
    13b8:	5f 91       	pop	r21
    13ba:	4f 91       	pop	r20
    13bc:	3f 91       	pop	r19
    13be:	2f 91       	pop	r18
    13c0:	0f 90       	pop	r0
    13c2:	0f be       	out	0x3f, r0	; 63
    13c4:	0f 90       	pop	r0
    13c6:	1f 90       	pop	r1
    13c8:	18 95       	reti

000013ca <TWI_init>:
#include "twi.h"
#include "../LIB/common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType * Config_Ptr)
{
    13ca:	df 93       	push	r29
    13cc:	cf 93       	push	r28
    13ce:	00 d0       	rcall	.+0      	; 0x13d0 <TWI_init+0x6>
    13d0:	cd b7       	in	r28, 0x3d	; 61
    13d2:	de b7       	in	r29, 0x3e	; 62
    13d4:	9a 83       	std	Y+2, r25	; 0x02
    13d6:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = Config_Ptr->bit_rate;
    13d8:	a0 e2       	ldi	r26, 0x20	; 32
    13da:	b0 e0       	ldi	r27, 0x00	; 0
    13dc:	e9 81       	ldd	r30, Y+1	; 0x01
    13de:	fa 81       	ldd	r31, Y+2	; 0x02
    13e0:	81 81       	ldd	r24, Z+1	; 0x01
    13e2:	8c 93       	st	X, r24
	TWSR = 0x00;
    13e4:	e1 e2       	ldi	r30, 0x21	; 33
    13e6:	f0 e0       	ldi	r31, 0x00	; 0
    13e8:	10 82       	st	Z, r1
	
    TWAR = (Config_Ptr->address)&0x7E;
    13ea:	a2 e2       	ldi	r26, 0x22	; 34
    13ec:	b0 e0       	ldi	r27, 0x00	; 0
    13ee:	e9 81       	ldd	r30, Y+1	; 0x01
    13f0:	fa 81       	ldd	r31, Y+2	; 0x02
    13f2:	80 81       	ld	r24, Z
    13f4:	8e 77       	andi	r24, 0x7E	; 126
    13f6:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    13f8:	e6 e5       	ldi	r30, 0x56	; 86
    13fa:	f0 e0       	ldi	r31, 0x00	; 0
    13fc:	84 e0       	ldi	r24, 0x04	; 4
    13fe:	80 83       	st	Z, r24
}
    1400:	0f 90       	pop	r0
    1402:	0f 90       	pop	r0
    1404:	cf 91       	pop	r28
    1406:	df 91       	pop	r29
    1408:	08 95       	ret

0000140a <TWI_start>:

void TWI_start(void)
{
    140a:	df 93       	push	r29
    140c:	cf 93       	push	r28
    140e:	cd b7       	in	r28, 0x3d	; 61
    1410:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1412:	e6 e5       	ldi	r30, 0x56	; 86
    1414:	f0 e0       	ldi	r31, 0x00	; 0
    1416:	84 ea       	ldi	r24, 0xA4	; 164
    1418:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    141a:	e6 e5       	ldi	r30, 0x56	; 86
    141c:	f0 e0       	ldi	r31, 0x00	; 0
    141e:	80 81       	ld	r24, Z
    1420:	88 23       	and	r24, r24
    1422:	dc f7       	brge	.-10     	; 0x141a <TWI_start+0x10>
}
    1424:	cf 91       	pop	r28
    1426:	df 91       	pop	r29
    1428:	08 95       	ret

0000142a <TWI_stop>:

void TWI_stop(void)
{
    142a:	df 93       	push	r29
    142c:	cf 93       	push	r28
    142e:	cd b7       	in	r28, 0x3d	; 61
    1430:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1432:	e6 e5       	ldi	r30, 0x56	; 86
    1434:	f0 e0       	ldi	r31, 0x00	; 0
    1436:	84 e9       	ldi	r24, 0x94	; 148
    1438:	80 83       	st	Z, r24
}
    143a:	cf 91       	pop	r28
    143c:	df 91       	pop	r29
    143e:	08 95       	ret

00001440 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    1440:	df 93       	push	r29
    1442:	cf 93       	push	r28
    1444:	0f 92       	push	r0
    1446:	cd b7       	in	r28, 0x3d	; 61
    1448:	de b7       	in	r29, 0x3e	; 62
    144a:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    144c:	e3 e2       	ldi	r30, 0x23	; 35
    144e:	f0 e0       	ldi	r31, 0x00	; 0
    1450:	89 81       	ldd	r24, Y+1	; 0x01
    1452:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    1454:	e6 e5       	ldi	r30, 0x56	; 86
    1456:	f0 e0       	ldi	r31, 0x00	; 0
    1458:	84 e8       	ldi	r24, 0x84	; 132
    145a:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    145c:	e6 e5       	ldi	r30, 0x56	; 86
    145e:	f0 e0       	ldi	r31, 0x00	; 0
    1460:	80 81       	ld	r24, Z
    1462:	88 23       	and	r24, r24
    1464:	dc f7       	brge	.-10     	; 0x145c <TWI_writeByte+0x1c>
}
    1466:	0f 90       	pop	r0
    1468:	cf 91       	pop	r28
    146a:	df 91       	pop	r29
    146c:	08 95       	ret

0000146e <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    146e:	df 93       	push	r29
    1470:	cf 93       	push	r28
    1472:	cd b7       	in	r28, 0x3d	; 61
    1474:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1476:	e6 e5       	ldi	r30, 0x56	; 86
    1478:	f0 e0       	ldi	r31, 0x00	; 0
    147a:	84 ec       	ldi	r24, 0xC4	; 196
    147c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    147e:	e6 e5       	ldi	r30, 0x56	; 86
    1480:	f0 e0       	ldi	r31, 0x00	; 0
    1482:	80 81       	ld	r24, Z
    1484:	88 23       	and	r24, r24
    1486:	dc f7       	brge	.-10     	; 0x147e <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    1488:	e3 e2       	ldi	r30, 0x23	; 35
    148a:	f0 e0       	ldi	r31, 0x00	; 0
    148c:	80 81       	ld	r24, Z
}
    148e:	cf 91       	pop	r28
    1490:	df 91       	pop	r29
    1492:	08 95       	ret

00001494 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    1494:	df 93       	push	r29
    1496:	cf 93       	push	r28
    1498:	cd b7       	in	r28, 0x3d	; 61
    149a:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    149c:	e6 e5       	ldi	r30, 0x56	; 86
    149e:	f0 e0       	ldi	r31, 0x00	; 0
    14a0:	84 e8       	ldi	r24, 0x84	; 132
    14a2:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    14a4:	e6 e5       	ldi	r30, 0x56	; 86
    14a6:	f0 e0       	ldi	r31, 0x00	; 0
    14a8:	80 81       	ld	r24, Z
    14aa:	88 23       	and	r24, r24
    14ac:	dc f7       	brge	.-10     	; 0x14a4 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    14ae:	e3 e2       	ldi	r30, 0x23	; 35
    14b0:	f0 e0       	ldi	r31, 0x00	; 0
    14b2:	80 81       	ld	r24, Z
}
    14b4:	cf 91       	pop	r28
    14b6:	df 91       	pop	r29
    14b8:	08 95       	ret

000014ba <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    14ba:	df 93       	push	r29
    14bc:	cf 93       	push	r28
    14be:	0f 92       	push	r0
    14c0:	cd b7       	in	r28, 0x3d	; 61
    14c2:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    14c4:	e1 e2       	ldi	r30, 0x21	; 33
    14c6:	f0 e0       	ldi	r31, 0x00	; 0
    14c8:	80 81       	ld	r24, Z
    14ca:	88 7f       	andi	r24, 0xF8	; 248
    14cc:	89 83       	std	Y+1, r24	; 0x01
    return status;
    14ce:	89 81       	ldd	r24, Y+1	; 0x01
}
    14d0:	0f 90       	pop	r0
    14d2:	cf 91       	pop	r28
    14d4:	df 91       	pop	r29
    14d6:	08 95       	ret

000014d8 <UART_init>:
 * Function responsible for initializing the UART device. It sets up the frame format
 * including the number of data bits, parity bit type, and number of stop bits.
 * It also enables the UART and sets the baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    14d8:	df 93       	push	r29
    14da:	cf 93       	push	r28
    14dc:	00 d0       	rcall	.+0      	; 0x14de <UART_init+0x6>
    14de:	00 d0       	rcall	.+0      	; 0x14e0 <UART_init+0x8>
    14e0:	cd b7       	in	r28, 0x3d	; 61
    14e2:	de b7       	in	r29, 0x3e	; 62
    14e4:	9c 83       	std	Y+4, r25	; 0x04
    14e6:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    14e8:	1a 82       	std	Y+2, r1	; 0x02
    14ea:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    14ec:	eb e2       	ldi	r30, 0x2B	; 43
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	82 e0       	ldi	r24, 0x02	; 2
    14f2:	80 83       	st	Z, r24

	// Configure UCSRB register
	UCSRB = (1<<RXEN) | (1<<TXEN); // Enable Receiver and Transmitter
    14f4:	ea e2       	ldi	r30, 0x2A	; 42
    14f6:	f0 e0       	ldi	r31, 0x00	; 0
    14f8:	88 e1       	ldi	r24, 0x18	; 24
    14fa:	80 83       	st	Z, r24

	// Configure UCSRC register
	UCSRC = (1<<URSEL); // Set URSEL to write to UCSRC
    14fc:	e0 e4       	ldi	r30, 0x40	; 64
    14fe:	f0 e0       	ldi	r31, 0x00	; 0
    1500:	80 e8       	ldi	r24, 0x80	; 128
    1502:	80 83       	st	Z, r24
	UCSRC &= 0xCF; // Clear previous bits related to parity
    1504:	a0 e4       	ldi	r26, 0x40	; 64
    1506:	b0 e0       	ldi	r27, 0x00	; 0
    1508:	e0 e4       	ldi	r30, 0x40	; 64
    150a:	f0 e0       	ldi	r31, 0x00	; 0
    150c:	80 81       	ld	r24, Z
    150e:	8f 7c       	andi	r24, 0xCF	; 207
    1510:	8c 93       	st	X, r24
	UCSRC |= ((Config_Ptr -> parity) << 4) & 0x30; // Set parity type
    1512:	a0 e4       	ldi	r26, 0x40	; 64
    1514:	b0 e0       	ldi	r27, 0x00	; 0
    1516:	e0 e4       	ldi	r30, 0x40	; 64
    1518:	f0 e0       	ldi	r31, 0x00	; 0
    151a:	80 81       	ld	r24, Z
    151c:	28 2f       	mov	r18, r24
    151e:	eb 81       	ldd	r30, Y+3	; 0x03
    1520:	fc 81       	ldd	r31, Y+4	; 0x04
    1522:	81 81       	ldd	r24, Z+1	; 0x01
    1524:	88 2f       	mov	r24, r24
    1526:	90 e0       	ldi	r25, 0x00	; 0
    1528:	82 95       	swap	r24
    152a:	92 95       	swap	r25
    152c:	90 7f       	andi	r25, 0xF0	; 240
    152e:	98 27       	eor	r25, r24
    1530:	80 7f       	andi	r24, 0xF0	; 240
    1532:	98 27       	eor	r25, r24
    1534:	80 73       	andi	r24, 0x30	; 48
    1536:	82 2b       	or	r24, r18
    1538:	8c 93       	st	X, r24
	UCSRC &= 0xF7; // Clear previous bits related to stop bits
    153a:	a0 e4       	ldi	r26, 0x40	; 64
    153c:	b0 e0       	ldi	r27, 0x00	; 0
    153e:	e0 e4       	ldi	r30, 0x40	; 64
    1540:	f0 e0       	ldi	r31, 0x00	; 0
    1542:	80 81       	ld	r24, Z
    1544:	87 7f       	andi	r24, 0xF7	; 247
    1546:	8c 93       	st	X, r24
	UCSRC |= ((Config_Ptr -> stop_bit) << 3) & 0x08; // Set stop bits
    1548:	a0 e4       	ldi	r26, 0x40	; 64
    154a:	b0 e0       	ldi	r27, 0x00	; 0
    154c:	e0 e4       	ldi	r30, 0x40	; 64
    154e:	f0 e0       	ldi	r31, 0x00	; 0
    1550:	80 81       	ld	r24, Z
    1552:	28 2f       	mov	r18, r24
    1554:	eb 81       	ldd	r30, Y+3	; 0x03
    1556:	fc 81       	ldd	r31, Y+4	; 0x04
    1558:	82 81       	ldd	r24, Z+2	; 0x02
    155a:	88 2f       	mov	r24, r24
    155c:	90 e0       	ldi	r25, 0x00	; 0
    155e:	88 0f       	add	r24, r24
    1560:	99 1f       	adc	r25, r25
    1562:	88 0f       	add	r24, r24
    1564:	99 1f       	adc	r25, r25
    1566:	88 0f       	add	r24, r24
    1568:	99 1f       	adc	r25, r25
    156a:	88 70       	andi	r24, 0x08	; 8
    156c:	82 2b       	or	r24, r18
    156e:	8c 93       	st	X, r24
	UCSRC &= 0xF9; // Clear previous bits related to data bits
    1570:	a0 e4       	ldi	r26, 0x40	; 64
    1572:	b0 e0       	ldi	r27, 0x00	; 0
    1574:	e0 e4       	ldi	r30, 0x40	; 64
    1576:	f0 e0       	ldi	r31, 0x00	; 0
    1578:	80 81       	ld	r24, Z
    157a:	89 7f       	andi	r24, 0xF9	; 249
    157c:	8c 93       	st	X, r24
	UCSRC |= ((Config_Ptr -> bit_data) << 1) & 0x06; // Set data bits
    157e:	a0 e4       	ldi	r26, 0x40	; 64
    1580:	b0 e0       	ldi	r27, 0x00	; 0
    1582:	e0 e4       	ldi	r30, 0x40	; 64
    1584:	f0 e0       	ldi	r31, 0x00	; 0
    1586:	80 81       	ld	r24, Z
    1588:	28 2f       	mov	r18, r24
    158a:	eb 81       	ldd	r30, Y+3	; 0x03
    158c:	fc 81       	ldd	r31, Y+4	; 0x04
    158e:	80 81       	ld	r24, Z
    1590:	88 2f       	mov	r24, r24
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	88 0f       	add	r24, r24
    1596:	99 1f       	adc	r25, r25
    1598:	86 70       	andi	r24, 0x06	; 6
    159a:	82 2b       	or	r24, r18
    159c:	8c 93       	st	X, r24

	// Calculate the UBRR register value
	ubrr_value = (uint16)(((F_CPU / ((Config_Ptr -> baud_rate) * 8UL))) - 1);
    159e:	eb 81       	ldd	r30, Y+3	; 0x03
    15a0:	fc 81       	ldd	r31, Y+4	; 0x04
    15a2:	83 81       	ldd	r24, Z+3	; 0x03
    15a4:	94 81       	ldd	r25, Z+4	; 0x04
    15a6:	a5 81       	ldd	r26, Z+5	; 0x05
    15a8:	b6 81       	ldd	r27, Z+6	; 0x06
    15aa:	88 0f       	add	r24, r24
    15ac:	99 1f       	adc	r25, r25
    15ae:	aa 1f       	adc	r26, r26
    15b0:	bb 1f       	adc	r27, r27
    15b2:	88 0f       	add	r24, r24
    15b4:	99 1f       	adc	r25, r25
    15b6:	aa 1f       	adc	r26, r26
    15b8:	bb 1f       	adc	r27, r27
    15ba:	88 0f       	add	r24, r24
    15bc:	99 1f       	adc	r25, r25
    15be:	aa 1f       	adc	r26, r26
    15c0:	bb 1f       	adc	r27, r27
    15c2:	9c 01       	movw	r18, r24
    15c4:	ad 01       	movw	r20, r26
    15c6:	80 e0       	ldi	r24, 0x00	; 0
    15c8:	92 e1       	ldi	r25, 0x12	; 18
    15ca:	aa e7       	ldi	r26, 0x7A	; 122
    15cc:	b0 e0       	ldi	r27, 0x00	; 0
    15ce:	bc 01       	movw	r22, r24
    15d0:	cd 01       	movw	r24, r26
    15d2:	0e 94 02 12 	call	0x2404	; 0x2404 <__udivmodsi4>
    15d6:	da 01       	movw	r26, r20
    15d8:	c9 01       	movw	r24, r18
    15da:	01 97       	sbiw	r24, 0x01	; 1
    15dc:	9a 83       	std	Y+2, r25	; 0x02
    15de:	89 83       	std	Y+1, r24	; 0x01

	// Set UBRRH and UBRRL registers
	UBRRH = ubrr_value >> 8;
    15e0:	e0 e4       	ldi	r30, 0x40	; 64
    15e2:	f0 e0       	ldi	r31, 0x00	; 0
    15e4:	89 81       	ldd	r24, Y+1	; 0x01
    15e6:	9a 81       	ldd	r25, Y+2	; 0x02
    15e8:	89 2f       	mov	r24, r25
    15ea:	99 27       	eor	r25, r25
    15ec:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    15ee:	e9 e2       	ldi	r30, 0x29	; 41
    15f0:	f0 e0       	ldi	r31, 0x00	; 0
    15f2:	89 81       	ldd	r24, Y+1	; 0x01
    15f4:	80 83       	st	Z, r24
}
    15f6:	0f 90       	pop	r0
    15f8:	0f 90       	pop	r0
    15fa:	0f 90       	pop	r0
    15fc:	0f 90       	pop	r0
    15fe:	cf 91       	pop	r28
    1600:	df 91       	pop	r29
    1602:	08 95       	ret

00001604 <UART_sendByte>:
 * Function responsible for sending a byte to another UART device.
 * It waits until the UART Data Register Empty (UDRE) flag is set and
 * then puts the data in the UDR register.
 */
void UART_sendByte(const uint8 data)
{
    1604:	df 93       	push	r29
    1606:	cf 93       	push	r28
    1608:	0f 92       	push	r0
    160a:	cd b7       	in	r28, 0x3d	; 61
    160c:	de b7       	in	r29, 0x3e	; 62
    160e:	89 83       	std	Y+1, r24	; 0x01
	while(BIT_IS_CLEAR(UCSRA,UDRE)){} // Wait until UDRE flag is set
    1610:	eb e2       	ldi	r30, 0x2B	; 43
    1612:	f0 e0       	ldi	r31, 0x00	; 0
    1614:	80 81       	ld	r24, Z
    1616:	88 2f       	mov	r24, r24
    1618:	90 e0       	ldi	r25, 0x00	; 0
    161a:	80 72       	andi	r24, 0x20	; 32
    161c:	90 70       	andi	r25, 0x00	; 0
    161e:	00 97       	sbiw	r24, 0x00	; 0
    1620:	b9 f3       	breq	.-18     	; 0x1610 <UART_sendByte+0xc>
	UDR = data; // Put the data in UDR
    1622:	ec e2       	ldi	r30, 0x2C	; 44
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	89 81       	ldd	r24, Y+1	; 0x01
    1628:	80 83       	st	Z, r24
}
    162a:	0f 90       	pop	r0
    162c:	cf 91       	pop	r28
    162e:	df 91       	pop	r29
    1630:	08 95       	ret

00001632 <UART_recieveByte>:
 * Function responsible for receiving a byte from another UART device.
 * It waits until the UART Receive Complete (RXC) flag is set and then
 * reads the data from the UDR register.
 */
uint8 UART_recieveByte(void)
{
    1632:	df 93       	push	r29
    1634:	cf 93       	push	r28
    1636:	cd b7       	in	r28, 0x3d	; 61
    1638:	de b7       	in	r29, 0x3e	; 62
	while(BIT_IS_CLEAR(UCSRA,RXC)){} // Wait until RXC flag is set
    163a:	eb e2       	ldi	r30, 0x2B	; 43
    163c:	f0 e0       	ldi	r31, 0x00	; 0
    163e:	80 81       	ld	r24, Z
    1640:	88 23       	and	r24, r24
    1642:	dc f7       	brge	.-10     	; 0x163a <UART_recieveByte+0x8>
	return UDR; // Read and return the received data from UDR
    1644:	ec e2       	ldi	r30, 0x2C	; 44
    1646:	f0 e0       	ldi	r31, 0x00	; 0
    1648:	80 81       	ld	r24, Z
}
    164a:	cf 91       	pop	r28
    164c:	df 91       	pop	r29
    164e:	08 95       	ret

00001650 <UART_sendString>:
 * Description:
 * Function responsible for sending a string through UART to another UART device.
 * It iterates through the string and calls UART_sendByte() for each character.
 */
void UART_sendString(const uint8 *Str)
{
    1650:	df 93       	push	r29
    1652:	cf 93       	push	r28
    1654:	00 d0       	rcall	.+0      	; 0x1656 <UART_sendString+0x6>
    1656:	0f 92       	push	r0
    1658:	cd b7       	in	r28, 0x3d	; 61
    165a:	de b7       	in	r29, 0x3e	; 62
    165c:	9b 83       	std	Y+3, r25	; 0x03
    165e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1660:	19 82       	std	Y+1, r1	; 0x01
    1662:	0e c0       	rjmp	.+28     	; 0x1680 <UART_sendString+0x30>

	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    1664:	89 81       	ldd	r24, Y+1	; 0x01
    1666:	28 2f       	mov	r18, r24
    1668:	30 e0       	ldi	r19, 0x00	; 0
    166a:	8a 81       	ldd	r24, Y+2	; 0x02
    166c:	9b 81       	ldd	r25, Y+3	; 0x03
    166e:	fc 01       	movw	r30, r24
    1670:	e2 0f       	add	r30, r18
    1672:	f3 1f       	adc	r31, r19
    1674:	80 81       	ld	r24, Z
    1676:	0e 94 02 0b 	call	0x1604	; 0x1604 <UART_sendByte>
		i++;
    167a:	89 81       	ldd	r24, Y+1	; 0x01
    167c:	8f 5f       	subi	r24, 0xFF	; 255
    167e:	89 83       	std	Y+1, r24	; 0x01
 */
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	while(Str[i] != '\0')
    1680:	89 81       	ldd	r24, Y+1	; 0x01
    1682:	28 2f       	mov	r18, r24
    1684:	30 e0       	ldi	r19, 0x00	; 0
    1686:	8a 81       	ldd	r24, Y+2	; 0x02
    1688:	9b 81       	ldd	r25, Y+3	; 0x03
    168a:	fc 01       	movw	r30, r24
    168c:	e2 0f       	add	r30, r18
    168e:	f3 1f       	adc	r31, r19
    1690:	80 81       	ld	r24, Z
    1692:	88 23       	and	r24, r24
    1694:	39 f7       	brne	.-50     	; 0x1664 <UART_sendString+0x14>
	{
		UART_sendByte(Str[i]);
		i++;
	}
}
    1696:	0f 90       	pop	r0
    1698:	0f 90       	pop	r0
    169a:	0f 90       	pop	r0
    169c:	cf 91       	pop	r28
    169e:	df 91       	pop	r29
    16a0:	08 95       	ret

000016a2 <UART_receiveString>:
 * Description:
 * Function responsible for receiving a string until the '#' symbol through UART
 * from another UART device. It stores the received string in the provided array.
 */
void UART_receiveString(uint8 *Str)
{
    16a2:	0f 93       	push	r16
    16a4:	1f 93       	push	r17
    16a6:	df 93       	push	r29
    16a8:	cf 93       	push	r28
    16aa:	00 d0       	rcall	.+0      	; 0x16ac <UART_receiveString+0xa>
    16ac:	0f 92       	push	r0
    16ae:	cd b7       	in	r28, 0x3d	; 61
    16b0:	de b7       	in	r29, 0x3e	; 62
    16b2:	9b 83       	std	Y+3, r25	; 0x03
    16b4:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    16b6:	19 82       	std	Y+1, r1	; 0x01
	Str[i] = UART_recieveByte(); // Receive the first byte
    16b8:	89 81       	ldd	r24, Y+1	; 0x01
    16ba:	28 2f       	mov	r18, r24
    16bc:	30 e0       	ldi	r19, 0x00	; 0
    16be:	8a 81       	ldd	r24, Y+2	; 0x02
    16c0:	9b 81       	ldd	r25, Y+3	; 0x03
    16c2:	8c 01       	movw	r16, r24
    16c4:	02 0f       	add	r16, r18
    16c6:	13 1f       	adc	r17, r19
    16c8:	0e 94 19 0b 	call	0x1632	; 0x1632 <UART_recieveByte>
    16cc:	f8 01       	movw	r30, r16
    16ce:	80 83       	st	Z, r24
    16d0:	0f c0       	rjmp	.+30     	; 0x16f0 <UART_receiveString+0x4e>

	while(Str[i] != '#') // Continue receiving until '#' is encountered
	{
		i++;
    16d2:	89 81       	ldd	r24, Y+1	; 0x01
    16d4:	8f 5f       	subi	r24, 0xFF	; 255
    16d6:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte(); // Receive next byte
    16d8:	89 81       	ldd	r24, Y+1	; 0x01
    16da:	28 2f       	mov	r18, r24
    16dc:	30 e0       	ldi	r19, 0x00	; 0
    16de:	8a 81       	ldd	r24, Y+2	; 0x02
    16e0:	9b 81       	ldd	r25, Y+3	; 0x03
    16e2:	8c 01       	movw	r16, r24
    16e4:	02 0f       	add	r16, r18
    16e6:	13 1f       	adc	r17, r19
    16e8:	0e 94 19 0b 	call	0x1632	; 0x1632 <UART_recieveByte>
    16ec:	f8 01       	movw	r30, r16
    16ee:	80 83       	st	Z, r24
void UART_receiveString(uint8 *Str)
{
	uint8 i = 0;
	Str[i] = UART_recieveByte(); // Receive the first byte

	while(Str[i] != '#') // Continue receiving until '#' is encountered
    16f0:	89 81       	ldd	r24, Y+1	; 0x01
    16f2:	28 2f       	mov	r18, r24
    16f4:	30 e0       	ldi	r19, 0x00	; 0
    16f6:	8a 81       	ldd	r24, Y+2	; 0x02
    16f8:	9b 81       	ldd	r25, Y+3	; 0x03
    16fa:	fc 01       	movw	r30, r24
    16fc:	e2 0f       	add	r30, r18
    16fe:	f3 1f       	adc	r31, r19
    1700:	80 81       	ld	r24, Z
    1702:	83 32       	cpi	r24, 0x23	; 35
    1704:	31 f7       	brne	.-52     	; 0x16d2 <UART_receiveString+0x30>
	{
		i++;
		Str[i] = UART_recieveByte(); // Receive next byte
	}

	Str[i] = '\0'; // Terminate the string with null character
    1706:	89 81       	ldd	r24, Y+1	; 0x01
    1708:	28 2f       	mov	r18, r24
    170a:	30 e0       	ldi	r19, 0x00	; 0
    170c:	8a 81       	ldd	r24, Y+2	; 0x02
    170e:	9b 81       	ldd	r25, Y+3	; 0x03
    1710:	fc 01       	movw	r30, r24
    1712:	e2 0f       	add	r30, r18
    1714:	f3 1f       	adc	r31, r19
    1716:	10 82       	st	Z, r1
}
    1718:	0f 90       	pop	r0
    171a:	0f 90       	pop	r0
    171c:	0f 90       	pop	r0
    171e:	cf 91       	pop	r28
    1720:	df 91       	pop	r29
    1722:	1f 91       	pop	r17
    1724:	0f 91       	pop	r16
    1726:	08 95       	ret

00001728 <Buzzer_init>:
 */

#include "buzzer.h"
#include "../MCAL/gpio.h"

void Buzzer_init(void){
    1728:	df 93       	push	r29
    172a:	cf 93       	push	r28
    172c:	cd b7       	in	r28, 0x3d	; 61
    172e:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT_ID,BUZZER_PIN_ID,PIN_OUTPUT);
    1730:	81 e0       	ldi	r24, 0x01	; 1
    1732:	60 e0       	ldi	r22, 0x00	; 0
    1734:	41 e0       	ldi	r20, 0x01	; 1
    1736:	0e 94 a3 05 	call	0xb46	; 0xb46 <GPIO_setupPinDirection>
	GPIO_writePin(BUZZER_PORT_ID,BUZZER_PIN_ID,LOGIC_LOW);
    173a:	81 e0       	ldi	r24, 0x01	; 1
    173c:	60 e0       	ldi	r22, 0x00	; 0
    173e:	40 e0       	ldi	r20, 0x00	; 0
    1740:	0e 94 8e 06 	call	0xd1c	; 0xd1c <GPIO_writePin>
}
    1744:	cf 91       	pop	r28
    1746:	df 91       	pop	r29
    1748:	08 95       	ret

0000174a <Buzzer_on>:

void Buzzer_on(void){
    174a:	df 93       	push	r29
    174c:	cf 93       	push	r28
    174e:	cd b7       	in	r28, 0x3d	; 61
    1750:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID,BUZZER_PIN_ID,LOGIC_HIGH);
    1752:	81 e0       	ldi	r24, 0x01	; 1
    1754:	60 e0       	ldi	r22, 0x00	; 0
    1756:	41 e0       	ldi	r20, 0x01	; 1
    1758:	0e 94 8e 06 	call	0xd1c	; 0xd1c <GPIO_writePin>
}
    175c:	cf 91       	pop	r28
    175e:	df 91       	pop	r29
    1760:	08 95       	ret

00001762 <Buzzer_off>:

void Buzzer_off(void){
    1762:	df 93       	push	r29
    1764:	cf 93       	push	r28
    1766:	cd b7       	in	r28, 0x3d	; 61
    1768:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID,BUZZER_PIN_ID,LOGIC_LOW);
    176a:	81 e0       	ldi	r24, 0x01	; 1
    176c:	60 e0       	ldi	r22, 0x00	; 0
    176e:	40 e0       	ldi	r20, 0x00	; 0
    1770:	0e 94 8e 06 	call	0xd1c	; 0xd1c <GPIO_writePin>
}
    1774:	cf 91       	pop	r28
    1776:	df 91       	pop	r29
    1778:	08 95       	ret

0000177a <DcMotor_Init>:
#include "../MCAL/gpio.h"       // Include GPIO header file for pin operations
#include "../LIB/std_types.h"  // Include standard data types header file for data types
#include "dc_motor.h"   // Include DC motor header file for function prototypes

// Function to initialize the DC motor
void DcMotor_Init(void){
    177a:	df 93       	push	r29
    177c:	cf 93       	push	r28
    177e:	cd b7       	in	r28, 0x3d	; 61
    1780:	de b7       	in	r29, 0x3e	; 62

    // Configure PINA and PINB as output pins for motor terminals
    GPIO_setupPinDirection(PORT_ID, PINA_ID, PIN_OUTPUT);
    1782:	81 e0       	ldi	r24, 0x01	; 1
    1784:	61 e0       	ldi	r22, 0x01	; 1
    1786:	41 e0       	ldi	r20, 0x01	; 1
    1788:	0e 94 a3 05 	call	0xb46	; 0xb46 <GPIO_setupPinDirection>
    GPIO_setupPinDirection(PORT_ID, PINB_ID, PIN_OUTPUT);
    178c:	81 e0       	ldi	r24, 0x01	; 1
    178e:	62 e0       	ldi	r22, 0x02	; 2
    1790:	41 e0       	ldi	r20, 0x01	; 1
    1792:	0e 94 a3 05 	call	0xb46	; 0xb46 <GPIO_setupPinDirection>

    // Set initial states of PINA and PINB to LOGIC_LOW for motor stop
    GPIO_writePin(PORT_ID, PINA_ID, LOGIC_LOW);
    1796:	81 e0       	ldi	r24, 0x01	; 1
    1798:	61 e0       	ldi	r22, 0x01	; 1
    179a:	40 e0       	ldi	r20, 0x00	; 0
    179c:	0e 94 8e 06 	call	0xd1c	; 0xd1c <GPIO_writePin>
    GPIO_writePin(PORT_ID, PINB_ID, LOGIC_LOW);
    17a0:	81 e0       	ldi	r24, 0x01	; 1
    17a2:	62 e0       	ldi	r22, 0x02	; 2
    17a4:	40 e0       	ldi	r20, 0x00	; 0
    17a6:	0e 94 8e 06 	call	0xd1c	; 0xd1c <GPIO_writePin>
}
    17aa:	cf 91       	pop	r28
    17ac:	df 91       	pop	r29
    17ae:	08 95       	ret

000017b0 <DcMotor_Rotate>:

// Function to control the DC motor rotation
void DcMotor_Rotate(DcMotor_State state, uint8 speed){
    17b0:	df 93       	push	r29
    17b2:	cf 93       	push	r28
    17b4:	00 d0       	rcall	.+0      	; 0x17b6 <DcMotor_Rotate+0x6>
    17b6:	00 d0       	rcall	.+0      	; 0x17b8 <DcMotor_Rotate+0x8>
    17b8:	cd b7       	in	r28, 0x3d	; 61
    17ba:	de b7       	in	r29, 0x3e	; 62
    17bc:	89 83       	std	Y+1, r24	; 0x01
    17be:	6a 83       	std	Y+2, r22	; 0x02

    switch(state){
    17c0:	89 81       	ldd	r24, Y+1	; 0x01
    17c2:	28 2f       	mov	r18, r24
    17c4:	30 e0       	ldi	r19, 0x00	; 0
    17c6:	3c 83       	std	Y+4, r19	; 0x04
    17c8:	2b 83       	std	Y+3, r18	; 0x03
    17ca:	8b 81       	ldd	r24, Y+3	; 0x03
    17cc:	9c 81       	ldd	r25, Y+4	; 0x04
    17ce:	81 30       	cpi	r24, 0x01	; 1
    17d0:	91 05       	cpc	r25, r1
    17d2:	79 f1       	breq	.+94     	; 0x1832 <DcMotor_Rotate+0x82>
    17d4:	2b 81       	ldd	r18, Y+3	; 0x03
    17d6:	3c 81       	ldd	r19, Y+4	; 0x04
    17d8:	22 30       	cpi	r18, 0x02	; 2
    17da:	31 05       	cpc	r19, r1
    17dc:	09 f4       	brne	.+2      	; 0x17e0 <DcMotor_Rotate+0x30>
    17de:	4d c0       	rjmp	.+154    	; 0x187a <DcMotor_Rotate+0xca>
    17e0:	8b 81       	ldd	r24, Y+3	; 0x03
    17e2:	9c 81       	ldd	r25, Y+4	; 0x04
    17e4:	00 97       	sbiw	r24, 0x00	; 0
    17e6:	09 f0       	breq	.+2      	; 0x17ea <DcMotor_Rotate+0x3a>
    17e8:	6b c0       	rjmp	.+214    	; 0x18c0 <DcMotor_Rotate+0x110>
        case CW:
            // Drive the motor in Clockwise direction
            GPIO_writePin(PORT_ID, PINA_ID, LOGIC_LOW);
    17ea:	81 e0       	ldi	r24, 0x01	; 1
    17ec:	61 e0       	ldi	r22, 0x01	; 1
    17ee:	40 e0       	ldi	r20, 0x00	; 0
    17f0:	0e 94 8e 06 	call	0xd1c	; 0xd1c <GPIO_writePin>
            GPIO_writePin(PORT_ID, PINB_ID, LOGIC_HIGH);
    17f4:	81 e0       	ldi	r24, 0x01	; 1
    17f6:	62 e0       	ldi	r22, 0x02	; 2
    17f8:	41 e0       	ldi	r20, 0x01	; 1
    17fa:	0e 94 8e 06 	call	0xd1c	; 0xd1c <GPIO_writePin>
            // Start PWM to control motor speed based on speed parameter
            PWM_Timer0_Start(((speed * 255) / 100));
    17fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1800:	48 2f       	mov	r20, r24
    1802:	50 e0       	ldi	r21, 0x00	; 0
    1804:	ca 01       	movw	r24, r20
    1806:	9c 01       	movw	r18, r24
    1808:	22 0f       	add	r18, r18
    180a:	33 1f       	adc	r19, r19
    180c:	c9 01       	movw	r24, r18
    180e:	96 95       	lsr	r25
    1810:	98 2f       	mov	r25, r24
    1812:	88 27       	eor	r24, r24
    1814:	97 95       	ror	r25
    1816:	87 95       	ror	r24
    1818:	82 1b       	sub	r24, r18
    181a:	93 0b       	sbc	r25, r19
    181c:	84 0f       	add	r24, r20
    181e:	95 1f       	adc	r25, r21
    1820:	24 e6       	ldi	r18, 0x64	; 100
    1822:	30 e0       	ldi	r19, 0x00	; 0
    1824:	b9 01       	movw	r22, r18
    1826:	0e 94 ef 11 	call	0x23de	; 0x23de <__divmodhi4>
    182a:	cb 01       	movw	r24, r22
    182c:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <PWM_Timer0_Start>
    1830:	47 c0       	rjmp	.+142    	; 0x18c0 <DcMotor_Rotate+0x110>
            break;
        case A_CW:
            // Drive the motor in Anti-Clockwise direction
            GPIO_writePin(PORT_ID, PINA_ID, LOGIC_HIGH);
    1832:	81 e0       	ldi	r24, 0x01	; 1
    1834:	61 e0       	ldi	r22, 0x01	; 1
    1836:	41 e0       	ldi	r20, 0x01	; 1
    1838:	0e 94 8e 06 	call	0xd1c	; 0xd1c <GPIO_writePin>
            GPIO_writePin(PORT_ID, PINB_ID, LOGIC_LOW);
    183c:	81 e0       	ldi	r24, 0x01	; 1
    183e:	62 e0       	ldi	r22, 0x02	; 2
    1840:	40 e0       	ldi	r20, 0x00	; 0
    1842:	0e 94 8e 06 	call	0xd1c	; 0xd1c <GPIO_writePin>
            // Start PWM to control motor speed based on speed parameter
            PWM_Timer0_Start(((speed * 255) / 100));
    1846:	8a 81       	ldd	r24, Y+2	; 0x02
    1848:	48 2f       	mov	r20, r24
    184a:	50 e0       	ldi	r21, 0x00	; 0
    184c:	ca 01       	movw	r24, r20
    184e:	9c 01       	movw	r18, r24
    1850:	22 0f       	add	r18, r18
    1852:	33 1f       	adc	r19, r19
    1854:	c9 01       	movw	r24, r18
    1856:	96 95       	lsr	r25
    1858:	98 2f       	mov	r25, r24
    185a:	88 27       	eor	r24, r24
    185c:	97 95       	ror	r25
    185e:	87 95       	ror	r24
    1860:	82 1b       	sub	r24, r18
    1862:	93 0b       	sbc	r25, r19
    1864:	84 0f       	add	r24, r20
    1866:	95 1f       	adc	r25, r21
    1868:	24 e6       	ldi	r18, 0x64	; 100
    186a:	30 e0       	ldi	r19, 0x00	; 0
    186c:	b9 01       	movw	r22, r18
    186e:	0e 94 ef 11 	call	0x23de	; 0x23de <__divmodhi4>
    1872:	cb 01       	movw	r24, r22
    1874:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <PWM_Timer0_Start>
    1878:	23 c0       	rjmp	.+70     	; 0x18c0 <DcMotor_Rotate+0x110>
            break;
        case STOP:
            // Stop the motor by setting both terminals to LOGIC_LOW
            GPIO_writePin(PORT_ID, PINA_ID, LOGIC_LOW);
    187a:	81 e0       	ldi	r24, 0x01	; 1
    187c:	61 e0       	ldi	r22, 0x01	; 1
    187e:	40 e0       	ldi	r20, 0x00	; 0
    1880:	0e 94 8e 06 	call	0xd1c	; 0xd1c <GPIO_writePin>
            GPIO_writePin(PORT_ID, PINB_ID, LOGIC_LOW);
    1884:	81 e0       	ldi	r24, 0x01	; 1
    1886:	62 e0       	ldi	r22, 0x02	; 2
    1888:	40 e0       	ldi	r20, 0x00	; 0
    188a:	0e 94 8e 06 	call	0xd1c	; 0xd1c <GPIO_writePin>
            // Start PWM to control motor speed based on speed parameter
            PWM_Timer0_Start(((speed * 255) / 100));
    188e:	8a 81       	ldd	r24, Y+2	; 0x02
    1890:	48 2f       	mov	r20, r24
    1892:	50 e0       	ldi	r21, 0x00	; 0
    1894:	ca 01       	movw	r24, r20
    1896:	9c 01       	movw	r18, r24
    1898:	22 0f       	add	r18, r18
    189a:	33 1f       	adc	r19, r19
    189c:	c9 01       	movw	r24, r18
    189e:	96 95       	lsr	r25
    18a0:	98 2f       	mov	r25, r24
    18a2:	88 27       	eor	r24, r24
    18a4:	97 95       	ror	r25
    18a6:	87 95       	ror	r24
    18a8:	82 1b       	sub	r24, r18
    18aa:	93 0b       	sbc	r25, r19
    18ac:	84 0f       	add	r24, r20
    18ae:	95 1f       	adc	r25, r21
    18b0:	24 e6       	ldi	r18, 0x64	; 100
    18b2:	30 e0       	ldi	r19, 0x00	; 0
    18b4:	b9 01       	movw	r22, r18
    18b6:	0e 94 ef 11 	call	0x23de	; 0x23de <__divmodhi4>
    18ba:	cb 01       	movw	r24, r22
    18bc:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <PWM_Timer0_Start>
            break;
    }
}
    18c0:	0f 90       	pop	r0
    18c2:	0f 90       	pop	r0
    18c4:	0f 90       	pop	r0
    18c6:	0f 90       	pop	r0
    18c8:	cf 91       	pop	r28
    18ca:	df 91       	pop	r29
    18cc:	08 95       	ret

000018ce <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "../MCAL/twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    18ce:	df 93       	push	r29
    18d0:	cf 93       	push	r28
    18d2:	00 d0       	rcall	.+0      	; 0x18d4 <EEPROM_writeByte+0x6>
    18d4:	00 d0       	rcall	.+0      	; 0x18d6 <EEPROM_writeByte+0x8>
    18d6:	cd b7       	in	r28, 0x3d	; 61
    18d8:	de b7       	in	r29, 0x3e	; 62
    18da:	9a 83       	std	Y+2, r25	; 0x02
    18dc:	89 83       	std	Y+1, r24	; 0x01
    18de:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    18e0:	0e 94 05 0a 	call	0x140a	; 0x140a <TWI_start>
    if (TWI_getStatus() != TWI_START)
    18e4:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <TWI_getStatus>
    18e8:	88 30       	cpi	r24, 0x08	; 8
    18ea:	11 f0       	breq	.+4      	; 0x18f0 <EEPROM_writeByte+0x22>
        return ERROR;
    18ec:	1c 82       	std	Y+4, r1	; 0x04
    18ee:	28 c0       	rjmp	.+80     	; 0x1940 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    18f0:	89 81       	ldd	r24, Y+1	; 0x01
    18f2:	9a 81       	ldd	r25, Y+2	; 0x02
    18f4:	80 70       	andi	r24, 0x00	; 0
    18f6:	97 70       	andi	r25, 0x07	; 7
    18f8:	88 0f       	add	r24, r24
    18fa:	89 2f       	mov	r24, r25
    18fc:	88 1f       	adc	r24, r24
    18fe:	99 0b       	sbc	r25, r25
    1900:	91 95       	neg	r25
    1902:	80 6a       	ori	r24, 0xA0	; 160
    1904:	0e 94 20 0a 	call	0x1440	; 0x1440 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1908:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <TWI_getStatus>
    190c:	88 31       	cpi	r24, 0x18	; 24
    190e:	11 f0       	breq	.+4      	; 0x1914 <EEPROM_writeByte+0x46>
        return ERROR; 
    1910:	1c 82       	std	Y+4, r1	; 0x04
    1912:	16 c0       	rjmp	.+44     	; 0x1940 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1914:	89 81       	ldd	r24, Y+1	; 0x01
    1916:	0e 94 20 0a 	call	0x1440	; 0x1440 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    191a:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <TWI_getStatus>
    191e:	88 32       	cpi	r24, 0x28	; 40
    1920:	11 f0       	breq	.+4      	; 0x1926 <EEPROM_writeByte+0x58>
        return ERROR;
    1922:	1c 82       	std	Y+4, r1	; 0x04
    1924:	0d c0       	rjmp	.+26     	; 0x1940 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    1926:	8b 81       	ldd	r24, Y+3	; 0x03
    1928:	0e 94 20 0a 	call	0x1440	; 0x1440 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    192c:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <TWI_getStatus>
    1930:	88 32       	cpi	r24, 0x28	; 40
    1932:	11 f0       	breq	.+4      	; 0x1938 <EEPROM_writeByte+0x6a>
        return ERROR;
    1934:	1c 82       	std	Y+4, r1	; 0x04
    1936:	04 c0       	rjmp	.+8      	; 0x1940 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    1938:	0e 94 15 0a 	call	0x142a	; 0x142a <TWI_stop>
	
    return SUCCESS;
    193c:	81 e0       	ldi	r24, 0x01	; 1
    193e:	8c 83       	std	Y+4, r24	; 0x04
    1940:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1942:	0f 90       	pop	r0
    1944:	0f 90       	pop	r0
    1946:	0f 90       	pop	r0
    1948:	0f 90       	pop	r0
    194a:	cf 91       	pop	r28
    194c:	df 91       	pop	r29
    194e:	08 95       	ret

00001950 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    1950:	df 93       	push	r29
    1952:	cf 93       	push	r28
    1954:	00 d0       	rcall	.+0      	; 0x1956 <EEPROM_readByte+0x6>
    1956:	00 d0       	rcall	.+0      	; 0x1958 <EEPROM_readByte+0x8>
    1958:	0f 92       	push	r0
    195a:	cd b7       	in	r28, 0x3d	; 61
    195c:	de b7       	in	r29, 0x3e	; 62
    195e:	9a 83       	std	Y+2, r25	; 0x02
    1960:	89 83       	std	Y+1, r24	; 0x01
    1962:	7c 83       	std	Y+4, r23	; 0x04
    1964:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1966:	0e 94 05 0a 	call	0x140a	; 0x140a <TWI_start>
    if (TWI_getStatus() != TWI_START)
    196a:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <TWI_getStatus>
    196e:	88 30       	cpi	r24, 0x08	; 8
    1970:	11 f0       	breq	.+4      	; 0x1976 <EEPROM_readByte+0x26>
        return ERROR;
    1972:	1d 82       	std	Y+5, r1	; 0x05
    1974:	44 c0       	rjmp	.+136    	; 0x19fe <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1976:	89 81       	ldd	r24, Y+1	; 0x01
    1978:	9a 81       	ldd	r25, Y+2	; 0x02
    197a:	80 70       	andi	r24, 0x00	; 0
    197c:	97 70       	andi	r25, 0x07	; 7
    197e:	88 0f       	add	r24, r24
    1980:	89 2f       	mov	r24, r25
    1982:	88 1f       	adc	r24, r24
    1984:	99 0b       	sbc	r25, r25
    1986:	91 95       	neg	r25
    1988:	80 6a       	ori	r24, 0xA0	; 160
    198a:	0e 94 20 0a 	call	0x1440	; 0x1440 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    198e:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <TWI_getStatus>
    1992:	88 31       	cpi	r24, 0x18	; 24
    1994:	11 f0       	breq	.+4      	; 0x199a <EEPROM_readByte+0x4a>
        return ERROR;
    1996:	1d 82       	std	Y+5, r1	; 0x05
    1998:	32 c0       	rjmp	.+100    	; 0x19fe <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    199a:	89 81       	ldd	r24, Y+1	; 0x01
    199c:	0e 94 20 0a 	call	0x1440	; 0x1440 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    19a0:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <TWI_getStatus>
    19a4:	88 32       	cpi	r24, 0x28	; 40
    19a6:	11 f0       	breq	.+4      	; 0x19ac <EEPROM_readByte+0x5c>
        return ERROR;
    19a8:	1d 82       	std	Y+5, r1	; 0x05
    19aa:	29 c0       	rjmp	.+82     	; 0x19fe <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    19ac:	0e 94 05 0a 	call	0x140a	; 0x140a <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    19b0:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <TWI_getStatus>
    19b4:	80 31       	cpi	r24, 0x10	; 16
    19b6:	11 f0       	breq	.+4      	; 0x19bc <EEPROM_readByte+0x6c>
        return ERROR;
    19b8:	1d 82       	std	Y+5, r1	; 0x05
    19ba:	21 c0       	rjmp	.+66     	; 0x19fe <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    19bc:	89 81       	ldd	r24, Y+1	; 0x01
    19be:	9a 81       	ldd	r25, Y+2	; 0x02
    19c0:	80 70       	andi	r24, 0x00	; 0
    19c2:	97 70       	andi	r25, 0x07	; 7
    19c4:	88 0f       	add	r24, r24
    19c6:	89 2f       	mov	r24, r25
    19c8:	88 1f       	adc	r24, r24
    19ca:	99 0b       	sbc	r25, r25
    19cc:	91 95       	neg	r25
    19ce:	81 6a       	ori	r24, 0xA1	; 161
    19d0:	0e 94 20 0a 	call	0x1440	; 0x1440 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    19d4:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <TWI_getStatus>
    19d8:	80 34       	cpi	r24, 0x40	; 64
    19da:	11 f0       	breq	.+4      	; 0x19e0 <EEPROM_readByte+0x90>
        return ERROR;
    19dc:	1d 82       	std	Y+5, r1	; 0x05
    19de:	0f c0       	rjmp	.+30     	; 0x19fe <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    19e0:	0e 94 4a 0a 	call	0x1494	; 0x1494 <TWI_readByteWithNACK>
    19e4:	eb 81       	ldd	r30, Y+3	; 0x03
    19e6:	fc 81       	ldd	r31, Y+4	; 0x04
    19e8:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    19ea:	0e 94 5d 0a 	call	0x14ba	; 0x14ba <TWI_getStatus>
    19ee:	88 35       	cpi	r24, 0x58	; 88
    19f0:	11 f0       	breq	.+4      	; 0x19f6 <EEPROM_readByte+0xa6>
        return ERROR;
    19f2:	1d 82       	std	Y+5, r1	; 0x05
    19f4:	04 c0       	rjmp	.+8      	; 0x19fe <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    19f6:	0e 94 15 0a 	call	0x142a	; 0x142a <TWI_stop>

    return SUCCESS;
    19fa:	81 e0       	ldi	r24, 0x01	; 1
    19fc:	8d 83       	std	Y+5, r24	; 0x05
    19fe:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1a00:	0f 90       	pop	r0
    1a02:	0f 90       	pop	r0
    1a04:	0f 90       	pop	r0
    1a06:	0f 90       	pop	r0
    1a08:	0f 90       	pop	r0
    1a0a:	cf 91       	pop	r28
    1a0c:	df 91       	pop	r29
    1a0e:	08 95       	ret

00001a10 <main>:
 * It is called whenever Timer1 overflows or a compare match occurs.
 * It increments the volatile variable timer1_ticks.
 */
void timer1TickIncrement(void);

void main(void){
    1a10:	0f 93       	push	r16
    1a12:	1f 93       	push	r17
    1a14:	df 93       	push	r29
    1a16:	cf 93       	push	r28
    1a18:	cd b7       	in	r28, 0x3d	; 61
    1a1a:	de b7       	in	r29, 0x3e	; 62
    1a1c:	c5 56       	subi	r28, 0x65	; 101
    1a1e:	d0 40       	sbci	r29, 0x00	; 0
    1a20:	0f b6       	in	r0, 0x3f	; 63
    1a22:	f8 94       	cli
    1a24:	de bf       	out	0x3e, r29	; 62
    1a26:	0f be       	out	0x3f, r0	; 63
    1a28:	cd bf       	out	0x3d, r28	; 61
	UART_ConfigType UART_config = {
			.bit_data = EIGHT_BITS,
			.parity = NO_PARITY,
			.stop_bit = ONE_STOP_BIT,
			.baud_rate = 9600
	};
    1a2a:	ce 01       	movw	r24, r28
    1a2c:	8a 5a       	subi	r24, 0xAA	; 170
    1a2e:	9f 4f       	sbci	r25, 0xFF	; 255
    1a30:	a3 96       	adiw	r28, 0x23	; 35
    1a32:	9f af       	std	Y+63, r25	; 0x3f
    1a34:	8e af       	std	Y+62, r24	; 0x3e
    1a36:	a3 97       	sbiw	r28, 0x23	; 35
    1a38:	2e e6       	ldi	r18, 0x6E	; 110
    1a3a:	30 e0       	ldi	r19, 0x00	; 0
    1a3c:	a5 96       	adiw	r28, 0x25	; 37
    1a3e:	3f af       	std	Y+63, r19	; 0x3f
    1a40:	2e af       	std	Y+62, r18	; 0x3e
    1a42:	a5 97       	sbiw	r28, 0x25	; 37
    1a44:	37 e0       	ldi	r19, 0x07	; 7
    1a46:	a6 96       	adiw	r28, 0x26	; 38
    1a48:	3f af       	std	Y+63, r19	; 0x3f
    1a4a:	a6 97       	sbiw	r28, 0x26	; 38
    1a4c:	a5 96       	adiw	r28, 0x25	; 37
    1a4e:	ee ad       	ldd	r30, Y+62	; 0x3e
    1a50:	ff ad       	ldd	r31, Y+63	; 0x3f
    1a52:	a5 97       	sbiw	r28, 0x25	; 37
    1a54:	00 80       	ld	r0, Z
    1a56:	a5 96       	adiw	r28, 0x25	; 37
    1a58:	2e ad       	ldd	r18, Y+62	; 0x3e
    1a5a:	3f ad       	ldd	r19, Y+63	; 0x3f
    1a5c:	a5 97       	sbiw	r28, 0x25	; 37
    1a5e:	2f 5f       	subi	r18, 0xFF	; 255
    1a60:	3f 4f       	sbci	r19, 0xFF	; 255
    1a62:	a5 96       	adiw	r28, 0x25	; 37
    1a64:	3f af       	std	Y+63, r19	; 0x3f
    1a66:	2e af       	std	Y+62, r18	; 0x3e
    1a68:	a5 97       	sbiw	r28, 0x25	; 37
    1a6a:	a3 96       	adiw	r28, 0x23	; 35
    1a6c:	ee ad       	ldd	r30, Y+62	; 0x3e
    1a6e:	ff ad       	ldd	r31, Y+63	; 0x3f
    1a70:	a3 97       	sbiw	r28, 0x23	; 35
    1a72:	00 82       	st	Z, r0
    1a74:	a3 96       	adiw	r28, 0x23	; 35
    1a76:	2e ad       	ldd	r18, Y+62	; 0x3e
    1a78:	3f ad       	ldd	r19, Y+63	; 0x3f
    1a7a:	a3 97       	sbiw	r28, 0x23	; 35
    1a7c:	2f 5f       	subi	r18, 0xFF	; 255
    1a7e:	3f 4f       	sbci	r19, 0xFF	; 255
    1a80:	a3 96       	adiw	r28, 0x23	; 35
    1a82:	3f af       	std	Y+63, r19	; 0x3f
    1a84:	2e af       	std	Y+62, r18	; 0x3e
    1a86:	a3 97       	sbiw	r28, 0x23	; 35
    1a88:	a6 96       	adiw	r28, 0x26	; 38
    1a8a:	3f ad       	ldd	r19, Y+63	; 0x3f
    1a8c:	a6 97       	sbiw	r28, 0x26	; 38
    1a8e:	31 50       	subi	r19, 0x01	; 1
    1a90:	a6 96       	adiw	r28, 0x26	; 38
    1a92:	3f af       	std	Y+63, r19	; 0x3f
    1a94:	a6 97       	sbiw	r28, 0x26	; 38
    1a96:	a6 96       	adiw	r28, 0x26	; 38
    1a98:	8f ad       	ldd	r24, Y+63	; 0x3f
    1a9a:	a6 97       	sbiw	r28, 0x26	; 38
    1a9c:	88 23       	and	r24, r24
    1a9e:	b1 f6       	brne	.-84     	; 0x1a4c <main+0x3c>

	TWI_ConfigType TWI_config = {
			.bit_rate = BAUDRATE_400KHZ,
			.address = 0xDA
	};
    1aa0:	fe 01       	movw	r30, r28
    1aa2:	e3 5a       	subi	r30, 0xA3	; 163
    1aa4:	ff 4f       	sbci	r31, 0xFF	; 255
    1aa6:	8a ed       	ldi	r24, 0xDA	; 218
    1aa8:	80 83       	st	Z, r24
    1aaa:	fe 01       	movw	r30, r28
    1aac:	e3 5a       	subi	r30, 0xA3	; 163
    1aae:	ff 4f       	sbci	r31, 0xFF	; 255
    1ab0:	82 e0       	ldi	r24, 0x02	; 2
    1ab2:	81 83       	std	Z+1, r24	; 0x01

	SREG |= 1 << 7;
    1ab4:	af e5       	ldi	r26, 0x5F	; 95
    1ab6:	b0 e0       	ldi	r27, 0x00	; 0
    1ab8:	ef e5       	ldi	r30, 0x5F	; 95
    1aba:	f0 e0       	ldi	r31, 0x00	; 0
    1abc:	80 81       	ld	r24, Z
    1abe:	80 68       	ori	r24, 0x80	; 128
    1ac0:	8c 93       	st	X, r24

	UART_init(&UART_config);
    1ac2:	ce 01       	movw	r24, r28
    1ac4:	8a 5a       	subi	r24, 0xAA	; 170
    1ac6:	9f 4f       	sbci	r25, 0xFF	; 255
    1ac8:	0e 94 6c 0a 	call	0x14d8	; 0x14d8 <UART_init>
	TWI_init(&TWI_config);
    1acc:	ce 01       	movw	r24, r28
    1ace:	83 5a       	subi	r24, 0xA3	; 163
    1ad0:	9f 4f       	sbci	r25, 0xFF	; 255
    1ad2:	0e 94 e5 09 	call	0x13ca	; 0x13ca <TWI_init>
	DcMotor_Init();
    1ad6:	0e 94 bd 0b 	call	0x177a	; 0x177a <DcMotor_Init>
	Buzzer_init();
    1ada:	0e 94 94 0b 	call	0x1728	; 0x1728 <Buzzer_init>

	Timer1_setCallBack(timer1TickIncrement);
    1ade:	83 ee       	ldi	r24, 0xE3	; 227
    1ae0:	91 e1       	ldi	r25, 0x11	; 17
    1ae2:	0e 94 79 09 	call	0x12f2	; 0x12f2 <Timer1_setCallBack>

	EEPROM_readByte(IS_PASSWORD_SET_FLAG_LOCATION, &check_is_set_temp);
    1ae6:	9e 01       	movw	r18, r28
    1ae8:	2c 5a       	subi	r18, 0xAC	; 172
    1aea:	3f 4f       	sbci	r19, 0xFF	; 255
    1aec:	8d ed       	ldi	r24, 0xDD	; 221
    1aee:	90 e0       	ldi	r25, 0x00	; 0
    1af0:	b9 01       	movw	r22, r18
    1af2:	0e 94 a8 0c 	call	0x1950	; 0x1950 <EEPROM_readByte>
	if(check_is_set_temp != 1){
    1af6:	fe 01       	movw	r30, r28
    1af8:	ec 5a       	subi	r30, 0xAC	; 172
    1afa:	ff 4f       	sbci	r31, 0xFF	; 255
    1afc:	80 81       	ld	r24, Z
    1afe:	81 30       	cpi	r24, 0x01	; 1
    1b00:	09 f4       	brne	.+2      	; 0x1b04 <main+0xf4>
    1b02:	8b c0       	rjmp	.+278    	; 0x1c1a <main+0x20a>
		EEPROM_writeByte(IS_PASSWORD_SET_FLAG_LOCATION,0);
    1b04:	8d ed       	ldi	r24, 0xDD	; 221
    1b06:	90 e0       	ldi	r25, 0x00	; 0
    1b08:	60 e0       	ldi	r22, 0x00	; 0
    1b0a:	70 e0       	ldi	r23, 0x00	; 0
    1b0c:	0e 94 67 0c 	call	0x18ce	; 0x18ce <EEPROM_writeByte>
    1b10:	fe 01       	movw	r30, r28
    1b12:	ed 5b       	subi	r30, 0xBD	; 189
    1b14:	ff 4f       	sbci	r31, 0xFF	; 255
    1b16:	80 e0       	ldi	r24, 0x00	; 0
    1b18:	90 e0       	ldi	r25, 0x00	; 0
    1b1a:	a0 e7       	ldi	r26, 0x70	; 112
    1b1c:	b1 e4       	ldi	r27, 0x41	; 65
    1b1e:	80 83       	st	Z, r24
    1b20:	91 83       	std	Z+1, r25	; 0x01
    1b22:	a2 83       	std	Z+2, r26	; 0x02
    1b24:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b26:	8e 01       	movw	r16, r28
    1b28:	01 5c       	subi	r16, 0xC1	; 193
    1b2a:	1f 4f       	sbci	r17, 0xFF	; 255
    1b2c:	fe 01       	movw	r30, r28
    1b2e:	ed 5b       	subi	r30, 0xBD	; 189
    1b30:	ff 4f       	sbci	r31, 0xFF	; 255
    1b32:	60 81       	ld	r22, Z
    1b34:	71 81       	ldd	r23, Z+1	; 0x01
    1b36:	82 81       	ldd	r24, Z+2	; 0x02
    1b38:	93 81       	ldd	r25, Z+3	; 0x03
    1b3a:	20 e0       	ldi	r18, 0x00	; 0
    1b3c:	30 e0       	ldi	r19, 0x00	; 0
    1b3e:	4a ef       	ldi	r20, 0xFA	; 250
    1b40:	54 e4       	ldi	r21, 0x44	; 68
    1b42:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b46:	dc 01       	movw	r26, r24
    1b48:	cb 01       	movw	r24, r22
    1b4a:	f8 01       	movw	r30, r16
    1b4c:	80 83       	st	Z, r24
    1b4e:	91 83       	std	Z+1, r25	; 0x01
    1b50:	a2 83       	std	Z+2, r26	; 0x02
    1b52:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1b54:	fe 01       	movw	r30, r28
    1b56:	ff 96       	adiw	r30, 0x3f	; 63
    1b58:	60 81       	ld	r22, Z
    1b5a:	71 81       	ldd	r23, Z+1	; 0x01
    1b5c:	82 81       	ldd	r24, Z+2	; 0x02
    1b5e:	93 81       	ldd	r25, Z+3	; 0x03
    1b60:	20 e0       	ldi	r18, 0x00	; 0
    1b62:	30 e0       	ldi	r19, 0x00	; 0
    1b64:	40 e8       	ldi	r20, 0x80	; 128
    1b66:	5f e3       	ldi	r21, 0x3F	; 63
    1b68:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1b6c:	88 23       	and	r24, r24
    1b6e:	2c f4       	brge	.+10     	; 0x1b7a <main+0x16a>
		__ticks = 1;
    1b70:	81 e0       	ldi	r24, 0x01	; 1
    1b72:	90 e0       	ldi	r25, 0x00	; 0
    1b74:	9e af       	std	Y+62, r25	; 0x3e
    1b76:	8d af       	std	Y+61, r24	; 0x3d
    1b78:	46 c0       	rjmp	.+140    	; 0x1c06 <main+0x1f6>
	else if (__tmp > 65535)
    1b7a:	fe 01       	movw	r30, r28
    1b7c:	ff 96       	adiw	r30, 0x3f	; 63
    1b7e:	60 81       	ld	r22, Z
    1b80:	71 81       	ldd	r23, Z+1	; 0x01
    1b82:	82 81       	ldd	r24, Z+2	; 0x02
    1b84:	93 81       	ldd	r25, Z+3	; 0x03
    1b86:	20 e0       	ldi	r18, 0x00	; 0
    1b88:	3f ef       	ldi	r19, 0xFF	; 255
    1b8a:	4f e7       	ldi	r20, 0x7F	; 127
    1b8c:	57 e4       	ldi	r21, 0x47	; 71
    1b8e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1b92:	18 16       	cp	r1, r24
    1b94:	64 f5       	brge	.+88     	; 0x1bee <main+0x1de>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b96:	fe 01       	movw	r30, r28
    1b98:	ed 5b       	subi	r30, 0xBD	; 189
    1b9a:	ff 4f       	sbci	r31, 0xFF	; 255
    1b9c:	60 81       	ld	r22, Z
    1b9e:	71 81       	ldd	r23, Z+1	; 0x01
    1ba0:	82 81       	ldd	r24, Z+2	; 0x02
    1ba2:	93 81       	ldd	r25, Z+3	; 0x03
    1ba4:	20 e0       	ldi	r18, 0x00	; 0
    1ba6:	30 e0       	ldi	r19, 0x00	; 0
    1ba8:	40 e2       	ldi	r20, 0x20	; 32
    1baa:	51 e4       	ldi	r21, 0x41	; 65
    1bac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bb0:	dc 01       	movw	r26, r24
    1bb2:	cb 01       	movw	r24, r22
    1bb4:	bc 01       	movw	r22, r24
    1bb6:	cd 01       	movw	r24, r26
    1bb8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bbc:	dc 01       	movw	r26, r24
    1bbe:	cb 01       	movw	r24, r22
    1bc0:	9e af       	std	Y+62, r25	; 0x3e
    1bc2:	8d af       	std	Y+61, r24	; 0x3d
    1bc4:	0f c0       	rjmp	.+30     	; 0x1be4 <main+0x1d4>
    1bc6:	88 ec       	ldi	r24, 0xC8	; 200
    1bc8:	90 e0       	ldi	r25, 0x00	; 0
    1bca:	9c af       	std	Y+60, r25	; 0x3c
    1bcc:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1bce:	8b ad       	ldd	r24, Y+59	; 0x3b
    1bd0:	9c ad       	ldd	r25, Y+60	; 0x3c
    1bd2:	01 97       	sbiw	r24, 0x01	; 1
    1bd4:	f1 f7       	brne	.-4      	; 0x1bd2 <main+0x1c2>
    1bd6:	9c af       	std	Y+60, r25	; 0x3c
    1bd8:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bda:	8d ad       	ldd	r24, Y+61	; 0x3d
    1bdc:	9e ad       	ldd	r25, Y+62	; 0x3e
    1bde:	01 97       	sbiw	r24, 0x01	; 1
    1be0:	9e af       	std	Y+62, r25	; 0x3e
    1be2:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1be4:	8d ad       	ldd	r24, Y+61	; 0x3d
    1be6:	9e ad       	ldd	r25, Y+62	; 0x3e
    1be8:	00 97       	sbiw	r24, 0x00	; 0
    1bea:	69 f7       	brne	.-38     	; 0x1bc6 <main+0x1b6>
    1bec:	16 c0       	rjmp	.+44     	; 0x1c1a <main+0x20a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bee:	fe 01       	movw	r30, r28
    1bf0:	ff 96       	adiw	r30, 0x3f	; 63
    1bf2:	60 81       	ld	r22, Z
    1bf4:	71 81       	ldd	r23, Z+1	; 0x01
    1bf6:	82 81       	ldd	r24, Z+2	; 0x02
    1bf8:	93 81       	ldd	r25, Z+3	; 0x03
    1bfa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bfe:	dc 01       	movw	r26, r24
    1c00:	cb 01       	movw	r24, r22
    1c02:	9e af       	std	Y+62, r25	; 0x3e
    1c04:	8d af       	std	Y+61, r24	; 0x3d
    1c06:	8d ad       	ldd	r24, Y+61	; 0x3d
    1c08:	9e ad       	ldd	r25, Y+62	; 0x3e
    1c0a:	9a af       	std	Y+58, r25	; 0x3a
    1c0c:	89 af       	std	Y+57, r24	; 0x39
    1c0e:	89 ad       	ldd	r24, Y+57	; 0x39
    1c10:	9a ad       	ldd	r25, Y+58	; 0x3a
    1c12:	01 97       	sbiw	r24, 0x01	; 1
    1c14:	f1 f7       	brne	.-4      	; 0x1c12 <main+0x202>
    1c16:	9a af       	std	Y+58, r25	; 0x3a
    1c18:	89 af       	std	Y+57, r24	; 0x39
		_delay_ms(15);
	}

	while(1){
		uart_command = UART_recieveByte();
    1c1a:	0e 94 19 0b 	call	0x1632	; 0x1632 <UART_recieveByte>
    1c1e:	fe 01       	movw	r30, r28
    1c20:	e9 5b       	subi	r30, 0xB9	; 185
    1c22:	ff 4f       	sbci	r31, 0xFF	; 255
    1c24:	80 83       	st	Z, r24
		switch(uart_command){
    1c26:	fe 01       	movw	r30, r28
    1c28:	e9 5b       	subi	r30, 0xB9	; 185
    1c2a:	ff 4f       	sbci	r31, 0xFF	; 255
    1c2c:	80 81       	ld	r24, Z
    1c2e:	28 2f       	mov	r18, r24
    1c30:	30 e0       	ldi	r19, 0x00	; 0
    1c32:	a1 96       	adiw	r28, 0x21	; 33
    1c34:	3f af       	std	Y+63, r19	; 0x3f
    1c36:	2e af       	std	Y+62, r18	; 0x3e
    1c38:	a1 97       	sbiw	r28, 0x21	; 33
    1c3a:	a1 96       	adiw	r28, 0x21	; 33
    1c3c:	8e ad       	ldd	r24, Y+62	; 0x3e
    1c3e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1c40:	a1 97       	sbiw	r28, 0x21	; 33
    1c42:	80 35       	cpi	r24, 0x50	; 80
    1c44:	91 05       	cpc	r25, r1
    1c46:	09 f4       	brne	.+2      	; 0x1c4a <main+0x23a>
    1c48:	53 c1       	rjmp	.+678    	; 0x1ef0 <main+0x4e0>
    1c4a:	a1 96       	adiw	r28, 0x21	; 33
    1c4c:	ee ad       	ldd	r30, Y+62	; 0x3e
    1c4e:	ff ad       	ldd	r31, Y+63	; 0x3f
    1c50:	a1 97       	sbiw	r28, 0x21	; 33
    1c52:	e1 35       	cpi	r30, 0x51	; 81
    1c54:	f1 05       	cpc	r31, r1
    1c56:	cc f4       	brge	.+50     	; 0x1c8a <main+0x27a>
    1c58:	a1 96       	adiw	r28, 0x21	; 33
    1c5a:	2e ad       	ldd	r18, Y+62	; 0x3e
    1c5c:	3f ad       	ldd	r19, Y+63	; 0x3f
    1c5e:	a1 97       	sbiw	r28, 0x21	; 33
    1c60:	29 34       	cpi	r18, 0x49	; 73
    1c62:	31 05       	cpc	r19, r1
    1c64:	09 f4       	brne	.+2      	; 0x1c68 <main+0x258>
    1c66:	2d c1       	rjmp	.+602    	; 0x1ec2 <main+0x4b2>
    1c68:	a1 96       	adiw	r28, 0x21	; 33
    1c6a:	8e ad       	ldd	r24, Y+62	; 0x3e
    1c6c:	9f ad       	ldd	r25, Y+63	; 0x3f
    1c6e:	a1 97       	sbiw	r28, 0x21	; 33
    1c70:	8f 34       	cpi	r24, 0x4F	; 79
    1c72:	91 05       	cpc	r25, r1
    1c74:	09 f4       	brne	.+2      	; 0x1c78 <main+0x268>
    1c76:	36 c1       	rjmp	.+620    	; 0x1ee4 <main+0x4d4>
    1c78:	a1 96       	adiw	r28, 0x21	; 33
    1c7a:	ee ad       	ldd	r30, Y+62	; 0x3e
    1c7c:	ff ad       	ldd	r31, Y+63	; 0x3f
    1c7e:	a1 97       	sbiw	r28, 0x21	; 33
    1c80:	e1 34       	cpi	r30, 0x41	; 65
    1c82:	f1 05       	cpc	r31, r1
    1c84:	09 f4       	brne	.+2      	; 0x1c88 <main+0x278>
    1c86:	3a c1       	rjmp	.+628    	; 0x1efc <main+0x4ec>
    1c88:	c8 cf       	rjmp	.-112    	; 0x1c1a <main+0x20a>
    1c8a:	a1 96       	adiw	r28, 0x21	; 33
    1c8c:	2e ad       	ldd	r18, Y+62	; 0x3e
    1c8e:	3f ad       	ldd	r19, Y+63	; 0x3f
    1c90:	a1 97       	sbiw	r28, 0x21	; 33
    1c92:	22 35       	cpi	r18, 0x52	; 82
    1c94:	31 05       	cpc	r19, r1
    1c96:	51 f1       	breq	.+84     	; 0x1cec <main+0x2dc>
    1c98:	a1 96       	adiw	r28, 0x21	; 33
    1c9a:	8e ad       	ldd	r24, Y+62	; 0x3e
    1c9c:	9f ad       	ldd	r25, Y+63	; 0x3f
    1c9e:	a1 97       	sbiw	r28, 0x21	; 33
    1ca0:	82 35       	cpi	r24, 0x52	; 82
    1ca2:	91 05       	cpc	r25, r1
    1ca4:	4c f0       	brlt	.+18     	; 0x1cb8 <main+0x2a8>
    1ca6:	a1 96       	adiw	r28, 0x21	; 33
    1ca8:	ee ad       	ldd	r30, Y+62	; 0x3e
    1caa:	ff ad       	ldd	r31, Y+63	; 0x3f
    1cac:	a1 97       	sbiw	r28, 0x21	; 33
    1cae:	e5 35       	cpi	r30, 0x55	; 85
    1cb0:	f1 05       	cpc	r31, r1
    1cb2:	09 f4       	brne	.+2      	; 0x1cb6 <main+0x2a6>
    1cb4:	d1 c0       	rjmp	.+418    	; 0x1e58 <main+0x448>
    1cb6:	b1 cf       	rjmp	.-158    	; 0x1c1a <main+0x20a>
		case IS_PASSWORD_SETTED:
			password_is_set_f = 0;
    1cb8:	fe 01       	movw	r30, r28
    1cba:	ed 5a       	subi	r30, 0xAD	; 173
    1cbc:	ff 4f       	sbci	r31, 0xFF	; 255
    1cbe:	10 82       	st	Z, r1
			EEPROM_readByte(IS_PASSWORD_SET_FLAG_LOCATION, &password_is_set_f);
    1cc0:	9e 01       	movw	r18, r28
    1cc2:	2d 5a       	subi	r18, 0xAD	; 173
    1cc4:	3f 4f       	sbci	r19, 0xFF	; 255
    1cc6:	8d ed       	ldi	r24, 0xDD	; 221
    1cc8:	90 e0       	ldi	r25, 0x00	; 0
    1cca:	b9 01       	movw	r22, r18
    1ccc:	0e 94 a8 0c 	call	0x1950	; 0x1950 <EEPROM_readByte>
			if(password_is_set_f){
    1cd0:	fe 01       	movw	r30, r28
    1cd2:	ed 5a       	subi	r30, 0xAD	; 173
    1cd4:	ff 4f       	sbci	r31, 0xFF	; 255
    1cd6:	80 81       	ld	r24, Z
    1cd8:	88 23       	and	r24, r24
    1cda:	21 f0       	breq	.+8      	; 0x1ce4 <main+0x2d4>
				UART_sendByte(SETTED);
    1cdc:	87 e5       	ldi	r24, 0x57	; 87
    1cde:	0e 94 02 0b 	call	0x1604	; 0x1604 <UART_sendByte>
    1ce2:	9b cf       	rjmp	.-202    	; 0x1c1a <main+0x20a>
			}else{
				UART_sendByte(NOT_SETTED);
    1ce4:	85 e4       	ldi	r24, 0x45	; 69
    1ce6:	0e 94 02 0b 	call	0x1604	; 0x1604 <UART_sendByte>
    1cea:	97 cf       	rjmp	.-210    	; 0x1c1a <main+0x20a>
			}
			break;
		case GET_READY_FOR_PASSWORD:
			passwords_are_matched_f = 1;
    1cec:	fe 01       	movw	r30, r28
    1cee:	e8 5b       	subi	r30, 0xB8	; 184
    1cf0:	ff 4f       	sbci	r31, 0xFF	; 255
    1cf2:	81 e0       	ldi	r24, 0x01	; 1
    1cf4:	80 83       	st	Z, r24
			recievePassword(password_buffer);
    1cf6:	ce 01       	movw	r24, r28
    1cf8:	87 5b       	subi	r24, 0xB7	; 183
    1cfa:	9f 4f       	sbci	r25, 0xFF	; 255
    1cfc:	0e 94 3e 11 	call	0x227c	; 0x227c <recievePassword>
			for(i_counter = 0; i_counter < PASSWORD_SIZE; i_counter++){
    1d00:	10 92 79 00 	sts	0x0079, r1
    1d04:	96 c0       	rjmp	.+300    	; 0x1e32 <main+0x422>
				EEPROM_readByte(i_counter,&password_temp_check);
    1d06:	80 91 79 00 	lds	r24, 0x0079
    1d0a:	88 2f       	mov	r24, r24
    1d0c:	90 e0       	ldi	r25, 0x00	; 0
    1d0e:	9e 01       	movw	r18, r28
    1d10:	2b 5a       	subi	r18, 0xAB	; 171
    1d12:	3f 4f       	sbci	r19, 0xFF	; 255
    1d14:	b9 01       	movw	r22, r18
    1d16:	0e 94 a8 0c 	call	0x1950	; 0x1950 <EEPROM_readByte>
				if(password_buffer[i_counter] != password_temp_check){
    1d1a:	80 91 79 00 	lds	r24, 0x0079
    1d1e:	28 2f       	mov	r18, r24
    1d20:	30 e0       	ldi	r19, 0x00	; 0
    1d22:	ce 01       	movw	r24, r28
    1d24:	87 5b       	subi	r24, 0xB7	; 183
    1d26:	9f 4f       	sbci	r25, 0xFF	; 255
    1d28:	fc 01       	movw	r30, r24
    1d2a:	e2 0f       	add	r30, r18
    1d2c:	f3 1f       	adc	r31, r19
    1d2e:	90 81       	ld	r25, Z
    1d30:	fe 01       	movw	r30, r28
    1d32:	eb 5a       	subi	r30, 0xAB	; 171
    1d34:	ff 4f       	sbci	r31, 0xFF	; 255
    1d36:	80 81       	ld	r24, Z
    1d38:	98 17       	cp	r25, r24
    1d3a:	21 f0       	breq	.+8      	; 0x1d44 <main+0x334>
					passwords_are_matched_f = 0;
    1d3c:	fe 01       	movw	r30, r28
    1d3e:	e8 5b       	subi	r30, 0xB8	; 184
    1d40:	ff 4f       	sbci	r31, 0xFF	; 255
    1d42:	10 82       	st	Z, r1
    1d44:	80 e0       	ldi	r24, 0x00	; 0
    1d46:	90 e0       	ldi	r25, 0x00	; 0
    1d48:	a0 e7       	ldi	r26, 0x70	; 112
    1d4a:	b1 e4       	ldi	r27, 0x41	; 65
    1d4c:	8d ab       	std	Y+53, r24	; 0x35
    1d4e:	9e ab       	std	Y+54, r25	; 0x36
    1d50:	af ab       	std	Y+55, r26	; 0x37
    1d52:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d54:	6d a9       	ldd	r22, Y+53	; 0x35
    1d56:	7e a9       	ldd	r23, Y+54	; 0x36
    1d58:	8f a9       	ldd	r24, Y+55	; 0x37
    1d5a:	98 ad       	ldd	r25, Y+56	; 0x38
    1d5c:	20 e0       	ldi	r18, 0x00	; 0
    1d5e:	30 e0       	ldi	r19, 0x00	; 0
    1d60:	4a ef       	ldi	r20, 0xFA	; 250
    1d62:	54 e4       	ldi	r21, 0x44	; 68
    1d64:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d68:	dc 01       	movw	r26, r24
    1d6a:	cb 01       	movw	r24, r22
    1d6c:	89 ab       	std	Y+49, r24	; 0x31
    1d6e:	9a ab       	std	Y+50, r25	; 0x32
    1d70:	ab ab       	std	Y+51, r26	; 0x33
    1d72:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1d74:	69 a9       	ldd	r22, Y+49	; 0x31
    1d76:	7a a9       	ldd	r23, Y+50	; 0x32
    1d78:	8b a9       	ldd	r24, Y+51	; 0x33
    1d7a:	9c a9       	ldd	r25, Y+52	; 0x34
    1d7c:	20 e0       	ldi	r18, 0x00	; 0
    1d7e:	30 e0       	ldi	r19, 0x00	; 0
    1d80:	40 e8       	ldi	r20, 0x80	; 128
    1d82:	5f e3       	ldi	r21, 0x3F	; 63
    1d84:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d88:	88 23       	and	r24, r24
    1d8a:	2c f4       	brge	.+10     	; 0x1d96 <main+0x386>
		__ticks = 1;
    1d8c:	81 e0       	ldi	r24, 0x01	; 1
    1d8e:	90 e0       	ldi	r25, 0x00	; 0
    1d90:	98 ab       	std	Y+48, r25	; 0x30
    1d92:	8f a7       	std	Y+47, r24	; 0x2f
    1d94:	3f c0       	rjmp	.+126    	; 0x1e14 <main+0x404>
	else if (__tmp > 65535)
    1d96:	69 a9       	ldd	r22, Y+49	; 0x31
    1d98:	7a a9       	ldd	r23, Y+50	; 0x32
    1d9a:	8b a9       	ldd	r24, Y+51	; 0x33
    1d9c:	9c a9       	ldd	r25, Y+52	; 0x34
    1d9e:	20 e0       	ldi	r18, 0x00	; 0
    1da0:	3f ef       	ldi	r19, 0xFF	; 255
    1da2:	4f e7       	ldi	r20, 0x7F	; 127
    1da4:	57 e4       	ldi	r21, 0x47	; 71
    1da6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1daa:	18 16       	cp	r1, r24
    1dac:	4c f5       	brge	.+82     	; 0x1e00 <main+0x3f0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dae:	6d a9       	ldd	r22, Y+53	; 0x35
    1db0:	7e a9       	ldd	r23, Y+54	; 0x36
    1db2:	8f a9       	ldd	r24, Y+55	; 0x37
    1db4:	98 ad       	ldd	r25, Y+56	; 0x38
    1db6:	20 e0       	ldi	r18, 0x00	; 0
    1db8:	30 e0       	ldi	r19, 0x00	; 0
    1dba:	40 e2       	ldi	r20, 0x20	; 32
    1dbc:	51 e4       	ldi	r21, 0x41	; 65
    1dbe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dc2:	dc 01       	movw	r26, r24
    1dc4:	cb 01       	movw	r24, r22
    1dc6:	bc 01       	movw	r22, r24
    1dc8:	cd 01       	movw	r24, r26
    1dca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1dce:	dc 01       	movw	r26, r24
    1dd0:	cb 01       	movw	r24, r22
    1dd2:	98 ab       	std	Y+48, r25	; 0x30
    1dd4:	8f a7       	std	Y+47, r24	; 0x2f
    1dd6:	0f c0       	rjmp	.+30     	; 0x1df6 <main+0x3e6>
    1dd8:	88 ec       	ldi	r24, 0xC8	; 200
    1dda:	90 e0       	ldi	r25, 0x00	; 0
    1ddc:	9e a7       	std	Y+46, r25	; 0x2e
    1dde:	8d a7       	std	Y+45, r24	; 0x2d
    1de0:	8d a5       	ldd	r24, Y+45	; 0x2d
    1de2:	9e a5       	ldd	r25, Y+46	; 0x2e
    1de4:	01 97       	sbiw	r24, 0x01	; 1
    1de6:	f1 f7       	brne	.-4      	; 0x1de4 <main+0x3d4>
    1de8:	9e a7       	std	Y+46, r25	; 0x2e
    1dea:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1dec:	8f a5       	ldd	r24, Y+47	; 0x2f
    1dee:	98 a9       	ldd	r25, Y+48	; 0x30
    1df0:	01 97       	sbiw	r24, 0x01	; 1
    1df2:	98 ab       	std	Y+48, r25	; 0x30
    1df4:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1df6:	8f a5       	ldd	r24, Y+47	; 0x2f
    1df8:	98 a9       	ldd	r25, Y+48	; 0x30
    1dfa:	00 97       	sbiw	r24, 0x00	; 0
    1dfc:	69 f7       	brne	.-38     	; 0x1dd8 <main+0x3c8>
    1dfe:	14 c0       	rjmp	.+40     	; 0x1e28 <main+0x418>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e00:	69 a9       	ldd	r22, Y+49	; 0x31
    1e02:	7a a9       	ldd	r23, Y+50	; 0x32
    1e04:	8b a9       	ldd	r24, Y+51	; 0x33
    1e06:	9c a9       	ldd	r25, Y+52	; 0x34
    1e08:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e0c:	dc 01       	movw	r26, r24
    1e0e:	cb 01       	movw	r24, r22
    1e10:	98 ab       	std	Y+48, r25	; 0x30
    1e12:	8f a7       	std	Y+47, r24	; 0x2f
    1e14:	8f a5       	ldd	r24, Y+47	; 0x2f
    1e16:	98 a9       	ldd	r25, Y+48	; 0x30
    1e18:	9c a7       	std	Y+44, r25	; 0x2c
    1e1a:	8b a7       	std	Y+43, r24	; 0x2b
    1e1c:	8b a5       	ldd	r24, Y+43	; 0x2b
    1e1e:	9c a5       	ldd	r25, Y+44	; 0x2c
    1e20:	01 97       	sbiw	r24, 0x01	; 1
    1e22:	f1 f7       	brne	.-4      	; 0x1e20 <main+0x410>
    1e24:	9c a7       	std	Y+44, r25	; 0x2c
    1e26:	8b a7       	std	Y+43, r24	; 0x2b
			}
			break;
		case GET_READY_FOR_PASSWORD:
			passwords_are_matched_f = 1;
			recievePassword(password_buffer);
			for(i_counter = 0; i_counter < PASSWORD_SIZE; i_counter++){
    1e28:	80 91 79 00 	lds	r24, 0x0079
    1e2c:	8f 5f       	subi	r24, 0xFF	; 255
    1e2e:	80 93 79 00 	sts	0x0079, r24
    1e32:	80 91 79 00 	lds	r24, 0x0079
    1e36:	85 30       	cpi	r24, 0x05	; 5
    1e38:	08 f4       	brcc	.+2      	; 0x1e3c <main+0x42c>
    1e3a:	65 cf       	rjmp	.-310    	; 0x1d06 <main+0x2f6>
				if(password_buffer[i_counter] != password_temp_check){
					passwords_are_matched_f = 0;
				}
				_delay_ms(15);
			}
			if(passwords_are_matched_f){
    1e3c:	fe 01       	movw	r30, r28
    1e3e:	e8 5b       	subi	r30, 0xB8	; 184
    1e40:	ff 4f       	sbci	r31, 0xFF	; 255
    1e42:	80 81       	ld	r24, Z
    1e44:	88 23       	and	r24, r24
    1e46:	21 f0       	breq	.+8      	; 0x1e50 <main+0x440>
				UART_sendByte(CORRECT_PASSWORD);
    1e48:	84 e5       	ldi	r24, 0x54	; 84
    1e4a:	0e 94 02 0b 	call	0x1604	; 0x1604 <UART_sendByte>
    1e4e:	e5 ce       	rjmp	.-566    	; 0x1c1a <main+0x20a>
			}else{
				UART_sendByte(NOT_CORRECT_PASSWORD);
    1e50:	89 e5       	ldi	r24, 0x59	; 89
    1e52:	0e 94 02 0b 	call	0x1604	; 0x1604 <UART_sendByte>
    1e56:	e1 ce       	rjmp	.-574    	; 0x1c1a <main+0x20a>
			}
			break;
		case OPEN_DOOR:
			Timer1_init(&Timer1_config);
    1e58:	88 e6       	ldi	r24, 0x68	; 104
    1e5a:	90 e0       	ldi	r25, 0x00	; 0
    1e5c:	0e 94 06 09 	call	0x120c	; 0x120c <Timer1_init>
			DcMotor_Rotate(CW, FULL_SPEED);
    1e60:	80 e0       	ldi	r24, 0x00	; 0
    1e62:	64 e6       	ldi	r22, 0x64	; 100
    1e64:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <DcMotor_Rotate>
			while(timer1_ticks != 15);
    1e68:	80 91 78 00 	lds	r24, 0x0078
    1e6c:	8f 30       	cpi	r24, 0x0F	; 15
    1e6e:	e1 f7       	brne	.-8      	; 0x1e68 <main+0x458>
			timer1_ticks = 0;
    1e70:	10 92 78 00 	sts	0x0078, r1
			Timer1_deinit();
    1e74:	0e 94 68 09 	call	0x12d0	; 0x12d0 <Timer1_deinit>

			Timer1_init(&Timer1_config);
    1e78:	88 e6       	ldi	r24, 0x68	; 104
    1e7a:	90 e0       	ldi	r25, 0x00	; 0
    1e7c:	0e 94 06 09 	call	0x120c	; 0x120c <Timer1_init>
			DcMotor_Rotate(STOP, ZERO_SPEED);
    1e80:	82 e0       	ldi	r24, 0x02	; 2
    1e82:	60 e0       	ldi	r22, 0x00	; 0
    1e84:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <DcMotor_Rotate>
			while(timer1_ticks != 3);
    1e88:	80 91 78 00 	lds	r24, 0x0078
    1e8c:	83 30       	cpi	r24, 0x03	; 3
    1e8e:	e1 f7       	brne	.-8      	; 0x1e88 <main+0x478>
			timer1_ticks = 0;
    1e90:	10 92 78 00 	sts	0x0078, r1
			Timer1_deinit();
    1e94:	0e 94 68 09 	call	0x12d0	; 0x12d0 <Timer1_deinit>

			Timer1_init(&Timer1_config);
    1e98:	88 e6       	ldi	r24, 0x68	; 104
    1e9a:	90 e0       	ldi	r25, 0x00	; 0
    1e9c:	0e 94 06 09 	call	0x120c	; 0x120c <Timer1_init>
			DcMotor_Rotate(A_CW, FULL_SPEED);
    1ea0:	81 e0       	ldi	r24, 0x01	; 1
    1ea2:	64 e6       	ldi	r22, 0x64	; 100
    1ea4:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <DcMotor_Rotate>
			while(timer1_ticks != 15);
    1ea8:	80 91 78 00 	lds	r24, 0x0078
    1eac:	8f 30       	cpi	r24, 0x0F	; 15
    1eae:	e1 f7       	brne	.-8      	; 0x1ea8 <main+0x498>
			timer1_ticks = 0;
    1eb0:	10 92 78 00 	sts	0x0078, r1
			Timer1_deinit();
    1eb4:	0e 94 68 09 	call	0x12d0	; 0x12d0 <Timer1_deinit>

			DcMotor_Rotate(STOP, ZERO_SPEED);
    1eb8:	82 e0       	ldi	r24, 0x02	; 2
    1eba:	60 e0       	ldi	r22, 0x00	; 0
    1ebc:	0e 94 d8 0b 	call	0x17b0	; 0x17b0 <DcMotor_Rotate>
    1ec0:	ac ce       	rjmp	.-680    	; 0x1c1a <main+0x20a>
			break;
		case ERROR_ACTION:
			Timer1_init(&Timer1_config);
    1ec2:	88 e6       	ldi	r24, 0x68	; 104
    1ec4:	90 e0       	ldi	r25, 0x00	; 0
    1ec6:	0e 94 06 09 	call	0x120c	; 0x120c <Timer1_init>
			Buzzer_on();
    1eca:	0e 94 a5 0b 	call	0x174a	; 0x174a <Buzzer_on>
			while(timer1_ticks != 60);
    1ece:	80 91 78 00 	lds	r24, 0x0078
    1ed2:	8c 33       	cpi	r24, 0x3C	; 60
    1ed4:	e1 f7       	brne	.-8      	; 0x1ece <main+0x4be>
			timer1_ticks = 0;
    1ed6:	10 92 78 00 	sts	0x0078, r1
			Timer1_deinit();
    1eda:	0e 94 68 09 	call	0x12d0	; 0x12d0 <Timer1_deinit>
			Buzzer_off();
    1ede:	0e 94 b1 0b 	call	0x1762	; 0x1762 <Buzzer_off>
    1ee2:	9b ce       	rjmp	.-714    	; 0x1c1a <main+0x20a>
			break;
		case GET_READY_FOR_PASSWORD_ONE:
			recievePassword(password_buffer);
    1ee4:	ce 01       	movw	r24, r28
    1ee6:	87 5b       	subi	r24, 0xB7	; 183
    1ee8:	9f 4f       	sbci	r25, 0xFF	; 255
    1eea:	0e 94 3e 11 	call	0x227c	; 0x227c <recievePassword>
    1eee:	95 ce       	rjmp	.-726    	; 0x1c1a <main+0x20a>
			break;
		case GET_READY_FOR_PASSWORD_TWO:
			recievePassword(password_check_buffer);
    1ef0:	ce 01       	movw	r24, r28
    1ef2:	82 5b       	subi	r24, 0xB2	; 178
    1ef4:	9f 4f       	sbci	r25, 0xFF	; 255
    1ef6:	0e 94 3e 11 	call	0x227c	; 0x227c <recievePassword>
    1efa:	8f ce       	rjmp	.-738    	; 0x1c1a <main+0x20a>
			break;
		case IS_MATCHED:
			passwords_are_matched_f = 1;
    1efc:	fe 01       	movw	r30, r28
    1efe:	e8 5b       	subi	r30, 0xB8	; 184
    1f00:	ff 4f       	sbci	r31, 0xFF	; 255
    1f02:	81 e0       	ldi	r24, 0x01	; 1
    1f04:	80 83       	st	Z, r24

			for(i_counter = 0; i_counter < PASSWORD_SIZE; i_counter++){
    1f06:	10 92 79 00 	sts	0x0079, r1
    1f0a:	22 c0       	rjmp	.+68     	; 0x1f50 <main+0x540>
				if(password_buffer[i_counter] != password_check_buffer[i_counter]){
    1f0c:	80 91 79 00 	lds	r24, 0x0079
    1f10:	28 2f       	mov	r18, r24
    1f12:	30 e0       	ldi	r19, 0x00	; 0
    1f14:	ce 01       	movw	r24, r28
    1f16:	87 5b       	subi	r24, 0xB7	; 183
    1f18:	9f 4f       	sbci	r25, 0xFF	; 255
    1f1a:	fc 01       	movw	r30, r24
    1f1c:	e2 0f       	add	r30, r18
    1f1e:	f3 1f       	adc	r31, r19
    1f20:	40 81       	ld	r20, Z
    1f22:	80 91 79 00 	lds	r24, 0x0079
    1f26:	28 2f       	mov	r18, r24
    1f28:	30 e0       	ldi	r19, 0x00	; 0
    1f2a:	ce 01       	movw	r24, r28
    1f2c:	82 5b       	subi	r24, 0xB2	; 178
    1f2e:	9f 4f       	sbci	r25, 0xFF	; 255
    1f30:	fc 01       	movw	r30, r24
    1f32:	e2 0f       	add	r30, r18
    1f34:	f3 1f       	adc	r31, r19
    1f36:	80 81       	ld	r24, Z
    1f38:	48 17       	cp	r20, r24
    1f3a:	29 f0       	breq	.+10     	; 0x1f46 <main+0x536>
					passwords_are_matched_f = 0;
    1f3c:	fe 01       	movw	r30, r28
    1f3e:	e8 5b       	subi	r30, 0xB8	; 184
    1f40:	ff 4f       	sbci	r31, 0xFF	; 255
    1f42:	10 82       	st	Z, r1
    1f44:	09 c0       	rjmp	.+18     	; 0x1f58 <main+0x548>
			recievePassword(password_check_buffer);
			break;
		case IS_MATCHED:
			passwords_are_matched_f = 1;

			for(i_counter = 0; i_counter < PASSWORD_SIZE; i_counter++){
    1f46:	80 91 79 00 	lds	r24, 0x0079
    1f4a:	8f 5f       	subi	r24, 0xFF	; 255
    1f4c:	80 93 79 00 	sts	0x0079, r24
    1f50:	80 91 79 00 	lds	r24, 0x0079
    1f54:	85 30       	cpi	r24, 0x05	; 5
    1f56:	d0 f2       	brcs	.-76     	; 0x1f0c <main+0x4fc>
				if(password_buffer[i_counter] != password_check_buffer[i_counter]){
					passwords_are_matched_f = 0;
					break;
				}
			}
			if(passwords_are_matched_f){
    1f58:	fe 01       	movw	r30, r28
    1f5a:	e8 5b       	subi	r30, 0xB8	; 184
    1f5c:	ff 4f       	sbci	r31, 0xFF	; 255
    1f5e:	80 81       	ld	r24, Z
    1f60:	88 23       	and	r24, r24
    1f62:	09 f4       	brne	.+2      	; 0x1f66 <main+0x556>
    1f64:	15 c1       	rjmp	.+554    	; 0x2190 <main+0x780>
				UART_sendByte(MATCHED);
    1f66:	83 e5       	ldi	r24, 0x53	; 83
    1f68:	0e 94 02 0b 	call	0x1604	; 0x1604 <UART_sendByte>

				EEPROM_writeByte(IS_PASSWORD_SET_FLAG_LOCATION, passwords_are_matched_f);
    1f6c:	fe 01       	movw	r30, r28
    1f6e:	e8 5b       	subi	r30, 0xB8	; 184
    1f70:	ff 4f       	sbci	r31, 0xFF	; 255
    1f72:	80 81       	ld	r24, Z
    1f74:	28 2f       	mov	r18, r24
    1f76:	30 e0       	ldi	r19, 0x00	; 0
    1f78:	8d ed       	ldi	r24, 0xDD	; 221
    1f7a:	90 e0       	ldi	r25, 0x00	; 0
    1f7c:	b9 01       	movw	r22, r18
    1f7e:	0e 94 67 0c 	call	0x18ce	; 0x18ce <EEPROM_writeByte>
    1f82:	80 e0       	ldi	r24, 0x00	; 0
    1f84:	90 e0       	ldi	r25, 0x00	; 0
    1f86:	a0 e7       	ldi	r26, 0x70	; 112
    1f88:	b1 e4       	ldi	r27, 0x41	; 65
    1f8a:	8f a3       	std	Y+39, r24	; 0x27
    1f8c:	98 a7       	std	Y+40, r25	; 0x28
    1f8e:	a9 a7       	std	Y+41, r26	; 0x29
    1f90:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f92:	6f a1       	ldd	r22, Y+39	; 0x27
    1f94:	78 a5       	ldd	r23, Y+40	; 0x28
    1f96:	89 a5       	ldd	r24, Y+41	; 0x29
    1f98:	9a a5       	ldd	r25, Y+42	; 0x2a
    1f9a:	20 e0       	ldi	r18, 0x00	; 0
    1f9c:	30 e0       	ldi	r19, 0x00	; 0
    1f9e:	4a ef       	ldi	r20, 0xFA	; 250
    1fa0:	54 e4       	ldi	r21, 0x44	; 68
    1fa2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fa6:	dc 01       	movw	r26, r24
    1fa8:	cb 01       	movw	r24, r22
    1faa:	8b a3       	std	Y+35, r24	; 0x23
    1fac:	9c a3       	std	Y+36, r25	; 0x24
    1fae:	ad a3       	std	Y+37, r26	; 0x25
    1fb0:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1fb2:	6b a1       	ldd	r22, Y+35	; 0x23
    1fb4:	7c a1       	ldd	r23, Y+36	; 0x24
    1fb6:	8d a1       	ldd	r24, Y+37	; 0x25
    1fb8:	9e a1       	ldd	r25, Y+38	; 0x26
    1fba:	20 e0       	ldi	r18, 0x00	; 0
    1fbc:	30 e0       	ldi	r19, 0x00	; 0
    1fbe:	40 e8       	ldi	r20, 0x80	; 128
    1fc0:	5f e3       	ldi	r21, 0x3F	; 63
    1fc2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1fc6:	88 23       	and	r24, r24
    1fc8:	2c f4       	brge	.+10     	; 0x1fd4 <main+0x5c4>
		__ticks = 1;
    1fca:	81 e0       	ldi	r24, 0x01	; 1
    1fcc:	90 e0       	ldi	r25, 0x00	; 0
    1fce:	9a a3       	std	Y+34, r25	; 0x22
    1fd0:	89 a3       	std	Y+33, r24	; 0x21
    1fd2:	3f c0       	rjmp	.+126    	; 0x2052 <main+0x642>
	else if (__tmp > 65535)
    1fd4:	6b a1       	ldd	r22, Y+35	; 0x23
    1fd6:	7c a1       	ldd	r23, Y+36	; 0x24
    1fd8:	8d a1       	ldd	r24, Y+37	; 0x25
    1fda:	9e a1       	ldd	r25, Y+38	; 0x26
    1fdc:	20 e0       	ldi	r18, 0x00	; 0
    1fde:	3f ef       	ldi	r19, 0xFF	; 255
    1fe0:	4f e7       	ldi	r20, 0x7F	; 127
    1fe2:	57 e4       	ldi	r21, 0x47	; 71
    1fe4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1fe8:	18 16       	cp	r1, r24
    1fea:	4c f5       	brge	.+82     	; 0x203e <main+0x62e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fec:	6f a1       	ldd	r22, Y+39	; 0x27
    1fee:	78 a5       	ldd	r23, Y+40	; 0x28
    1ff0:	89 a5       	ldd	r24, Y+41	; 0x29
    1ff2:	9a a5       	ldd	r25, Y+42	; 0x2a
    1ff4:	20 e0       	ldi	r18, 0x00	; 0
    1ff6:	30 e0       	ldi	r19, 0x00	; 0
    1ff8:	40 e2       	ldi	r20, 0x20	; 32
    1ffa:	51 e4       	ldi	r21, 0x41	; 65
    1ffc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2000:	dc 01       	movw	r26, r24
    2002:	cb 01       	movw	r24, r22
    2004:	bc 01       	movw	r22, r24
    2006:	cd 01       	movw	r24, r26
    2008:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    200c:	dc 01       	movw	r26, r24
    200e:	cb 01       	movw	r24, r22
    2010:	9a a3       	std	Y+34, r25	; 0x22
    2012:	89 a3       	std	Y+33, r24	; 0x21
    2014:	0f c0       	rjmp	.+30     	; 0x2034 <main+0x624>
    2016:	88 ec       	ldi	r24, 0xC8	; 200
    2018:	90 e0       	ldi	r25, 0x00	; 0
    201a:	98 a3       	std	Y+32, r25	; 0x20
    201c:	8f 8f       	std	Y+31, r24	; 0x1f
    201e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2020:	98 a1       	ldd	r25, Y+32	; 0x20
    2022:	01 97       	sbiw	r24, 0x01	; 1
    2024:	f1 f7       	brne	.-4      	; 0x2022 <main+0x612>
    2026:	98 a3       	std	Y+32, r25	; 0x20
    2028:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    202a:	89 a1       	ldd	r24, Y+33	; 0x21
    202c:	9a a1       	ldd	r25, Y+34	; 0x22
    202e:	01 97       	sbiw	r24, 0x01	; 1
    2030:	9a a3       	std	Y+34, r25	; 0x22
    2032:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2034:	89 a1       	ldd	r24, Y+33	; 0x21
    2036:	9a a1       	ldd	r25, Y+34	; 0x22
    2038:	00 97       	sbiw	r24, 0x00	; 0
    203a:	69 f7       	brne	.-38     	; 0x2016 <main+0x606>
    203c:	14 c0       	rjmp	.+40     	; 0x2066 <main+0x656>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    203e:	6b a1       	ldd	r22, Y+35	; 0x23
    2040:	7c a1       	ldd	r23, Y+36	; 0x24
    2042:	8d a1       	ldd	r24, Y+37	; 0x25
    2044:	9e a1       	ldd	r25, Y+38	; 0x26
    2046:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    204a:	dc 01       	movw	r26, r24
    204c:	cb 01       	movw	r24, r22
    204e:	9a a3       	std	Y+34, r25	; 0x22
    2050:	89 a3       	std	Y+33, r24	; 0x21
    2052:	89 a1       	ldd	r24, Y+33	; 0x21
    2054:	9a a1       	ldd	r25, Y+34	; 0x22
    2056:	9e 8f       	std	Y+30, r25	; 0x1e
    2058:	8d 8f       	std	Y+29, r24	; 0x1d
    205a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    205c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    205e:	01 97       	sbiw	r24, 0x01	; 1
    2060:	f1 f7       	brne	.-4      	; 0x205e <main+0x64e>
    2062:	9e 8f       	std	Y+30, r25	; 0x1e
    2064:	8d 8f       	std	Y+29, r24	; 0x1d
				_delay_ms(15);

				for(i_counter = 0; i_counter < PASSWORD_SIZE; i_counter++){
    2066:	10 92 79 00 	sts	0x0079, r1
    206a:	8c c0       	rjmp	.+280    	; 0x2184 <main+0x774>
					EEPROM_writeByte(i_counter, password_buffer[i_counter]);
    206c:	80 91 79 00 	lds	r24, 0x0079
    2070:	48 2f       	mov	r20, r24
    2072:	50 e0       	ldi	r21, 0x00	; 0
    2074:	80 91 79 00 	lds	r24, 0x0079
    2078:	28 2f       	mov	r18, r24
    207a:	30 e0       	ldi	r19, 0x00	; 0
    207c:	ce 01       	movw	r24, r28
    207e:	87 5b       	subi	r24, 0xB7	; 183
    2080:	9f 4f       	sbci	r25, 0xFF	; 255
    2082:	fc 01       	movw	r30, r24
    2084:	e2 0f       	add	r30, r18
    2086:	f3 1f       	adc	r31, r19
    2088:	80 81       	ld	r24, Z
    208a:	28 2f       	mov	r18, r24
    208c:	30 e0       	ldi	r19, 0x00	; 0
    208e:	ca 01       	movw	r24, r20
    2090:	b9 01       	movw	r22, r18
    2092:	0e 94 67 0c 	call	0x18ce	; 0x18ce <EEPROM_writeByte>
    2096:	80 e0       	ldi	r24, 0x00	; 0
    2098:	90 e0       	ldi	r25, 0x00	; 0
    209a:	a0 e7       	ldi	r26, 0x70	; 112
    209c:	b1 e4       	ldi	r27, 0x41	; 65
    209e:	89 8f       	std	Y+25, r24	; 0x19
    20a0:	9a 8f       	std	Y+26, r25	; 0x1a
    20a2:	ab 8f       	std	Y+27, r26	; 0x1b
    20a4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    20a6:	69 8d       	ldd	r22, Y+25	; 0x19
    20a8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    20aa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    20ac:	9c 8d       	ldd	r25, Y+28	; 0x1c
    20ae:	20 e0       	ldi	r18, 0x00	; 0
    20b0:	30 e0       	ldi	r19, 0x00	; 0
    20b2:	4a ef       	ldi	r20, 0xFA	; 250
    20b4:	54 e4       	ldi	r21, 0x44	; 68
    20b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20ba:	dc 01       	movw	r26, r24
    20bc:	cb 01       	movw	r24, r22
    20be:	8d 8b       	std	Y+21, r24	; 0x15
    20c0:	9e 8b       	std	Y+22, r25	; 0x16
    20c2:	af 8b       	std	Y+23, r26	; 0x17
    20c4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    20c6:	6d 89       	ldd	r22, Y+21	; 0x15
    20c8:	7e 89       	ldd	r23, Y+22	; 0x16
    20ca:	8f 89       	ldd	r24, Y+23	; 0x17
    20cc:	98 8d       	ldd	r25, Y+24	; 0x18
    20ce:	20 e0       	ldi	r18, 0x00	; 0
    20d0:	30 e0       	ldi	r19, 0x00	; 0
    20d2:	40 e8       	ldi	r20, 0x80	; 128
    20d4:	5f e3       	ldi	r21, 0x3F	; 63
    20d6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    20da:	88 23       	and	r24, r24
    20dc:	2c f4       	brge	.+10     	; 0x20e8 <main+0x6d8>
		__ticks = 1;
    20de:	81 e0       	ldi	r24, 0x01	; 1
    20e0:	90 e0       	ldi	r25, 0x00	; 0
    20e2:	9c 8b       	std	Y+20, r25	; 0x14
    20e4:	8b 8b       	std	Y+19, r24	; 0x13
    20e6:	3f c0       	rjmp	.+126    	; 0x2166 <main+0x756>
	else if (__tmp > 65535)
    20e8:	6d 89       	ldd	r22, Y+21	; 0x15
    20ea:	7e 89       	ldd	r23, Y+22	; 0x16
    20ec:	8f 89       	ldd	r24, Y+23	; 0x17
    20ee:	98 8d       	ldd	r25, Y+24	; 0x18
    20f0:	20 e0       	ldi	r18, 0x00	; 0
    20f2:	3f ef       	ldi	r19, 0xFF	; 255
    20f4:	4f e7       	ldi	r20, 0x7F	; 127
    20f6:	57 e4       	ldi	r21, 0x47	; 71
    20f8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    20fc:	18 16       	cp	r1, r24
    20fe:	4c f5       	brge	.+82     	; 0x2152 <main+0x742>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2100:	69 8d       	ldd	r22, Y+25	; 0x19
    2102:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2104:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2106:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2108:	20 e0       	ldi	r18, 0x00	; 0
    210a:	30 e0       	ldi	r19, 0x00	; 0
    210c:	40 e2       	ldi	r20, 0x20	; 32
    210e:	51 e4       	ldi	r21, 0x41	; 65
    2110:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2114:	dc 01       	movw	r26, r24
    2116:	cb 01       	movw	r24, r22
    2118:	bc 01       	movw	r22, r24
    211a:	cd 01       	movw	r24, r26
    211c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2120:	dc 01       	movw	r26, r24
    2122:	cb 01       	movw	r24, r22
    2124:	9c 8b       	std	Y+20, r25	; 0x14
    2126:	8b 8b       	std	Y+19, r24	; 0x13
    2128:	0f c0       	rjmp	.+30     	; 0x2148 <main+0x738>
    212a:	88 ec       	ldi	r24, 0xC8	; 200
    212c:	90 e0       	ldi	r25, 0x00	; 0
    212e:	9a 8b       	std	Y+18, r25	; 0x12
    2130:	89 8b       	std	Y+17, r24	; 0x11
    2132:	89 89       	ldd	r24, Y+17	; 0x11
    2134:	9a 89       	ldd	r25, Y+18	; 0x12
    2136:	01 97       	sbiw	r24, 0x01	; 1
    2138:	f1 f7       	brne	.-4      	; 0x2136 <main+0x726>
    213a:	9a 8b       	std	Y+18, r25	; 0x12
    213c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    213e:	8b 89       	ldd	r24, Y+19	; 0x13
    2140:	9c 89       	ldd	r25, Y+20	; 0x14
    2142:	01 97       	sbiw	r24, 0x01	; 1
    2144:	9c 8b       	std	Y+20, r25	; 0x14
    2146:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2148:	8b 89       	ldd	r24, Y+19	; 0x13
    214a:	9c 89       	ldd	r25, Y+20	; 0x14
    214c:	00 97       	sbiw	r24, 0x00	; 0
    214e:	69 f7       	brne	.-38     	; 0x212a <main+0x71a>
    2150:	14 c0       	rjmp	.+40     	; 0x217a <main+0x76a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2152:	6d 89       	ldd	r22, Y+21	; 0x15
    2154:	7e 89       	ldd	r23, Y+22	; 0x16
    2156:	8f 89       	ldd	r24, Y+23	; 0x17
    2158:	98 8d       	ldd	r25, Y+24	; 0x18
    215a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    215e:	dc 01       	movw	r26, r24
    2160:	cb 01       	movw	r24, r22
    2162:	9c 8b       	std	Y+20, r25	; 0x14
    2164:	8b 8b       	std	Y+19, r24	; 0x13
    2166:	8b 89       	ldd	r24, Y+19	; 0x13
    2168:	9c 89       	ldd	r25, Y+20	; 0x14
    216a:	98 8b       	std	Y+16, r25	; 0x10
    216c:	8f 87       	std	Y+15, r24	; 0x0f
    216e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2170:	98 89       	ldd	r25, Y+16	; 0x10
    2172:	01 97       	sbiw	r24, 0x01	; 1
    2174:	f1 f7       	brne	.-4      	; 0x2172 <main+0x762>
    2176:	98 8b       	std	Y+16, r25	; 0x10
    2178:	8f 87       	std	Y+15, r24	; 0x0f
				UART_sendByte(MATCHED);

				EEPROM_writeByte(IS_PASSWORD_SET_FLAG_LOCATION, passwords_are_matched_f);
				_delay_ms(15);

				for(i_counter = 0; i_counter < PASSWORD_SIZE; i_counter++){
    217a:	80 91 79 00 	lds	r24, 0x0079
    217e:	8f 5f       	subi	r24, 0xFF	; 255
    2180:	80 93 79 00 	sts	0x0079, r24
    2184:	80 91 79 00 	lds	r24, 0x0079
    2188:	85 30       	cpi	r24, 0x05	; 5
    218a:	08 f4       	brcc	.+2      	; 0x218e <main+0x77e>
    218c:	6f cf       	rjmp	.-290    	; 0x206c <main+0x65c>
    218e:	03 c0       	rjmp	.+6      	; 0x2196 <main+0x786>
					EEPROM_writeByte(i_counter, password_buffer[i_counter]);
					_delay_ms(15);
				}
			}else{
				UART_sendByte(NOT_MATCHED);
    2190:	84 e4       	ldi	r24, 0x44	; 68
    2192:	0e 94 02 0b 	call	0x1604	; 0x1604 <UART_sendByte>
    2196:	80 e0       	ldi	r24, 0x00	; 0
    2198:	90 e0       	ldi	r25, 0x00	; 0
    219a:	a0 e7       	ldi	r26, 0x70	; 112
    219c:	b1 e4       	ldi	r27, 0x41	; 65
    219e:	8b 87       	std	Y+11, r24	; 0x0b
    21a0:	9c 87       	std	Y+12, r25	; 0x0c
    21a2:	ad 87       	std	Y+13, r26	; 0x0d
    21a4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21a6:	6b 85       	ldd	r22, Y+11	; 0x0b
    21a8:	7c 85       	ldd	r23, Y+12	; 0x0c
    21aa:	8d 85       	ldd	r24, Y+13	; 0x0d
    21ac:	9e 85       	ldd	r25, Y+14	; 0x0e
    21ae:	20 e0       	ldi	r18, 0x00	; 0
    21b0:	30 e0       	ldi	r19, 0x00	; 0
    21b2:	4a ef       	ldi	r20, 0xFA	; 250
    21b4:	54 e4       	ldi	r21, 0x44	; 68
    21b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21ba:	dc 01       	movw	r26, r24
    21bc:	cb 01       	movw	r24, r22
    21be:	8f 83       	std	Y+7, r24	; 0x07
    21c0:	98 87       	std	Y+8, r25	; 0x08
    21c2:	a9 87       	std	Y+9, r26	; 0x09
    21c4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    21c6:	6f 81       	ldd	r22, Y+7	; 0x07
    21c8:	78 85       	ldd	r23, Y+8	; 0x08
    21ca:	89 85       	ldd	r24, Y+9	; 0x09
    21cc:	9a 85       	ldd	r25, Y+10	; 0x0a
    21ce:	20 e0       	ldi	r18, 0x00	; 0
    21d0:	30 e0       	ldi	r19, 0x00	; 0
    21d2:	40 e8       	ldi	r20, 0x80	; 128
    21d4:	5f e3       	ldi	r21, 0x3F	; 63
    21d6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    21da:	88 23       	and	r24, r24
    21dc:	2c f4       	brge	.+10     	; 0x21e8 <main+0x7d8>
		__ticks = 1;
    21de:	81 e0       	ldi	r24, 0x01	; 1
    21e0:	90 e0       	ldi	r25, 0x00	; 0
    21e2:	9e 83       	std	Y+6, r25	; 0x06
    21e4:	8d 83       	std	Y+5, r24	; 0x05
    21e6:	3f c0       	rjmp	.+126    	; 0x2266 <main+0x856>
	else if (__tmp > 65535)
    21e8:	6f 81       	ldd	r22, Y+7	; 0x07
    21ea:	78 85       	ldd	r23, Y+8	; 0x08
    21ec:	89 85       	ldd	r24, Y+9	; 0x09
    21ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    21f0:	20 e0       	ldi	r18, 0x00	; 0
    21f2:	3f ef       	ldi	r19, 0xFF	; 255
    21f4:	4f e7       	ldi	r20, 0x7F	; 127
    21f6:	57 e4       	ldi	r21, 0x47	; 71
    21f8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    21fc:	18 16       	cp	r1, r24
    21fe:	4c f5       	brge	.+82     	; 0x2252 <main+0x842>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2200:	6b 85       	ldd	r22, Y+11	; 0x0b
    2202:	7c 85       	ldd	r23, Y+12	; 0x0c
    2204:	8d 85       	ldd	r24, Y+13	; 0x0d
    2206:	9e 85       	ldd	r25, Y+14	; 0x0e
    2208:	20 e0       	ldi	r18, 0x00	; 0
    220a:	30 e0       	ldi	r19, 0x00	; 0
    220c:	40 e2       	ldi	r20, 0x20	; 32
    220e:	51 e4       	ldi	r21, 0x41	; 65
    2210:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2214:	dc 01       	movw	r26, r24
    2216:	cb 01       	movw	r24, r22
    2218:	bc 01       	movw	r22, r24
    221a:	cd 01       	movw	r24, r26
    221c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2220:	dc 01       	movw	r26, r24
    2222:	cb 01       	movw	r24, r22
    2224:	9e 83       	std	Y+6, r25	; 0x06
    2226:	8d 83       	std	Y+5, r24	; 0x05
    2228:	0f c0       	rjmp	.+30     	; 0x2248 <main+0x838>
    222a:	88 ec       	ldi	r24, 0xC8	; 200
    222c:	90 e0       	ldi	r25, 0x00	; 0
    222e:	9c 83       	std	Y+4, r25	; 0x04
    2230:	8b 83       	std	Y+3, r24	; 0x03
    2232:	8b 81       	ldd	r24, Y+3	; 0x03
    2234:	9c 81       	ldd	r25, Y+4	; 0x04
    2236:	01 97       	sbiw	r24, 0x01	; 1
    2238:	f1 f7       	brne	.-4      	; 0x2236 <main+0x826>
    223a:	9c 83       	std	Y+4, r25	; 0x04
    223c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    223e:	8d 81       	ldd	r24, Y+5	; 0x05
    2240:	9e 81       	ldd	r25, Y+6	; 0x06
    2242:	01 97       	sbiw	r24, 0x01	; 1
    2244:	9e 83       	std	Y+6, r25	; 0x06
    2246:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2248:	8d 81       	ldd	r24, Y+5	; 0x05
    224a:	9e 81       	ldd	r25, Y+6	; 0x06
    224c:	00 97       	sbiw	r24, 0x00	; 0
    224e:	69 f7       	brne	.-38     	; 0x222a <main+0x81a>
    2250:	e4 cc       	rjmp	.-1592   	; 0x1c1a <main+0x20a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2252:	6f 81       	ldd	r22, Y+7	; 0x07
    2254:	78 85       	ldd	r23, Y+8	; 0x08
    2256:	89 85       	ldd	r24, Y+9	; 0x09
    2258:	9a 85       	ldd	r25, Y+10	; 0x0a
    225a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    225e:	dc 01       	movw	r26, r24
    2260:	cb 01       	movw	r24, r22
    2262:	9e 83       	std	Y+6, r25	; 0x06
    2264:	8d 83       	std	Y+5, r24	; 0x05
    2266:	8d 81       	ldd	r24, Y+5	; 0x05
    2268:	9e 81       	ldd	r25, Y+6	; 0x06
    226a:	9a 83       	std	Y+2, r25	; 0x02
    226c:	89 83       	std	Y+1, r24	; 0x01
    226e:	89 81       	ldd	r24, Y+1	; 0x01
    2270:	9a 81       	ldd	r25, Y+2	; 0x02
    2272:	01 97       	sbiw	r24, 0x01	; 1
    2274:	f1 f7       	brne	.-4      	; 0x2272 <main+0x862>
    2276:	9a 83       	std	Y+2, r25	; 0x02
    2278:	89 83       	std	Y+1, r24	; 0x01
    227a:	cf cc       	rjmp	.-1634   	; 0x1c1a <main+0x20a>

0000227c <recievePassword>:

	}
}


void recievePassword(uint8 *password){
    227c:	0f 93       	push	r16
    227e:	1f 93       	push	r17
    2280:	df 93       	push	r29
    2282:	cf 93       	push	r28
    2284:	cd b7       	in	r28, 0x3d	; 61
    2286:	de b7       	in	r29, 0x3e	; 62
    2288:	60 97       	sbiw	r28, 0x10	; 16
    228a:	0f b6       	in	r0, 0x3f	; 63
    228c:	f8 94       	cli
    228e:	de bf       	out	0x3e, r29	; 62
    2290:	0f be       	out	0x3f, r0	; 63
    2292:	cd bf       	out	0x3d, r28	; 61
    2294:	98 8b       	std	Y+16, r25	; 0x10
    2296:	8f 87       	std	Y+15, r24	; 0x0f
	for(i_counter = 0; i_counter < PASSWORD_SIZE; i_counter++){
    2298:	10 92 79 00 	sts	0x0079, r1
    229c:	84 c0       	rjmp	.+264    	; 0x23a6 <recievePassword+0x12a>
		*(password+i_counter) = UART_recieveByte();
    229e:	80 91 79 00 	lds	r24, 0x0079
    22a2:	28 2f       	mov	r18, r24
    22a4:	30 e0       	ldi	r19, 0x00	; 0
    22a6:	8f 85       	ldd	r24, Y+15	; 0x0f
    22a8:	98 89       	ldd	r25, Y+16	; 0x10
    22aa:	8c 01       	movw	r16, r24
    22ac:	02 0f       	add	r16, r18
    22ae:	13 1f       	adc	r17, r19
    22b0:	0e 94 19 0b 	call	0x1632	; 0x1632 <UART_recieveByte>
    22b4:	f8 01       	movw	r30, r16
    22b6:	80 83       	st	Z, r24
    22b8:	80 e0       	ldi	r24, 0x00	; 0
    22ba:	90 e0       	ldi	r25, 0x00	; 0
    22bc:	a0 e7       	ldi	r26, 0x70	; 112
    22be:	b1 e4       	ldi	r27, 0x41	; 65
    22c0:	8b 87       	std	Y+11, r24	; 0x0b
    22c2:	9c 87       	std	Y+12, r25	; 0x0c
    22c4:	ad 87       	std	Y+13, r26	; 0x0d
    22c6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22c8:	6b 85       	ldd	r22, Y+11	; 0x0b
    22ca:	7c 85       	ldd	r23, Y+12	; 0x0c
    22cc:	8d 85       	ldd	r24, Y+13	; 0x0d
    22ce:	9e 85       	ldd	r25, Y+14	; 0x0e
    22d0:	20 e0       	ldi	r18, 0x00	; 0
    22d2:	30 e0       	ldi	r19, 0x00	; 0
    22d4:	4a ef       	ldi	r20, 0xFA	; 250
    22d6:	54 e4       	ldi	r21, 0x44	; 68
    22d8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22dc:	dc 01       	movw	r26, r24
    22de:	cb 01       	movw	r24, r22
    22e0:	8f 83       	std	Y+7, r24	; 0x07
    22e2:	98 87       	std	Y+8, r25	; 0x08
    22e4:	a9 87       	std	Y+9, r26	; 0x09
    22e6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    22e8:	6f 81       	ldd	r22, Y+7	; 0x07
    22ea:	78 85       	ldd	r23, Y+8	; 0x08
    22ec:	89 85       	ldd	r24, Y+9	; 0x09
    22ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    22f0:	20 e0       	ldi	r18, 0x00	; 0
    22f2:	30 e0       	ldi	r19, 0x00	; 0
    22f4:	40 e8       	ldi	r20, 0x80	; 128
    22f6:	5f e3       	ldi	r21, 0x3F	; 63
    22f8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    22fc:	88 23       	and	r24, r24
    22fe:	2c f4       	brge	.+10     	; 0x230a <recievePassword+0x8e>
		__ticks = 1;
    2300:	81 e0       	ldi	r24, 0x01	; 1
    2302:	90 e0       	ldi	r25, 0x00	; 0
    2304:	9e 83       	std	Y+6, r25	; 0x06
    2306:	8d 83       	std	Y+5, r24	; 0x05
    2308:	3f c0       	rjmp	.+126    	; 0x2388 <recievePassword+0x10c>
	else if (__tmp > 65535)
    230a:	6f 81       	ldd	r22, Y+7	; 0x07
    230c:	78 85       	ldd	r23, Y+8	; 0x08
    230e:	89 85       	ldd	r24, Y+9	; 0x09
    2310:	9a 85       	ldd	r25, Y+10	; 0x0a
    2312:	20 e0       	ldi	r18, 0x00	; 0
    2314:	3f ef       	ldi	r19, 0xFF	; 255
    2316:	4f e7       	ldi	r20, 0x7F	; 127
    2318:	57 e4       	ldi	r21, 0x47	; 71
    231a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    231e:	18 16       	cp	r1, r24
    2320:	4c f5       	brge	.+82     	; 0x2374 <recievePassword+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2322:	6b 85       	ldd	r22, Y+11	; 0x0b
    2324:	7c 85       	ldd	r23, Y+12	; 0x0c
    2326:	8d 85       	ldd	r24, Y+13	; 0x0d
    2328:	9e 85       	ldd	r25, Y+14	; 0x0e
    232a:	20 e0       	ldi	r18, 0x00	; 0
    232c:	30 e0       	ldi	r19, 0x00	; 0
    232e:	40 e2       	ldi	r20, 0x20	; 32
    2330:	51 e4       	ldi	r21, 0x41	; 65
    2332:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2336:	dc 01       	movw	r26, r24
    2338:	cb 01       	movw	r24, r22
    233a:	bc 01       	movw	r22, r24
    233c:	cd 01       	movw	r24, r26
    233e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2342:	dc 01       	movw	r26, r24
    2344:	cb 01       	movw	r24, r22
    2346:	9e 83       	std	Y+6, r25	; 0x06
    2348:	8d 83       	std	Y+5, r24	; 0x05
    234a:	0f c0       	rjmp	.+30     	; 0x236a <recievePassword+0xee>
    234c:	88 ec       	ldi	r24, 0xC8	; 200
    234e:	90 e0       	ldi	r25, 0x00	; 0
    2350:	9c 83       	std	Y+4, r25	; 0x04
    2352:	8b 83       	std	Y+3, r24	; 0x03
    2354:	8b 81       	ldd	r24, Y+3	; 0x03
    2356:	9c 81       	ldd	r25, Y+4	; 0x04
    2358:	01 97       	sbiw	r24, 0x01	; 1
    235a:	f1 f7       	brne	.-4      	; 0x2358 <recievePassword+0xdc>
    235c:	9c 83       	std	Y+4, r25	; 0x04
    235e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2360:	8d 81       	ldd	r24, Y+5	; 0x05
    2362:	9e 81       	ldd	r25, Y+6	; 0x06
    2364:	01 97       	sbiw	r24, 0x01	; 1
    2366:	9e 83       	std	Y+6, r25	; 0x06
    2368:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    236a:	8d 81       	ldd	r24, Y+5	; 0x05
    236c:	9e 81       	ldd	r25, Y+6	; 0x06
    236e:	00 97       	sbiw	r24, 0x00	; 0
    2370:	69 f7       	brne	.-38     	; 0x234c <recievePassword+0xd0>
    2372:	14 c0       	rjmp	.+40     	; 0x239c <recievePassword+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2374:	6f 81       	ldd	r22, Y+7	; 0x07
    2376:	78 85       	ldd	r23, Y+8	; 0x08
    2378:	89 85       	ldd	r24, Y+9	; 0x09
    237a:	9a 85       	ldd	r25, Y+10	; 0x0a
    237c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2380:	dc 01       	movw	r26, r24
    2382:	cb 01       	movw	r24, r22
    2384:	9e 83       	std	Y+6, r25	; 0x06
    2386:	8d 83       	std	Y+5, r24	; 0x05
    2388:	8d 81       	ldd	r24, Y+5	; 0x05
    238a:	9e 81       	ldd	r25, Y+6	; 0x06
    238c:	9a 83       	std	Y+2, r25	; 0x02
    238e:	89 83       	std	Y+1, r24	; 0x01
    2390:	89 81       	ldd	r24, Y+1	; 0x01
    2392:	9a 81       	ldd	r25, Y+2	; 0x02
    2394:	01 97       	sbiw	r24, 0x01	; 1
    2396:	f1 f7       	brne	.-4      	; 0x2394 <recievePassword+0x118>
    2398:	9a 83       	std	Y+2, r25	; 0x02
    239a:	89 83       	std	Y+1, r24	; 0x01
	}
}


void recievePassword(uint8 *password){
	for(i_counter = 0; i_counter < PASSWORD_SIZE; i_counter++){
    239c:	80 91 79 00 	lds	r24, 0x0079
    23a0:	8f 5f       	subi	r24, 0xFF	; 255
    23a2:	80 93 79 00 	sts	0x0079, r24
    23a6:	80 91 79 00 	lds	r24, 0x0079
    23aa:	85 30       	cpi	r24, 0x05	; 5
    23ac:	08 f4       	brcc	.+2      	; 0x23b0 <recievePassword+0x134>
    23ae:	77 cf       	rjmp	.-274    	; 0x229e <recievePassword+0x22>
		*(password+i_counter) = UART_recieveByte();
		_delay_ms(15);
	}
}
    23b0:	60 96       	adiw	r28, 0x10	; 16
    23b2:	0f b6       	in	r0, 0x3f	; 63
    23b4:	f8 94       	cli
    23b6:	de bf       	out	0x3e, r29	; 62
    23b8:	0f be       	out	0x3f, r0	; 63
    23ba:	cd bf       	out	0x3d, r28	; 61
    23bc:	cf 91       	pop	r28
    23be:	df 91       	pop	r29
    23c0:	1f 91       	pop	r17
    23c2:	0f 91       	pop	r16
    23c4:	08 95       	ret

000023c6 <timer1TickIncrement>:

void timer1TickIncrement(void) {
    23c6:	df 93       	push	r29
    23c8:	cf 93       	push	r28
    23ca:	cd b7       	in	r28, 0x3d	; 61
    23cc:	de b7       	in	r29, 0x3e	; 62
    timer1_ticks++; // Increment the volatile variable timer1_ticks
    23ce:	80 91 78 00 	lds	r24, 0x0078
    23d2:	8f 5f       	subi	r24, 0xFF	; 255
    23d4:	80 93 78 00 	sts	0x0078, r24
}
    23d8:	cf 91       	pop	r28
    23da:	df 91       	pop	r29
    23dc:	08 95       	ret

000023de <__divmodhi4>:
    23de:	97 fb       	bst	r25, 7
    23e0:	09 2e       	mov	r0, r25
    23e2:	07 26       	eor	r0, r23
    23e4:	0a d0       	rcall	.+20     	; 0x23fa <__divmodhi4_neg1>
    23e6:	77 fd       	sbrc	r23, 7
    23e8:	04 d0       	rcall	.+8      	; 0x23f2 <__divmodhi4_neg2>
    23ea:	2e d0       	rcall	.+92     	; 0x2448 <__udivmodhi4>
    23ec:	06 d0       	rcall	.+12     	; 0x23fa <__divmodhi4_neg1>
    23ee:	00 20       	and	r0, r0
    23f0:	1a f4       	brpl	.+6      	; 0x23f8 <__divmodhi4_exit>

000023f2 <__divmodhi4_neg2>:
    23f2:	70 95       	com	r23
    23f4:	61 95       	neg	r22
    23f6:	7f 4f       	sbci	r23, 0xFF	; 255

000023f8 <__divmodhi4_exit>:
    23f8:	08 95       	ret

000023fa <__divmodhi4_neg1>:
    23fa:	f6 f7       	brtc	.-4      	; 0x23f8 <__divmodhi4_exit>
    23fc:	90 95       	com	r25
    23fe:	81 95       	neg	r24
    2400:	9f 4f       	sbci	r25, 0xFF	; 255
    2402:	08 95       	ret

00002404 <__udivmodsi4>:
    2404:	a1 e2       	ldi	r26, 0x21	; 33
    2406:	1a 2e       	mov	r1, r26
    2408:	aa 1b       	sub	r26, r26
    240a:	bb 1b       	sub	r27, r27
    240c:	fd 01       	movw	r30, r26
    240e:	0d c0       	rjmp	.+26     	; 0x242a <__udivmodsi4_ep>

00002410 <__udivmodsi4_loop>:
    2410:	aa 1f       	adc	r26, r26
    2412:	bb 1f       	adc	r27, r27
    2414:	ee 1f       	adc	r30, r30
    2416:	ff 1f       	adc	r31, r31
    2418:	a2 17       	cp	r26, r18
    241a:	b3 07       	cpc	r27, r19
    241c:	e4 07       	cpc	r30, r20
    241e:	f5 07       	cpc	r31, r21
    2420:	20 f0       	brcs	.+8      	; 0x242a <__udivmodsi4_ep>
    2422:	a2 1b       	sub	r26, r18
    2424:	b3 0b       	sbc	r27, r19
    2426:	e4 0b       	sbc	r30, r20
    2428:	f5 0b       	sbc	r31, r21

0000242a <__udivmodsi4_ep>:
    242a:	66 1f       	adc	r22, r22
    242c:	77 1f       	adc	r23, r23
    242e:	88 1f       	adc	r24, r24
    2430:	99 1f       	adc	r25, r25
    2432:	1a 94       	dec	r1
    2434:	69 f7       	brne	.-38     	; 0x2410 <__udivmodsi4_loop>
    2436:	60 95       	com	r22
    2438:	70 95       	com	r23
    243a:	80 95       	com	r24
    243c:	90 95       	com	r25
    243e:	9b 01       	movw	r18, r22
    2440:	ac 01       	movw	r20, r24
    2442:	bd 01       	movw	r22, r26
    2444:	cf 01       	movw	r24, r30
    2446:	08 95       	ret

00002448 <__udivmodhi4>:
    2448:	aa 1b       	sub	r26, r26
    244a:	bb 1b       	sub	r27, r27
    244c:	51 e1       	ldi	r21, 0x11	; 17
    244e:	07 c0       	rjmp	.+14     	; 0x245e <__udivmodhi4_ep>

00002450 <__udivmodhi4_loop>:
    2450:	aa 1f       	adc	r26, r26
    2452:	bb 1f       	adc	r27, r27
    2454:	a6 17       	cp	r26, r22
    2456:	b7 07       	cpc	r27, r23
    2458:	10 f0       	brcs	.+4      	; 0x245e <__udivmodhi4_ep>
    245a:	a6 1b       	sub	r26, r22
    245c:	b7 0b       	sbc	r27, r23

0000245e <__udivmodhi4_ep>:
    245e:	88 1f       	adc	r24, r24
    2460:	99 1f       	adc	r25, r25
    2462:	5a 95       	dec	r21
    2464:	a9 f7       	brne	.-22     	; 0x2450 <__udivmodhi4_loop>
    2466:	80 95       	com	r24
    2468:	90 95       	com	r25
    246a:	bc 01       	movw	r22, r24
    246c:	cd 01       	movw	r24, r26
    246e:	08 95       	ret

00002470 <__prologue_saves__>:
    2470:	2f 92       	push	r2
    2472:	3f 92       	push	r3
    2474:	4f 92       	push	r4
    2476:	5f 92       	push	r5
    2478:	6f 92       	push	r6
    247a:	7f 92       	push	r7
    247c:	8f 92       	push	r8
    247e:	9f 92       	push	r9
    2480:	af 92       	push	r10
    2482:	bf 92       	push	r11
    2484:	cf 92       	push	r12
    2486:	df 92       	push	r13
    2488:	ef 92       	push	r14
    248a:	ff 92       	push	r15
    248c:	0f 93       	push	r16
    248e:	1f 93       	push	r17
    2490:	cf 93       	push	r28
    2492:	df 93       	push	r29
    2494:	cd b7       	in	r28, 0x3d	; 61
    2496:	de b7       	in	r29, 0x3e	; 62
    2498:	ca 1b       	sub	r28, r26
    249a:	db 0b       	sbc	r29, r27
    249c:	0f b6       	in	r0, 0x3f	; 63
    249e:	f8 94       	cli
    24a0:	de bf       	out	0x3e, r29	; 62
    24a2:	0f be       	out	0x3f, r0	; 63
    24a4:	cd bf       	out	0x3d, r28	; 61
    24a6:	09 94       	ijmp

000024a8 <__epilogue_restores__>:
    24a8:	2a 88       	ldd	r2, Y+18	; 0x12
    24aa:	39 88       	ldd	r3, Y+17	; 0x11
    24ac:	48 88       	ldd	r4, Y+16	; 0x10
    24ae:	5f 84       	ldd	r5, Y+15	; 0x0f
    24b0:	6e 84       	ldd	r6, Y+14	; 0x0e
    24b2:	7d 84       	ldd	r7, Y+13	; 0x0d
    24b4:	8c 84       	ldd	r8, Y+12	; 0x0c
    24b6:	9b 84       	ldd	r9, Y+11	; 0x0b
    24b8:	aa 84       	ldd	r10, Y+10	; 0x0a
    24ba:	b9 84       	ldd	r11, Y+9	; 0x09
    24bc:	c8 84       	ldd	r12, Y+8	; 0x08
    24be:	df 80       	ldd	r13, Y+7	; 0x07
    24c0:	ee 80       	ldd	r14, Y+6	; 0x06
    24c2:	fd 80       	ldd	r15, Y+5	; 0x05
    24c4:	0c 81       	ldd	r16, Y+4	; 0x04
    24c6:	1b 81       	ldd	r17, Y+3	; 0x03
    24c8:	aa 81       	ldd	r26, Y+2	; 0x02
    24ca:	b9 81       	ldd	r27, Y+1	; 0x01
    24cc:	ce 0f       	add	r28, r30
    24ce:	d1 1d       	adc	r29, r1
    24d0:	0f b6       	in	r0, 0x3f	; 63
    24d2:	f8 94       	cli
    24d4:	de bf       	out	0x3e, r29	; 62
    24d6:	0f be       	out	0x3f, r0	; 63
    24d8:	cd bf       	out	0x3d, r28	; 61
    24da:	ed 01       	movw	r28, r26
    24dc:	08 95       	ret

000024de <_exit>:
    24de:	f8 94       	cli

000024e0 <__stop_program>:
    24e0:	ff cf       	rjmp	.-2      	; 0x24e0 <__stop_program>
