module tx_parity_checker(input clk, input reset_n, input [6:0] data_in, output reg [9:0] data_out);
	
	reg parity_bit;
	reg start_bit = 1;
	reg stop_bit = 0;
	
	always @ (posedge clk)
	begin
		
		
		
	end
	
endmodule
