ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB321:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** 
  27:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** 
  32:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l4xx_hal_msp.c **** 
  37:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l4xx_hal_msp.c **** 
  42:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l4xx_hal_msp.c **** 
  47:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l4xx_hal_msp.c **** 
  52:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l4xx_hal_msp.c **** 
  57:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l4xx_hal_msp.c **** 
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l4xx_hal_msp.c **** 
  61:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32l4xx_hal_msp.c ****                     /**
  63:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32l4xx_hal_msp.c ****   */
  65:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 66 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32l4xx_hal_msp.c **** 
  71:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 71 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 71 3 view .LVU2
  39              		.loc 1 71 3 view .LVU3
  40 0002 0A4B     		ldr	r3, .L3
  41 0004 1A6E     		ldr	r2, [r3, #96]
  42 0006 42F00102 		orr	r2, r2, #1
  43 000a 1A66     		str	r2, [r3, #96]
  44              		.loc 1 71 3 view .LVU4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 3


  45 000c 1A6E     		ldr	r2, [r3, #96]
  46 000e 02F00102 		and	r2, r2, #1
  47 0012 0092     		str	r2, [sp]
  48              		.loc 1 71 3 view .LVU5
  49 0014 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 72 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 72 3 view .LVU8
  55              		.loc 1 72 3 view .LVU9
  56 0016 9A6D     		ldr	r2, [r3, #88]
  57 0018 42F08052 		orr	r2, r2, #268435456
  58 001c 9A65     		str	r2, [r3, #88]
  59              		.loc 1 72 3 view .LVU10
  60 001e 9B6D     		ldr	r3, [r3, #88]
  61 0020 03F08053 		and	r3, r3, #268435456
  62 0024 0193     		str	r3, [sp, #4]
  63              		.loc 1 72 3 view .LVU11
  64 0026 019B     		ldr	r3, [sp, #4]
  65              	.LBE3:
  66              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** 
  78:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32l4xx_hal_msp.c **** }
  67              		.loc 1 79 1 is_stmt 0 view .LVU13
  68 0028 02B0     		add	sp, sp, #8
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE321:
  79              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_ADC_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_ADC_MspInit:
  87              	.LVL0:
  88              	.LFB322:
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c **** /**
  82:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  83:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  85:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32l4xx_hal_msp.c **** */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 4


  87:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  88:Core/Src/stm32l4xx_hal_msp.c **** {
  89              		.loc 1 88 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 32
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 88 1 is_stmt 0 view .LVU15
  94 0000 00B5     		push	{lr}
  95              		.cfi_def_cfa_offset 4
  96              		.cfi_offset 14, -4
  97 0002 89B0     		sub	sp, sp, #36
  98              		.cfi_def_cfa_offset 40
  89:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  99              		.loc 1 89 3 is_stmt 1 view .LVU16
 100              		.loc 1 89 20 is_stmt 0 view .LVU17
 101 0004 0023     		movs	r3, #0
 102 0006 0393     		str	r3, [sp, #12]
 103 0008 0493     		str	r3, [sp, #16]
 104 000a 0593     		str	r3, [sp, #20]
 105 000c 0693     		str	r3, [sp, #24]
 106 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 107              		.loc 1 90 3 is_stmt 1 view .LVU18
 108              		.loc 1 90 10 is_stmt 0 view .LVU19
 109 0010 0268     		ldr	r2, [r0]
 110              		.loc 1 90 5 view .LVU20
 111 0012 124B     		ldr	r3, .L9
 112 0014 9A42     		cmp	r2, r3
 113 0016 02D0     		beq	.L8
 114              	.LVL1:
 115              	.L5:
  91:Core/Src/stm32l4xx_hal_msp.c ****   {
  92:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  93:Core/Src/stm32l4xx_hal_msp.c **** 
  94:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  95:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
  97:Core/Src/stm32l4xx_hal_msp.c **** 
  98:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  99:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 100:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 101:Core/Src/stm32l4xx_hal_msp.c ****     */
 102:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 103:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 104:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 105:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 106:Core/Src/stm32l4xx_hal_msp.c **** 
 107:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 108:Core/Src/stm32l4xx_hal_msp.c **** 
 109:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 110:Core/Src/stm32l4xx_hal_msp.c ****   }
 111:Core/Src/stm32l4xx_hal_msp.c **** 
 112:Core/Src/stm32l4xx_hal_msp.c **** }
 116              		.loc 1 112 1 view .LVU21
 117 0018 09B0     		add	sp, sp, #36
 118              		.cfi_remember_state
 119              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 5


 120              		@ sp needed
 121 001a 5DF804FB 		ldr	pc, [sp], #4
 122              	.LVL2:
 123              	.L8:
 124              		.cfi_restore_state
  96:Core/Src/stm32l4xx_hal_msp.c **** 
 125              		.loc 1 96 5 is_stmt 1 view .LVU22
 126              	.LBB4:
  96:Core/Src/stm32l4xx_hal_msp.c **** 
 127              		.loc 1 96 5 view .LVU23
  96:Core/Src/stm32l4xx_hal_msp.c **** 
 128              		.loc 1 96 5 view .LVU24
 129 001e 03F17043 		add	r3, r3, #-268435456
 130 0022 A3F5F833 		sub	r3, r3, #126976
 131 0026 DA6C     		ldr	r2, [r3, #76]
 132 0028 42F40052 		orr	r2, r2, #8192
 133 002c DA64     		str	r2, [r3, #76]
  96:Core/Src/stm32l4xx_hal_msp.c **** 
 134              		.loc 1 96 5 view .LVU25
 135 002e DA6C     		ldr	r2, [r3, #76]
 136 0030 02F40052 		and	r2, r2, #8192
 137 0034 0192     		str	r2, [sp, #4]
  96:Core/Src/stm32l4xx_hal_msp.c **** 
 138              		.loc 1 96 5 view .LVU26
 139 0036 019A     		ldr	r2, [sp, #4]
 140              	.LBE4:
  96:Core/Src/stm32l4xx_hal_msp.c **** 
 141              		.loc 1 96 5 view .LVU27
  98:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 142              		.loc 1 98 5 view .LVU28
 143              	.LBB5:
  98:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 144              		.loc 1 98 5 view .LVU29
  98:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 145              		.loc 1 98 5 view .LVU30
 146 0038 DA6C     		ldr	r2, [r3, #76]
 147 003a 42F00402 		orr	r2, r2, #4
 148 003e DA64     		str	r2, [r3, #76]
  98:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 149              		.loc 1 98 5 view .LVU31
 150 0040 DB6C     		ldr	r3, [r3, #76]
 151 0042 03F00403 		and	r3, r3, #4
 152 0046 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153              		.loc 1 98 5 view .LVU32
 154 0048 029B     		ldr	r3, [sp, #8]
 155              	.LBE5:
  98:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 156              		.loc 1 98 5 view .LVU33
 102:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 157              		.loc 1 102 5 view .LVU34
 102:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 158              		.loc 1 102 25 is_stmt 0 view .LVU35
 159 004a 0123     		movs	r3, #1
 160 004c 0393     		str	r3, [sp, #12]
 103:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 161              		.loc 1 103 5 is_stmt 1 view .LVU36
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 6


 103:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 162              		.loc 1 103 26 is_stmt 0 view .LVU37
 163 004e 0B23     		movs	r3, #11
 164 0050 0493     		str	r3, [sp, #16]
 104:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 165              		.loc 1 104 5 is_stmt 1 view .LVU38
 105:Core/Src/stm32l4xx_hal_msp.c **** 
 166              		.loc 1 105 5 view .LVU39
 167 0052 03A9     		add	r1, sp, #12
 168 0054 0248     		ldr	r0, .L9+4
 169              	.LVL3:
 105:Core/Src/stm32l4xx_hal_msp.c **** 
 170              		.loc 1 105 5 is_stmt 0 view .LVU40
 171 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 172              	.LVL4:
 173              		.loc 1 112 1 view .LVU41
 174 005a DDE7     		b	.L5
 175              	.L10:
 176              		.align	2
 177              	.L9:
 178 005c 00000450 		.word	1342439424
 179 0060 00080048 		.word	1207961600
 180              		.cfi_endproc
 181              	.LFE322:
 183              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 184              		.align	1
 185              		.global	HAL_ADC_MspDeInit
 186              		.syntax unified
 187              		.thumb
 188              		.thumb_func
 190              	HAL_ADC_MspDeInit:
 191              	.LVL5:
 192              	.LFB323:
 113:Core/Src/stm32l4xx_hal_msp.c **** 
 114:Core/Src/stm32l4xx_hal_msp.c **** /**
 115:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 116:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 117:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 118:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 119:Core/Src/stm32l4xx_hal_msp.c **** */
 120:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 121:Core/Src/stm32l4xx_hal_msp.c **** {
 193              		.loc 1 121 1 is_stmt 1 view -0
 194              		.cfi_startproc
 195              		@ args = 0, pretend = 0, frame = 0
 196              		@ frame_needed = 0, uses_anonymous_args = 0
 197              		.loc 1 121 1 is_stmt 0 view .LVU43
 198 0000 08B5     		push	{r3, lr}
 199              		.cfi_def_cfa_offset 8
 200              		.cfi_offset 3, -8
 201              		.cfi_offset 14, -4
 122:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 202              		.loc 1 122 3 is_stmt 1 view .LVU44
 203              		.loc 1 122 10 is_stmt 0 view .LVU45
 204 0002 0268     		ldr	r2, [r0]
 205              		.loc 1 122 5 view .LVU46
 206 0004 064B     		ldr	r3, .L15
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 7


 207 0006 9A42     		cmp	r2, r3
 208 0008 00D0     		beq	.L14
 209              	.LVL6:
 210              	.L11:
 123:Core/Src/stm32l4xx_hal_msp.c ****   {
 124:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 125:Core/Src/stm32l4xx_hal_msp.c **** 
 126:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 127:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 128:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 129:Core/Src/stm32l4xx_hal_msp.c **** 
 130:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 131:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 132:Core/Src/stm32l4xx_hal_msp.c ****     */
 133:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0);
 134:Core/Src/stm32l4xx_hal_msp.c **** 
 135:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 136:Core/Src/stm32l4xx_hal_msp.c **** 
 137:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 138:Core/Src/stm32l4xx_hal_msp.c ****   }
 139:Core/Src/stm32l4xx_hal_msp.c **** 
 140:Core/Src/stm32l4xx_hal_msp.c **** }
 211              		.loc 1 140 1 view .LVU47
 212 000a 08BD     		pop	{r3, pc}
 213              	.LVL7:
 214              	.L14:
 128:Core/Src/stm32l4xx_hal_msp.c **** 
 215              		.loc 1 128 5 is_stmt 1 view .LVU48
 216 000c 054A     		ldr	r2, .L15+4
 217 000e D36C     		ldr	r3, [r2, #76]
 218 0010 23F40053 		bic	r3, r3, #8192
 219 0014 D364     		str	r3, [r2, #76]
 133:Core/Src/stm32l4xx_hal_msp.c **** 
 220              		.loc 1 133 5 view .LVU49
 221 0016 0121     		movs	r1, #1
 222 0018 0348     		ldr	r0, .L15+8
 223              	.LVL8:
 133:Core/Src/stm32l4xx_hal_msp.c **** 
 224              		.loc 1 133 5 is_stmt 0 view .LVU50
 225 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 226              	.LVL9:
 227              		.loc 1 140 1 view .LVU51
 228 001e F4E7     		b	.L11
 229              	.L16:
 230              		.align	2
 231              	.L15:
 232 0020 00000450 		.word	1342439424
 233 0024 00100240 		.word	1073876992
 234 0028 00080048 		.word	1207961600
 235              		.cfi_endproc
 236              	.LFE323:
 238              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 239              		.align	1
 240              		.global	HAL_UART_MspInit
 241              		.syntax unified
 242              		.thumb
 243              		.thumb_func
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 8


 245              	HAL_UART_MspInit:
 246              	.LVL10:
 247              	.LFB324:
 141:Core/Src/stm32l4xx_hal_msp.c **** 
 142:Core/Src/stm32l4xx_hal_msp.c **** /**
 143:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 144:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 145:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 146:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 147:Core/Src/stm32l4xx_hal_msp.c **** */
 148:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 149:Core/Src/stm32l4xx_hal_msp.c **** {
 248              		.loc 1 149 1 is_stmt 1 view -0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 184
 251              		@ frame_needed = 0, uses_anonymous_args = 0
 252              		.loc 1 149 1 is_stmt 0 view .LVU53
 253 0000 10B5     		push	{r4, lr}
 254              		.cfi_def_cfa_offset 8
 255              		.cfi_offset 4, -8
 256              		.cfi_offset 14, -4
 257 0002 AEB0     		sub	sp, sp, #184
 258              		.cfi_def_cfa_offset 192
 259 0004 0446     		mov	r4, r0
 150:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 260              		.loc 1 150 3 is_stmt 1 view .LVU54
 261              		.loc 1 150 20 is_stmt 0 view .LVU55
 262 0006 0021     		movs	r1, #0
 263 0008 2991     		str	r1, [sp, #164]
 264 000a 2A91     		str	r1, [sp, #168]
 265 000c 2B91     		str	r1, [sp, #172]
 266 000e 2C91     		str	r1, [sp, #176]
 267 0010 2D91     		str	r1, [sp, #180]
 151:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 268              		.loc 1 151 3 is_stmt 1 view .LVU56
 269              		.loc 1 151 28 is_stmt 0 view .LVU57
 270 0012 9822     		movs	r2, #152
 271 0014 03A8     		add	r0, sp, #12
 272              	.LVL11:
 273              		.loc 1 151 28 view .LVU58
 274 0016 FFF7FEFF 		bl	memset
 275              	.LVL12:
 152:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 276              		.loc 1 152 3 is_stmt 1 view .LVU59
 277              		.loc 1 152 11 is_stmt 0 view .LVU60
 278 001a 2268     		ldr	r2, [r4]
 279              		.loc 1 152 5 view .LVU61
 280 001c 194B     		ldr	r3, .L23
 281 001e 9A42     		cmp	r2, r3
 282 0020 01D0     		beq	.L21
 283              	.L17:
 153:Core/Src/stm32l4xx_hal_msp.c ****   {
 154:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
 155:Core/Src/stm32l4xx_hal_msp.c **** 
 156:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 0 */
 157:Core/Src/stm32l4xx_hal_msp.c **** 
 158:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 9


 159:Core/Src/stm32l4xx_hal_msp.c ****   */
 160:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 161:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 162:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 163:Core/Src/stm32l4xx_hal_msp.c ****     {
 164:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 165:Core/Src/stm32l4xx_hal_msp.c ****     }
 166:Core/Src/stm32l4xx_hal_msp.c **** 
 167:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 168:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 169:Core/Src/stm32l4xx_hal_msp.c **** 
 170:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 171:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 172:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 173:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 174:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 175:Core/Src/stm32l4xx_hal_msp.c ****     */
 176:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 177:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 180:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 181:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 182:Core/Src/stm32l4xx_hal_msp.c **** 
 183:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 1 */
 186:Core/Src/stm32l4xx_hal_msp.c ****   }
 187:Core/Src/stm32l4xx_hal_msp.c **** 
 188:Core/Src/stm32l4xx_hal_msp.c **** }
 284              		.loc 1 188 1 view .LVU62
 285 0022 2EB0     		add	sp, sp, #184
 286              		.cfi_remember_state
 287              		.cfi_def_cfa_offset 8
 288              		@ sp needed
 289 0024 10BD     		pop	{r4, pc}
 290              	.LVL13:
 291              	.L21:
 292              		.cfi_restore_state
 160:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 293              		.loc 1 160 5 is_stmt 1 view .LVU63
 160:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 294              		.loc 1 160 40 is_stmt 0 view .LVU64
 295 0026 2023     		movs	r3, #32
 296 0028 0393     		str	r3, [sp, #12]
 161:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 297              		.loc 1 161 5 is_stmt 1 view .LVU65
 162:Core/Src/stm32l4xx_hal_msp.c ****     {
 298              		.loc 1 162 5 view .LVU66
 162:Core/Src/stm32l4xx_hal_msp.c ****     {
 299              		.loc 1 162 9 is_stmt 0 view .LVU67
 300 002a 03A8     		add	r0, sp, #12
 301 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 302              	.LVL14:
 162:Core/Src/stm32l4xx_hal_msp.c ****     {
 303              		.loc 1 162 8 view .LVU68
 304 0030 20BB     		cbnz	r0, .L22
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 10


 305              	.L19:
 168:Core/Src/stm32l4xx_hal_msp.c **** 
 306              		.loc 1 168 5 is_stmt 1 view .LVU69
 307              	.LBB6:
 168:Core/Src/stm32l4xx_hal_msp.c **** 
 308              		.loc 1 168 5 view .LVU70
 168:Core/Src/stm32l4xx_hal_msp.c **** 
 309              		.loc 1 168 5 view .LVU71
 310 0032 154B     		ldr	r3, .L23+4
 311 0034 DA6D     		ldr	r2, [r3, #92]
 312 0036 42F00102 		orr	r2, r2, #1
 313 003a DA65     		str	r2, [r3, #92]
 168:Core/Src/stm32l4xx_hal_msp.c **** 
 314              		.loc 1 168 5 view .LVU72
 315 003c DA6D     		ldr	r2, [r3, #92]
 316 003e 02F00102 		and	r2, r2, #1
 317 0042 0192     		str	r2, [sp, #4]
 168:Core/Src/stm32l4xx_hal_msp.c **** 
 318              		.loc 1 168 5 view .LVU73
 319 0044 019A     		ldr	r2, [sp, #4]
 320              	.LBE6:
 168:Core/Src/stm32l4xx_hal_msp.c **** 
 321              		.loc 1 168 5 view .LVU74
 170:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 322              		.loc 1 170 5 view .LVU75
 323              	.LBB7:
 170:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 324              		.loc 1 170 5 view .LVU76
 170:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 325              		.loc 1 170 5 view .LVU77
 326 0046 DA6C     		ldr	r2, [r3, #76]
 327 0048 42F04002 		orr	r2, r2, #64
 328 004c DA64     		str	r2, [r3, #76]
 170:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 329              		.loc 1 170 5 view .LVU78
 330 004e DB6C     		ldr	r3, [r3, #76]
 331 0050 03F04003 		and	r3, r3, #64
 332 0054 0293     		str	r3, [sp, #8]
 170:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 333              		.loc 1 170 5 view .LVU79
 334 0056 029B     		ldr	r3, [sp, #8]
 335              	.LBE7:
 170:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 336              		.loc 1 170 5 view .LVU80
 171:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 337              		.loc 1 171 5 view .LVU81
 338 0058 FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 339              	.LVL15:
 176:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 340              		.loc 1 176 5 view .LVU82
 176:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 341              		.loc 1 176 25 is_stmt 0 view .LVU83
 342 005c 4FF4C073 		mov	r3, #384
 343 0060 2993     		str	r3, [sp, #164]
 177:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 344              		.loc 1 177 5 is_stmt 1 view .LVU84
 177:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 11


 345              		.loc 1 177 26 is_stmt 0 view .LVU85
 346 0062 0223     		movs	r3, #2
 347 0064 2A93     		str	r3, [sp, #168]
 178:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 348              		.loc 1 178 5 is_stmt 1 view .LVU86
 178:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 349              		.loc 1 178 26 is_stmt 0 view .LVU87
 350 0066 0023     		movs	r3, #0
 351 0068 2B93     		str	r3, [sp, #172]
 179:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 352              		.loc 1 179 5 is_stmt 1 view .LVU88
 179:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 353              		.loc 1 179 27 is_stmt 0 view .LVU89
 354 006a 0323     		movs	r3, #3
 355 006c 2C93     		str	r3, [sp, #176]
 180:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 356              		.loc 1 180 5 is_stmt 1 view .LVU90
 180:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 357              		.loc 1 180 31 is_stmt 0 view .LVU91
 358 006e 0823     		movs	r3, #8
 359 0070 2D93     		str	r3, [sp, #180]
 181:Core/Src/stm32l4xx_hal_msp.c **** 
 360              		.loc 1 181 5 is_stmt 1 view .LVU92
 361 0072 29A9     		add	r1, sp, #164
 362 0074 0548     		ldr	r0, .L23+8
 363 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 364              	.LVL16:
 365              		.loc 1 188 1 is_stmt 0 view .LVU93
 366 007a D2E7     		b	.L17
 367              	.L22:
 164:Core/Src/stm32l4xx_hal_msp.c ****     }
 368              		.loc 1 164 7 is_stmt 1 view .LVU94
 369 007c FFF7FEFF 		bl	Error_Handler
 370              	.LVL17:
 371 0080 D7E7     		b	.L19
 372              	.L24:
 373 0082 00BF     		.align	2
 374              	.L23:
 375 0084 00800040 		.word	1073774592
 376 0088 00100240 		.word	1073876992
 377 008c 00180048 		.word	1207965696
 378              		.cfi_endproc
 379              	.LFE324:
 381              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 382              		.align	1
 383              		.global	HAL_UART_MspDeInit
 384              		.syntax unified
 385              		.thumb
 386              		.thumb_func
 388              	HAL_UART_MspDeInit:
 389              	.LVL18:
 390              	.LFB325:
 189:Core/Src/stm32l4xx_hal_msp.c **** 
 190:Core/Src/stm32l4xx_hal_msp.c **** /**
 191:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 192:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 193:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 12


 194:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 195:Core/Src/stm32l4xx_hal_msp.c **** */
 196:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 197:Core/Src/stm32l4xx_hal_msp.c **** {
 391              		.loc 1 197 1 view -0
 392              		.cfi_startproc
 393              		@ args = 0, pretend = 0, frame = 0
 394              		@ frame_needed = 0, uses_anonymous_args = 0
 395              		.loc 1 197 1 is_stmt 0 view .LVU96
 396 0000 08B5     		push	{r3, lr}
 397              		.cfi_def_cfa_offset 8
 398              		.cfi_offset 3, -8
 399              		.cfi_offset 14, -4
 198:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 400              		.loc 1 198 3 is_stmt 1 view .LVU97
 401              		.loc 1 198 11 is_stmt 0 view .LVU98
 402 0002 0268     		ldr	r2, [r0]
 403              		.loc 1 198 5 view .LVU99
 404 0004 074B     		ldr	r3, .L29
 405 0006 9A42     		cmp	r2, r3
 406 0008 00D0     		beq	.L28
 407              	.LVL19:
 408              	.L25:
 199:Core/Src/stm32l4xx_hal_msp.c ****   {
 200:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 201:Core/Src/stm32l4xx_hal_msp.c **** 
 202:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 203:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 204:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 205:Core/Src/stm32l4xx_hal_msp.c **** 
 206:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 207:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 208:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 209:Core/Src/stm32l4xx_hal_msp.c ****     */
 210:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, STLINK_TX_Pin|STLINK_RX_Pin);
 211:Core/Src/stm32l4xx_hal_msp.c **** 
 212:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 213:Core/Src/stm32l4xx_hal_msp.c **** 
 214:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 215:Core/Src/stm32l4xx_hal_msp.c ****   }
 216:Core/Src/stm32l4xx_hal_msp.c **** 
 217:Core/Src/stm32l4xx_hal_msp.c **** }
 409              		.loc 1 217 1 view .LVU100
 410 000a 08BD     		pop	{r3, pc}
 411              	.LVL20:
 412              	.L28:
 204:Core/Src/stm32l4xx_hal_msp.c **** 
 413              		.loc 1 204 5 is_stmt 1 view .LVU101
 414 000c 064A     		ldr	r2, .L29+4
 415 000e D36D     		ldr	r3, [r2, #92]
 416 0010 23F00103 		bic	r3, r3, #1
 417 0014 D365     		str	r3, [r2, #92]
 210:Core/Src/stm32l4xx_hal_msp.c **** 
 418              		.loc 1 210 5 view .LVU102
 419 0016 4FF4C071 		mov	r1, #384
 420 001a 0448     		ldr	r0, .L29+8
 421              	.LVL21:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 13


 210:Core/Src/stm32l4xx_hal_msp.c **** 
 422              		.loc 1 210 5 is_stmt 0 view .LVU103
 423 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 424              	.LVL22:
 425              		.loc 1 217 1 view .LVU104
 426 0020 F3E7     		b	.L25
 427              	.L30:
 428 0022 00BF     		.align	2
 429              	.L29:
 430 0024 00800040 		.word	1073774592
 431 0028 00100240 		.word	1073876992
 432 002c 00180048 		.word	1207965696
 433              		.cfi_endproc
 434              	.LFE325:
 436              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 437              		.align	1
 438              		.global	HAL_TIM_Base_MspInit
 439              		.syntax unified
 440              		.thumb
 441              		.thumb_func
 443              	HAL_TIM_Base_MspInit:
 444              	.LVL23:
 445              	.LFB326:
 218:Core/Src/stm32l4xx_hal_msp.c **** 
 219:Core/Src/stm32l4xx_hal_msp.c **** /**
 220:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 221:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 222:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 223:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 224:Core/Src/stm32l4xx_hal_msp.c **** */
 225:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 226:Core/Src/stm32l4xx_hal_msp.c **** {
 446              		.loc 1 226 1 is_stmt 1 view -0
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 8
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450              		@ link register save eliminated.
 451              		.loc 1 226 1 is_stmt 0 view .LVU106
 452 0000 82B0     		sub	sp, sp, #8
 453              		.cfi_def_cfa_offset 8
 227:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 454              		.loc 1 227 3 is_stmt 1 view .LVU107
 455              		.loc 1 227 15 is_stmt 0 view .LVU108
 456 0002 0368     		ldr	r3, [r0]
 457              		.loc 1 227 5 view .LVU109
 458 0004 0E4A     		ldr	r2, .L37
 459 0006 9342     		cmp	r3, r2
 460 0008 04D0     		beq	.L35
 228:Core/Src/stm32l4xx_hal_msp.c ****   {
 229:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 230:Core/Src/stm32l4xx_hal_msp.c **** 
 231:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 232:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 233:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 234:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 235:Core/Src/stm32l4xx_hal_msp.c **** 
 236:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 14


 237:Core/Src/stm32l4xx_hal_msp.c ****   }
 238:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 461              		.loc 1 238 8 is_stmt 1 view .LVU110
 462              		.loc 1 238 10 is_stmt 0 view .LVU111
 463 000a 0E4A     		ldr	r2, .L37+4
 464 000c 9342     		cmp	r3, r2
 465 000e 0CD0     		beq	.L36
 466              	.L31:
 239:Core/Src/stm32l4xx_hal_msp.c ****   {
 240:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 241:Core/Src/stm32l4xx_hal_msp.c **** 
 242:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 243:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 244:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 245:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 246:Core/Src/stm32l4xx_hal_msp.c **** 
 247:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 248:Core/Src/stm32l4xx_hal_msp.c ****   }
 249:Core/Src/stm32l4xx_hal_msp.c **** 
 250:Core/Src/stm32l4xx_hal_msp.c **** }
 467              		.loc 1 250 1 view .LVU112
 468 0010 02B0     		add	sp, sp, #8
 469              		.cfi_remember_state
 470              		.cfi_def_cfa_offset 0
 471              		@ sp needed
 472 0012 7047     		bx	lr
 473              	.L35:
 474              		.cfi_restore_state
 233:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 475              		.loc 1 233 5 is_stmt 1 view .LVU113
 476              	.LBB8:
 233:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 477              		.loc 1 233 5 view .LVU114
 233:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 478              		.loc 1 233 5 view .LVU115
 479 0014 0C4B     		ldr	r3, .L37+8
 480 0016 9A6D     		ldr	r2, [r3, #88]
 481 0018 42F00202 		orr	r2, r2, #2
 482 001c 9A65     		str	r2, [r3, #88]
 233:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 483              		.loc 1 233 5 view .LVU116
 484 001e 9B6D     		ldr	r3, [r3, #88]
 485 0020 03F00203 		and	r3, r3, #2
 486 0024 0093     		str	r3, [sp]
 233:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 487              		.loc 1 233 5 view .LVU117
 488 0026 009B     		ldr	r3, [sp]
 489              	.LBE8:
 233:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 490              		.loc 1 233 5 view .LVU118
 491 0028 F2E7     		b	.L31
 492              	.L36:
 244:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 493              		.loc 1 244 5 view .LVU119
 494              	.LBB9:
 244:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 495              		.loc 1 244 5 view .LVU120
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 15


 244:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 496              		.loc 1 244 5 view .LVU121
 497 002a 074B     		ldr	r3, .L37+8
 498 002c 9A6D     		ldr	r2, [r3, #88]
 499 002e 42F00402 		orr	r2, r2, #4
 500 0032 9A65     		str	r2, [r3, #88]
 244:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 501              		.loc 1 244 5 view .LVU122
 502 0034 9B6D     		ldr	r3, [r3, #88]
 503 0036 03F00403 		and	r3, r3, #4
 504 003a 0193     		str	r3, [sp, #4]
 244:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 505              		.loc 1 244 5 view .LVU123
 506 003c 019B     		ldr	r3, [sp, #4]
 507              	.LBE9:
 244:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 508              		.loc 1 244 5 view .LVU124
 509              		.loc 1 250 1 is_stmt 0 view .LVU125
 510 003e E7E7     		b	.L31
 511              	.L38:
 512              		.align	2
 513              	.L37:
 514 0040 00040040 		.word	1073742848
 515 0044 00080040 		.word	1073743872
 516 0048 00100240 		.word	1073876992
 517              		.cfi_endproc
 518              	.LFE326:
 520              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 521              		.align	1
 522              		.global	HAL_TIM_MspPostInit
 523              		.syntax unified
 524              		.thumb
 525              		.thumb_func
 527              	HAL_TIM_MspPostInit:
 528              	.LVL24:
 529              	.LFB327:
 251:Core/Src/stm32l4xx_hal_msp.c **** 
 252:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 253:Core/Src/stm32l4xx_hal_msp.c **** {
 530              		.loc 1 253 1 is_stmt 1 view -0
 531              		.cfi_startproc
 532              		@ args = 0, pretend = 0, frame = 24
 533              		@ frame_needed = 0, uses_anonymous_args = 0
 534              		.loc 1 253 1 is_stmt 0 view .LVU127
 535 0000 00B5     		push	{lr}
 536              		.cfi_def_cfa_offset 4
 537              		.cfi_offset 14, -4
 538 0002 87B0     		sub	sp, sp, #28
 539              		.cfi_def_cfa_offset 32
 254:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 540              		.loc 1 254 3 is_stmt 1 view .LVU128
 541              		.loc 1 254 20 is_stmt 0 view .LVU129
 542 0004 0023     		movs	r3, #0
 543 0006 0193     		str	r3, [sp, #4]
 544 0008 0293     		str	r3, [sp, #8]
 545 000a 0393     		str	r3, [sp, #12]
 546 000c 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 16


 547 000e 0593     		str	r3, [sp, #20]
 255:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 548              		.loc 1 255 3 is_stmt 1 view .LVU130
 549              		.loc 1 255 10 is_stmt 0 view .LVU131
 550 0010 0268     		ldr	r2, [r0]
 551              		.loc 1 255 5 view .LVU132
 552 0012 0D4B     		ldr	r3, .L43
 553 0014 9A42     		cmp	r2, r3
 554 0016 02D0     		beq	.L42
 555              	.LVL25:
 556              	.L39:
 256:Core/Src/stm32l4xx_hal_msp.c ****   {
 257:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 258:Core/Src/stm32l4xx_hal_msp.c **** 
 259:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 260:Core/Src/stm32l4xx_hal_msp.c **** 
 261:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 262:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 263:Core/Src/stm32l4xx_hal_msp.c ****     PC6     ------> TIM3_CH1
 264:Core/Src/stm32l4xx_hal_msp.c ****     */
 265:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 266:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 267:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 268:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 269:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 270:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 271:Core/Src/stm32l4xx_hal_msp.c **** 
 272:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 273:Core/Src/stm32l4xx_hal_msp.c **** 
 274:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 275:Core/Src/stm32l4xx_hal_msp.c ****   }
 276:Core/Src/stm32l4xx_hal_msp.c **** 
 277:Core/Src/stm32l4xx_hal_msp.c **** }
 557              		.loc 1 277 1 view .LVU133
 558 0018 07B0     		add	sp, sp, #28
 559              		.cfi_remember_state
 560              		.cfi_def_cfa_offset 4
 561              		@ sp needed
 562 001a 5DF804FB 		ldr	pc, [sp], #4
 563              	.LVL26:
 564              	.L42:
 565              		.cfi_restore_state
 261:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 566              		.loc 1 261 5 is_stmt 1 view .LVU134
 567              	.LBB10:
 261:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 568              		.loc 1 261 5 view .LVU135
 261:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 569              		.loc 1 261 5 view .LVU136
 570 001e 03F50333 		add	r3, r3, #134144
 571 0022 DA6C     		ldr	r2, [r3, #76]
 572 0024 42F00402 		orr	r2, r2, #4
 573 0028 DA64     		str	r2, [r3, #76]
 261:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 574              		.loc 1 261 5 view .LVU137
 575 002a DB6C     		ldr	r3, [r3, #76]
 576 002c 03F00403 		and	r3, r3, #4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 17


 577 0030 0093     		str	r3, [sp]
 261:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 578              		.loc 1 261 5 view .LVU138
 579 0032 009B     		ldr	r3, [sp]
 580              	.LBE10:
 261:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 581              		.loc 1 261 5 view .LVU139
 265:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 582              		.loc 1 265 5 view .LVU140
 265:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 583              		.loc 1 265 25 is_stmt 0 view .LVU141
 584 0034 4023     		movs	r3, #64
 585 0036 0193     		str	r3, [sp, #4]
 266:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 586              		.loc 1 266 5 is_stmt 1 view .LVU142
 266:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 587              		.loc 1 266 26 is_stmt 0 view .LVU143
 588 0038 0223     		movs	r3, #2
 589 003a 0293     		str	r3, [sp, #8]
 267:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 590              		.loc 1 267 5 is_stmt 1 view .LVU144
 268:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 591              		.loc 1 268 5 view .LVU145
 269:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 592              		.loc 1 269 5 view .LVU146
 269:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 593              		.loc 1 269 31 is_stmt 0 view .LVU147
 594 003c 0593     		str	r3, [sp, #20]
 270:Core/Src/stm32l4xx_hal_msp.c **** 
 595              		.loc 1 270 5 is_stmt 1 view .LVU148
 596 003e 01A9     		add	r1, sp, #4
 597 0040 0248     		ldr	r0, .L43+4
 598              	.LVL27:
 270:Core/Src/stm32l4xx_hal_msp.c **** 
 599              		.loc 1 270 5 is_stmt 0 view .LVU149
 600 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 601              	.LVL28:
 602              		.loc 1 277 1 view .LVU150
 603 0046 E7E7     		b	.L39
 604              	.L44:
 605              		.align	2
 606              	.L43:
 607 0048 00040040 		.word	1073742848
 608 004c 00080048 		.word	1207961600
 609              		.cfi_endproc
 610              	.LFE327:
 612              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 613              		.align	1
 614              		.global	HAL_TIM_Base_MspDeInit
 615              		.syntax unified
 616              		.thumb
 617              		.thumb_func
 619              	HAL_TIM_Base_MspDeInit:
 620              	.LVL29:
 621              	.LFB328:
 278:Core/Src/stm32l4xx_hal_msp.c **** /**
 279:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 18


 280:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 281:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 282:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 283:Core/Src/stm32l4xx_hal_msp.c **** */
 284:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 285:Core/Src/stm32l4xx_hal_msp.c **** {
 622              		.loc 1 285 1 is_stmt 1 view -0
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 0
 625              		@ frame_needed = 0, uses_anonymous_args = 0
 626              		@ link register save eliminated.
 286:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 627              		.loc 1 286 3 view .LVU152
 628              		.loc 1 286 15 is_stmt 0 view .LVU153
 629 0000 0368     		ldr	r3, [r0]
 630              		.loc 1 286 5 view .LVU154
 631 0002 0A4A     		ldr	r2, .L50
 632 0004 9342     		cmp	r3, r2
 633 0006 03D0     		beq	.L48
 287:Core/Src/stm32l4xx_hal_msp.c ****   {
 288:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 289:Core/Src/stm32l4xx_hal_msp.c **** 
 290:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 291:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 292:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 293:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 294:Core/Src/stm32l4xx_hal_msp.c **** 
 295:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 296:Core/Src/stm32l4xx_hal_msp.c ****   }
 297:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 634              		.loc 1 297 8 is_stmt 1 view .LVU155
 635              		.loc 1 297 10 is_stmt 0 view .LVU156
 636 0008 094A     		ldr	r2, .L50+4
 637 000a 9342     		cmp	r3, r2
 638 000c 07D0     		beq	.L49
 639              	.L45:
 298:Core/Src/stm32l4xx_hal_msp.c ****   {
 299:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 300:Core/Src/stm32l4xx_hal_msp.c **** 
 301:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 302:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 303:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 304:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 305:Core/Src/stm32l4xx_hal_msp.c **** 
 306:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 307:Core/Src/stm32l4xx_hal_msp.c ****   }
 308:Core/Src/stm32l4xx_hal_msp.c **** 
 309:Core/Src/stm32l4xx_hal_msp.c **** }
 640              		.loc 1 309 1 view .LVU157
 641 000e 7047     		bx	lr
 642              	.L48:
 292:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 643              		.loc 1 292 5 is_stmt 1 view .LVU158
 644 0010 02F50332 		add	r2, r2, #134144
 645 0014 936D     		ldr	r3, [r2, #88]
 646 0016 23F00203 		bic	r3, r3, #2
 647 001a 9365     		str	r3, [r2, #88]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 19


 648 001c 7047     		bx	lr
 649              	.L49:
 303:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 650              		.loc 1 303 5 view .LVU159
 651 001e 02F50232 		add	r2, r2, #133120
 652 0022 936D     		ldr	r3, [r2, #88]
 653 0024 23F00403 		bic	r3, r3, #4
 654 0028 9365     		str	r3, [r2, #88]
 655              		.loc 1 309 1 is_stmt 0 view .LVU160
 656 002a F0E7     		b	.L45
 657              	.L51:
 658              		.align	2
 659              	.L50:
 660 002c 00040040 		.word	1073742848
 661 0030 00080040 		.word	1073743872
 662              		.cfi_endproc
 663              	.LFE328:
 665              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 666              		.align	1
 667              		.global	HAL_PCD_MspInit
 668              		.syntax unified
 669              		.thumb
 670              		.thumb_func
 672              	HAL_PCD_MspInit:
 673              	.LVL30:
 674              	.LFB329:
 310:Core/Src/stm32l4xx_hal_msp.c **** 
 311:Core/Src/stm32l4xx_hal_msp.c **** /**
 312:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP Initialization
 313:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 314:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 315:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 316:Core/Src/stm32l4xx_hal_msp.c **** */
 317:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 318:Core/Src/stm32l4xx_hal_msp.c **** {
 675              		.loc 1 318 1 is_stmt 1 view -0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 32
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679              		.loc 1 318 1 is_stmt 0 view .LVU162
 680 0000 10B5     		push	{r4, lr}
 681              		.cfi_def_cfa_offset 8
 682              		.cfi_offset 4, -8
 683              		.cfi_offset 14, -4
 684 0002 88B0     		sub	sp, sp, #32
 685              		.cfi_def_cfa_offset 40
 319:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 686              		.loc 1 319 3 is_stmt 1 view .LVU163
 687              		.loc 1 319 20 is_stmt 0 view .LVU164
 688 0004 0023     		movs	r3, #0
 689 0006 0393     		str	r3, [sp, #12]
 690 0008 0493     		str	r3, [sp, #16]
 691 000a 0593     		str	r3, [sp, #20]
 692 000c 0693     		str	r3, [sp, #24]
 693 000e 0793     		str	r3, [sp, #28]
 320:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 694              		.loc 1 320 3 is_stmt 1 view .LVU165
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 20


 695              		.loc 1 320 10 is_stmt 0 view .LVU166
 696 0010 0368     		ldr	r3, [r0]
 697              		.loc 1 320 5 view .LVU167
 698 0012 B3F1A04F 		cmp	r3, #1342177280
 699 0016 01D0     		beq	.L56
 700              	.LVL31:
 701              	.L52:
 321:Core/Src/stm32l4xx_hal_msp.c ****   {
 322:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 323:Core/Src/stm32l4xx_hal_msp.c **** 
 324:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 326:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 327:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 328:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 329:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 330:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 331:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 332:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 333:Core/Src/stm32l4xx_hal_msp.c ****     */
 334:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 335:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 336:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 337:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 338:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 339:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 340:Core/Src/stm32l4xx_hal_msp.c **** 
 341:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_VBUS_Pin;
 342:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 343:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 344:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 345:Core/Src/stm32l4xx_hal_msp.c **** 
 346:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 347:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 348:Core/Src/stm32l4xx_hal_msp.c **** 
 349:Core/Src/stm32l4xx_hal_msp.c ****     /* Enable VDDUSB */
 350:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 351:Core/Src/stm32l4xx_hal_msp.c ****     {
 352:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 353:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 354:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 355:Core/Src/stm32l4xx_hal_msp.c ****     }
 356:Core/Src/stm32l4xx_hal_msp.c ****     else
 357:Core/Src/stm32l4xx_hal_msp.c ****     {
 358:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 359:Core/Src/stm32l4xx_hal_msp.c ****     }
 360:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 361:Core/Src/stm32l4xx_hal_msp.c **** 
 362:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 363:Core/Src/stm32l4xx_hal_msp.c ****   }
 364:Core/Src/stm32l4xx_hal_msp.c **** 
 365:Core/Src/stm32l4xx_hal_msp.c **** }
 702              		.loc 1 365 1 view .LVU168
 703 0018 08B0     		add	sp, sp, #32
 704              		.cfi_remember_state
 705              		.cfi_def_cfa_offset 8
 706              		@ sp needed
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 21


 707 001a 10BD     		pop	{r4, pc}
 708              	.LVL32:
 709              	.L56:
 710              		.cfi_restore_state
 326:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 711              		.loc 1 326 5 is_stmt 1 view .LVU169
 712              	.LBB11:
 326:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 713              		.loc 1 326 5 view .LVU170
 326:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 714              		.loc 1 326 5 view .LVU171
 715 001c 214C     		ldr	r4, .L57
 716 001e E36C     		ldr	r3, [r4, #76]
 717 0020 43F00103 		orr	r3, r3, #1
 718 0024 E364     		str	r3, [r4, #76]
 326:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 719              		.loc 1 326 5 view .LVU172
 720 0026 E36C     		ldr	r3, [r4, #76]
 721 0028 03F00103 		and	r3, r3, #1
 722 002c 0093     		str	r3, [sp]
 326:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 723              		.loc 1 326 5 view .LVU173
 724 002e 009B     		ldr	r3, [sp]
 725              	.LBE11:
 326:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 726              		.loc 1 326 5 view .LVU174
 334:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 727              		.loc 1 334 5 view .LVU175
 334:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 728              		.loc 1 334 25 is_stmt 0 view .LVU176
 729 0030 4FF4E853 		mov	r3, #7424
 730 0034 0393     		str	r3, [sp, #12]
 335:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 731              		.loc 1 335 5 is_stmt 1 view .LVU177
 335:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 732              		.loc 1 335 26 is_stmt 0 view .LVU178
 733 0036 0223     		movs	r3, #2
 734 0038 0493     		str	r3, [sp, #16]
 336:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 735              		.loc 1 336 5 is_stmt 1 view .LVU179
 337:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 736              		.loc 1 337 5 view .LVU180
 337:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 737              		.loc 1 337 27 is_stmt 0 view .LVU181
 738 003a 0323     		movs	r3, #3
 739 003c 0693     		str	r3, [sp, #24]
 338:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 740              		.loc 1 338 5 is_stmt 1 view .LVU182
 338:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 741              		.loc 1 338 31 is_stmt 0 view .LVU183
 742 003e 0A23     		movs	r3, #10
 743 0040 0793     		str	r3, [sp, #28]
 339:Core/Src/stm32l4xx_hal_msp.c **** 
 744              		.loc 1 339 5 is_stmt 1 view .LVU184
 745 0042 03A9     		add	r1, sp, #12
 746 0044 4FF09040 		mov	r0, #1207959552
 747              	.LVL33:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 22


 339:Core/Src/stm32l4xx_hal_msp.c **** 
 748              		.loc 1 339 5 is_stmt 0 view .LVU185
 749 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 750              	.LVL34:
 341:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 751              		.loc 1 341 5 is_stmt 1 view .LVU186
 341:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 752              		.loc 1 341 25 is_stmt 0 view .LVU187
 753 004c 4FF40073 		mov	r3, #512
 754 0050 0393     		str	r3, [sp, #12]
 342:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 755              		.loc 1 342 5 is_stmt 1 view .LVU188
 342:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 756              		.loc 1 342 26 is_stmt 0 view .LVU189
 757 0052 0023     		movs	r3, #0
 758 0054 0493     		str	r3, [sp, #16]
 343:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 759              		.loc 1 343 5 is_stmt 1 view .LVU190
 343:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 760              		.loc 1 343 26 is_stmt 0 view .LVU191
 761 0056 0593     		str	r3, [sp, #20]
 344:Core/Src/stm32l4xx_hal_msp.c **** 
 762              		.loc 1 344 5 is_stmt 1 view .LVU192
 763 0058 03A9     		add	r1, sp, #12
 764 005a 4FF09040 		mov	r0, #1207959552
 765 005e FFF7FEFF 		bl	HAL_GPIO_Init
 766              	.LVL35:
 347:Core/Src/stm32l4xx_hal_msp.c **** 
 767              		.loc 1 347 5 view .LVU193
 768              	.LBB12:
 347:Core/Src/stm32l4xx_hal_msp.c **** 
 769              		.loc 1 347 5 view .LVU194
 347:Core/Src/stm32l4xx_hal_msp.c **** 
 770              		.loc 1 347 5 view .LVU195
 771 0062 E36C     		ldr	r3, [r4, #76]
 772 0064 43F48053 		orr	r3, r3, #4096
 773 0068 E364     		str	r3, [r4, #76]
 347:Core/Src/stm32l4xx_hal_msp.c **** 
 774              		.loc 1 347 5 view .LVU196
 775 006a E36C     		ldr	r3, [r4, #76]
 776 006c 03F48053 		and	r3, r3, #4096
 777 0070 0193     		str	r3, [sp, #4]
 347:Core/Src/stm32l4xx_hal_msp.c **** 
 778              		.loc 1 347 5 view .LVU197
 779 0072 019B     		ldr	r3, [sp, #4]
 780              	.LBE12:
 347:Core/Src/stm32l4xx_hal_msp.c **** 
 781              		.loc 1 347 5 view .LVU198
 350:Core/Src/stm32l4xx_hal_msp.c ****     {
 782              		.loc 1 350 5 view .LVU199
 350:Core/Src/stm32l4xx_hal_msp.c ****     {
 783              		.loc 1 350 8 is_stmt 0 view .LVU200
 784 0074 A36D     		ldr	r3, [r4, #88]
 350:Core/Src/stm32l4xx_hal_msp.c ****     {
 785              		.loc 1 350 7 view .LVU201
 786 0076 13F0805F 		tst	r3, #268435456
 787 007a 0FD1     		bne	.L54
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 23


 352:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 788              		.loc 1 352 7 is_stmt 1 view .LVU202
 789              	.LBB13:
 352:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 790              		.loc 1 352 7 view .LVU203
 352:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 791              		.loc 1 352 7 view .LVU204
 792 007c A36D     		ldr	r3, [r4, #88]
 793 007e 43F08053 		orr	r3, r3, #268435456
 794 0082 A365     		str	r3, [r4, #88]
 352:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 795              		.loc 1 352 7 view .LVU205
 796 0084 A36D     		ldr	r3, [r4, #88]
 797 0086 03F08053 		and	r3, r3, #268435456
 798 008a 0293     		str	r3, [sp, #8]
 352:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 799              		.loc 1 352 7 view .LVU206
 800 008c 029B     		ldr	r3, [sp, #8]
 801              	.LBE13:
 352:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 802              		.loc 1 352 7 view .LVU207
 353:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 803              		.loc 1 353 7 view .LVU208
 804 008e FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 805              	.LVL36:
 354:Core/Src/stm32l4xx_hal_msp.c ****     }
 806              		.loc 1 354 7 view .LVU209
 807 0092 A36D     		ldr	r3, [r4, #88]
 808 0094 23F08053 		bic	r3, r3, #268435456
 809 0098 A365     		str	r3, [r4, #88]
 810 009a BDE7     		b	.L52
 811              	.L54:
 358:Core/Src/stm32l4xx_hal_msp.c ****     }
 812              		.loc 1 358 7 view .LVU210
 813 009c FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 814              	.LVL37:
 815              		.loc 1 365 1 is_stmt 0 view .LVU211
 816 00a0 BAE7     		b	.L52
 817              	.L58:
 818 00a2 00BF     		.align	2
 819              	.L57:
 820 00a4 00100240 		.word	1073876992
 821              		.cfi_endproc
 822              	.LFE329:
 824              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 825              		.align	1
 826              		.global	HAL_PCD_MspDeInit
 827              		.syntax unified
 828              		.thumb
 829              		.thumb_func
 831              	HAL_PCD_MspDeInit:
 832              	.LVL38:
 833              	.LFB330:
 366:Core/Src/stm32l4xx_hal_msp.c **** 
 367:Core/Src/stm32l4xx_hal_msp.c **** /**
 368:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 369:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 24


 370:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 371:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 372:Core/Src/stm32l4xx_hal_msp.c **** */
 373:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 374:Core/Src/stm32l4xx_hal_msp.c **** {
 834              		.loc 1 374 1 is_stmt 1 view -0
 835              		.cfi_startproc
 836              		@ args = 0, pretend = 0, frame = 8
 837              		@ frame_needed = 0, uses_anonymous_args = 0
 375:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 838              		.loc 1 375 3 view .LVU213
 839              		.loc 1 375 10 is_stmt 0 view .LVU214
 840 0000 0368     		ldr	r3, [r0]
 841              		.loc 1 375 5 view .LVU215
 842 0002 B3F1A04F 		cmp	r3, #1342177280
 843 0006 00D0     		beq	.L66
 844 0008 7047     		bx	lr
 845              	.L66:
 374:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 846              		.loc 1 374 1 view .LVU216
 847 000a 10B5     		push	{r4, lr}
 848              		.cfi_def_cfa_offset 8
 849              		.cfi_offset 4, -8
 850              		.cfi_offset 14, -4
 851 000c 82B0     		sub	sp, sp, #8
 852              		.cfi_def_cfa_offset 16
 376:Core/Src/stm32l4xx_hal_msp.c ****   {
 377:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 378:Core/Src/stm32l4xx_hal_msp.c **** 
 379:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 380:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 381:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 853              		.loc 1 381 5 is_stmt 1 view .LVU217
 854 000e 114C     		ldr	r4, .L67
 855 0010 E36C     		ldr	r3, [r4, #76]
 856 0012 23F48053 		bic	r3, r3, #4096
 857 0016 E364     		str	r3, [r4, #76]
 858              		.loc 1 381 39 view .LVU218
 382:Core/Src/stm32l4xx_hal_msp.c **** 
 383:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 384:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 385:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 386:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 387:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 388:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 389:Core/Src/stm32l4xx_hal_msp.c ****     */
 390:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USB_SOF_Pin|USB_VBUS_Pin|USB_ID_Pin|USB_DM_Pin
 859              		.loc 1 390 5 view .LVU219
 860 0018 4FF4F851 		mov	r1, #7936
 861 001c 4FF09040 		mov	r0, #1207959552
 862              	.LVL39:
 863              		.loc 1 390 5 is_stmt 0 view .LVU220
 864 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 865              	.LVL40:
 391:Core/Src/stm32l4xx_hal_msp.c ****                           |USB_DP_Pin);
 392:Core/Src/stm32l4xx_hal_msp.c **** 
 393:Core/Src/stm32l4xx_hal_msp.c ****     /* Disable VDDUSB */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 25


 394:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 866              		.loc 1 394 5 is_stmt 1 view .LVU221
 867              		.loc 1 394 8 is_stmt 0 view .LVU222
 868 0024 A36D     		ldr	r3, [r4, #88]
 869              		.loc 1 394 7 view .LVU223
 870 0026 13F0805F 		tst	r3, #268435456
 871 002a 10D1     		bne	.L61
 395:Core/Src/stm32l4xx_hal_msp.c ****     {
 396:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 872              		.loc 1 396 7 is_stmt 1 view .LVU224
 873              	.LBB14:
 874              		.loc 1 396 7 view .LVU225
 875              		.loc 1 396 7 view .LVU226
 876 002c A36D     		ldr	r3, [r4, #88]
 877 002e 43F08053 		orr	r3, r3, #268435456
 878 0032 A365     		str	r3, [r4, #88]
 879              		.loc 1 396 7 view .LVU227
 880 0034 A36D     		ldr	r3, [r4, #88]
 881 0036 03F08053 		and	r3, r3, #268435456
 882 003a 0193     		str	r3, [sp, #4]
 883              		.loc 1 396 7 view .LVU228
 884 003c 019B     		ldr	r3, [sp, #4]
 885              	.LBE14:
 886              		.loc 1 396 7 view .LVU229
 397:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 887              		.loc 1 397 7 view .LVU230
 888 003e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 889              	.LVL41:
 398:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 890              		.loc 1 398 7 view .LVU231
 891 0042 A36D     		ldr	r3, [r4, #88]
 892 0044 23F08053 		bic	r3, r3, #268435456
 893 0048 A365     		str	r3, [r4, #88]
 894              	.L59:
 399:Core/Src/stm32l4xx_hal_msp.c ****     }
 400:Core/Src/stm32l4xx_hal_msp.c ****     else
 401:Core/Src/stm32l4xx_hal_msp.c ****     {
 402:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 403:Core/Src/stm32l4xx_hal_msp.c ****     }
 404:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 405:Core/Src/stm32l4xx_hal_msp.c **** 
 406:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 407:Core/Src/stm32l4xx_hal_msp.c ****   }
 408:Core/Src/stm32l4xx_hal_msp.c **** 
 409:Core/Src/stm32l4xx_hal_msp.c **** }
 895              		.loc 1 409 1 is_stmt 0 view .LVU232
 896 004a 02B0     		add	sp, sp, #8
 897              		.cfi_remember_state
 898              		.cfi_def_cfa_offset 8
 899              		@ sp needed
 900 004c 10BD     		pop	{r4, pc}
 901              	.L61:
 902              		.cfi_restore_state
 402:Core/Src/stm32l4xx_hal_msp.c ****     }
 903              		.loc 1 402 7 is_stmt 1 view .LVU233
 904 004e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 905              	.LVL42:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 26


 906              		.loc 1 409 1 is_stmt 0 view .LVU234
 907 0052 FAE7     		b	.L59
 908              	.L68:
 909              		.align	2
 910              	.L67:
 911 0054 00100240 		.word	1073876992
 912              		.cfi_endproc
 913              	.LFE330:
 915              		.text
 916              	.Letext0:
 917              		.file 2 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 918              		.file 3 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 919              		.file 4 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 920              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 921              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 922              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 923              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 924              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 925              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 926              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 927              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 928              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 929              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 930              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 931              		.file 16 "Core/Inc/main.h"
 932              		.file 17 "<built-in>"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s 			page 27


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:20     .text.HAL_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:75     .text.HAL_MspInit:000000000000002c $d
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:80     .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:86     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:178    .text.HAL_ADC_MspInit:000000000000005c $d
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:184    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:190    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:232    .text.HAL_ADC_MspDeInit:0000000000000020 $d
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:239    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:245    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:375    .text.HAL_UART_MspInit:0000000000000084 $d
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:382    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:388    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:430    .text.HAL_UART_MspDeInit:0000000000000024 $d
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:437    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:443    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:514    .text.HAL_TIM_Base_MspInit:0000000000000040 $d
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:521    .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:527    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:607    .text.HAL_TIM_MspPostInit:0000000000000048 $d
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:613    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:619    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:660    .text.HAL_TIM_Base_MspDeInit:000000000000002c $d
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:666    .text.HAL_PCD_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:672    .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:820    .text.HAL_PCD_MspInit:00000000000000a4 $d
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:825    .text.HAL_PCD_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:831    .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccfn6fiX.s:911    .text.HAL_PCD_MspDeInit:0000000000000054 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
memset
HAL_RCCEx_PeriphCLKConfig
HAL_PWREx_EnableVddIO2
Error_Handler
HAL_PWREx_EnableVddUSB
HAL_PWREx_DisableVddUSB
