$date
	Fri Dec 15 13:14:06 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_demux1_to_8 $end
$var wire 8 ! z [7:0] $end
$var reg 1 " din $end
$var reg 3 # sel [2:0] $end
$scope module DUT $end
$var wire 1 " din $end
$var wire 3 $ sel [2:0] $end
$var wire 8 % z [7:0] $end
$var wire 4 & tempz2 [3:0] $end
$var wire 4 ' tempz1 [3:0] $end
$scope module DEM1 $end
$var wire 1 " din $end
$var wire 2 ( sel [1:0] $end
$var reg 4 ) z [3:0] $end
$upscope $end
$scope module DEM2 $end
$var wire 1 " din $end
$var wire 2 * sel [1:0] $end
$var reg 4 + z [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#5
b1 !
b1 %
b1 '
b1 )
b1 &
b1 +
1"
#10
b0 !
b0 %
b0 '
b0 )
b0 &
b0 +
b1 (
b1 *
0"
b1 #
b1 $
#15
b10 !
b10 %
b10 '
b10 )
b10 &
b10 +
1"
#20
b0 !
b0 %
b0 '
b0 )
b0 &
b0 +
b10 (
b10 *
0"
b10 #
b10 $
#25
b100 !
b100 %
b100 '
b100 )
b100 &
b100 +
1"
#30
b0 !
b0 %
b0 '
b0 )
b0 &
b0 +
b11 (
b11 *
0"
b11 #
b11 $
#35
b1000 !
b1000 %
b1000 '
b1000 )
b1000 &
b1000 +
1"
#40
b0 !
b0 %
b0 '
b0 )
b0 &
b0 +
b0 (
b0 *
0"
b100 #
b100 $
#45
b10000 !
b10000 %
b1 '
b1 )
b1 &
b1 +
1"
#50
b0 !
b0 %
b0 '
b0 )
b0 &
b0 +
b1 (
b1 *
0"
b101 #
b101 $
#55
b100000 !
b100000 %
b10 '
b10 )
b10 &
b10 +
1"
#60
b0 !
b0 %
b0 '
b0 )
b0 &
b0 +
b10 (
b10 *
0"
b110 #
b110 $
#65
b1000000 !
b1000000 %
b100 '
b100 )
b100 &
b100 +
1"
#70
b0 !
b0 %
b0 '
b0 )
b0 &
b0 +
b11 (
b11 *
0"
b111 #
b111 $
#75
b10000000 !
b10000000 %
b1000 '
b1000 )
b1000 &
b1000 +
1"
#80
b0 !
b0 %
b0 '
b0 )
b0 &
b0 +
b0 (
b0 *
0"
b0 #
b0 $
