Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jan  9 14:19:00 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     86          
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (91)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (210)
5. checking no_input_delay (75)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (91)
-------------------------
 There are 86 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: RST (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EncoderT/AAA_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: EncoderT/BBB_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (210)
--------------------------------------------------
 There are 210 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (75)
-------------------------------
 There are 75 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  222          inf        0.000                      0                  222           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Set_point[2]
                            (input port)
  Destination:            PIDT/POWER_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.812ns  (logic 11.225ns (45.241%)  route 13.587ns (54.759%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=5 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  Set_point[2] (IN)
                         net (fo=0)                   0.000     0.000    Set_point[2]
    P19                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  Set_point_IBUF[2]_inst/O
                         net (fo=3, routed)           2.175     3.154    EncoderT/Set_point_IBUF[2]
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  EncoderT/Error_carry_i_2/O
                         net (fo=1, routed)           0.000     3.278    PIDT/POWER0_1[2]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.676 r  PIDT/Error_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    PIDT/Error_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  PIDT/Error_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.790    PIDT/Error_carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.025 r  PIDT/Error_carry__1/O[0]
                         net (fo=15, routed)          1.302     5.327    PIDT/Error_carry__1_n_7
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.299     5.626 r  PIDT/CIntegral0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.626    PIDT/CIntegral0_carry__1_i_4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.176 r  PIDT/CIntegral0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.176    PIDT/CIntegral0_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.510 r  PIDT/CIntegral0_carry__2/O[1]
                         net (fo=28, routed)          1.481     7.992    PIDT/CIntegral0[13]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.303     8.295 r  PIDT/Integral[13]_i_1/O
                         net (fo=28, routed)          1.655     9.949    PIDT/CIntegral[17]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[16]_P[17])
                                                      3.656    13.605 r  PIDT/multOp__0/P[17]
                         net (fo=2, routed)           1.093    14.698    PIDT/multOp__0_n_88
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.822 r  PIDT/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.822    PIDT/i__carry_i_4__1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.335 r  PIDT/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    PIDT/multOp_inferred__0/i__carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.554 r  PIDT/multOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.994    16.548    PIDT/multOp0_out[4]
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.295    16.843 r  PIDT/POWER0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.843    PIDT/POWER0_carry__4_i_3_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.376 r  PIDT/POWER0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.376    PIDT/POWER0_carry__4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.691 f  PIDT/POWER0_carry__5/O[3]
                         net (fo=5, routed)           1.118    18.809    PIDT/POWER0__0__0[27]
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.307    19.116 r  PIDT/POWER1_carry__1_i_12/O
                         net (fo=1, routed)           0.000    19.116    PIDT/POWER1_carry__1_i_12_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.514 r  PIDT/POWER1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.514    PIDT/POWER1_carry__1_i_9_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.736 f  PIDT/POWER1_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.853    20.590    PIDT/POWER3[29]
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.299    20.889 r  PIDT/POWER1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.889    PIDT/POWER1_carry__2_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.463 r  PIDT/POWER1_carry__2/CO[2]
                         net (fo=2, routed)           1.193    22.656    PIDT/POWER10_in
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.310    22.966 r  PIDT/POWER[6]_i_1/O
                         net (fo=20, routed)          0.965    23.930    PIDT/POWER[6]_i_1_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.124    24.054 r  PIDT/POWER[18]_i_3/O
                         net (fo=2, routed)           0.758    24.812    PIDT/POWER[18]_i_3_n_0
    SLICE_X39Y44         FDRE                                         r  PIDT/POWER_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Set_point[2]
                            (input port)
  Destination:            PIDT/POWER_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.490ns  (logic 11.225ns (45.836%)  route 13.265ns (54.164%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  Set_point[2] (IN)
                         net (fo=0)                   0.000     0.000    Set_point[2]
    P19                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  Set_point_IBUF[2]_inst/O
                         net (fo=3, routed)           2.175     3.154    EncoderT/Set_point_IBUF[2]
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  EncoderT/Error_carry_i_2/O
                         net (fo=1, routed)           0.000     3.278    PIDT/POWER0_1[2]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.676 r  PIDT/Error_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    PIDT/Error_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  PIDT/Error_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.790    PIDT/Error_carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.025 r  PIDT/Error_carry__1/O[0]
                         net (fo=15, routed)          1.302     5.327    PIDT/Error_carry__1_n_7
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.299     5.626 r  PIDT/CIntegral0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.626    PIDT/CIntegral0_carry__1_i_4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.176 r  PIDT/CIntegral0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.176    PIDT/CIntegral0_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.510 r  PIDT/CIntegral0_carry__2/O[1]
                         net (fo=28, routed)          1.481     7.992    PIDT/CIntegral0[13]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.303     8.295 r  PIDT/Integral[13]_i_1/O
                         net (fo=28, routed)          1.655     9.949    PIDT/CIntegral[17]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[16]_P[17])
                                                      3.656    13.605 r  PIDT/multOp__0/P[17]
                         net (fo=2, routed)           1.093    14.698    PIDT/multOp__0_n_88
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.822 r  PIDT/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.822    PIDT/i__carry_i_4__1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.335 r  PIDT/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    PIDT/multOp_inferred__0/i__carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.554 r  PIDT/multOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.994    16.548    PIDT/multOp0_out[4]
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.295    16.843 r  PIDT/POWER0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.843    PIDT/POWER0_carry__4_i_3_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.376 r  PIDT/POWER0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.376    PIDT/POWER0_carry__4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.691 f  PIDT/POWER0_carry__5/O[3]
                         net (fo=5, routed)           1.118    18.809    PIDT/POWER0__0__0[27]
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.307    19.116 r  PIDT/POWER1_carry__1_i_12/O
                         net (fo=1, routed)           0.000    19.116    PIDT/POWER1_carry__1_i_12_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.514 r  PIDT/POWER1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.514    PIDT/POWER1_carry__1_i_9_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.736 f  PIDT/POWER1_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.853    20.590    PIDT/POWER3[29]
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.299    20.889 r  PIDT/POWER1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.889    PIDT/POWER1_carry__2_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.463 r  PIDT/POWER1_carry__2/CO[2]
                         net (fo=2, routed)           1.193    22.656    PIDT/POWER10_in
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.310    22.966 r  PIDT/POWER[6]_i_1/O
                         net (fo=20, routed)          0.646    23.611    PIDT/POWER[6]_i_1_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.124    23.735 r  PIDT/POWER[18]_i_2/O
                         net (fo=13, routed)          0.755    24.490    PIDT/POWER[18]_i_2_n_0
    SLICE_X37Y44         FDSE                                         r  PIDT/POWER_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Set_point[2]
                            (input port)
  Destination:            PIDT/POWER_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.490ns  (logic 11.225ns (45.836%)  route 13.265ns (54.164%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  Set_point[2] (IN)
                         net (fo=0)                   0.000     0.000    Set_point[2]
    P19                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  Set_point_IBUF[2]_inst/O
                         net (fo=3, routed)           2.175     3.154    EncoderT/Set_point_IBUF[2]
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  EncoderT/Error_carry_i_2/O
                         net (fo=1, routed)           0.000     3.278    PIDT/POWER0_1[2]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.676 r  PIDT/Error_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    PIDT/Error_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  PIDT/Error_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.790    PIDT/Error_carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.025 r  PIDT/Error_carry__1/O[0]
                         net (fo=15, routed)          1.302     5.327    PIDT/Error_carry__1_n_7
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.299     5.626 r  PIDT/CIntegral0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.626    PIDT/CIntegral0_carry__1_i_4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.176 r  PIDT/CIntegral0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.176    PIDT/CIntegral0_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.510 r  PIDT/CIntegral0_carry__2/O[1]
                         net (fo=28, routed)          1.481     7.992    PIDT/CIntegral0[13]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.303     8.295 r  PIDT/Integral[13]_i_1/O
                         net (fo=28, routed)          1.655     9.949    PIDT/CIntegral[17]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[16]_P[17])
                                                      3.656    13.605 r  PIDT/multOp__0/P[17]
                         net (fo=2, routed)           1.093    14.698    PIDT/multOp__0_n_88
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.822 r  PIDT/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.822    PIDT/i__carry_i_4__1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.335 r  PIDT/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    PIDT/multOp_inferred__0/i__carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.554 r  PIDT/multOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.994    16.548    PIDT/multOp0_out[4]
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.295    16.843 r  PIDT/POWER0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.843    PIDT/POWER0_carry__4_i_3_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.376 r  PIDT/POWER0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.376    PIDT/POWER0_carry__4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.691 f  PIDT/POWER0_carry__5/O[3]
                         net (fo=5, routed)           1.118    18.809    PIDT/POWER0__0__0[27]
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.307    19.116 r  PIDT/POWER1_carry__1_i_12/O
                         net (fo=1, routed)           0.000    19.116    PIDT/POWER1_carry__1_i_12_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.514 r  PIDT/POWER1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.514    PIDT/POWER1_carry__1_i_9_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.736 f  PIDT/POWER1_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.853    20.590    PIDT/POWER3[29]
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.299    20.889 r  PIDT/POWER1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.889    PIDT/POWER1_carry__2_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.463 r  PIDT/POWER1_carry__2/CO[2]
                         net (fo=2, routed)           1.193    22.656    PIDT/POWER10_in
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.310    22.966 r  PIDT/POWER[6]_i_1/O
                         net (fo=20, routed)          0.646    23.611    PIDT/POWER[6]_i_1_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.124    23.735 r  PIDT/POWER[18]_i_2/O
                         net (fo=13, routed)          0.755    24.490    PIDT/POWER[18]_i_2_n_0
    SLICE_X37Y44         FDRE                                         r  PIDT/POWER_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Set_point[2]
                            (input port)
  Destination:            PIDT/POWER_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.490ns  (logic 11.225ns (45.836%)  route 13.265ns (54.164%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  Set_point[2] (IN)
                         net (fo=0)                   0.000     0.000    Set_point[2]
    P19                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  Set_point_IBUF[2]_inst/O
                         net (fo=3, routed)           2.175     3.154    EncoderT/Set_point_IBUF[2]
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  EncoderT/Error_carry_i_2/O
                         net (fo=1, routed)           0.000     3.278    PIDT/POWER0_1[2]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.676 r  PIDT/Error_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    PIDT/Error_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  PIDT/Error_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.790    PIDT/Error_carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.025 r  PIDT/Error_carry__1/O[0]
                         net (fo=15, routed)          1.302     5.327    PIDT/Error_carry__1_n_7
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.299     5.626 r  PIDT/CIntegral0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.626    PIDT/CIntegral0_carry__1_i_4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.176 r  PIDT/CIntegral0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.176    PIDT/CIntegral0_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.510 r  PIDT/CIntegral0_carry__2/O[1]
                         net (fo=28, routed)          1.481     7.992    PIDT/CIntegral0[13]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.303     8.295 r  PIDT/Integral[13]_i_1/O
                         net (fo=28, routed)          1.655     9.949    PIDT/CIntegral[17]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[16]_P[17])
                                                      3.656    13.605 r  PIDT/multOp__0/P[17]
                         net (fo=2, routed)           1.093    14.698    PIDT/multOp__0_n_88
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.822 r  PIDT/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.822    PIDT/i__carry_i_4__1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.335 r  PIDT/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    PIDT/multOp_inferred__0/i__carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.554 r  PIDT/multOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.994    16.548    PIDT/multOp0_out[4]
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.295    16.843 r  PIDT/POWER0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.843    PIDT/POWER0_carry__4_i_3_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.376 r  PIDT/POWER0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.376    PIDT/POWER0_carry__4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.691 f  PIDT/POWER0_carry__5/O[3]
                         net (fo=5, routed)           1.118    18.809    PIDT/POWER0__0__0[27]
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.307    19.116 r  PIDT/POWER1_carry__1_i_12/O
                         net (fo=1, routed)           0.000    19.116    PIDT/POWER1_carry__1_i_12_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.514 r  PIDT/POWER1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.514    PIDT/POWER1_carry__1_i_9_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.736 f  PIDT/POWER1_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.853    20.590    PIDT/POWER3[29]
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.299    20.889 r  PIDT/POWER1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.889    PIDT/POWER1_carry__2_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.463 r  PIDT/POWER1_carry__2/CO[2]
                         net (fo=2, routed)           1.193    22.656    PIDT/POWER10_in
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.310    22.966 r  PIDT/POWER[6]_i_1/O
                         net (fo=20, routed)          0.646    23.611    PIDT/POWER[6]_i_1_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.124    23.735 r  PIDT/POWER[18]_i_2/O
                         net (fo=13, routed)          0.755    24.490    PIDT/POWER[18]_i_2_n_0
    SLICE_X37Y44         FDRE                                         r  PIDT/POWER_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Set_point[2]
                            (input port)
  Destination:            PIDT/POWER_reg[16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.490ns  (logic 11.225ns (45.836%)  route 13.265ns (54.164%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  Set_point[2] (IN)
                         net (fo=0)                   0.000     0.000    Set_point[2]
    P19                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  Set_point_IBUF[2]_inst/O
                         net (fo=3, routed)           2.175     3.154    EncoderT/Set_point_IBUF[2]
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  EncoderT/Error_carry_i_2/O
                         net (fo=1, routed)           0.000     3.278    PIDT/POWER0_1[2]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.676 r  PIDT/Error_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    PIDT/Error_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  PIDT/Error_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.790    PIDT/Error_carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.025 r  PIDT/Error_carry__1/O[0]
                         net (fo=15, routed)          1.302     5.327    PIDT/Error_carry__1_n_7
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.299     5.626 r  PIDT/CIntegral0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.626    PIDT/CIntegral0_carry__1_i_4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.176 r  PIDT/CIntegral0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.176    PIDT/CIntegral0_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.510 r  PIDT/CIntegral0_carry__2/O[1]
                         net (fo=28, routed)          1.481     7.992    PIDT/CIntegral0[13]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.303     8.295 r  PIDT/Integral[13]_i_1/O
                         net (fo=28, routed)          1.655     9.949    PIDT/CIntegral[17]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[16]_P[17])
                                                      3.656    13.605 r  PIDT/multOp__0/P[17]
                         net (fo=2, routed)           1.093    14.698    PIDT/multOp__0_n_88
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.822 r  PIDT/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.822    PIDT/i__carry_i_4__1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.335 r  PIDT/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    PIDT/multOp_inferred__0/i__carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.554 r  PIDT/multOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.994    16.548    PIDT/multOp0_out[4]
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.295    16.843 r  PIDT/POWER0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.843    PIDT/POWER0_carry__4_i_3_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.376 r  PIDT/POWER0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.376    PIDT/POWER0_carry__4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.691 f  PIDT/POWER0_carry__5/O[3]
                         net (fo=5, routed)           1.118    18.809    PIDT/POWER0__0__0[27]
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.307    19.116 r  PIDT/POWER1_carry__1_i_12/O
                         net (fo=1, routed)           0.000    19.116    PIDT/POWER1_carry__1_i_12_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.514 r  PIDT/POWER1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.514    PIDT/POWER1_carry__1_i_9_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.736 f  PIDT/POWER1_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.853    20.590    PIDT/POWER3[29]
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.299    20.889 r  PIDT/POWER1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.889    PIDT/POWER1_carry__2_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.463 r  PIDT/POWER1_carry__2/CO[2]
                         net (fo=2, routed)           1.193    22.656    PIDT/POWER10_in
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.310    22.966 r  PIDT/POWER[6]_i_1/O
                         net (fo=20, routed)          0.646    23.611    PIDT/POWER[6]_i_1_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.124    23.735 r  PIDT/POWER[18]_i_2/O
                         net (fo=13, routed)          0.755    24.490    PIDT/POWER[18]_i_2_n_0
    SLICE_X37Y44         FDSE                                         r  PIDT/POWER_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Set_point[2]
                            (input port)
  Destination:            PIDT/POWER_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.490ns  (logic 11.225ns (45.836%)  route 13.265ns (54.164%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  Set_point[2] (IN)
                         net (fo=0)                   0.000     0.000    Set_point[2]
    P19                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  Set_point_IBUF[2]_inst/O
                         net (fo=3, routed)           2.175     3.154    EncoderT/Set_point_IBUF[2]
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  EncoderT/Error_carry_i_2/O
                         net (fo=1, routed)           0.000     3.278    PIDT/POWER0_1[2]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.676 r  PIDT/Error_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    PIDT/Error_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  PIDT/Error_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.790    PIDT/Error_carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.025 r  PIDT/Error_carry__1/O[0]
                         net (fo=15, routed)          1.302     5.327    PIDT/Error_carry__1_n_7
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.299     5.626 r  PIDT/CIntegral0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.626    PIDT/CIntegral0_carry__1_i_4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.176 r  PIDT/CIntegral0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.176    PIDT/CIntegral0_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.510 r  PIDT/CIntegral0_carry__2/O[1]
                         net (fo=28, routed)          1.481     7.992    PIDT/CIntegral0[13]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.303     8.295 r  PIDT/Integral[13]_i_1/O
                         net (fo=28, routed)          1.655     9.949    PIDT/CIntegral[17]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[16]_P[17])
                                                      3.656    13.605 r  PIDT/multOp__0/P[17]
                         net (fo=2, routed)           1.093    14.698    PIDT/multOp__0_n_88
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.822 r  PIDT/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.822    PIDT/i__carry_i_4__1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.335 r  PIDT/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    PIDT/multOp_inferred__0/i__carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.554 r  PIDT/multOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.994    16.548    PIDT/multOp0_out[4]
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.295    16.843 r  PIDT/POWER0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.843    PIDT/POWER0_carry__4_i_3_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.376 r  PIDT/POWER0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.376    PIDT/POWER0_carry__4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.691 f  PIDT/POWER0_carry__5/O[3]
                         net (fo=5, routed)           1.118    18.809    PIDT/POWER0__0__0[27]
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.307    19.116 r  PIDT/POWER1_carry__1_i_12/O
                         net (fo=1, routed)           0.000    19.116    PIDT/POWER1_carry__1_i_12_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.514 r  PIDT/POWER1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.514    PIDT/POWER1_carry__1_i_9_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.736 f  PIDT/POWER1_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.853    20.590    PIDT/POWER3[29]
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.299    20.889 r  PIDT/POWER1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.889    PIDT/POWER1_carry__2_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.463 r  PIDT/POWER1_carry__2/CO[2]
                         net (fo=2, routed)           1.193    22.656    PIDT/POWER10_in
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.310    22.966 r  PIDT/POWER[6]_i_1/O
                         net (fo=20, routed)          0.646    23.611    PIDT/POWER[6]_i_1_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.124    23.735 r  PIDT/POWER[18]_i_2/O
                         net (fo=13, routed)          0.755    24.490    PIDT/POWER[18]_i_2_n_0
    SLICE_X37Y44         FDRE                                         r  PIDT/POWER_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Set_point[2]
                            (input port)
  Destination:            PIDT/POWER_reg[18]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.387ns  (logic 11.225ns (46.029%)  route 13.162ns (53.971%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=5 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  Set_point[2] (IN)
                         net (fo=0)                   0.000     0.000    Set_point[2]
    P19                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  Set_point_IBUF[2]_inst/O
                         net (fo=3, routed)           2.175     3.154    EncoderT/Set_point_IBUF[2]
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  EncoderT/Error_carry_i_2/O
                         net (fo=1, routed)           0.000     3.278    PIDT/POWER0_1[2]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.676 r  PIDT/Error_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    PIDT/Error_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  PIDT/Error_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.790    PIDT/Error_carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.025 r  PIDT/Error_carry__1/O[0]
                         net (fo=15, routed)          1.302     5.327    PIDT/Error_carry__1_n_7
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.299     5.626 r  PIDT/CIntegral0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.626    PIDT/CIntegral0_carry__1_i_4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.176 r  PIDT/CIntegral0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.176    PIDT/CIntegral0_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.510 r  PIDT/CIntegral0_carry__2/O[1]
                         net (fo=28, routed)          1.481     7.992    PIDT/CIntegral0[13]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.303     8.295 r  PIDT/Integral[13]_i_1/O
                         net (fo=28, routed)          1.655     9.949    PIDT/CIntegral[17]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[16]_P[17])
                                                      3.656    13.605 r  PIDT/multOp__0/P[17]
                         net (fo=2, routed)           1.093    14.698    PIDT/multOp__0_n_88
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.822 r  PIDT/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.822    PIDT/i__carry_i_4__1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.335 r  PIDT/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    PIDT/multOp_inferred__0/i__carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.554 r  PIDT/multOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.994    16.548    PIDT/multOp0_out[4]
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.295    16.843 r  PIDT/POWER0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.843    PIDT/POWER0_carry__4_i_3_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.376 r  PIDT/POWER0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.376    PIDT/POWER0_carry__4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.691 f  PIDT/POWER0_carry__5/O[3]
                         net (fo=5, routed)           1.118    18.809    PIDT/POWER0__0__0[27]
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.307    19.116 r  PIDT/POWER1_carry__1_i_12/O
                         net (fo=1, routed)           0.000    19.116    PIDT/POWER1_carry__1_i_12_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.514 r  PIDT/POWER1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.514    PIDT/POWER1_carry__1_i_9_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.736 f  PIDT/POWER1_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.853    20.590    PIDT/POWER3[29]
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.299    20.889 r  PIDT/POWER1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.889    PIDT/POWER1_carry__2_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.463 r  PIDT/POWER1_carry__2/CO[2]
                         net (fo=2, routed)           1.193    22.656    PIDT/POWER10_in
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.310    22.966 r  PIDT/POWER[6]_i_1/O
                         net (fo=20, routed)          0.965    23.930    PIDT/POWER[6]_i_1_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I1_O)        0.124    24.054 r  PIDT/POWER[18]_i_3/O
                         net (fo=2, routed)           0.333    24.387    PIDT/POWER[18]_i_3_n_0
    SLICE_X39Y44         FDRE                                         r  PIDT/POWER_reg[18]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Set_point[2]
                            (input port)
  Destination:            PIDT/POWER_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.301ns  (logic 11.225ns (46.193%)  route 13.076ns (53.807%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  Set_point[2] (IN)
                         net (fo=0)                   0.000     0.000    Set_point[2]
    P19                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  Set_point_IBUF[2]_inst/O
                         net (fo=3, routed)           2.175     3.154    EncoderT/Set_point_IBUF[2]
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  EncoderT/Error_carry_i_2/O
                         net (fo=1, routed)           0.000     3.278    PIDT/POWER0_1[2]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.676 r  PIDT/Error_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    PIDT/Error_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  PIDT/Error_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.790    PIDT/Error_carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.025 r  PIDT/Error_carry__1/O[0]
                         net (fo=15, routed)          1.302     5.327    PIDT/Error_carry__1_n_7
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.299     5.626 r  PIDT/CIntegral0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.626    PIDT/CIntegral0_carry__1_i_4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.176 r  PIDT/CIntegral0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.176    PIDT/CIntegral0_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.510 r  PIDT/CIntegral0_carry__2/O[1]
                         net (fo=28, routed)          1.481     7.992    PIDT/CIntegral0[13]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.303     8.295 r  PIDT/Integral[13]_i_1/O
                         net (fo=28, routed)          1.655     9.949    PIDT/CIntegral[17]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[16]_P[17])
                                                      3.656    13.605 r  PIDT/multOp__0/P[17]
                         net (fo=2, routed)           1.093    14.698    PIDT/multOp__0_n_88
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.822 r  PIDT/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.822    PIDT/i__carry_i_4__1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.335 r  PIDT/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    PIDT/multOp_inferred__0/i__carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.554 r  PIDT/multOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.994    16.548    PIDT/multOp0_out[4]
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.295    16.843 r  PIDT/POWER0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.843    PIDT/POWER0_carry__4_i_3_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.376 r  PIDT/POWER0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.376    PIDT/POWER0_carry__4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.691 f  PIDT/POWER0_carry__5/O[3]
                         net (fo=5, routed)           1.118    18.809    PIDT/POWER0__0__0[27]
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.307    19.116 r  PIDT/POWER1_carry__1_i_12/O
                         net (fo=1, routed)           0.000    19.116    PIDT/POWER1_carry__1_i_12_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.514 r  PIDT/POWER1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.514    PIDT/POWER1_carry__1_i_9_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.736 f  PIDT/POWER1_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.853    20.590    PIDT/POWER3[29]
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.299    20.889 r  PIDT/POWER1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.889    PIDT/POWER1_carry__2_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.463 r  PIDT/POWER1_carry__2/CO[2]
                         net (fo=2, routed)           1.193    22.656    PIDT/POWER10_in
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.310    22.966 r  PIDT/POWER[6]_i_1/O
                         net (fo=20, routed)          0.646    23.611    PIDT/POWER[6]_i_1_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.124    23.735 r  PIDT/POWER[18]_i_2/O
                         net (fo=13, routed)          0.566    24.301    PIDT/POWER[18]_i_2_n_0
    SLICE_X36Y44         FDRE                                         r  PIDT/POWER_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Set_point[2]
                            (input port)
  Destination:            PIDT/POWER_reg[18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.169ns  (logic 11.225ns (46.445%)  route 12.944ns (53.555%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  Set_point[2] (IN)
                         net (fo=0)                   0.000     0.000    Set_point[2]
    P19                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  Set_point_IBUF[2]_inst/O
                         net (fo=3, routed)           2.175     3.154    EncoderT/Set_point_IBUF[2]
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  EncoderT/Error_carry_i_2/O
                         net (fo=1, routed)           0.000     3.278    PIDT/POWER0_1[2]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.676 r  PIDT/Error_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    PIDT/Error_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  PIDT/Error_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.790    PIDT/Error_carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.025 r  PIDT/Error_carry__1/O[0]
                         net (fo=15, routed)          1.302     5.327    PIDT/Error_carry__1_n_7
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.299     5.626 r  PIDT/CIntegral0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.626    PIDT/CIntegral0_carry__1_i_4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.176 r  PIDT/CIntegral0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.176    PIDT/CIntegral0_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.510 r  PIDT/CIntegral0_carry__2/O[1]
                         net (fo=28, routed)          1.481     7.992    PIDT/CIntegral0[13]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.303     8.295 r  PIDT/Integral[13]_i_1/O
                         net (fo=28, routed)          1.655     9.949    PIDT/CIntegral[17]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[16]_P[17])
                                                      3.656    13.605 r  PIDT/multOp__0/P[17]
                         net (fo=2, routed)           1.093    14.698    PIDT/multOp__0_n_88
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.822 r  PIDT/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.822    PIDT/i__carry_i_4__1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.335 r  PIDT/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    PIDT/multOp_inferred__0/i__carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.554 r  PIDT/multOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.994    16.548    PIDT/multOp0_out[4]
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.295    16.843 r  PIDT/POWER0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.843    PIDT/POWER0_carry__4_i_3_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.376 r  PIDT/POWER0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.376    PIDT/POWER0_carry__4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.691 f  PIDT/POWER0_carry__5/O[3]
                         net (fo=5, routed)           1.118    18.809    PIDT/POWER0__0__0[27]
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.307    19.116 r  PIDT/POWER1_carry__1_i_12/O
                         net (fo=1, routed)           0.000    19.116    PIDT/POWER1_carry__1_i_12_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.514 r  PIDT/POWER1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.514    PIDT/POWER1_carry__1_i_9_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.736 f  PIDT/POWER1_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.853    20.590    PIDT/POWER3[29]
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.299    20.889 r  PIDT/POWER1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.889    PIDT/POWER1_carry__2_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.463 r  PIDT/POWER1_carry__2/CO[2]
                         net (fo=2, routed)           1.193    22.656    PIDT/POWER10_in
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.310    22.966 r  PIDT/POWER[6]_i_1/O
                         net (fo=20, routed)          0.646    23.611    PIDT/POWER[6]_i_1_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.124    23.735 r  PIDT/POWER[18]_i_2/O
                         net (fo=13, routed)          0.434    24.169    PIDT/POWER[18]_i_2_n_0
    SLICE_X39Y44         FDRE                                         r  PIDT/POWER_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Set_point[2]
                            (input port)
  Destination:            PIDT/POWER_reg[18]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.169ns  (logic 11.225ns (46.445%)  route 12.944ns (53.555%))
  Logic Levels:           23  (CARRY4=12 DSP48E1=1 IBUF=1 LUT1=1 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  Set_point[2] (IN)
                         net (fo=0)                   0.000     0.000    Set_point[2]
    P19                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  Set_point_IBUF[2]_inst/O
                         net (fo=3, routed)           2.175     3.154    EncoderT/Set_point_IBUF[2]
    SLICE_X37Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.278 r  EncoderT/Error_carry_i_2/O
                         net (fo=1, routed)           0.000     3.278    PIDT/POWER0_1[2]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.676 r  PIDT/Error_carry/CO[3]
                         net (fo=1, routed)           0.000     3.676    PIDT/Error_carry_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.790 r  PIDT/Error_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.790    PIDT/Error_carry__0_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.025 r  PIDT/Error_carry__1/O[0]
                         net (fo=15, routed)          1.302     5.327    PIDT/Error_carry__1_n_7
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.299     5.626 r  PIDT/CIntegral0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.626    PIDT/CIntegral0_carry__1_i_4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.176 r  PIDT/CIntegral0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.176    PIDT/CIntegral0_carry__1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.510 r  PIDT/CIntegral0_carry__2/O[1]
                         net (fo=28, routed)          1.481     7.992    PIDT/CIntegral0[13]
    SLICE_X39Y41         LUT3 (Prop_lut3_I0_O)        0.303     8.295 r  PIDT/Integral[13]_i_1/O
                         net (fo=28, routed)          1.655     9.949    PIDT/CIntegral[17]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_B[16]_P[17])
                                                      3.656    13.605 r  PIDT/multOp__0/P[17]
                         net (fo=2, routed)           1.093    14.698    PIDT/multOp__0_n_88
    SLICE_X34Y40         LUT2 (Prop_lut2_I0_O)        0.124    14.822 r  PIDT/i__carry_i_4__1/O
                         net (fo=1, routed)           0.000    14.822    PIDT/i__carry_i_4__1_n_0
    SLICE_X34Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.335 r  PIDT/multOp_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.335    PIDT/multOp_inferred__0/i__carry_n_0
    SLICE_X34Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.554 r  PIDT/multOp_inferred__0/i__carry__0/O[0]
                         net (fo=2, routed)           0.994    16.548    PIDT/multOp0_out[4]
    SLICE_X32Y45         LUT2 (Prop_lut2_I0_O)        0.295    16.843 r  PIDT/POWER0_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.843    PIDT/POWER0_carry__4_i_3_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.376 r  PIDT/POWER0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.376    PIDT/POWER0_carry__4_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.691 f  PIDT/POWER0_carry__5/O[3]
                         net (fo=5, routed)           1.118    18.809    PIDT/POWER0__0__0[27]
    SLICE_X35Y48         LUT1 (Prop_lut1_I0_O)        0.307    19.116 r  PIDT/POWER1_carry__1_i_12/O
                         net (fo=1, routed)           0.000    19.116    PIDT/POWER1_carry__1_i_12_n_0
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.514 r  PIDT/POWER1_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000    19.514    PIDT/POWER1_carry__1_i_9_n_0
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.736 f  PIDT/POWER1_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.853    20.590    PIDT/POWER3[29]
    SLICE_X34Y47         LUT5 (Prop_lut5_I4_O)        0.299    20.889 r  PIDT/POWER1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.889    PIDT/POWER1_carry__2_i_5_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    21.463 r  PIDT/POWER1_carry__2/CO[2]
                         net (fo=2, routed)           1.193    22.656    PIDT/POWER10_in
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.310    22.966 r  PIDT/POWER[6]_i_1/O
                         net (fo=20, routed)          0.646    23.611    PIDT/POWER[6]_i_1_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I3_O)        0.124    23.735 r  PIDT/POWER[18]_i_2/O
                         net (fo=13, routed)          0.434    24.169    PIDT/POWER[18]_i_2_n_0
    SLICE_X39Y44         FDRE                                         r  PIDT/POWER_reg[18]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EncoderT/AA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EncoderT/AAA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  EncoderT/AA_reg/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EncoderT/AA_reg/Q
                         net (fo=1, routed)           0.087     0.228    EncoderT/AA
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  EncoderT/AAA_i_1/O
                         net (fo=1, routed)           0.000     0.273    EncoderT/AAA_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  EncoderT/AAA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EncoderT/BB_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            EncoderT/BBB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE                         0.000     0.000 r  EncoderT/BB_reg/C
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  EncoderT/BB_reg/Q
                         net (fo=1, routed)           0.140     0.281    EncoderT/BB
    SLICE_X42Y34         LUT3 (Prop_lut3_I0_O)        0.046     0.327 r  EncoderT/BBB_i_1/O
                         net (fo=1, routed)           0.000     0.327    EncoderT/BBB_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  EncoderT/BBB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PIDT/CounterTs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PIDT/CounterTs_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE                         0.000     0.000 r  PIDT/CounterTs_reg[5]/C
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PIDT/CounterTs_reg[5]/Q
                         net (fo=5, routed)           0.159     0.300    PIDT/CounterTs[5]
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.045     0.345 r  PIDT/CounterTs[6]_i_1/O
                         net (fo=1, routed)           0.000     0.345    PIDT/plusOp[6]
    SLICE_X37Y43         FDRE                                         r  PIDT/CounterTs_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PIDT/CounterTs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PIDT/CounterTs_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE                         0.000     0.000 r  PIDT/CounterTs_reg[5]/C
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PIDT/CounterTs_reg[5]/Q
                         net (fo=5, routed)           0.159     0.300    PIDT/CounterTs[5]
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.045     0.345 r  PIDT/CounterTs[7]_i_2/O
                         net (fo=1, routed)           0.000     0.345    PIDT/plusOp[7]
    SLICE_X37Y43         FDRE                                         r  PIDT/CounterTs_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PIDT/CounterTs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PIDT/CounterTs_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE                         0.000     0.000 r  PIDT/CounterTs_reg[1]/C
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PIDT/CounterTs_reg[1]/Q
                         net (fo=9, routed)           0.190     0.331    PIDT/CounterTs[1]
    SLICE_X37Y43         LUT3 (Prop_lut3_I0_O)        0.042     0.373 r  PIDT/CounterTs[2]_i_1/O
                         net (fo=1, routed)           0.000     0.373    PIDT/plusOp[2]
    SLICE_X37Y43         FDRE                                         r  PIDT/CounterTs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EncoderT/Poss_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EncoderT/Poss_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.293ns (78.490%)  route 0.080ns (21.510%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE                         0.000     0.000 r  EncoderT/Poss_reg[0]/C
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  EncoderT/Poss_reg[0]/Q
                         net (fo=8, routed)           0.080     0.244    EncoderT/Q[0]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.373 r  EncoderT/Poss0_carry/O[1]
                         net (fo=1, routed)           0.000     0.373    EncoderT/p_0_in__0[1]
    SLICE_X42Y36         FDCE                                         r  EncoderT/Poss_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PIDT/CounterTs_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PIDT/CounterTs_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE                         0.000     0.000 r  PIDT/CounterTs_reg[1]/C
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PIDT/CounterTs_reg[1]/Q
                         net (fo=9, routed)           0.190     0.331    PIDT/CounterTs[1]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.376 r  PIDT/CounterTs[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    PIDT/plusOp[1]
    SLICE_X37Y43         FDRE                                         r  PIDT/CounterTs_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PIDT/CounterTs_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PIDT/CounterTs_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.992%)  route 0.194ns (51.008%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE                         0.000     0.000 r  PIDT/CounterTs_reg[5]/C
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PIDT/CounterTs_reg[5]/Q
                         net (fo=5, routed)           0.194     0.335    PIDT/CounterTs[5]
    SLICE_X36Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.380 r  PIDT/CounterTs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.380    PIDT/plusOp[5]
    SLICE_X36Y43         FDRE                                         r  PIDT/CounterTs_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EncoderT/Poss_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EncoderT/Poss_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDCE                         0.000     0.000 r  EncoderT/Poss_reg[2]/C
    SLICE_X42Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  EncoderT/Poss_reg[2]/Q
                         net (fo=7, routed)           0.091     0.255    EncoderT/Q[2]
    SLICE_X42Y36         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.384 r  EncoderT/Poss0_carry/O[3]
                         net (fo=1, routed)           0.000     0.384    EncoderT/p_0_in__0[3]
    SLICE_X42Y36         FDCE                                         r  EncoderT/Poss_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PIDT/CounterTs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PIDT/CounterTs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE                         0.000     0.000 r  PIDT/CounterTs_reg[0]/C
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  PIDT/CounterTs_reg[0]/Q
                         net (fo=13, routed)          0.205     0.346    PIDT/CounterTs[0]
    SLICE_X39Y43         LUT1 (Prop_lut1_I0_O)        0.045     0.391 r  PIDT/CounterTs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.391    PIDT/plusOp[0]
    SLICE_X39Y43         FDRE                                         r  PIDT/CounterTs_reg[0]/D
  -------------------------------------------------------------------    -------------------





