vendor_name = ModelSim
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/user_ram.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/SMcomparator.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Single_Cycle.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/register_file.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/program_counter.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/PC_incremented.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Output_Periph.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/MUX3_1.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/MUX2_1.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LU_32bit.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LU_1bit.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LSU.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LED.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/LCD.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Instruction_Memory.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Input_Periph.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Immediate_generator.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/HEX.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/FA_32bit.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/FA_1bit.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/dff_user.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Data_memory.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/ControlUnit.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/Control_unit.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/clock_divider.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/CLA_16bit.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/CLA_4bit.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/brcomp.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/barrel_shifter_right_32.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/barrel_shifter_left_32.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/barrel_shifter_32.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/AU.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/ALU_Control.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/src/ALU.sv
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/quartus/db/Single_Cycle.cbx.xml
source_file = 1, /users/duc/a place holder/university/computer_organization/project/riscv/single_cycle_new_mapping/src/instruction_memory.mif
source_file = 1, instruction_memory.mif
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/quartus/db/altsyncram_m2j1.tdf
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/quartus/db/altsyncram_olm1.tdf
source_file = 1, C:/Users/Duc/A PLACE HOLDER/University/Computer_Organization/project/RISCV/Single_Cycle_New_Mapping/quartus/db/single_cycle.ram0_user_ram_7d1b8a25.hdl.mif
design_name = Single_Cycle
instance = comp, \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 , LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6, Single_Cycle, 1
instance = comp, \register_file|regs[2][3] , register_file|regs[2][3], Single_Cycle, 1
instance = comp, \register_file|regs[2][11] , register_file|regs[2][11], Single_Cycle, 1
instance = comp, \register_file|regs[2][14] , register_file|regs[2][14], Single_Cycle, 1
instance = comp, \register_file|regs[2][22] , register_file|regs[2][22], Single_Cycle, 1
instance = comp, \register_file|regs[2][24] , register_file|regs[2][24], Single_Cycle, 1
instance = comp, \register_file|regs[2][28] , register_file|regs[2][28], Single_Cycle, 1
instance = comp, \register_file|regs[2][29] , register_file|regs[2][29], Single_Cycle, 1
instance = comp, \register_file|Mux62~0 , register_file|Mux62~0, Single_Cycle, 1
instance = comp, \register_file|Mux52~1 , register_file|Mux52~1, Single_Cycle, 1
instance = comp, \register_file|Mux45~0 , register_file|Mux45~0, Single_Cycle, 1
instance = comp, \register_file|Mux44~0 , register_file|Mux44~0, Single_Cycle, 1
instance = comp, \register_file|Mux43~0 , register_file|Mux43~0, Single_Cycle, 1
instance = comp, \register_file|Mux40~0 , register_file|Mux40~0, Single_Cycle, 1
instance = comp, \register_file|Mux39~0 , register_file|Mux39~0, Single_Cycle, 1
instance = comp, \register_file|Mux34~0 , register_file|Mux34~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[0]~11 , ALU|shifter|bsr|s3[0]~11, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[28]~8 , ALU|shifter|bsr|s1[28]~8, Single_Cycle, 1
instance = comp, \ALU|Mux31~5 , ALU|Mux31~5, Single_Cycle, 1
instance = comp, \ALU|SMcomparator|less_than~0 , ALU|SMcomparator|less_than~0, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[31] , ALU|Adder|B_checked[31], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~1 , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~1, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~1 , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~1, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|p~0 , ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|p~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~3 , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~3, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~0 , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|C~7 , ALU|Adder|CLA1|C~7, Single_Cycle, 1
instance = comp, \WB_MUX|Mux31~0 , WB_MUX|Mux31~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[1]~15 , ALU|shifter|bsr|s3[1]~15, Single_Cycle, 1
instance = comp, \LSU|ld_data[0]~30 , LSU|ld_data[0]~30, Single_Cycle, 1
instance = comp, \LSU|ld_data[0]~31 , LSU|ld_data[0]~31, Single_Cycle, 1
instance = comp, \LSU|ld_data[0]~32 , LSU|ld_data[0]~32, Single_Cycle, 1
instance = comp, \LSU|ld_data[0]~33 , LSU|ld_data[0]~33, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[21]~22 , ALU|shifter|bsr|s3[21]~22, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[21]~23 , ALU|shifter|bsr|s3[21]~23, Single_Cycle, 1
instance = comp, \ALU|Mux29~0 , ALU|Mux29~0, Single_Cycle, 1
instance = comp, \LSU|ld_data[0]~36 , LSU|ld_data[0]~36, Single_Cycle, 1
instance = comp, \LSU|ld_data[0]~37 , LSU|ld_data[0]~37, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[30]~24 , ALU|shifter|bsr|s3[30]~24, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[14]~32 , MUX_operand_b|Out[14]~32, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~3 , ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~3, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[11]~11 , ALU|shifter|bsl|s2[11]~11, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[11]~15 , ALU|shifter|bsl|s3[11]~15, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[11].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[11].LU|Result~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux137~0 , LSU|Data_memory|Mux137~0, Single_Cycle, 1
instance = comp, \LSU|ld_data[1]~47 , LSU|ld_data[1]~47, Single_Cycle, 1
instance = comp, \LSU|ld_data[1]~48 , LSU|ld_data[1]~48, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~54 , LSU|ld_data[2]~54, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~55 , LSU|ld_data[2]~55, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~56 , LSU|ld_data[2]~56, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~57 , LSU|ld_data[2]~57, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~58 , LSU|ld_data[2]~58, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~59 , LSU|ld_data[2]~59, Single_Cycle, 1
instance = comp, \LSU|ld_data[3]~65 , LSU|ld_data[3]~65, Single_Cycle, 1
instance = comp, \LSU|ld_data[4]~72 , LSU|ld_data[4]~72, Single_Cycle, 1
instance = comp, \LSU|ld_data[4]~73 , LSU|ld_data[4]~73, Single_Cycle, 1
instance = comp, \LSU|ld_data[5]~83 , LSU|ld_data[5]~83, Single_Cycle, 1
instance = comp, \LSU|ld_data[5]~84 , LSU|ld_data[5]~84, Single_Cycle, 1
instance = comp, \WB_MUX|Mux26~0 , WB_MUX|Mux26~0, Single_Cycle, 1
instance = comp, \LSU|ld_data[6]~92 , LSU|ld_data[6]~92, Single_Cycle, 1
instance = comp, \LSU|ld_data[6]~93 , LSU|ld_data[6]~93, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[7]~37 , MUX_operand_b|Out[7]~37, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[7].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[7].LU|Result~0, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~107 , LSU|ld_data[8]~107, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~110 , LSU|ld_data[8]~110, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~111 , LSU|ld_data[8]~111, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~112 , LSU|ld_data[8]~112, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~113 , LSU|ld_data[8]~113, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~114 , LSU|ld_data[9]~114, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~116 , LSU|ld_data[8]~116, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~117 , LSU|ld_data[8]~117, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~126 , LSU|ld_data[9]~126, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[10]~15 , ALU|shifter|bsr|s2[10]~15, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~142 , LSU|ld_data[10]~142, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~143 , LSU|ld_data[10]~143, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~144 , LSU|ld_data[10]~144, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~145 , LSU|ld_data[10]~145, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~146 , LSU|ld_data[10]~146, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~147 , LSU|ld_data[10]~147, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~148 , LSU|ld_data[10]~148, Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~156 , LSU|ld_data[11]~156, Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~170 , LSU|ld_data[12]~170, Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[12] , LSU|Input_Periph|ld_data[12], Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~185 , LSU|ld_data[12]~185, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux133~2 , LSU|Data_memory|Mux133~2, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~187 , LSU|ld_data[13]~187, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~189 , LSU|ld_data[13]~189, Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[13] , LSU|Input_Periph|ld_data[13], Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~200 , LSU|ld_data[13]~200, Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~202 , LSU|ld_data[14]~202, Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~203 , LSU|ld_data[14]~203, Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~204 , LSU|ld_data[14]~204, Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[14] , LSU|Input_Periph|ld_data[14], Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~215 , LSU|ld_data[14]~215, Single_Cycle, 1
instance = comp, \LSU|ld_data[15]~219 , LSU|ld_data[15]~219, Single_Cycle, 1
instance = comp, \LSU|ld_data[15]~220 , LSU|ld_data[15]~220, Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[15] , LSU|Input_Periph|ld_data[15], Single_Cycle, 1
instance = comp, \LSU|ld_data~228 , LSU|ld_data~228, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux23~0 , LSU|Output_Periph|Mux23~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux23~1 , LSU|Output_Periph|Mux23~1, Single_Cycle, 1
instance = comp, \LSU|ld_data~229 , LSU|ld_data~229, Single_Cycle, 1
instance = comp, \LSU|ld_data~230 , LSU|ld_data~230, Single_Cycle, 1
instance = comp, \LSU|ld_data~231 , LSU|ld_data~231, Single_Cycle, 1
instance = comp, \LSU|ld_data~232 , LSU|ld_data~232, Single_Cycle, 1
instance = comp, \LSU|ld_data~233 , LSU|ld_data~233, Single_Cycle, 1
instance = comp, \LSU|ld_data[17]~239 , LSU|ld_data[17]~239, Single_Cycle, 1
instance = comp, \LSU|ld_data[17]~240 , LSU|ld_data[17]~240, Single_Cycle, 1
instance = comp, \LSU|ld_data[17]~241 , LSU|ld_data[17]~241, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[18]~43 , MUX_operand_b|Out[18]~43, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux21~0 , LSU|Output_Periph|Mux21~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux21~1 , LSU|Output_Periph|Mux21~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux20~0 , LSU|Output_Periph|Mux20~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux20~1 , LSU|Output_Periph|Mux20~1, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[19]~34 , ALU|shifter|bsr|s3[19]~34, Single_Cycle, 1
instance = comp, \ALU|Mux12~3 , ALU|Mux12~3, Single_Cycle, 1
instance = comp, \ALU|Mux12~4 , ALU|Mux12~4, Single_Cycle, 1
instance = comp, \ALU|Mux12~5 , ALU|Mux12~5, Single_Cycle, 1
instance = comp, \LSU|ld_data[20]~266 , LSU|ld_data[20]~266, Single_Cycle, 1
instance = comp, \LSU|ld_data[21]~274 , LSU|ld_data[21]~274, Single_Cycle, 1
instance = comp, \ALU|Mux10~2 , ALU|Mux10~2, Single_Cycle, 1
instance = comp, \ALU|Mux10~3 , ALU|Mux10~3, Single_Cycle, 1
instance = comp, \ALU|Mux10~4 , ALU|Mux10~4, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[6]~20 , ALU|shifter|bsl|s3[6]~20, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[22]~21 , ALU|shifter|bsl|s2[22]~21, Single_Cycle, 1
instance = comp, \ALU|Mux9~0 , ALU|Mux9~0, Single_Cycle, 1
instance = comp, \ALU|Mux9~1 , ALU|Mux9~1, Single_Cycle, 1
instance = comp, \ALU|Mux9~2 , ALU|Mux9~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~4 , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~4, Single_Cycle, 1
instance = comp, \LSU|ld_data[22]~281 , LSU|ld_data[22]~281, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[7]~21 , ALU|shifter|bsl|s3[7]~21, Single_Cycle, 1
instance = comp, \ALU|Mux8~0 , ALU|Mux8~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux23~2 , LSU|Output_Periph|Mux23~2, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~9 , LSU|Output_Periph|ld_data~9, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~3 , ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~3, Single_Cycle, 1
instance = comp, \LSU|ld_data[27]~316 , LSU|ld_data[27]~316, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~11 , LSU|Output_Periph|ld_data~11, Single_Cycle, 1
instance = comp, \LSU|ld_data[27]~317 , LSU|ld_data[27]~317, Single_Cycle, 1
instance = comp, \LSU|ld_data[27]~318 , LSU|ld_data[27]~318, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~4 , ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~4, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[27]~51 , ALU|shifter|bsl|s1[27]~51, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[28]~53 , MUX_operand_b|Out[28]~53, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[0] , ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[0], Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[28].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[28].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Mux3~4 , ALU|Mux3~4, Single_Cycle, 1
instance = comp, \ALU|Mux3~5 , ALU|Mux3~5, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~12 , LSU|Output_Periph|ld_data~12, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~13 , LSU|Output_Periph|ld_data~13, Single_Cycle, 1
instance = comp, \ALU|Mux2~2 , ALU|Mux2~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[29]~54 , MUX_operand_b|Out[29]~54, Single_Cycle, 1
instance = comp, \ALU|Mux0~0 , ALU|Mux0~0, Single_Cycle, 1
instance = comp, \ALU|Mux1~0 , ALU|Mux1~0, Single_Cycle, 1
instance = comp, \ALU|Mux1~1 , ALU|Mux1~1, Single_Cycle, 1
instance = comp, \ALU|Mux1~2 , ALU|Mux1~2, Single_Cycle, 1
instance = comp, \ALU|Mux1~3 , ALU|Mux1~3, Single_Cycle, 1
instance = comp, \ALU|Mux1~4 , ALU|Mux1~4, Single_Cycle, 1
instance = comp, \ALU|Mux0~1 , ALU|Mux0~1, Single_Cycle, 1
instance = comp, \ALU|Mux0~2 , ALU|Mux0~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~5 , ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~5, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector34~0 , LSU|Output_Periph|HEX|Selector34~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector28~0 , LSU|Output_Periph|HEX|Selector28~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[4][0]~20 , LSU|Output_Periph|HEX|hex_io[4][0]~20, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector24~0 , LSU|Output_Periph|HEX|Selector24~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[5][0]~24 , LSU|Output_Periph|HEX|hex_io[5][0]~24, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector13~0 , LSU|Output_Periph|HEX|Selector13~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux6~1 , LSU|Data_memory|Mux6~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux5~2 , LSU|Data_memory|Mux5~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[2]~20 , LSU|Data_memory|st_data0[2]~20, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux1~3 , LSU|Data_memory|Mux1~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[6]~35 , LSU|Data_memory|st_data0[6]~35, Single_Cycle, 1
instance = comp, \clock_divier|dff0|q , clock_divier|dff0|q, Single_Cycle, 1
instance = comp, \ALU|Mux26~8 , ALU|Mux26~8, Single_Cycle, 1
instance = comp, \ALU|Mux17~7 , ALU|Mux17~7, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[5]~24 , ALU|shifter|bsl|s3[5]~24, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|C~10 , ALU|Adder|CLA1|C~10, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~353 , LSU|ld_data[10]~353, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~354 , LSU|ld_data[10]~354, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~355 , LSU|ld_data[8]~355, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~356 , LSU|ld_data[8]~356, Single_Cycle, 1
instance = comp, \clock_divier|dff0|q~0 , clock_divier|dff0|q~0, Single_Cycle, 1
instance = comp, \i_io_sw[12]~I , i_io_sw[12], Single_Cycle, 1
instance = comp, \i_io_sw[13]~I , i_io_sw[13], Single_Cycle, 1
instance = comp, \i_io_sw[14]~I , i_io_sw[14], Single_Cycle, 1
instance = comp, \i_io_sw[15]~I , i_io_sw[15], Single_Cycle, 1
instance = comp, \register_file|regs[2][28]~feeder , register_file|regs[2][28]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[2][29]~feeder , register_file|regs[2][29]~feeder, Single_Cycle, 1
instance = comp, \clock_divier|dff1|q~0 , clock_divier|dff1|q~0, Single_Cycle, 1
instance = comp, \rst_ni~I , rst_ni, Single_Cycle, 1
instance = comp, \rst_ni~clkctrl , rst_ni~clkctrl, Single_Cycle, 1
instance = comp, \clock_divier|dff1|q , clock_divier|dff1|q, Single_Cycle, 1
instance = comp, \clock_divier|dff1|q~clkctrl , clock_divier|dff1|q~clkctrl, Single_Cycle, 1
instance = comp, \PC|PC_out[2]~0 , PC|PC_out[2]~0, Single_Cycle, 1
instance = comp, \PC|PC_out[2] , PC|PC_out[2], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[3].F|S , PC_incremented|PC_incremented|generate_64bit_adder[3].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[3] , PC|PC_out[3], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[5].F|S , PC_incremented|PC_incremented|generate_64bit_adder[5].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[5] , PC|PC_out[5], Single_Cycle, 1
instance = comp, \register_file|Mux63~6 , register_file|Mux63~6, Single_Cycle, 1
instance = comp, \register_file|Mux63~3 , register_file|Mux63~3, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[4].F|S , PC_incremented|PC_incremented|generate_64bit_adder[4].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[4] , PC|PC_out[4], Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux0~0 , Instruction_Memory|Mux0~0, Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux15~0 , Instruction_Memory|Mux15~0, Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux10~0 , Instruction_Memory|Mux10~0, Single_Cycle, 1
instance = comp, \Control_Unit|WideOr3~4 , Control_Unit|WideOr3~4, Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux23~0 , Instruction_Memory|Mux23~0, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[1]~58 , MUX_operand_b|Out[1]~58, Single_Cycle, 1
instance = comp, \Control_Unit|Decoder0~1 , Control_Unit|Decoder0~1, Single_Cycle, 1
instance = comp, \ALU_Control|Mux2~0 , ALU_Control|Mux2~0, Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux20~0 , Instruction_Memory|Mux20~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux30~0 , WB_MUX|Mux30~0, Single_Cycle, 1
instance = comp, \Control_Unit|WideOr3 , Control_Unit|WideOr3, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[0]~17 , MUX_operand_b|Out[0]~17, Single_Cycle, 1
instance = comp, \register_file|regs[25][0]~43 , register_file|regs[25][0]~43, Single_Cycle, 1
instance = comp, \register_file|regs[25][0] , register_file|regs[25][0], Single_Cycle, 1
instance = comp, \register_file|Mux31~0 , register_file|Mux31~0, Single_Cycle, 1
instance = comp, \ALU|Mux31~6 , ALU|Mux31~6, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[0]~18 , MUX_operand_b|Out[0]~18, Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux7~0 , Instruction_Memory|Mux7~0, Single_Cycle, 1
instance = comp, \Control_Unit|Decoder0~0 , Control_Unit|Decoder0~0, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[4]~19 , MUX_operand_b|Out[4]~19, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[0]~20 , MUX_operand_b|Out[0]~20, Single_Cycle, 1
instance = comp, \ALU|Mux31~4 , ALU|Mux31~4, Single_Cycle, 1
instance = comp, \ALU|Mux31~3 , ALU|Mux31~3, Single_Cycle, 1
instance = comp, \ALU|Mux31~7 , ALU|Mux31~7, Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux11~0 , Instruction_Memory|Mux11~0, Single_Cycle, 1
instance = comp, \ALU|Mux16~0 , ALU|Mux16~0, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[0]~56 , MUX_operand_b|Out[0]~56, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[4]~2 , ALU|shifter|bsl|s2[4]~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[3]~25 , MUX_operand_b|Out[3]~25, Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux19~0 , Instruction_Memory|Mux19~0, Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux16~0 , Instruction_Memory|Mux16~0, Single_Cycle, 1
instance = comp, \register_file|Mux60~0 , register_file|Mux60~0, Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux28~0 , Instruction_Memory|Mux28~0, Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux31~0 , Instruction_Memory|Mux31~0, Single_Cycle, 1
instance = comp, \register_file|Mux60~1 , register_file|Mux60~1, Single_Cycle, 1
instance = comp, \register_file|Mux60~2 , register_file|Mux60~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[3]~26 , MUX_operand_b|Out[3]~26, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[3]~27 , MUX_operand_b|Out[3]~27, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[0]~8 , ALU|shifter|bsl|s3[0]~8, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[4]~57 , MUX_operand_b|Out[4]~57, Single_Cycle, 1
instance = comp, \ALU|Mux12~0 , ALU|Mux12~0, Single_Cycle, 1
instance = comp, \ALU_Control|Operation[3]~0 , ALU_Control|Operation[3]~0, Single_Cycle, 1
instance = comp, \ALU_Control|Mux3~0 , ALU_Control|Mux3~0, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[21]~22 , MUX_operand_b|Out[21]~22, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[3]~10 , ALU|Adder|B_checked[3]~10, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[3] , ALU|Adder|B_checked[3], Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[2]~23 , MUX_operand_b|Out[2]~23, Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux17~0 , Instruction_Memory|Mux17~0, Single_Cycle, 1
instance = comp, \register_file|regs[26][2] , register_file|regs[26][2], Single_Cycle, 1
instance = comp, \register_file|regs[25][2] , register_file|regs[25][2], Single_Cycle, 1
instance = comp, \register_file|Mux61~0 , register_file|Mux61~0, Single_Cycle, 1
instance = comp, \register_file|Mux61~1 , register_file|Mux61~1, Single_Cycle, 1
instance = comp, \register_file|Mux61~2 , register_file|Mux61~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[2]~21 , MUX_operand_b|Out[2]~21, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[2]~24 , MUX_operand_b|Out[2]~24, Single_Cycle, 1
instance = comp, \register_file|Mux32~1 , register_file|Mux32~1, Single_Cycle, 1
instance = comp, \register_file|Mux32~0 , register_file|Mux32~0, Single_Cycle, 1
instance = comp, \register_file|Mux32~2 , register_file|Mux32~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[31]~28 , MUX_operand_b|Out[31]~28, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[15].F|S , PC_incremented|PC_incremented|generate_64bit_adder[15].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[15] , PC|PC_out[15], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[16].F|S , PC_incremented|PC_incremented|generate_64bit_adder[16].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[16] , PC|PC_out[16], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[12].F|S , PC_incremented|PC_incremented|generate_64bit_adder[12].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[12] , PC|PC_out[12], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[13].F|S , PC_incremented|PC_incremented|generate_64bit_adder[13].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[13] , PC|PC_out[13], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[14].F|S , PC_incremented|PC_incremented|generate_64bit_adder[14].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[14] , PC|PC_out[14], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0 , PC_incremented|PC_incremented|generate_64bit_adder[5].F|Cout~0, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[6].F|S , PC_incremented|PC_incremented|generate_64bit_adder[6].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[6] , PC|PC_out[6], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[7].F|S , PC_incremented|PC_incremented|generate_64bit_adder[7].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[7] , PC|PC_out[7], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[8].F|S , PC_incremented|PC_incremented|generate_64bit_adder[8].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[8] , PC|PC_out[8], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0 , PC_incremented|PC_incremented|generate_64bit_adder[8].F|Cout~0, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[10].F|S , PC_incremented|PC_incremented|generate_64bit_adder[10].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[10]~feeder , PC|PC_out[10]~feeder, Single_Cycle, 1
instance = comp, \PC|PC_out[10] , PC|PC_out[10], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[11].F|S , PC_incremented|PC_incremented|generate_64bit_adder[11].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[11] , PC|PC_out[11], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0 , PC_incremented|PC_incremented|generate_64bit_adder[11].F|Cout~0, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0 , PC_incremented|PC_incremented|generate_64bit_adder[14].F|Cout~0, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0 , PC_incremented|PC_incremented|generate_64bit_adder[17].F|Cout~0, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[19].F|S , PC_incremented|PC_incremented|generate_64bit_adder[19].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[19] , PC|PC_out[19], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[20].F|S , PC_incremented|PC_incremented|generate_64bit_adder[20].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[20]~feeder , PC|PC_out[20]~feeder, Single_Cycle, 1
instance = comp, \PC|PC_out[20] , PC|PC_out[20], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0 , PC_incremented|PC_incremented|generate_64bit_adder[20].F|Cout~0, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[21].F|S , PC_incremented|PC_incremented|generate_64bit_adder[21].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[21]~feeder , PC|PC_out[21]~feeder, Single_Cycle, 1
instance = comp, \PC|PC_out[21] , PC|PC_out[21], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[22].F|S , PC_incremented|PC_incremented|generate_64bit_adder[22].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[22]~feeder , PC|PC_out[22]~feeder, Single_Cycle, 1
instance = comp, \PC|PC_out[22] , PC|PC_out[22], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0 , PC_incremented|PC_incremented|generate_64bit_adder[23].F|Cout~0, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[24].F|S , PC_incremented|PC_incremented|generate_64bit_adder[24].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[24] , PC|PC_out[24], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[25].F|S , PC_incremented|PC_incremented|generate_64bit_adder[25].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[25] , PC|PC_out[25], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[26].F|S , PC_incremented|PC_incremented|generate_64bit_adder[26].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[26] , PC|PC_out[26], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0 , PC_incremented|PC_incremented|generate_64bit_adder[26].F|Cout~0, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[27].F|S , PC_incremented|PC_incremented|generate_64bit_adder[27].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[27] , PC|PC_out[27], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[28].F|S , PC_incremented|PC_incremented|generate_64bit_adder[28].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[28] , PC|PC_out[28], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[29].F|S , PC_incremented|PC_incremented|generate_64bit_adder[29].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[29] , PC|PC_out[29], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[29].F|Cout~0 , PC_incremented|PC_incremented|generate_64bit_adder[29].F|Cout~0, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[30].F|S , PC_incremented|PC_incremented|generate_64bit_adder[30].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[30] , PC|PC_out[30], Single_Cycle, 1
instance = comp, \PC|PC_out[31] , PC|PC_out[31], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[31].F|S , PC_incremented|PC_incremented|generate_64bit_adder[31].F|S, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[30]~55 , MUX_operand_b|Out[30]~55, Single_Cycle, 1
instance = comp, \register_file|regs[25][30] , register_file|regs[25][30], Single_Cycle, 1
instance = comp, \register_file|Mux1~0 , register_file|Mux1~0, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[30].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[30].LU|Result~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux20~0 , WB_MUX|Mux20~0, Single_Cycle, 1
instance = comp, \ALU|Mux21~2 , ALU|Mux21~2, Single_Cycle, 1
instance = comp, \ALU|Mux21~9 , ALU|Mux21~9, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[1]~23 , ALU|shifter|bsl|s2[1]~23, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[31]~26 , ALU|shifter|bsr|s3[31]~26, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[31]~27 , ALU|shifter|bsr|s3[31]~27, Single_Cycle, 1
instance = comp, \register_file|Mux58~0 , register_file|Mux58~0, Single_Cycle, 1
instance = comp, \register_file|Mux58~1 , register_file|Mux58~1, Single_Cycle, 1
instance = comp, \register_file|Mux58~2 , register_file|Mux58~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[5]~30 , MUX_operand_b|Out[5]~30, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[2]~9 , ALU|Adder|B_checked[2]~9, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[2] , ALU|Adder|B_checked[2], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0 , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~1 , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~1, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|C~4 , ALU|Adder|CLA0|C~4, Single_Cycle, 1
instance = comp, \clk_ram~I , clk_ram, Single_Cycle, 1
instance = comp, \clk_ram~clkctrl , clk_ram~clkctrl, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[2].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[2].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[1] , ALU|Adder|B_checked[1], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~2 , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~2, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[0] , ALU|Adder|B_checked[0], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~6 , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~6, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum[2] , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum[2], Single_Cycle, 1
instance = comp, \ALU|Mux29~1 , ALU|Mux29~1, Single_Cycle, 1
instance = comp, \ALU|Mux29~2 , ALU|Mux29~2, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[0]~22 , ALU|shifter|bsl|s3[0]~22, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[2]~10 , ALU|shifter|bsl|s3[2]~10, Single_Cycle, 1
instance = comp, \ALU|Mux29~3 , ALU|Mux29~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|unalign_addr[0]~0 , LSU|Data_memory|unalign_addr[0]~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr1[0]~0 , LSU|Data_memory|addr1[0]~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|unalign_addr[1]~2 , LSU|Data_memory|unalign_addr[1]~2, Single_Cycle, 1
instance = comp, \ALU_Control|Decoder0~1 , ALU_Control|Decoder0~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr1[1]~1 , LSU|Data_memory|addr1[1]~1, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[4].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[4].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[4] , ALU|Adder|B_checked[4], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~0 , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~4 , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~4, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~3 , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~3, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~5 , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~5, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1 , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|g~1, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[0] , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[0], Single_Cycle, 1
instance = comp, \ALU|Mux27~6 , ALU|Mux27~6, Single_Cycle, 1
instance = comp, \ALU|Mux27~7 , ALU|Mux27~7, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[4]~1 , ALU|shifter|bsl|s1[4]~1, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[4]~0 , ALU|shifter|bsl|s1[4]~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[4]~2 , ALU|shifter|bsl|s1[4]~2, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[4]~3 , ALU|shifter|bsl|s2[4]~3, Single_Cycle, 1
instance = comp, \ALU|Mux27~0 , ALU|Mux27~0, Single_Cycle, 1
instance = comp, \ALU|Mux27~1 , ALU|Mux27~1, Single_Cycle, 1
instance = comp, \ALU|Mux27~2 , ALU|Mux27~2, Single_Cycle, 1
instance = comp, \register_file|Mux57~0 , register_file|Mux57~0, Single_Cycle, 1
instance = comp, \register_file|regs[26][6] , register_file|regs[26][6], Single_Cycle, 1
instance = comp, \register_file|Mux57~1 , register_file|Mux57~1, Single_Cycle, 1
instance = comp, \register_file|Mux57~2 , register_file|Mux57~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[6]~36 , MUX_operand_b|Out[6]~36, Single_Cycle, 1
instance = comp, \register_file|regs[26][9] , register_file|regs[26][9], Single_Cycle, 1
instance = comp, \register_file|Mux54~0 , register_file|Mux54~0, Single_Cycle, 1
instance = comp, \register_file|Mux54~1 , register_file|Mux54~1, Single_Cycle, 1
instance = comp, \register_file|Mux54~2 , register_file|Mux54~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[9]~39 , MUX_operand_b|Out[9]~39, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[9].F|S , PC_incremented|PC_incremented|generate_64bit_adder[9].F|S, Single_Cycle, 1
instance = comp, \register_file|Mux39~1 , register_file|Mux39~1, Single_Cycle, 1
instance = comp, \register_file|regs[26][24] , register_file|regs[26][24], Single_Cycle, 1
instance = comp, \register_file|Mux39~2 , register_file|Mux39~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[24]~49 , MUX_operand_b|Out[24]~49, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~249 , LSU|ld_data[19]~249, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~235 , LSU|ld_data[19]~235, Single_Cycle, 1
instance = comp, \i_io_sw[7]~I , i_io_sw[7], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[7] , LSU|Input_Periph|ld_data[7], Single_Cycle, 1
instance = comp, \LSU|Mux14~0 , LSU|Mux14~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|comb~2 , LSU|Output_Periph|comb~2, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~236 , LSU|ld_data[19]~236, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~237 , LSU|ld_data[19]~237, Single_Cycle, 1
instance = comp, \register_file|regs[26][10] , register_file|regs[26][10], Single_Cycle, 1
instance = comp, \register_file|regs[2][0]~11 , register_file|regs[2][0]~11, Single_Cycle, 1
instance = comp, \register_file|regs[2][10] , register_file|regs[2][10], Single_Cycle, 1
instance = comp, \register_file|Mux53~1 , register_file|Mux53~1, Single_Cycle, 1
instance = comp, \register_file|Mux53~0 , register_file|Mux53~0, Single_Cycle, 1
instance = comp, \register_file|Mux53~2 , register_file|Mux53~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[10]~40 , MUX_operand_b|Out[10]~40, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~104 , LSU|ld_data[9]~104, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux181~0 , LSU|Data_memory|Mux181~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux181~1 , LSU|Data_memory|Mux181~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux180~0 , LSU|Data_memory|Mux180~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux179~0 , LSU|Data_memory|Mux179~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|unalign_addr[2]~4 , LSU|Data_memory|unalign_addr[2]~4, Single_Cycle, 1
instance = comp, \LSU|Data_memory|unalign_addr[3]~6 , LSU|Data_memory|unalign_addr[3]~6, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux178~0 , LSU|Data_memory|Mux178~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|unalign_addr[4]~8 , LSU|Data_memory|unalign_addr[4]~8, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux177~0 , LSU|Data_memory|Mux177~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|unalign_addr[5]~10 , LSU|Data_memory|unalign_addr[5]~10, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux176~0 , LSU|Data_memory|Mux176~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|unalign_addr[6]~12 , LSU|Data_memory|unalign_addr[6]~12, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux175~0 , LSU|Data_memory|Mux175~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|unalign_addr[7]~14 , LSU|Data_memory|unalign_addr[7]~14, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux174~0 , LSU|Data_memory|Mux174~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[6]~13 , ALU|shifter|bsl|s1[6]~13, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[5]~3 , ALU|shifter|bsl|s1[5]~3, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[6]~14 , ALU|shifter|bsl|s1[6]~14, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[10]~15 , ALU|shifter|bsl|s1[10]~15, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[10]~16 , ALU|shifter|bsl|s1[10]~16, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[10]~14 , ALU|shifter|bsl|s2[10]~14, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[2]~5 , ALU|shifter|bsl|s1[2]~5, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[2]~6 , ALU|shifter|bsl|s1[2]~6, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[10]~18 , ALU|shifter|bsl|s3[10]~18, Single_Cycle, 1
instance = comp, \ALU|Mux21~3 , ALU|Mux21~3, Single_Cycle, 1
instance = comp, \register_file|Mux36~1 , register_file|Mux36~1, Single_Cycle, 1
instance = comp, \register_file|Mux36~0 , register_file|Mux36~0, Single_Cycle, 1
instance = comp, \register_file|Mux36~2 , register_file|Mux36~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[27]~52 , MUX_operand_b|Out[27]~52, Single_Cycle, 1
instance = comp, \register_file|regs[26][21]~feeder , register_file|regs[26][21]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[26][21] , register_file|regs[26][21], Single_Cycle, 1
instance = comp, \register_file|Mux42~1 , register_file|Mux42~1, Single_Cycle, 1
instance = comp, \register_file|Mux42~0 , register_file|Mux42~0, Single_Cycle, 1
instance = comp, \register_file|Mux42~2 , register_file|Mux42~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[21]~46 , MUX_operand_b|Out[21]~46, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|out~0 , ALU|shifter|bsr|out~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s0[30]~2 , ALU|shifter|bsr|s0[30]~2, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[28]~9 , ALU|shifter|bsr|s1[28]~9, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[28]~25 , ALU|shifter|bsr|s3[28]~25, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[8]~7 , ALU|shifter|bsl|s1[8]~7, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[8]~20 , ALU|shifter|bsl|s1[8]~20, Single_Cycle, 1
instance = comp, \register_file|regs[2][12]~feeder , register_file|regs[2][12]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[2][12] , register_file|regs[2][12], Single_Cycle, 1
instance = comp, \register_file|Mux19~0 , register_file|Mux19~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[12]~10 , ALU|shifter|bsl|s1[12]~10, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[12]~21 , ALU|shifter|bsl|s1[12]~21, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[12]~22 , ALU|shifter|bsl|s1[12]~22, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[12]~8 , ALU|shifter|bsl|s2[12]~8, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[12]~13 , ALU|shifter|bsl|s3[12]~13, Single_Cycle, 1
instance = comp, \ALU|Mux3~0 , ALU|Mux3~0, Single_Cycle, 1
instance = comp, \register_file|Mux37~0 , register_file|Mux37~0, Single_Cycle, 1
instance = comp, \register_file|regs[26][26] , register_file|regs[26][26], Single_Cycle, 1
instance = comp, \register_file|Mux37~1 , register_file|Mux37~1, Single_Cycle, 1
instance = comp, \register_file|Mux37~2 , register_file|Mux37~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[26]~51 , MUX_operand_b|Out[26]~51, Single_Cycle, 1
instance = comp, \register_file|regs[26][23] , register_file|regs[26][23], Single_Cycle, 1
instance = comp, \register_file|regs[2][23]~feeder , register_file|regs[2][23]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[2][23] , register_file|regs[2][23], Single_Cycle, 1
instance = comp, \register_file|Mux40~1 , register_file|Mux40~1, Single_Cycle, 1
instance = comp, \register_file|Mux40~2 , register_file|Mux40~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[23]~48 , MUX_operand_b|Out[23]~48, Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[23].F|S , PC_incremented|PC_incremented|generate_64bit_adder[23].F|S, Single_Cycle, 1
instance = comp, \ALU|Mux12~1 , ALU|Mux12~1, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[11]~26 , ALU|shifter|bsl|s1[11]~26, Single_Cycle, 1
instance = comp, \WB_MUX|Mux16~0 , WB_MUX|Mux16~0, Single_Cycle, 1
instance = comp, \LSU|ld_data[15]~221 , LSU|ld_data[15]~221, Single_Cycle, 1
instance = comp, \LSU|ld_data[15]~349 , LSU|ld_data[15]~349, Single_Cycle, 1
instance = comp, \LSU|ld_data[15]~222 , LSU|ld_data[15]~222, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr2[0]~13 , LSU|Data_memory|addr2[0]~13, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr2[0]~2 , LSU|Data_memory|addr2[0]~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr2[1]~3 , LSU|Data_memory|addr2[1]~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr2[2]~4 , LSU|Data_memory|addr2[2]~4, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr2[3]~5 , LSU|Data_memory|addr2[3]~5, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr2[4]~6 , LSU|Data_memory|addr2[4]~6, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr2[5]~7 , LSU|Data_memory|addr2[5]~7, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr2[6]~8 , LSU|Data_memory|addr2[6]~8, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr2[7]~9 , LSU|Data_memory|addr2[7]~9, Single_Cycle, 1
instance = comp, \LSU|Data_memory|unalign_addr[8]~16 , LSU|Data_memory|unalign_addr[8]~16, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr2[8]~10 , LSU|Data_memory|addr2[8]~10, Single_Cycle, 1
instance = comp, \LSU|Data_memory|unalign_addr[9]~18 , LSU|Data_memory|unalign_addr[9]~18, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr2[9]~11 , LSU|Data_memory|addr2[9]~11, Single_Cycle, 1
instance = comp, \LSU|Data_memory|unalign_addr[10]~20 , LSU|Data_memory|unalign_addr[10]~20, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr2[10]~12 , LSU|Data_memory|addr2[10]~12, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[22]~47 , MUX_operand_b|Out[22]~47, Single_Cycle, 1
instance = comp, \register_file|regs[25][22]~feeder , register_file|regs[25][22]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[25][22] , register_file|regs[25][22], Single_Cycle, 1
instance = comp, \register_file|Mux9~0 , register_file|Mux9~0, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[22].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[22].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[22] , ALU|Adder|B_checked[22], Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[21] , ALU|Adder|B_checked[21], Single_Cycle, 1
instance = comp, \register_file|regs[26][20] , register_file|regs[26][20], Single_Cycle, 1
instance = comp, \register_file|Mux43~1 , register_file|Mux43~1, Single_Cycle, 1
instance = comp, \register_file|Mux43~2 , register_file|Mux43~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P[0] , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|P[0], Single_Cycle, 1
instance = comp, \register_file|regs[2][19] , register_file|regs[2][19], Single_Cycle, 1
instance = comp, \register_file|Mux44~1 , register_file|Mux44~1, Single_Cycle, 1
instance = comp, \register_file|regs[26][19] , register_file|regs[26][19], Single_Cycle, 1
instance = comp, \register_file|Mux44~2 , register_file|Mux44~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[19]~44 , MUX_operand_b|Out[19]~44, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[19].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[19].LU|Result~0, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[17]~42 , MUX_operand_b|Out[17]~42, Single_Cycle, 1
instance = comp, \ALU|Mux14~8 , ALU|Mux14~8, Single_Cycle, 1
instance = comp, \register_file|Mux47~1 , register_file|Mux47~1, Single_Cycle, 1
instance = comp, \register_file|regs[25][16] , register_file|regs[25][16], Single_Cycle, 1
instance = comp, \register_file|Mux47~0 , register_file|Mux47~0, Single_Cycle, 1
instance = comp, \register_file|Mux47~2 , register_file|Mux47~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[16]~41 , MUX_operand_b|Out[16]~41, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[8]~12 , ALU|shifter|bsl|s2[8]~12, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[24]~13 , ALU|shifter|bsr|s3[24]~13, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[15]~17 , ALU|shifter|bsr|s1[15]~17, Single_Cycle, 1
instance = comp, \register_file|Mux14~0 , register_file|Mux14~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[17]~16 , ALU|shifter|bsr|s1[17]~16, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[16]~18 , ALU|shifter|bsr|s1[16]~18, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[20]~14 , ALU|shifter|bsr|s1[20]~14, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[21]~13 , ALU|shifter|bsr|s1[21]~13, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[20]~15 , ALU|shifter|bsr|s1[20]~15, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[16]~1 , ALU|shifter|bsr|s2[16]~1, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[16]~14 , ALU|shifter|bsr|s3[16]~14, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[16]~29 , ALU|shifter|bsl|s1[16]~29, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[16]~30 , ALU|shifter|bsl|s1[16]~30, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[16]~15 , ALU|shifter|bsl|s2[16]~15, Single_Cycle, 1
instance = comp, \ALU|Mux15~1 , ALU|Mux15~1, Single_Cycle, 1
instance = comp, \ALU|Mux15~2 , ALU|Mux15~2, Single_Cycle, 1
instance = comp, \ALU|Mux15~3 , ALU|Mux15~3, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[16].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[16].LU|Result~0, Single_Cycle, 1
instance = comp, \register_file|Mux48~1 , register_file|Mux48~1, Single_Cycle, 1
instance = comp, \register_file|regs[25][15]~feeder , register_file|regs[25][15]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[25][15] , register_file|regs[25][15], Single_Cycle, 1
instance = comp, \register_file|Mux48~0 , register_file|Mux48~0, Single_Cycle, 1
instance = comp, \register_file|Mux48~2 , register_file|Mux48~2, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[15] , ALU|Adder|B_checked[15], Single_Cycle, 1
instance = comp, \register_file|Mux55~0 , register_file|Mux55~0, Single_Cycle, 1
instance = comp, \register_file|regs[2][8] , register_file|regs[2][8], Single_Cycle, 1
instance = comp, \register_file|Mux55~1 , register_file|Mux55~1, Single_Cycle, 1
instance = comp, \register_file|Mux55~2 , register_file|Mux55~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P[0] , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|P[0], Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[11] , ALU|Adder|B_checked[11], Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[10] , ALU|Adder|B_checked[10], Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[9] , ALU|Adder|B_checked[9], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0 , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~0 , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|p~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P[0] , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|P[0], Single_Cycle, 1
instance = comp, \register_file|Mux56~1 , register_file|Mux56~1, Single_Cycle, 1
instance = comp, \register_file|regs[25][7] , register_file|regs[25][7], Single_Cycle, 1
instance = comp, \register_file|Mux56~0 , register_file|Mux56~0, Single_Cycle, 1
instance = comp, \register_file|Mux56~2 , register_file|Mux56~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[7]~29 , MUX_operand_b|Out[7]~29, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[7] , ALU|Adder|B_checked[7], Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[6] , ALU|Adder|B_checked[6], Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[5] , ALU|Adder|B_checked[5], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2 , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|C~7 , ALU|Adder|CLA0|C~7, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~2 , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~3 , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~3, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3 , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~3, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~4 , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|g~4, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|C~5 , ALU|Adder|CLA0|C~5, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~1 , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~1, Single_Cycle, 1
instance = comp, \register_file|regs[25][11] , register_file|regs[25][11], Single_Cycle, 1
instance = comp, \register_file|Mux20~0 , register_file|Mux20~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~1 , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~1, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[8] , ALU|Adder|B_checked[8], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~0 , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~2 , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|g~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9 , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~9, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|g~1 , ALU|Adder|CLA0|g~1, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|g~2 , ALU|Adder|CLA0|g~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|g~3 , ALU|Adder|CLA0|g~3, Single_Cycle, 1
instance = comp, \register_file|regs[2][13] , register_file|regs[2][13], Single_Cycle, 1
instance = comp, \register_file|Mux50~1 , register_file|Mux50~1, Single_Cycle, 1
instance = comp, \register_file|regs[26][13] , register_file|regs[26][13], Single_Cycle, 1
instance = comp, \register_file|Mux50~0 , register_file|Mux50~0, Single_Cycle, 1
instance = comp, \register_file|Mux50~2 , register_file|Mux50~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[13]~31 , MUX_operand_b|Out[13]~31, Single_Cycle, 1
instance = comp, \WB_MUX|Mux18~0 , WB_MUX|Mux18~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr1[3]~3 , LSU|Data_memory|addr1[3]~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr1[4]~4 , LSU|Data_memory|addr1[4]~4, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr1[5]~5 , LSU|Data_memory|addr1[5]~5, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr1[6]~6 , LSU|Data_memory|addr1[6]~6, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr1[7]~7 , LSU|Data_memory|addr1[7]~7, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr1[8]~8 , LSU|Data_memory|addr1[8]~8, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr1[9]~9 , LSU|Data_memory|addr1[9]~9, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr1[10]~10 , LSU|Data_memory|addr1[10]~10, Single_Cycle, 1
instance = comp, \register_file|Mux51~3 , register_file|Mux51~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[2]~0 , LSU|Data_memory|st_data1[2]~0, Single_Cycle, 1
instance = comp, \register_file|Mux59~0 , register_file|Mux59~0, Single_Cycle, 1
instance = comp, \register_file|regs[2][4] , register_file|regs[2][4], Single_Cycle, 1
instance = comp, \register_file|Mux59~1 , register_file|Mux59~1, Single_Cycle, 1
instance = comp, \register_file|Mux59~2 , register_file|Mux59~2, Single_Cycle, 1
instance = comp, \register_file|Mux59~3 , register_file|Mux59~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux3~1 , LSU|Data_memory|Mux3~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[2]~1 , LSU|Data_memory|st_data1[2]~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[4]~15 , LSU|Data_memory|st_data1[4]~15, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[4]~16 , LSU|Data_memory|st_data1[4]~16, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[4]~17 , LSU|Data_memory|st_data1[4]~17, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux2~0 , LSU|Data_memory|Mux2~0, Single_Cycle, 1
instance = comp, \register_file|Mux58~3 , register_file|Mux58~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux2~1 , LSU|Data_memory|Mux2~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[5]~18 , LSU|Data_memory|st_data1[5]~18, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[5]~19 , LSU|Data_memory|st_data1[5]~19, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[5]~20 , LSU|Data_memory|st_data1[5]~20, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 , LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux133~0 , LSU|Data_memory|Mux133~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux1~0 , LSU|Data_memory|Mux1~0, Single_Cycle, 1
instance = comp, \register_file|Mux57~3 , register_file|Mux57~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[2]~2 , LSU|Data_memory|st_data1[2]~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux1~1 , LSU|Data_memory|Mux1~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[6]~21 , LSU|Data_memory|st_data1[6]~21, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[6]~22 , LSU|Data_memory|st_data1[6]~22, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[6]~23 , LSU|Data_memory|st_data1[6]~23, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux0~1 , LSU|Data_memory|Mux0~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[7]~24 , LSU|Data_memory|st_data1[7]~24, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux0~0 , LSU|Data_memory|Mux0~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[7]~25 , LSU|Data_memory|st_data1[7]~25, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[7]~26 , LSU|Data_memory|st_data1[7]~26, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 , LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6, Single_Cycle, 1
instance = comp, \register_file|Mux33~3 , register_file|Mux33~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[7]~1 , LSU|Data_memory|st_data3[7]~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[6]~21 , LSU|Data_memory|st_data3[6]~21, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[7]~0 , LSU|Data_memory|st_data3[7]~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[6]~22 , LSU|Data_memory|st_data3[6]~22, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[6]~23 , LSU|Data_memory|st_data3[6]~23, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[7]~2 , LSU|Data_memory|st_data3[7]~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[7]~24 , LSU|Data_memory|st_data3[7]~24, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[7]~25 , LSU|Data_memory|st_data3[7]~25, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[7]~26 , LSU|Data_memory|st_data3[7]~26, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 , LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux107~0 , LSU|Data_memory|Mux107~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux172~0 , LSU|Data_memory|Mux172~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux171~0 , LSU|Data_memory|Mux171~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux1~2 , LSU|Data_memory|Mux1~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[6]~36 , LSU|Data_memory|st_data0[6]~36, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[6]~37 , LSU|Data_memory|st_data0[6]~37, Single_Cycle, 1
instance = comp, \ALU_Control|Decoder0~0 , ALU_Control|Decoder0~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[4]~9 , LSU|Data_memory|st_data0[4]~9, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[1]~14 , LSU|Data_memory|st_data0[1]~14, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[6]~38 , LSU|Data_memory|st_data0[6]~38, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[7]~39 , LSU|Data_memory|st_data0[7]~39, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux0~3 , LSU|Data_memory|Mux0~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux0~2 , LSU|Data_memory|Mux0~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[7]~40 , LSU|Data_memory|st_data0[7]~40, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[7]~41 , LSU|Data_memory|st_data0[7]~41, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[7]~42 , LSU|Data_memory|st_data0[7]~42, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux107~1 , LSU|Data_memory|Mux107~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux107~2 , LSU|Data_memory|Mux107~2, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~169 , LSU|ld_data[13]~169, Single_Cycle, 1
instance = comp, \register_file|Mux50~3 , register_file|Mux50~3, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~105 , LSU|ld_data[9]~105, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[16]~4 , LSU|Output_Periph|LED|o_io_ledr[16]~4, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[13] , LSU|Output_Periph|LED|o_io_ledr[13], Single_Cycle, 1
instance = comp, \register_file|Mux56~3 , register_file|Mux56~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledg[0]~0 , LSU|Output_Periph|LED|o_io_ledg[0]~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledg[7] , LSU|Output_Periph|LED|o_io_ledg[7], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|comb~4 , LSU|Output_Periph|comb~4, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[7] , LSU|Output_Periph|LCD|o_io_lcd[7], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux65~0 , LSU|Output_Periph|Mux65~0, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~179 , LSU|ld_data[13]~179, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s0[1]~0 , ALU|shifter|bsl|s0[1]~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[1]~9 , ALU|shifter|bsl|s3[1]~9, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[26]~28 , ALU|shifter|bsr|s1[26]~28, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[25]~29 , ALU|shifter|bsr|s1[25]~29, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s0[31]~3 , ALU|shifter|bsr|s0[31]~3, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[29]~26 , ALU|shifter|bsr|s1[29]~26, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[29]~27 , ALU|shifter|bsr|s1[29]~27, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[25]~18 , ALU|shifter|bsr|s3[25]~18, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[17]~19 , ALU|shifter|bsr|s3[17]~19, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[1]~16 , ALU|shifter|bsr|s3[1]~16, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[5]~24 , ALU|shifter|bsr|s1[5]~24, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[5]~23 , ALU|shifter|bsr|s1[5]~23, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[5]~25 , ALU|shifter|bsr|s1[5]~25, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[1]~17 , ALU|shifter|bsr|s3[1]~17, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[13]~0 , ALU|shifter|bsr|s1[13]~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[13]~19 , ALU|shifter|bsr|s1[13]~19, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[13]~20 , ALU|shifter|bsr|s1[13]~20, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[10]~21 , ALU|shifter|bsr|s1[10]~21, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[9]~22 , ALU|shifter|bsr|s1[9]~22, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[9]~2 , ALU|shifter|bsr|s2[9]~2, Single_Cycle, 1
instance = comp, \ALU|Mux30~0 , ALU|Mux30~0, Single_Cycle, 1
instance = comp, \ALU|Mux30~1 , ALU|Mux30~1, Single_Cycle, 1
instance = comp, \ALU|Mux30~2 , ALU|Mux30~2, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Decoder0~0 , LSU|Output_Periph|HEX|Decoder0~0, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~108 , LSU|ld_data[9]~108, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~109 , LSU|ld_data[9]~109, Single_Cycle, 1
instance = comp, \register_file|Mux34~3 , register_file|Mux34~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[6][0]~26 , LSU|Output_Periph|HEX|hex_io[6][0]~26, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[4]~8 , LSU|Data_memory|st_data0[4]~8, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Decoder0~4 , LSU|Output_Periph|HEX|Decoder0~4, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Decoder0~6 , LSU|Output_Periph|HEX|Decoder0~6, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[6][0]~27 , LSU|Output_Periph|HEX|hex_io[6][0]~27, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector8~0 , LSU|Output_Periph|HEX|Selector8~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector8~1 , LSU|Output_Periph|HEX|Selector8~1, Single_Cycle, 1
instance = comp, \ALU_Control|Decoder0~2 , ALU_Control|Decoder0~2, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[6][0]~28 , LSU|Output_Periph|HEX|hex_io[6][0]~28, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Decoder0~7 , LSU|Output_Periph|HEX|Decoder0~7, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|comb~3 , LSU|Output_Periph|comb~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[6][0]~29 , LSU|Output_Periph|HEX|hex_io[6][0]~29, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[6][5] , LSU|Output_Periph|HEX|hex_io[6][5], Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~188 , LSU|ld_data[13]~188, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[4][2]~18 , LSU|Output_Periph|HEX|hex_io[4][2]~18, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Decoder0~1 , LSU|Output_Periph|HEX|Decoder0~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[4][2]~19 , LSU|Output_Periph|HEX|hex_io[4][2]~19, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector22~0 , LSU|Output_Periph|HEX|Selector22~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector22~1 , LSU|Output_Periph|HEX|Selector22~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Decoder0~5 , LSU|Output_Periph|HEX|Decoder0~5, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[4][0]~21 , LSU|Output_Periph|HEX|hex_io[4][0]~21, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[4][5] , LSU|Output_Periph|HEX|hex_io[4][5], Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~129 , LSU|ld_data[9]~129, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][0]~10 , LSU|Output_Periph|HEX|hex_io[2][0]~10, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][5]~5 , LSU|Output_Periph|HEX|hex_io[2][5]~5, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][0]~11 , LSU|Output_Periph|HEX|hex_io[2][0]~11, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Decoder0~2 , LSU|Output_Periph|HEX|Decoder0~2, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][0]~12 , LSU|Output_Periph|HEX|hex_io[2][0]~12, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][0]~13 , LSU|Output_Periph|HEX|hex_io[2][0]~13, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][5] , LSU|Output_Periph|HEX|hex_io[2][5], Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~190 , LSU|ld_data[13]~190, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~191 , LSU|ld_data[13]~191, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~192 , LSU|ld_data[13]~192, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~193 , LSU|ld_data[13]~193, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~194 , LSU|ld_data[13]~194, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~195 , LSU|ld_data[13]~195, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~196 , LSU|ld_data[13]~196, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~197 , LSU|ld_data[13]~197, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~121 , LSU|ld_data[9]~121, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~122 , LSU|ld_data[9]~122, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~198 , LSU|ld_data[13]~198, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~199 , LSU|ld_data[13]~199, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~201 , LSU|ld_data[13]~201, Single_Cycle, 1
instance = comp, \WB_MUX|Mux18~1 , WB_MUX|Mux18~1, Single_Cycle, 1
instance = comp, \register_file|regs~24 , register_file|regs~24, Single_Cycle, 1
instance = comp, \register_file|regs[25][13] , register_file|regs[25][13], Single_Cycle, 1
instance = comp, \register_file|Mux18~0 , register_file|Mux18~0, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[12] , ALU|Adder|B_checked[12], Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[13] , ALU|Adder|B_checked[13], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|g~0 , ALU|Adder|CLA0|g~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|g~4 , ALU|Adder|CLA0|g~4, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|C~6 , ALU|Adder|CLA0|C~6, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|g~5 , ALU|Adder|CLA0|g~5, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|g~6 , ALU|Adder|CLA0|g~6, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|g~7 , ALU|Adder|CLA0|g~7, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|g~8 , ALU|Adder|CLA0|g~8, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[16] , ALU|Adder|B_checked[16], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[0] , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[0], Single_Cycle, 1
instance = comp, \ALU|Mux15~4 , ALU|Mux15~4, Single_Cycle, 1
instance = comp, \ALU|Mux15~5 , ALU|Mux15~5, Single_Cycle, 1
instance = comp, \ALU|Mux15~6 , ALU|Mux15~6, Single_Cycle, 1
instance = comp, \i_io_sw[16]~I , i_io_sw[16], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[16]~feeder , LSU|Input_Periph|ld_data[16]~feeder, Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[16] , LSU|Input_Periph|ld_data[16], Single_Cycle, 1
instance = comp, \LSU|ld_data~226 , LSU|ld_data~226, Single_Cycle, 1
instance = comp, \register_file|Mux55~3 , register_file|Mux55~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux7~0 , LSU|Data_memory|Mux7~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux7~1 , LSU|Data_memory|Mux7~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[0]~3 , LSU|Data_memory|st_data1[0]~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[0]~4 , LSU|Data_memory|st_data1[0]~4, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[0]~5 , LSU|Data_memory|st_data1[0]~5, Single_Cycle, 1
instance = comp, \register_file|regs[2][25] , register_file|regs[2][25], Single_Cycle, 1
instance = comp, \register_file|Mux38~1 , register_file|Mux38~1, Single_Cycle, 1
instance = comp, \register_file|Mux38~0 , register_file|Mux38~0, Single_Cycle, 1
instance = comp, \register_file|Mux38~2 , register_file|Mux38~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux6~0 , LSU|Data_memory|Mux6~0, Single_Cycle, 1
instance = comp, \register_file|Mux62~1 , register_file|Mux62~1, Single_Cycle, 1
instance = comp, \register_file|regs[26][1] , register_file|regs[26][1], Single_Cycle, 1
instance = comp, \register_file|Mux62~2 , register_file|Mux62~2, Single_Cycle, 1
instance = comp, \register_file|Mux62~3 , register_file|Mux62~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[1]~6 , LSU|Data_memory|st_data1[1]~6, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[1]~7 , LSU|Data_memory|st_data1[1]~7, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[1]~8 , LSU|Data_memory|st_data1[1]~8, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 , LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[0]~3 , LSU|Data_memory|st_data3[0]~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[0]~4 , LSU|Data_memory|st_data3[0]~4, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[0]~5 , LSU|Data_memory|st_data3[0]~5, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[1]~6 , LSU|Data_memory|st_data3[1]~6, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[1]~7 , LSU|Data_memory|st_data3[1]~7, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[1]~8 , LSU|Data_memory|st_data3[1]~8, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 , LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux138~3 , LSU|Data_memory|Mux138~3, Single_Cycle, 1
instance = comp, \register_file|Mux47~3 , register_file|Mux47~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[0]~28 , LSU|Data_memory|st_data2[0]~28, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[0]~4 , LSU|Data_memory|st_data2[0]~4, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux7~3 , LSU|Data_memory|Mux7~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux7~2 , LSU|Data_memory|Mux7~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[0]~5 , LSU|Data_memory|st_data2[0]~5, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[0]~6 , LSU|Data_memory|st_data2[0]~6, Single_Cycle, 1
instance = comp, \register_file|Mux46~3 , register_file|Mux46~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[1]~7 , LSU|Data_memory|st_data2[1]~7, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux6~3 , LSU|Data_memory|Mux6~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[1]~8 , LSU|Data_memory|st_data2[1]~8, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[1]~9 , LSU|Data_memory|st_data2[1]~9, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 , LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[0]~10 , LSU|Data_memory|st_data0[0]~10, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[0]~11 , LSU|Data_memory|st_data0[0]~11, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[0]~12 , LSU|Data_memory|st_data0[0]~12, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[0]~43 , LSU|Data_memory|st_data0[0]~43, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[0]~13 , LSU|Data_memory|st_data0[0]~13, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux6~2 , LSU|Data_memory|Mux6~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[1]~16 , LSU|Data_memory|st_data0[1]~16, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[1]~15 , LSU|Data_memory|st_data0[1]~15, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[1]~17 , LSU|Data_memory|st_data0[1]~17, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[1]~18 , LSU|Data_memory|st_data0[1]~18, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0 , LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux138~2 , LSU|Data_memory|Mux138~2, Single_Cycle, 1
instance = comp, \LSU|ld_data[16]~224 , LSU|ld_data[16]~224, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux162~0 , LSU|Data_memory|Mux162~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux162~1 , LSU|Data_memory|Mux162~1, Single_Cycle, 1
instance = comp, \LSU|ld_data[16]~225 , LSU|ld_data[16]~225, Single_Cycle, 1
instance = comp, \LSU|ld_data[16]~234 , LSU|ld_data[16]~234, Single_Cycle, 1
instance = comp, \LSU|ld_data[16]~350 , LSU|ld_data[16]~350, Single_Cycle, 1
instance = comp, \WB_MUX|Mux15~0 , WB_MUX|Mux15~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux15~1 , WB_MUX|Mux15~1, Single_Cycle, 1
instance = comp, \register_file|regs~27 , register_file|regs~27, Single_Cycle, 1
instance = comp, \register_file|regs[2][16] , register_file|regs[2][16], Single_Cycle, 1
instance = comp, \register_file|Mux15~0 , register_file|Mux15~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[0]~3 , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[0]~3, Single_Cycle, 1
instance = comp, \ALU|Mux14~5 , ALU|Mux14~5, Single_Cycle, 1
instance = comp, \ALU|Mux14~6 , ALU|Mux14~6, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[14]~11 , ALU|shifter|bsl|s1[14]~11, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[13]~12 , ALU|shifter|bsl|s1[13]~12, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[17]~31 , ALU|shifter|bsl|s1[17]~31, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[17]~32 , ALU|shifter|bsl|s1[17]~32, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[17]~16 , ALU|shifter|bsl|s2[17]~16, Single_Cycle, 1
instance = comp, \ALU|Mux12~2 , ALU|Mux12~2, Single_Cycle, 1
instance = comp, \ALU|Mux14~2 , ALU|Mux14~2, Single_Cycle, 1
instance = comp, \ALU|Mux14~3 , ALU|Mux14~3, Single_Cycle, 1
instance = comp, \ALU|Mux14~4 , ALU|Mux14~4, Single_Cycle, 1
instance = comp, \ALU|Mux14~7 , ALU|Mux14~7, Single_Cycle, 1
instance = comp, \PC|PC_out[17] , PC|PC_out[17], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[17].F|S , PC_incremented|PC_incremented|generate_64bit_adder[17].F|S, Single_Cycle, 1
instance = comp, \WB_MUX|Mux14~0 , WB_MUX|Mux14~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux137~3 , LSU|Data_memory|Mux137~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux137~2 , LSU|Data_memory|Mux137~2, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~246 , LSU|ld_data[19]~246, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~242 , LSU|ld_data[19]~242, Single_Cycle, 1
instance = comp, \register_file|Mux48~3 , register_file|Mux48~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[15] , LSU|Output_Periph|LED|o_io_ledr[15], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux0~0 , LSU|Output_Periph|Mux0~0, Single_Cycle, 1
instance = comp, \LSU|ld_data[17]~243 , LSU|ld_data[17]~243, Single_Cycle, 1
instance = comp, \LSU|ld_data[17]~244 , LSU|ld_data[17]~244, Single_Cycle, 1
instance = comp, \LSU|ld_data[17]~247 , LSU|ld_data[17]~247, Single_Cycle, 1
instance = comp, \LSU|ld_data[17]~248 , LSU|ld_data[17]~248, Single_Cycle, 1
instance = comp, \LSU|ld_data[17]~250 , LSU|ld_data[17]~250, Single_Cycle, 1
instance = comp, \WB_MUX|Mux14~1 , WB_MUX|Mux14~1, Single_Cycle, 1
instance = comp, \register_file|regs~28 , register_file|regs~28, Single_Cycle, 1
instance = comp, \register_file|regs[25][17]~feeder , register_file|regs[25][17]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[25][17] , register_file|regs[25][17], Single_Cycle, 1
instance = comp, \register_file|Mux46~0 , register_file|Mux46~0, Single_Cycle, 1
instance = comp, \register_file|regs[2][17]~feeder , register_file|regs[2][17]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[2][17] , register_file|regs[2][17], Single_Cycle, 1
instance = comp, \register_file|Mux46~1 , register_file|Mux46~1, Single_Cycle, 1
instance = comp, \register_file|Mux46~2 , register_file|Mux46~2, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[17] , ALU|Adder|B_checked[17], Single_Cycle, 1
instance = comp, \register_file|regs[26][18]~feeder , register_file|regs[26][18]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[26][18] , register_file|regs[26][18], Single_Cycle, 1
instance = comp, \register_file|regs[2][18] , register_file|regs[2][18], Single_Cycle, 1
instance = comp, \register_file|Mux45~1 , register_file|Mux45~1, Single_Cycle, 1
instance = comp, \register_file|Mux45~2 , register_file|Mux45~2, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[18] , ALU|Adder|B_checked[18], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~6 , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~6, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~0 , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|P[0] , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|P[0], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~5 , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~5, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~7 , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[2]~7, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[3] , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[3], Single_Cycle, 1
instance = comp, \ALU|Mux12~6 , ALU|Mux12~6, Single_Cycle, 1
instance = comp, \ALU|Mux12~7 , ALU|Mux12~7, Single_Cycle, 1
instance = comp, \ALU|Mux12~8 , ALU|Mux12~8, Single_Cycle, 1
instance = comp, \WB_MUX|Mux12~0 , WB_MUX|Mux12~0, Single_Cycle, 1
instance = comp, \register_file|Mux37~3 , register_file|Mux37~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux5~0 , LSU|Data_memory|Mux5~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux5~1 , LSU|Data_memory|Mux5~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[2]~9 , LSU|Data_memory|st_data3[2]~9, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[2]~10 , LSU|Data_memory|st_data3[2]~10, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[2]~11 , LSU|Data_memory|st_data3[2]~11, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux4~0 , LSU|Data_memory|Mux4~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux4~1 , LSU|Data_memory|Mux4~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[3]~12 , LSU|Data_memory|st_data3[3]~12, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[3]~13 , LSU|Data_memory|st_data3[3]~13, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[3]~14 , LSU|Data_memory|st_data3[3]~14, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 , LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2, Single_Cycle, 1
instance = comp, \register_file|Mux53~3 , register_file|Mux53~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[2]~9 , LSU|Data_memory|st_data1[2]~9, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[2]~10 , LSU|Data_memory|st_data1[2]~10, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[2]~11 , LSU|Data_memory|st_data1[2]~11, Single_Cycle, 1
instance = comp, \register_file|Mux60~3 , register_file|Mux60~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[3]~12 , LSU|Data_memory|st_data1[3]~12, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[3]~13 , LSU|Data_memory|st_data1[3]~13, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data1[3]~14 , LSU|Data_memory|st_data1[3]~14, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 , LSU|Data_memory|bank1|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux135~3 , LSU|Data_memory|Mux135~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~4 , LSU|Output_Periph|ld_data~4, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~352 , LSU|ld_data[19]~352, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~351 , LSU|ld_data[19]~351, Single_Cycle, 1
instance = comp, \LSU|ld_data[17]~238 , LSU|ld_data[17]~238, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~259 , LSU|ld_data[19]~259, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~260 , LSU|ld_data[19]~260, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~261 , LSU|ld_data[19]~261, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~262 , LSU|ld_data[19]~262, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~263 , LSU|ld_data[19]~263, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[2]~19 , LSU|Data_memory|st_data0[2]~19, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[2]~21 , LSU|Data_memory|st_data0[2]~21, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[2]~22 , LSU|Data_memory|st_data0[2]~22, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux4~2 , LSU|Data_memory|Mux4~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux4~3 , LSU|Data_memory|Mux4~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[3]~24 , LSU|Data_memory|st_data0[3]~24, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[3]~23 , LSU|Data_memory|st_data0[3]~23, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[3]~25 , LSU|Data_memory|st_data0[3]~25, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[3]~26 , LSU|Data_memory|st_data0[3]~26, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 , LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux135~2 , LSU|Data_memory|Mux135~2, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~264 , LSU|ld_data[19]~264, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~265 , LSU|ld_data[19]~265, Single_Cycle, 1
instance = comp, \WB_MUX|Mux12~1 , WB_MUX|Mux12~1, Single_Cycle, 1
instance = comp, \register_file|regs~30 , register_file|regs~30, Single_Cycle, 1
instance = comp, \register_file|regs[25][19] , register_file|regs[25][19], Single_Cycle, 1
instance = comp, \register_file|Mux12~0 , register_file|Mux12~0, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[19] , ALU|Adder|B_checked[19], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~1 , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~1, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2 , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|g~2, Single_Cycle, 1
instance = comp, \ALU|Adder|C~0 , ALU|Adder|C~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2 , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~5 , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~5, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[1] , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[1], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[2] , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[2], Single_Cycle, 1
instance = comp, \ALU|Mux9~3 , ALU|Mux9~3, Single_Cycle, 1
instance = comp, \ALU|Mux9~4 , ALU|Mux9~4, Single_Cycle, 1
instance = comp, \ALU|Mux9~5 , ALU|Mux9~5, Single_Cycle, 1
instance = comp, \register_file|Mux40~3 , register_file|Mux40~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[7]~25 , LSU|Data_memory|st_data2[7]~25, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[7]~26 , LSU|Data_memory|st_data2[7]~26, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[7]~27 , LSU|Data_memory|st_data2[7]~27, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6 , LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a6, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux132~2 , LSU|Data_memory|Mux132~2, Single_Cycle, 1
instance = comp, \LSU|ld_data[19]~245 , LSU|ld_data[19]~245, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][6]~6 , LSU|Output_Periph|HEX|hex_io[2][6]~6, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][6] , LSU|Output_Periph|HEX|hex_io[2][6], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Decoder0~3 , LSU|Output_Periph|HEX|Decoder0~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[3][1]~14 , LSU|Output_Periph|HEX|hex_io[3][1]~14, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[3][1]~15 , LSU|Output_Periph|HEX|hex_io[3][1]~15, Single_Cycle, 1
instance = comp, \register_file|Mux49~0 , register_file|Mux49~0, Single_Cycle, 1
instance = comp, \register_file|regs[26][14] , register_file|regs[26][14], Single_Cycle, 1
instance = comp, \register_file|Mux49~1 , register_file|Mux49~1, Single_Cycle, 1
instance = comp, \register_file|Mux49~2 , register_file|Mux49~2, Single_Cycle, 1
instance = comp, \register_file|Mux49~3 , register_file|Mux49~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector28~1 , LSU|Output_Periph|HEX|Selector28~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[3][0]~16 , LSU|Output_Periph|HEX|hex_io[3][0]~16, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[3][0]~17 , LSU|Output_Periph|HEX|hex_io[3][0]~17, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[3][6] , LSU|Output_Periph|HEX|hex_io[3][6], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux17~0 , LSU|Output_Periph|Mux17~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux17~1 , LSU|Output_Periph|Mux17~1, Single_Cycle, 1
instance = comp, \LSU|ld_data[22]~282 , LSU|ld_data[22]~282, Single_Cycle, 1
instance = comp, \LSU|ld_data[22]~283 , LSU|ld_data[22]~283, Single_Cycle, 1
instance = comp, \LSU|ld_data[22]~284 , LSU|ld_data[22]~284, Single_Cycle, 1
instance = comp, \LSU|ld_data[22]~285 , LSU|ld_data[22]~285, Single_Cycle, 1
instance = comp, \LSU|ld_data[22]~286 , LSU|ld_data[22]~286, Single_Cycle, 1
instance = comp, \LSU|ld_data[22]~287 , LSU|ld_data[22]~287, Single_Cycle, 1
instance = comp, \LSU|ld_data[22]~288 , LSU|ld_data[22]~288, Single_Cycle, 1
instance = comp, \WB_MUX|Mux9~0 , WB_MUX|Mux9~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux9~1 , WB_MUX|Mux9~1, Single_Cycle, 1
instance = comp, \register_file|regs~33 , register_file|regs~33, Single_Cycle, 1
instance = comp, \register_file|regs[26][22]~feeder , register_file|regs[26][22]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[26][22] , register_file|regs[26][22], Single_Cycle, 1
instance = comp, \register_file|Mux41~0 , register_file|Mux41~0, Single_Cycle, 1
instance = comp, \register_file|Mux41~1 , register_file|Mux41~1, Single_Cycle, 1
instance = comp, \register_file|Mux41~2 , register_file|Mux41~2, Single_Cycle, 1
instance = comp, \register_file|Mux41~3 , register_file|Mux41~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[6]~22 , LSU|Data_memory|st_data2[6]~22, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[6]~23 , LSU|Data_memory|st_data2[6]~23, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[6]~24 , LSU|Data_memory|st_data2[6]~24, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux107~3 , LSU|Data_memory|Mux107~3, Single_Cycle, 1
instance = comp, \LSU|ld_data[15]~217 , LSU|ld_data[15]~217, Single_Cycle, 1
instance = comp, \LSU|ld_data[15]~218 , LSU|ld_data[15]~218, Single_Cycle, 1
instance = comp, \LSU|ld_data[15]~223 , LSU|ld_data[15]~223, Single_Cycle, 1
instance = comp, \WB_MUX|Mux16~1 , WB_MUX|Mux16~1, Single_Cycle, 1
instance = comp, \register_file|regs~26 , register_file|regs~26, Single_Cycle, 1
instance = comp, \register_file|regs[2][15]~feeder , register_file|regs[2][15]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[2][15] , register_file|regs[2][15], Single_Cycle, 1
instance = comp, \register_file|Mux16~0 , register_file|Mux16~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[15]~27 , ALU|shifter|bsl|s1[15]~27, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[15]~17 , ALU|shifter|bsl|s1[15]~17, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[15]~28 , ALU|shifter|bsl|s1[15]~28, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[15]~10 , ALU|shifter|bsl|s2[15]~10, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[19]~33 , ALU|shifter|bsl|s1[19]~33, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[19]~36 , ALU|shifter|bsl|s1[19]~36, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[23]~22 , ALU|shifter|bsl|s2[23]~22, Single_Cycle, 1
instance = comp, \ALU|Mux8~1 , ALU|Mux8~1, Single_Cycle, 1
instance = comp, \ALU|Mux8~2 , ALU|Mux8~2, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[23].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[23].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~6 , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C~6, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2 , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~7 , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[2]~7, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[3] , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[3], Single_Cycle, 1
instance = comp, \ALU|Mux8~3 , ALU|Mux8~3, Single_Cycle, 1
instance = comp, \ALU|Mux8~4 , ALU|Mux8~4, Single_Cycle, 1
instance = comp, \ALU|Mux8~5 , ALU|Mux8~5, Single_Cycle, 1
instance = comp, \WB_MUX|Mux8~0 , WB_MUX|Mux8~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux107~4 , LSU|Data_memory|Mux107~4, Single_Cycle, 1
instance = comp, \LSU|ld_data~290 , LSU|ld_data~290, Single_Cycle, 1
instance = comp, \LSU|ld_data~227 , LSU|ld_data~227, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux58~0 , LSU|Output_Periph|Mux58~0, Single_Cycle, 1
instance = comp, \LSU|ld_data~289 , LSU|ld_data~289, Single_Cycle, 1
instance = comp, \LSU|ld_data~291 , LSU|ld_data~291, Single_Cycle, 1
instance = comp, \LSU|ld_data~292 , LSU|ld_data~292, Single_Cycle, 1
instance = comp, \LSU|ld_data[23]~293 , LSU|ld_data[23]~293, Single_Cycle, 1
instance = comp, \LSU|ld_data[23]~294 , LSU|ld_data[23]~294, Single_Cycle, 1
instance = comp, \LSU|ld_data[23]~295 , LSU|ld_data[23]~295, Single_Cycle, 1
instance = comp, \WB_MUX|Mux8~1 , WB_MUX|Mux8~1, Single_Cycle, 1
instance = comp, \register_file|regs~34 , register_file|regs~34, Single_Cycle, 1
instance = comp, \register_file|regs[25][23] , register_file|regs[25][23], Single_Cycle, 1
instance = comp, \register_file|Mux8~0 , register_file|Mux8~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[26]~49 , ALU|shifter|bsl|s1[26]~49, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[26]~50 , ALU|shifter|bsl|s1[26]~50, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[23]~41 , ALU|shifter|bsl|s1[23]~41, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[22]~39 , ALU|shifter|bsl|s1[22]~39, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[22]~42 , ALU|shifter|bsl|s1[22]~42, Single_Cycle, 1
instance = comp, \ALU|Mux5~2 , ALU|Mux5~2, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[14]~18 , ALU|shifter|bsl|s1[14]~18, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[18]~34 , ALU|shifter|bsl|s1[18]~34, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[18]~17 , ALU|shifter|bsl|s2[18]~17, Single_Cycle, 1
instance = comp, \ALU|Mux5~3 , ALU|Mux5~3, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[26].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[26].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[25] , ALU|Adder|B_checked[25], Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[24] , ALU|Adder|B_checked[24], Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[23] , ALU|Adder|B_checked[23], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|p~0 , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|p~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|C~0 , ALU|Adder|CLA1|C~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|C~3 , ALU|Adder|CLA1|C~3, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[20] , ALU|Adder|B_checked[20], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|C~2 , ALU|Adder|CLA1|C~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|C~4 , ALU|Adder|CLA1|C~4, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|C~11 , ALU|Adder|CLA1|C~11, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1 , ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C~1, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[1] , ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[1], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[2] , ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[2], Single_Cycle, 1
instance = comp, \ALU|Mux5~0 , ALU|Mux5~0, Single_Cycle, 1
instance = comp, \ALU|Mux5~1 , ALU|Mux5~1, Single_Cycle, 1
instance = comp, \ALU|Mux5~4 , ALU|Mux5~4, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~10 , LSU|Output_Periph|ld_data~10, Single_Cycle, 1
instance = comp, \LSU|ld_data[29]~299 , LSU|ld_data[29]~299, Single_Cycle, 1
instance = comp, \LSU|ld_data[29]~296 , LSU|ld_data[29]~296, Single_Cycle, 1
instance = comp, \LSU|ld_data[26]~311 , LSU|ld_data[26]~311, Single_Cycle, 1
instance = comp, \LSU|ld_data[26]~312 , LSU|ld_data[26]~312, Single_Cycle, 1
instance = comp, \LSU|ld_data[26]~313 , LSU|ld_data[26]~313, Single_Cycle, 1
instance = comp, \LSU|ld_data[24]~297 , LSU|ld_data[24]~297, Single_Cycle, 1
instance = comp, \LSU|ld_data[24]~298 , LSU|ld_data[24]~298, Single_Cycle, 1
instance = comp, \register_file|Mux45~3 , register_file|Mux45~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[2]~10 , LSU|Data_memory|st_data2[2]~10, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux5~3 , LSU|Data_memory|Mux5~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[2]~11 , LSU|Data_memory|st_data2[2]~11, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[2]~12 , LSU|Data_memory|st_data2[2]~12, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[3]~13 , LSU|Data_memory|st_data2[3]~13, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[3]~14 , LSU|Data_memory|st_data2[3]~14, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[3]~15 , LSU|Data_memory|st_data2[3]~15, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2 , LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux136~1 , LSU|Data_memory|Mux136~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux136~3 , LSU|Data_memory|Mux136~3, Single_Cycle, 1
instance = comp, \LSU|ld_data[24]~303 , LSU|ld_data[24]~303, Single_Cycle, 1
instance = comp, \LSU|ld_data[26]~314 , LSU|ld_data[26]~314, Single_Cycle, 1
instance = comp, \LSU|ld_data[26]~315 , LSU|ld_data[26]~315, Single_Cycle, 1
instance = comp, \WB_MUX|Mux5~0 , WB_MUX|Mux5~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux5~1 , WB_MUX|Mux5~1, Single_Cycle, 1
instance = comp, \register_file|regs~37 , register_file|regs~37, Single_Cycle, 1
instance = comp, \register_file|regs[2][26] , register_file|regs[2][26], Single_Cycle, 1
instance = comp, \register_file|Mux5~0 , register_file|Mux5~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s0[26]~1 , ALU|shifter|bsl|s0[26]~1, Single_Cycle, 1
instance = comp, \ALU|Mux29~4 , ALU|Mux29~4, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[25]~45 , ALU|shifter|bsl|s1[25]~45, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[24]~46 , ALU|shifter|bsl|s1[24]~46, Single_Cycle, 1
instance = comp, \register_file|Mux3~0 , register_file|Mux3~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s0[28]~3 , ALU|shifter|bsl|s0[28]~3, Single_Cycle, 1
instance = comp, \ALU|Mux3~1 , ALU|Mux3~1, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[20]~19 , ALU|shifter|bsl|s2[20]~19, Single_Cycle, 1
instance = comp, \ALU|Mux3~2 , ALU|Mux3~2, Single_Cycle, 1
instance = comp, \ALU|Mux3~3 , ALU|Mux3~3, Single_Cycle, 1
instance = comp, \ALU|Mux3~6 , ALU|Mux3~6, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~5 , LSU|Output_Periph|ld_data~5, Single_Cycle, 1
instance = comp, \register_file|Mux43~3 , register_file|Mux43~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector30~0 , LSU|Output_Periph|HEX|Selector30~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector30~1 , LSU|Output_Periph|HEX|Selector30~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[3][4] , LSU|Output_Periph|HEX|hex_io[3][4], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux19~0 , LSU|Output_Periph|Mux19~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux19~1 , LSU|Output_Periph|Mux19~1, Single_Cycle, 1
instance = comp, \LSU|ld_data[28]~321 , LSU|ld_data[28]~321, Single_Cycle, 1
instance = comp, \LSU|ld_data[28]~322 , LSU|ld_data[28]~322, Single_Cycle, 1
instance = comp, \LSU|ld_data[28]~323 , LSU|ld_data[28]~323, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux3~2 , LSU|Data_memory|Mux3~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux3~3 , LSU|Data_memory|Mux3~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[4]~28 , LSU|Data_memory|st_data0[4]~28, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[4]~27 , LSU|Data_memory|st_data0[4]~27, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[4]~29 , LSU|Data_memory|st_data0[4]~29, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[4]~30 , LSU|Data_memory|st_data0[4]~30, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[5]~31 , LSU|Data_memory|st_data0[5]~31, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux2~3 , LSU|Data_memory|Mux2~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux2~2 , LSU|Data_memory|Mux2~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[5]~32 , LSU|Data_memory|st_data0[5]~32, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[5]~33 , LSU|Data_memory|st_data0[5]~33, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data0[5]~34 , LSU|Data_memory|st_data0[5]~34, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 , LSU|Data_memory|bank0|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[4]~16 , LSU|Data_memory|st_data2[4]~16, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[4]~17 , LSU|Data_memory|st_data2[4]~17, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[4]~18 , LSU|Data_memory|st_data2[4]~18, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[5]~19 , LSU|Data_memory|st_data2[5]~19, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[5]~20 , LSU|Data_memory|st_data2[5]~20, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data2[5]~21 , LSU|Data_memory|st_data2[5]~21, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 , LSU|Data_memory|bank2|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux134~1 , LSU|Data_memory|Mux134~1, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[5]~18 , LSU|Data_memory|st_data3[5]~18, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[5]~19 , LSU|Data_memory|st_data3[5]~19, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[5]~20 , LSU|Data_memory|st_data3[5]~20, Single_Cycle, 1
instance = comp, \LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4 , LSU|Data_memory|bank3|ram_rtl_0|auto_generated|altsyncram1|ram_block2a4, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux134~3 , LSU|Data_memory|Mux134~3, Single_Cycle, 1
instance = comp, \LSU|ld_data[28]~324 , LSU|ld_data[28]~324, Single_Cycle, 1
instance = comp, \LSU|ld_data[28]~325 , LSU|ld_data[28]~325, Single_Cycle, 1
instance = comp, \WB_MUX|Mux3~0 , WB_MUX|Mux3~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux3~1 , WB_MUX|Mux3~1, Single_Cycle, 1
instance = comp, \register_file|regs~39 , register_file|regs~39, Single_Cycle, 1
instance = comp, \register_file|regs[25][28] , register_file|regs[25][28], Single_Cycle, 1
instance = comp, \register_file|Mux35~0 , register_file|Mux35~0, Single_Cycle, 1
instance = comp, \register_file|Mux35~1 , register_file|Mux35~1, Single_Cycle, 1
instance = comp, \register_file|Mux35~2 , register_file|Mux35~2, Single_Cycle, 1
instance = comp, \register_file|Mux35~3 , register_file|Mux35~3, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[4]~15 , LSU|Data_memory|st_data3[4]~15, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux3~0 , LSU|Data_memory|Mux3~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[4]~16 , LSU|Data_memory|st_data3[4]~16, Single_Cycle, 1
instance = comp, \LSU|Data_memory|st_data3[4]~17 , LSU|Data_memory|st_data3[4]~17, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux133~3 , LSU|Data_memory|Mux133~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector29~0 , LSU|Output_Periph|HEX|Selector29~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector29~1 , LSU|Output_Periph|HEX|Selector29~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[3][5] , LSU|Output_Periph|HEX|hex_io[3][5], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux18~0 , LSU|Output_Periph|Mux18~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux18~1 , LSU|Output_Periph|Mux18~1, Single_Cycle, 1
instance = comp, \LSU|ld_data[21]~275 , LSU|ld_data[21]~275, Single_Cycle, 1
instance = comp, \LSU|ld_data[21]~276 , LSU|ld_data[21]~276, Single_Cycle, 1
instance = comp, \LSU|ld_data[21]~277 , LSU|ld_data[21]~277, Single_Cycle, 1
instance = comp, \LSU|ld_data[21]~278 , LSU|ld_data[21]~278, Single_Cycle, 1
instance = comp, \LSU|ld_data[21]~279 , LSU|ld_data[21]~279, Single_Cycle, 1
instance = comp, \LSU|ld_data[21]~280 , LSU|ld_data[21]~280, Single_Cycle, 1
instance = comp, \ALU|Mux10~8 , ALU|Mux10~8, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[0]~8 , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|C[0]~8, Single_Cycle, 1
instance = comp, \ALU|Mux10~5 , ALU|Mux10~5, Single_Cycle, 1
instance = comp, \ALU|Mux10~6 , ALU|Mux10~6, Single_Cycle, 1
instance = comp, \ALU|Mux10~7 , ALU|Mux10~7, Single_Cycle, 1
instance = comp, \WB_MUX|Mux10~0 , WB_MUX|Mux10~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux10~1 , WB_MUX|Mux10~1, Single_Cycle, 1
instance = comp, \register_file|regs~32 , register_file|regs~32, Single_Cycle, 1
instance = comp, \register_file|regs[2][21] , register_file|regs[2][21], Single_Cycle, 1
instance = comp, \register_file|Mux10~0 , register_file|Mux10~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[24]~43 , ALU|shifter|bsl|s1[24]~43, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[23]~44 , ALU|shifter|bsl|s1[23]~44, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[19]~18 , ALU|shifter|bsl|s2[19]~18, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s0[27]~2 , ALU|shifter|bsl|s0[27]~2, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[27]~52 , ALU|shifter|bsl|s1[27]~52, Single_Cycle, 1
instance = comp, \ALU|Mux4~2 , ALU|Mux4~2, Single_Cycle, 1
instance = comp, \ALU|Mux4~3 , ALU|Mux4~3, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[27].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[27].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[27] , ALU|Adder|B_checked[27], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~5 , ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~5, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[3] , ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[3], Single_Cycle, 1
instance = comp, \ALU|Mux4~0 , ALU|Mux4~0, Single_Cycle, 1
instance = comp, \ALU|Mux4~1 , ALU|Mux4~1, Single_Cycle, 1
instance = comp, \ALU|Mux4~4 , ALU|Mux4~4, Single_Cycle, 1
instance = comp, \WB_MUX|Mux4~0 , WB_MUX|Mux4~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux135~1 , LSU|Data_memory|Mux135~1, Single_Cycle, 1
instance = comp, \LSU|ld_data[27]~319 , LSU|ld_data[27]~319, Single_Cycle, 1
instance = comp, \LSU|ld_data[27]~320 , LSU|ld_data[27]~320, Single_Cycle, 1
instance = comp, \WB_MUX|Mux4~1 , WB_MUX|Mux4~1, Single_Cycle, 1
instance = comp, \register_file|regs~38 , register_file|regs~38, Single_Cycle, 1
instance = comp, \register_file|regs[2][27]~feeder , register_file|regs[2][27]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[2][27] , register_file|regs[2][27], Single_Cycle, 1
instance = comp, \register_file|Mux4~0 , register_file|Mux4~0, Single_Cycle, 1
instance = comp, \register_file|regs[25][29] , register_file|regs[25][29], Single_Cycle, 1
instance = comp, \register_file|Mux2~0 , register_file|Mux2~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[26]~34 , ALU|shifter|bsr|s1[26]~34, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[26]~35 , ALU|shifter|bsr|s1[26]~35, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[26]~16 , ALU|shifter|bsr|s2[26]~16, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[26]~17 , ALU|shifter|bsr|s2[26]~17, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[26]~39 , ALU|shifter|bsr|s3[26]~39, Single_Cycle, 1
instance = comp, \ALU|Mux21~4 , ALU|Mux21~4, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[23]~36 , ALU|shifter|bsr|s1[23]~36, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[22]~37 , ALU|shifter|bsr|s1[22]~37, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[19]~38 , ALU|shifter|bsr|s1[19]~38, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[18]~39 , ALU|shifter|bsr|s1[18]~39, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[18]~14 , ALU|shifter|bsr|s2[18]~14, Single_Cycle, 1
instance = comp, \ALU|Mux21~5 , ALU|Mux21~5, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[10].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[10].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~6 , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~6, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~3 , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~3, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[1] , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[1], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[2] , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[2], Single_Cycle, 1
instance = comp, \ALU|Mux21~6 , ALU|Mux21~6, Single_Cycle, 1
instance = comp, \ALU|Mux21~7 , ALU|Mux21~7, Single_Cycle, 1
instance = comp, \ALU|Mux21~8 , ALU|Mux21~8, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux173~0 , LSU|Data_memory|Mux173~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux136~2 , LSU|Data_memory|Mux136~2, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[7]~feeder , LSU|Output_Periph|LED|o_io_ledr[7]~feeder, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[0]~2 , LSU|Output_Periph|LED|o_io_ledr[0]~2, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[7] , LSU|Output_Periph|LED|o_io_ledr[7], Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~106 , LSU|ld_data[9]~106, Single_Cycle, 1
instance = comp, \i_io_sw[10]~I , i_io_sw[10], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[10] , LSU|Input_Periph|ld_data[10], Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~118 , LSU|ld_data[9]~118, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~149 , LSU|ld_data[10]~149, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~150 , LSU|ld_data[10]~150, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~151 , LSU|ld_data[10]~151, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~152 , LSU|ld_data[10]~152, Single_Cycle, 1
instance = comp, \LSU|ld_data[10]~153 , LSU|ld_data[10]~153, Single_Cycle, 1
instance = comp, \WB_MUX|Mux21~0 , WB_MUX|Mux21~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux21~1 , WB_MUX|Mux21~1, Single_Cycle, 1
instance = comp, \register_file|regs~21 , register_file|regs~21, Single_Cycle, 1
instance = comp, \register_file|regs[25][10] , register_file|regs[25][10], Single_Cycle, 1
instance = comp, \register_file|Mux21~0 , register_file|Mux21~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[7]~4 , ALU|shifter|bsr|s1[7]~4, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[7]~52 , ALU|shifter|bsr|s1[7]~52, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[7]~54 , ALU|shifter|bsr|s1[7]~54, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[15]~40 , ALU|shifter|bsr|s1[15]~40, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[15]~46 , ALU|shifter|bsr|s1[15]~46, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[19]~45 , ALU|shifter|bsr|s1[19]~45, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[15]~11 , ALU|shifter|bsr|s2[15]~11, Single_Cycle, 1
instance = comp, \ALU|Mux24~0 , ALU|Mux24~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[23]~31 , ALU|shifter|bsr|s3[23]~31, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[24]~11 , ALU|shifter|bsr|s1[24]~11, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[23]~44 , ALU|shifter|bsr|s1[23]~44, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[27]~42 , ALU|shifter|bsr|s1[27]~42, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[27]~43 , ALU|shifter|bsr|s1[27]~43, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[23]~10 , ALU|shifter|bsr|s2[23]~10, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[23]~32 , ALU|shifter|bsr|s3[23]~32, Single_Cycle, 1
instance = comp, \ALU|Mux24~1 , ALU|Mux24~1, Single_Cycle, 1
instance = comp, \ALU|Mux24~2 , ALU|Mux24~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~7 , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~7, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~4 , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~4, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~8 , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[2]~8, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[3] , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[3], Single_Cycle, 1
instance = comp, \ALU|Mux24~3 , ALU|Mux24~3, Single_Cycle, 1
instance = comp, \ALU|Mux24~4 , ALU|Mux24~4, Single_Cycle, 1
instance = comp, \ALU|Mux24~5 , ALU|Mux24~5, Single_Cycle, 1
instance = comp, \WB_MUX|Mux24~0 , WB_MUX|Mux24~0, Single_Cycle, 1
instance = comp, \LSU|ld_data[7]~100 , LSU|ld_data[7]~100, Single_Cycle, 1
instance = comp, \LSU|ld_data[7]~101 , LSU|ld_data[7]~101, Single_Cycle, 1
instance = comp, \LSU|ld_data[7]~345 , LSU|ld_data[7]~345, Single_Cycle, 1
instance = comp, \LSU|ld_data[7]~102 , LSU|ld_data[7]~102, Single_Cycle, 1
instance = comp, \LSU|ld_data[7]~103 , LSU|ld_data[7]~103, Single_Cycle, 1
instance = comp, \LSU|ld_data[7]~346 , LSU|ld_data[7]~346, Single_Cycle, 1
instance = comp, \WB_MUX|Mux24~1 , WB_MUX|Mux24~1, Single_Cycle, 1
instance = comp, \register_file|regs~18 , register_file|regs~18, Single_Cycle, 1
instance = comp, \register_file|regs[2][7] , register_file|regs[2][7], Single_Cycle, 1
instance = comp, \register_file|Mux24~0 , register_file|Mux24~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[9]~8 , ALU|shifter|bsl|s1[9]~8, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[9]~9 , ALU|shifter|bsl|s1[9]~9, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[5]~4 , ALU|shifter|bsl|s1[5]~4, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[9]~13 , ALU|shifter|bsl|s2[9]~13, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[9]~17 , ALU|shifter|bsl|s3[9]~17, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[25]~47 , ALU|shifter|bsl|s1[25]~47, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[25]~48 , ALU|shifter|bsl|s1[25]~48, Single_Cycle, 1
instance = comp, \ALU|Mux6~4 , ALU|Mux6~4, Single_Cycle, 1
instance = comp, \ALU|Mux6~5 , ALU|Mux6~5, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[25]~50 , MUX_operand_b|Out[25]~50, Single_Cycle, 1
instance = comp, \ALU|Mux6~7 , ALU|Mux6~7, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[0]~2 , ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[0]~2, Single_Cycle, 1
instance = comp, \ALU|Mux6~2 , ALU|Mux6~2, Single_Cycle, 1
instance = comp, \ALU|Mux6~3 , ALU|Mux6~3, Single_Cycle, 1
instance = comp, \ALU|Mux6~6 , ALU|Mux6~6, Single_Cycle, 1
instance = comp, \WB_MUX|Mux6~0 , WB_MUX|Mux6~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[7][5]~30 , LSU|Output_Periph|HEX|hex_io[7][5]~30, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[7][5]~31 , LSU|Output_Periph|HEX|hex_io[7][5]~31, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector5~0 , LSU|Output_Periph|HEX|Selector5~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector5~1 , LSU|Output_Periph|HEX|Selector5~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[7][0]~32 , LSU|Output_Periph|HEX|hex_io[7][0]~32, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[7][0]~33 , LSU|Output_Periph|HEX|hex_io[7][0]~33, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[7][1] , LSU|Output_Periph|HEX|hex_io[7][1], Single_Cycle, 1
instance = comp, \register_file|Mux38~3 , register_file|Mux38~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[5][6]~22 , LSU|Output_Periph|HEX|hex_io[5][6]~22, Single_Cycle, 1
instance = comp, \register_file|Mux54~3 , register_file|Mux54~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[5][6]~23 , LSU|Output_Periph|HEX|hex_io[5][6]~23, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector19~0 , LSU|Output_Periph|HEX|Selector19~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector19~1 , LSU|Output_Periph|HEX|Selector19~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[5][0]~25 , LSU|Output_Periph|HEX|hex_io[5][0]~25, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[5][1] , LSU|Output_Periph|HEX|hex_io[5][1], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux22~0 , LSU|Output_Periph|Mux22~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|Mux22~1 , LSU|Output_Periph|Mux22~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector26~0 , LSU|Output_Periph|HEX|Selector26~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector26~1 , LSU|Output_Periph|HEX|Selector26~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[4][1] , LSU|Output_Periph|HEX|hex_io[4][1], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~2 , LSU|Output_Periph|ld_data~2, Single_Cycle, 1
instance = comp, \LSU|ld_data[25]~306 , LSU|ld_data[25]~306, Single_Cycle, 1
instance = comp, \LSU|ld_data[25]~307 , LSU|ld_data[25]~307, Single_Cycle, 1
instance = comp, \LSU|ld_data[25]~308 , LSU|ld_data[25]~308, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux137~1 , LSU|Data_memory|Mux137~1, Single_Cycle, 1
instance = comp, \LSU|ld_data[25]~309 , LSU|ld_data[25]~309, Single_Cycle, 1
instance = comp, \LSU|ld_data[25]~310 , LSU|ld_data[25]~310, Single_Cycle, 1
instance = comp, \WB_MUX|Mux6~1 , WB_MUX|Mux6~1, Single_Cycle, 1
instance = comp, \register_file|regs~36 , register_file|regs~36, Single_Cycle, 1
instance = comp, \register_file|regs[25][25] , register_file|regs[25][25], Single_Cycle, 1
instance = comp, \register_file|Mux6~0 , register_file|Mux6~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[25]~10 , ALU|shifter|bsr|s1[25]~10, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[24]~12 , ALU|shifter|bsr|s1[24]~12, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[20]~5 , ALU|shifter|bsr|s2[20]~5, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[12]~1 , ALU|shifter|bsr|s1[12]~1, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[12]~2 , ALU|shifter|bsr|s1[12]~2, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[12]~4 , ALU|shifter|bsr|s2[12]~4, Single_Cycle, 1
instance = comp, \ALU|Mux19~0 , ALU|Mux19~0, Single_Cycle, 1
instance = comp, \ALU|Mux19~1 , ALU|Mux19~1, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[12]~33 , MUX_operand_b|Out[12]~33, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[12].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[12].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum[0] , ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum[0], Single_Cycle, 1
instance = comp, \ALU|Mux19~2 , ALU|Mux19~2, Single_Cycle, 1
instance = comp, \ALU|Mux19~3 , ALU|Mux19~3, Single_Cycle, 1
instance = comp, \ALU|Mux19~4 , ALU|Mux19~4, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux134~2 , LSU|Data_memory|Mux134~2, Single_Cycle, 1
instance = comp, \LSU|ld_data[13]~180 , LSU|ld_data[13]~180, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector2~0 , LSU|Output_Periph|HEX|Selector2~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector2~1 , LSU|Output_Periph|HEX|Selector2~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[7][4] , LSU|Output_Periph|HEX|hex_io[7][4], Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~171 , LSU|ld_data[12]~171, Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~172 , LSU|ld_data[12]~172, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[1][5]~8 , LSU|Output_Periph|HEX|hex_io[1][5]~8, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector44~0 , LSU|Output_Periph|HEX|Selector44~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[1][0]~9 , LSU|Output_Periph|HEX|hex_io[1][0]~9, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[1][4] , LSU|Output_Periph|HEX|hex_io[1][4], Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~173 , LSU|ld_data[12]~173, Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~174 , LSU|ld_data[12]~174, Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~175 , LSU|ld_data[12]~175, Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~176 , LSU|ld_data[12]~176, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector9~0 , LSU|Output_Periph|HEX|Selector9~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector9~1 , LSU|Output_Periph|HEX|Selector9~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[6][4] , LSU|Output_Periph|HEX|hex_io[6][4], Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~177 , LSU|ld_data[12]~177, Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~178 , LSU|ld_data[12]~178, Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~181 , LSU|ld_data[12]~181, Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~182 , LSU|ld_data[12]~182, Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~183 , LSU|ld_data[12]~183, Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~184 , LSU|ld_data[12]~184, Single_Cycle, 1
instance = comp, \LSU|ld_data[12]~186 , LSU|ld_data[12]~186, Single_Cycle, 1
instance = comp, \WB_MUX|Mux19~0 , WB_MUX|Mux19~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux19~1 , WB_MUX|Mux19~1, Single_Cycle, 1
instance = comp, \register_file|regs~23 , register_file|regs~23, Single_Cycle, 1
instance = comp, \register_file|regs[26][12] , register_file|regs[26][12], Single_Cycle, 1
instance = comp, \register_file|Mux51~0 , register_file|Mux51~0, Single_Cycle, 1
instance = comp, \register_file|Mux51~1 , register_file|Mux51~1, Single_Cycle, 1
instance = comp, \register_file|Mux51~2 , register_file|Mux51~2, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][4]~4 , LSU|Output_Periph|HEX|hex_io[2][4]~4, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][4] , LSU|Output_Periph|HEX|hex_io[2][4], Single_Cycle, 1
instance = comp, \LSU|ld_data[20]~267 , LSU|ld_data[20]~267, Single_Cycle, 1
instance = comp, \LSU|ld_data[20]~268 , LSU|ld_data[20]~268, Single_Cycle, 1
instance = comp, \LSU|ld_data[20]~269 , LSU|ld_data[20]~269, Single_Cycle, 1
instance = comp, \LSU|ld_data[20]~270 , LSU|ld_data[20]~270, Single_Cycle, 1
instance = comp, \LSU|ld_data[20]~271 , LSU|ld_data[20]~271, Single_Cycle, 1
instance = comp, \LSU|ld_data[20]~272 , LSU|ld_data[20]~272, Single_Cycle, 1
instance = comp, \LSU|ld_data[20]~273 , LSU|ld_data[20]~273, Single_Cycle, 1
instance = comp, \WB_MUX|Mux11~0 , WB_MUX|Mux11~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[4]~19 , ALU|shifter|bsl|s3[4]~19, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[20]~20 , ALU|shifter|bsr|s3[20]~20, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[20]~21 , ALU|shifter|bsr|s3[20]~21, Single_Cycle, 1
instance = comp, \ALU|Mux11~0 , ALU|Mux11~0, Single_Cycle, 1
instance = comp, \ALU|Mux11~1 , ALU|Mux11~1, Single_Cycle, 1
instance = comp, \ALU|Mux11~2 , ALU|Mux11~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[20]~45 , MUX_operand_b|Out[20]~45, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[20].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[20].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[0] , ALU|Adder|CLA1|generate_16bit_CLA[1].CLA|Sum[0], Single_Cycle, 1
instance = comp, \ALU|Mux11~3 , ALU|Mux11~3, Single_Cycle, 1
instance = comp, \ALU|Mux11~4 , ALU|Mux11~4, Single_Cycle, 1
instance = comp, \ALU|Mux11~5 , ALU|Mux11~5, Single_Cycle, 1
instance = comp, \WB_MUX|Mux11~1 , WB_MUX|Mux11~1, Single_Cycle, 1
instance = comp, \register_file|regs~31 , register_file|regs~31, Single_Cycle, 1
instance = comp, \register_file|regs[2][20] , register_file|regs[2][20], Single_Cycle, 1
instance = comp, \register_file|Mux11~0 , register_file|Mux11~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[21]~37 , ALU|shifter|bsl|s1[21]~37, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[20]~35 , ALU|shifter|bsl|s1[20]~35, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[20]~38 , ALU|shifter|bsl|s1[20]~38, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[8]~16 , ALU|shifter|bsl|s3[8]~16, Single_Cycle, 1
instance = comp, \ALU|Mux7~2 , ALU|Mux7~2, Single_Cycle, 1
instance = comp, \ALU|Mux7~3 , ALU|Mux7~3, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[24].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[24].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[0] , ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|Sum[0], Single_Cycle, 1
instance = comp, \ALU|Mux7~0 , ALU|Mux7~0, Single_Cycle, 1
instance = comp, \ALU|Mux7~1 , ALU|Mux7~1, Single_Cycle, 1
instance = comp, \ALU|Mux7~4 , ALU|Mux7~4, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~1 , LSU|Output_Periph|ld_data~1, Single_Cycle, 1
instance = comp, \register_file|Mux39~3 , register_file|Mux39~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector27~0 , LSU|Output_Periph|HEX|Selector27~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector27~1 , LSU|Output_Periph|HEX|Selector27~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[4][0] , LSU|Output_Periph|HEX|hex_io[4][0], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~8 , LSU|Output_Periph|ld_data~8, Single_Cycle, 1
instance = comp, \LSU|ld_data[24]~300 , LSU|ld_data[24]~300, Single_Cycle, 1
instance = comp, \LSU|ld_data[24]~301 , LSU|ld_data[24]~301, Single_Cycle, 1
instance = comp, \LSU|ld_data[24]~302 , LSU|ld_data[24]~302, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux138~1 , LSU|Data_memory|Mux138~1, Single_Cycle, 1
instance = comp, \LSU|ld_data[24]~304 , LSU|ld_data[24]~304, Single_Cycle, 1
instance = comp, \LSU|ld_data[24]~305 , LSU|ld_data[24]~305, Single_Cycle, 1
instance = comp, \WB_MUX|Mux7~0 , WB_MUX|Mux7~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux7~1 , WB_MUX|Mux7~1, Single_Cycle, 1
instance = comp, \register_file|regs~35 , register_file|regs~35, Single_Cycle, 1
instance = comp, \register_file|regs[25][24] , register_file|regs[25][24], Single_Cycle, 1
instance = comp, \register_file|Mux7~0 , register_file|Mux7~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[22]~30 , ALU|shifter|bsr|s1[22]~30, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[21]~31 , ALU|shifter|bsr|s1[21]~31, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[17]~3 , ALU|shifter|bsr|s2[17]~3, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[25]~38 , ALU|shifter|bsr|s3[25]~38, Single_Cycle, 1
instance = comp, \ALU|Mux22~2 , ALU|Mux22~2, Single_Cycle, 1
instance = comp, \ALU|Mux22~3 , ALU|Mux22~3, Single_Cycle, 1
instance = comp, \ALU|Mux22~7 , ALU|Mux22~7, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[0]~5 , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[0]~5, Single_Cycle, 1
instance = comp, \ALU|Mux22~4 , ALU|Mux22~4, Single_Cycle, 1
instance = comp, \ALU|Mux22~5 , ALU|Mux22~5, Single_Cycle, 1
instance = comp, \ALU|Mux22~6 , ALU|Mux22~6, Single_Cycle, 1
instance = comp, \WB_MUX|Mux22~0 , WB_MUX|Mux22~0, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~99 , LSU|ld_data[9]~99, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[8]~0 , LSU|Output_Periph|LCD|o_io_lcd[8]~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[9] , LSU|Output_Periph|LCD|o_io_lcd[9], Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~115 , LSU|ld_data[9]~115, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~0 , LSU|Output_Periph|ld_data~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector12~0 , LSU|Output_Periph|HEX|Selector12~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector12~1 , LSU|Output_Periph|HEX|Selector12~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[6][1] , LSU|Output_Periph|HEX|hex_io[6][1], Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~127 , LSU|ld_data[9]~127, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~128 , LSU|ld_data[9]~128, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][1]~1 , LSU|Output_Periph|HEX|hex_io[2][1]~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][1] , LSU|Output_Periph|HEX|hex_io[2][1], Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~130 , LSU|ld_data[9]~130, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~131 , LSU|ld_data[9]~131, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~132 , LSU|ld_data[9]~132, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~133 , LSU|ld_data[9]~133, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~134 , LSU|ld_data[9]~134, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~135 , LSU|ld_data[9]~135, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~136 , LSU|ld_data[9]~136, Single_Cycle, 1
instance = comp, \i_io_sw[9]~I , i_io_sw[9], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[9] , LSU|Input_Periph|ld_data[9], Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~137 , LSU|ld_data[9]~137, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~138 , LSU|ld_data[9]~138, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~139 , LSU|ld_data[9]~139, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~140 , LSU|ld_data[9]~140, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~141 , LSU|ld_data[9]~141, Single_Cycle, 1
instance = comp, \WB_MUX|Mux22~1 , WB_MUX|Mux22~1, Single_Cycle, 1
instance = comp, \register_file|regs~20 , register_file|regs~20, Single_Cycle, 1
instance = comp, \register_file|regs[2][9] , register_file|regs[2][9], Single_Cycle, 1
instance = comp, \register_file|Mux22~0 , register_file|Mux22~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[9]~3 , ALU|shifter|bsr|s1[9]~3, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[8]~5 , ALU|shifter|bsr|s1[8]~5, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[8]~0 , ALU|shifter|bsr|s2[8]~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[24]~37 , ALU|shifter|bsr|s3[24]~37, Single_Cycle, 1
instance = comp, \ALU|Mux23~0 , ALU|Mux23~0, Single_Cycle, 1
instance = comp, \ALU|Mux23~1 , ALU|Mux23~1, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[8]~38 , MUX_operand_b|Out[8]~38, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[8].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[8].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[0] , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[0], Single_Cycle, 1
instance = comp, \ALU|Mux23~2 , ALU|Mux23~2, Single_Cycle, 1
instance = comp, \ALU|Mux23~3 , ALU|Mux23~3, Single_Cycle, 1
instance = comp, \ALU|Mux23~4 , ALU|Mux23~4, Single_Cycle, 1
instance = comp, \i_io_sw[8]~I , i_io_sw[8], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[8] , LSU|Input_Periph|ld_data[8], Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~119 , LSU|ld_data[8]~119, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~120 , LSU|ld_data[8]~120, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~123 , LSU|ld_data[8]~123, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~124 , LSU|ld_data[8]~124, Single_Cycle, 1
instance = comp, \LSU|ld_data[8]~125 , LSU|ld_data[8]~125, Single_Cycle, 1
instance = comp, \WB_MUX|Mux23~0 , WB_MUX|Mux23~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux23~1 , WB_MUX|Mux23~1, Single_Cycle, 1
instance = comp, \register_file|regs~19 , register_file|regs~19, Single_Cycle, 1
instance = comp, \register_file|regs[25][8] , register_file|regs[25][8], Single_Cycle, 1
instance = comp, \register_file|Mux23~0 , register_file|Mux23~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[6]~51 , ALU|shifter|bsr|s1[6]~51, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[6]~53 , ALU|shifter|bsr|s1[6]~53, Single_Cycle, 1
instance = comp, \ALU|Mux25~0 , ALU|Mux25~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[11]~47 , ALU|shifter|bsr|s1[11]~47, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[10]~50 , ALU|shifter|bsr|s1[10]~50, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[22]~29 , ALU|shifter|bsr|s3[22]~29, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[22]~8 , ALU|shifter|bsr|s2[22]~8, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[22]~30 , ALU|shifter|bsr|s3[22]~30, Single_Cycle, 1
instance = comp, \ALU|Mux25~1 , ALU|Mux25~1, Single_Cycle, 1
instance = comp, \ALU|Mux25~2 , ALU|Mux25~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~6 , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C~6, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[1] , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[1], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[2] , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|Sum[2], Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[6].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[6].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Mux25~3 , ALU|Mux25~3, Single_Cycle, 1
instance = comp, \ALU|Mux25~4 , ALU|Mux25~4, Single_Cycle, 1
instance = comp, \ALU|Mux25~5 , ALU|Mux25~5, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux132~0 , LSU|Data_memory|Mux132~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector42~0 , LSU|Output_Periph|HEX|Selector42~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[1][6] , LSU|Output_Periph|HEX|hex_io[1][6], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[0][6]~feeder , LSU|Output_Periph|HEX|hex_io[0][6]~feeder, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[0][0]~7 , LSU|Output_Periph|HEX|hex_io[0][0]~7, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[0][6] , LSU|Output_Periph|HEX|hex_io[0][6], Single_Cycle, 1
instance = comp, \LSU|ld_data[6]~90 , LSU|ld_data[6]~90, Single_Cycle, 1
instance = comp, \LSU|ld_data[6]~91 , LSU|ld_data[6]~91, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[6] , LSU|Output_Periph|LCD|o_io_lcd[6], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledg[6] , LSU|Output_Periph|LED|o_io_ledg[6], Single_Cycle, 1
instance = comp, \LSU|ld_data[6]~94 , LSU|ld_data[6]~94, Single_Cycle, 1
instance = comp, \LSU|ld_data[6]~95 , LSU|ld_data[6]~95, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[6] , LSU|Output_Periph|LED|o_io_ledr[6], Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~38 , LSU|ld_data[2]~38, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~39 , LSU|ld_data[2]~39, Single_Cycle, 1
instance = comp, \i_io_sw[6]~I , i_io_sw[6], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[6] , LSU|Input_Periph|ld_data[6], Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux132~1 , LSU|Data_memory|Mux132~1, Single_Cycle, 1
instance = comp, \LSU|ld_data[6]~344 , LSU|ld_data[6]~344, Single_Cycle, 1
instance = comp, \LSU|ld_data[6]~96 , LSU|ld_data[6]~96, Single_Cycle, 1
instance = comp, \LSU|ld_data[6]~97 , LSU|ld_data[6]~97, Single_Cycle, 1
instance = comp, \LSU|ld_data[6]~98 , LSU|ld_data[6]~98, Single_Cycle, 1
instance = comp, \WB_MUX|Mux25~0 , WB_MUX|Mux25~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux25~1 , WB_MUX|Mux25~1, Single_Cycle, 1
instance = comp, \register_file|regs~17 , register_file|regs~17, Single_Cycle, 1
instance = comp, \register_file|regs[2][6] , register_file|regs[2][6], Single_Cycle, 1
instance = comp, \register_file|Mux25~0 , register_file|Mux25~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[4]~6 , ALU|shifter|bsr|s1[4]~6, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[4]~7 , ALU|shifter|bsr|s1[4]~7, Single_Cycle, 1
instance = comp, \ALU|Mux27~3 , ALU|Mux27~3, Single_Cycle, 1
instance = comp, \ALU|Mux27~4 , ALU|Mux27~4, Single_Cycle, 1
instance = comp, \ALU|Mux27~5 , ALU|Mux27~5, Single_Cycle, 1
instance = comp, \ALU|Mux27~8 , ALU|Mux27~8, Single_Cycle, 1
instance = comp, \LSU|Data_memory|addr1[2]~2 , LSU|Data_memory|addr1[2]~2, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux134~0 , LSU|Data_memory|Mux134~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector23~0 , LSU|Output_Periph|HEX|Selector23~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector23~1 , LSU|Output_Periph|HEX|Selector23~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[4][4] , LSU|Output_Periph|HEX|hex_io[4][4], Single_Cycle, 1
instance = comp, \LSU|ld_data[4]~74 , LSU|ld_data[4]~74, Single_Cycle, 1
instance = comp, \LSU|ld_data[4]~75 , LSU|ld_data[4]~75, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[4] , LSU|Output_Periph|LCD|o_io_lcd[4], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledg[4] , LSU|Output_Periph|LED|o_io_ledg[4], Single_Cycle, 1
instance = comp, \LSU|ld_data[4]~76 , LSU|ld_data[4]~76, Single_Cycle, 1
instance = comp, \LSU|ld_data[4]~77 , LSU|ld_data[4]~77, Single_Cycle, 1
instance = comp, \i_io_sw[4]~I , i_io_sw[4], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[4] , LSU|Input_Periph|ld_data[4], Single_Cycle, 1
instance = comp, \LSU|ld_data[4]~342 , LSU|ld_data[4]~342, Single_Cycle, 1
instance = comp, \LSU|ld_data[4]~78 , LSU|ld_data[4]~78, Single_Cycle, 1
instance = comp, \LSU|ld_data[4]~79 , LSU|ld_data[4]~79, Single_Cycle, 1
instance = comp, \LSU|ld_data[4]~80 , LSU|ld_data[4]~80, Single_Cycle, 1
instance = comp, \WB_MUX|Mux27~0 , WB_MUX|Mux27~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux27~1 , WB_MUX|Mux27~1, Single_Cycle, 1
instance = comp, \register_file|regs~15 , register_file|regs~15, Single_Cycle, 1
instance = comp, \register_file|regs[25][4] , register_file|regs[25][4], Single_Cycle, 1
instance = comp, \register_file|Mux27~0 , register_file|Mux27~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[0]~5 , ALU|Adder|CLA0|generate_16bit_CLA[1].CLA|C[0]~5, Single_Cycle, 1
instance = comp, \ALU|Mux26~5 , ALU|Mux26~5, Single_Cycle, 1
instance = comp, \ALU|Mux26~6 , ALU|Mux26~6, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[5]~4 , ALU|shifter|bsl|s2[5]~4, Single_Cycle, 1
instance = comp, \ALU|Mux26~2 , ALU|Mux26~2, Single_Cycle, 1
instance = comp, \ALU|Mux26~3 , ALU|Mux26~3, Single_Cycle, 1
instance = comp, \ALU|Mux26~4 , ALU|Mux26~4, Single_Cycle, 1
instance = comp, \ALU|Mux26~7 , ALU|Mux26~7, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~34 , LSU|ld_data[2]~34, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~40 , LSU|ld_data[2]~40, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[0][5] , LSU|Output_Periph|HEX|hex_io[0][5], Single_Cycle, 1
instance = comp, \LSU|ld_data[5]~81 , LSU|ld_data[5]~81, Single_Cycle, 1
instance = comp, \LSU|ld_data[5]~82 , LSU|ld_data[5]~82, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledg[5] , LSU|Output_Periph|LED|o_io_ledg[5], Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~35 , LSU|ld_data[2]~35, Single_Cycle, 1
instance = comp, \LSU|ld_data[5]~85 , LSU|ld_data[5]~85, Single_Cycle, 1
instance = comp, \LSU|ld_data[5]~86 , LSU|ld_data[5]~86, Single_Cycle, 1
instance = comp, \i_io_sw[5]~I , i_io_sw[5], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[5] , LSU|Input_Periph|ld_data[5], Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux133~1 , LSU|Data_memory|Mux133~1, Single_Cycle, 1
instance = comp, \LSU|ld_data[5]~343 , LSU|ld_data[5]~343, Single_Cycle, 1
instance = comp, \LSU|ld_data[5]~87 , LSU|ld_data[5]~87, Single_Cycle, 1
instance = comp, \LSU|ld_data[5]~88 , LSU|ld_data[5]~88, Single_Cycle, 1
instance = comp, \LSU|ld_data[5]~89 , LSU|ld_data[5]~89, Single_Cycle, 1
instance = comp, \WB_MUX|Mux26~1 , WB_MUX|Mux26~1, Single_Cycle, 1
instance = comp, \register_file|regs~16 , register_file|regs~16, Single_Cycle, 1
instance = comp, \register_file|regs[2][5] , register_file|regs[2][5], Single_Cycle, 1
instance = comp, \register_file|Mux26~0 , register_file|Mux26~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[7]~19 , ALU|shifter|bsl|s1[7]~19, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[7]~25 , ALU|shifter|bsl|s1[7]~25, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[3]~23 , ALU|shifter|bsl|s1[3]~23, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[3]~24 , ALU|shifter|bsl|s1[3]~24, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[7]~9 , ALU|shifter|bsl|s2[7]~9, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[15]~14 , ALU|shifter|bsl|s3[15]~14, Single_Cycle, 1
instance = comp, \ALU|Mux16~1 , ALU|Mux16~1, Single_Cycle, 1
instance = comp, \ALU|Mux16~2 , ALU|Mux16~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[15]~34 , MUX_operand_b|Out[15]~34, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[15].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[15].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[14] , ALU|Adder|B_checked[14], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~2 , ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~4 , ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[2]~4, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum[3] , ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|Sum[3], Single_Cycle, 1
instance = comp, \ALU|Mux16~3 , ALU|Mux16~3, Single_Cycle, 1
instance = comp, \ALU|Mux16~4 , ALU|Mux16~4, Single_Cycle, 1
instance = comp, \ALU|Mux16~5 , ALU|Mux16~5, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~348 , LSU|ld_data[9]~348, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector21~0 , LSU|Output_Periph|HEX|Selector21~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector21~1 , LSU|Output_Periph|HEX|Selector21~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[4][6] , LSU|Output_Periph|HEX|hex_io[4][6], Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~205 , LSU|ld_data[14]~205, Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~206 , LSU|ld_data[14]~206, Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~207 , LSU|ld_data[14]~207, Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~208 , LSU|ld_data[14]~208, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector7~0 , LSU|Output_Periph|HEX|Selector7~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector7~1 , LSU|Output_Periph|HEX|Selector7~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[6][6] , LSU|Output_Periph|HEX|hex_io[6][6], Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~209 , LSU|ld_data[14]~209, Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~210 , LSU|ld_data[14]~210, Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~211 , LSU|ld_data[14]~211, Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~212 , LSU|ld_data[14]~212, Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~213 , LSU|ld_data[14]~213, Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~214 , LSU|ld_data[14]~214, Single_Cycle, 1
instance = comp, \LSU|ld_data[14]~216 , LSU|ld_data[14]~216, Single_Cycle, 1
instance = comp, \WB_MUX|Mux17~0 , WB_MUX|Mux17~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux17~1 , WB_MUX|Mux17~1, Single_Cycle, 1
instance = comp, \register_file|regs~25 , register_file|regs~25, Single_Cycle, 1
instance = comp, \register_file|regs[25][14] , register_file|regs[25][14], Single_Cycle, 1
instance = comp, \register_file|Mux17~0 , register_file|Mux17~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~1 , ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C~1, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[1] , ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[1], Single_Cycle, 1
instance = comp, \ALU|Mux17~4 , ALU|Mux17~4, Single_Cycle, 1
instance = comp, \ALU|Mux17~5 , ALU|Mux17~5, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[14]~41 , ALU|shifter|bsr|s1[14]~41, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[14]~9 , ALU|shifter|bsr|s2[14]~9, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[14]~7 , ALU|shifter|bsl|s2[14]~7, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[6]~6 , ALU|shifter|bsl|s2[6]~6, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[14]~12 , ALU|shifter|bsl|s3[14]~12, Single_Cycle, 1
instance = comp, \ALU|Mux17~2 , ALU|Mux17~2, Single_Cycle, 1
instance = comp, \ALU|Mux17~3 , ALU|Mux17~3, Single_Cycle, 1
instance = comp, \ALU|Mux17~6 , ALU|Mux17~6, Single_Cycle, 1
instance = comp, \LSU|data_memory_en , LSU|data_memory_en, Single_Cycle, 1
instance = comp, \LSU|ld_data[9]~347 , LSU|ld_data[9]~347, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux135~0 , LSU|Data_memory|Mux135~0, Single_Cycle, 1
instance = comp, \register_file|Mux52~3 , register_file|Mux52~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[11] , LSU|Output_Periph|LED|o_io_ledr[11], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[11]~1 , LSU|Output_Periph|LCD|o_io_lcd[11]~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[11]~2 , LSU|Output_Periph|LCD|o_io_lcd[11]~2, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[11] , LSU|Output_Periph|LCD|o_io_lcd[11], Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~154 , LSU|ld_data[11]~154, Single_Cycle, 1
instance = comp, \register_file|Mux44~3 , register_file|Mux44~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector3~0 , LSU|Output_Periph|HEX|Selector3~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector3~1 , LSU|Output_Periph|HEX|Selector3~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[7][3] , LSU|Output_Periph|HEX|hex_io[7][3], Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~155 , LSU|ld_data[11]~155, Single_Cycle, 1
instance = comp, \register_file|Mux36~3 , register_file|Mux36~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector24~1 , LSU|Output_Periph|HEX|Selector24~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[4][3] , LSU|Output_Periph|HEX|hex_io[4][3], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][3]~3 , LSU|Output_Periph|HEX|hex_io[2][3]~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][3] , LSU|Output_Periph|HEX|hex_io[2][3], Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~157 , LSU|ld_data[11]~157, Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~158 , LSU|ld_data[11]~158, Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~159 , LSU|ld_data[11]~159, Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~160 , LSU|ld_data[11]~160, Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~161 , LSU|ld_data[11]~161, Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~162 , LSU|ld_data[11]~162, Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~163 , LSU|ld_data[11]~163, Single_Cycle, 1
instance = comp, \i_io_sw[11]~I , i_io_sw[11], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[11] , LSU|Input_Periph|ld_data[11], Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~164 , LSU|ld_data[11]~164, Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~165 , LSU|ld_data[11]~165, Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~166 , LSU|ld_data[11]~166, Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~167 , LSU|ld_data[11]~167, Single_Cycle, 1
instance = comp, \LSU|ld_data[11]~168 , LSU|ld_data[11]~168, Single_Cycle, 1
instance = comp, \WB_MUX|Mux20~1 , WB_MUX|Mux20~1, Single_Cycle, 1
instance = comp, \register_file|regs~22 , register_file|regs~22, Single_Cycle, 1
instance = comp, \register_file|regs[26][11] , register_file|regs[26][11], Single_Cycle, 1
instance = comp, \register_file|Mux52~0 , register_file|Mux52~0, Single_Cycle, 1
instance = comp, \register_file|Mux52~2 , register_file|Mux52~2, Single_Cycle, 1
instance = comp, \MUX_operand_b|Out[11]~35 , MUX_operand_b|Out[11]~35, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~2 , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~4 , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|C[2]~4, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[3] , ALU|Adder|CLA0|generate_16bit_CLA[2].CLA|Sum[3], Single_Cycle, 1
instance = comp, \ALU|Mux20~2 , ALU|Mux20~2, Single_Cycle, 1
instance = comp, \ALU|Mux20~3 , ALU|Mux20~3, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[19]~12 , ALU|shifter|bsr|s2[19]~12, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[11]~48 , ALU|shifter|bsr|s1[11]~48, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[11]~13 , ALU|shifter|bsr|s2[11]~13, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[19]~28 , ALU|shifter|bsr|s3[19]~28, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[27]~36 , ALU|shifter|bsr|s3[27]~36, Single_Cycle, 1
instance = comp, \ALU|Mux20~0 , ALU|Mux20~0, Single_Cycle, 1
instance = comp, \ALU|Mux20~1 , ALU|Mux20~1, Single_Cycle, 1
instance = comp, \ALU|Mux20~4 , ALU|Mux20~4, Single_Cycle, 1
instance = comp, \LSU|output_periph_en~0 , LSU|output_periph_en~0, Single_Cycle, 1
instance = comp, \LSU|output_periph_en , LSU|output_periph_en, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~6 , LSU|Output_Periph|ld_data~6, Single_Cycle, 1
instance = comp, \LSU|ld_data[29]~326 , LSU|ld_data[29]~326, Single_Cycle, 1
instance = comp, \LSU|ld_data[29]~327 , LSU|ld_data[29]~327, Single_Cycle, 1
instance = comp, \LSU|ld_data[29]~328 , LSU|ld_data[29]~328, Single_Cycle, 1
instance = comp, \LSU|ld_data[29]~329 , LSU|ld_data[29]~329, Single_Cycle, 1
instance = comp, \LSU|ld_data[29]~330 , LSU|ld_data[29]~330, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[29]~35 , ALU|shifter|bsr|s3[29]~35, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s0[29]~4 , ALU|shifter|bsl|s0[29]~4, Single_Cycle, 1
instance = comp, \ALU|Mux2~3 , ALU|Mux2~3, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s1[21]~40 , ALU|shifter|bsl|s1[21]~40, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[21]~20 , ALU|shifter|bsl|s2[21]~20, Single_Cycle, 1
instance = comp, \ALU|Mux2~4 , ALU|Mux2~4, Single_Cycle, 1
instance = comp, \ALU|Mux2~5 , ALU|Mux2~5, Single_Cycle, 1
instance = comp, \ALU|Mux2~9 , ALU|Mux2~9, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[28] , ALU|Adder|B_checked[28], Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[26] , ALU|Adder|B_checked[26], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~0 , ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|C[2]~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0 , ALU|Adder|CLA1|generate_16bit_CLA[2].CLA|p~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|C~6 , ALU|Adder|CLA1|C~6, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|C~8 , ALU|Adder|CLA1|C~8, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|C~5 , ALU|Adder|CLA1|C~5, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|C~9 , ALU|Adder|CLA1|C~9, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|C~1 , ALU|Adder|CLA1|C~1, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[0]~0 , ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[0]~0, Single_Cycle, 1
instance = comp, \ALU|Mux2~6 , ALU|Mux2~6, Single_Cycle, 1
instance = comp, \ALU|Mux2~7 , ALU|Mux2~7, Single_Cycle, 1
instance = comp, \ALU|Mux2~8 , ALU|Mux2~8, Single_Cycle, 1
instance = comp, \WB_MUX|Mux2~0 , WB_MUX|Mux2~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux2~1 , WB_MUX|Mux2~1, Single_Cycle, 1
instance = comp, \register_file|regs~40 , register_file|regs~40, Single_Cycle, 1
instance = comp, \register_file|regs[26][29] , register_file|regs[26][29], Single_Cycle, 1
instance = comp, \register_file|Mux34~1 , register_file|Mux34~1, Single_Cycle, 1
instance = comp, \register_file|Mux34~2 , register_file|Mux34~2, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[29] , ALU|Adder|B_checked[29], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~1 , ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~1, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~2 , ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~2, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~3 , ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[1]~3, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[2] , ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[2], Single_Cycle, 1
instance = comp, \ALU|Mux1~5 , ALU|Mux1~5, Single_Cycle, 1
instance = comp, \ALU|Mux1~6 , ALU|Mux1~6, Single_Cycle, 1
instance = comp, \ALU|Mux1~7 , ALU|Mux1~7, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~7 , LSU|Output_Periph|ld_data~7, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~14 , LSU|Output_Periph|ld_data~14, Single_Cycle, 1
instance = comp, \LSU|ld_data[30]~331 , LSU|ld_data[30]~331, Single_Cycle, 1
instance = comp, \LSU|ld_data[30]~332 , LSU|ld_data[30]~332, Single_Cycle, 1
instance = comp, \LSU|ld_data[30]~333 , LSU|ld_data[30]~333, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux132~3 , LSU|Data_memory|Mux132~3, Single_Cycle, 1
instance = comp, \LSU|ld_data[30]~334 , LSU|ld_data[30]~334, Single_Cycle, 1
instance = comp, \LSU|ld_data[30]~335 , LSU|ld_data[30]~335, Single_Cycle, 1
instance = comp, \WB_MUX|Mux1~0 , WB_MUX|Mux1~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux1~1 , WB_MUX|Mux1~1, Single_Cycle, 1
instance = comp, \register_file|regs~41 , register_file|regs~41, Single_Cycle, 1
instance = comp, \register_file|regs[2][30]~feeder , register_file|regs[2][30]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[2][30] , register_file|regs[2][30], Single_Cycle, 1
instance = comp, \register_file|Mux33~1 , register_file|Mux33~1, Single_Cycle, 1
instance = comp, \register_file|Mux33~0 , register_file|Mux33~0, Single_Cycle, 1
instance = comp, \register_file|Mux33~2 , register_file|Mux33~2, Single_Cycle, 1
instance = comp, \ALU|Adder|B_checked[30] , ALU|Adder|B_checked[30], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~4 , ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C~4, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~6 , ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|C[2]~6, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[3] , ALU|Adder|CLA1|generate_16bit_CLA[3].CLA|Sum[3], Single_Cycle, 1
instance = comp, \ALU|Mux0~6 , ALU|Mux0~6, Single_Cycle, 1
instance = comp, \ALU|Mux0~7 , ALU|Mux0~7, Single_Cycle, 1
instance = comp, \ALU|Mux0~3 , ALU|Mux0~3, Single_Cycle, 1
instance = comp, \ALU|Mux0~4 , ALU|Mux0~4, Single_Cycle, 1
instance = comp, \ALU|Mux0~5 , ALU|Mux0~5, Single_Cycle, 1
instance = comp, \ALU|Mux0~8 , ALU|Mux0~8, Single_Cycle, 1
instance = comp, \WB_MUX|Mux0~0 , WB_MUX|Mux0~0, Single_Cycle, 1
instance = comp, \LSU|ld_data[31]~336 , LSU|ld_data[31]~336, Single_Cycle, 1
instance = comp, \LSU|ld_data[31]~337 , LSU|ld_data[31]~337, Single_Cycle, 1
instance = comp, \WB_MUX|Mux0~1 , WB_MUX|Mux0~1, Single_Cycle, 1
instance = comp, \register_file|regs~42 , register_file|regs~42, Single_Cycle, 1
instance = comp, \register_file|regs[2][31]~feeder , register_file|regs[2][31]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[2][31] , register_file|regs[2][31], Single_Cycle, 1
instance = comp, \register_file|Mux0~0 , register_file|Mux0~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[31]~49 , ALU|shifter|bsr|s1[31]~49, Single_Cycle, 1
instance = comp, \ALU|Mux15~0 , ALU|Mux15~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[18]~33 , ALU|shifter|bsr|s3[18]~33, Single_Cycle, 1
instance = comp, \ALU|Mux13~0 , ALU|Mux13~0, Single_Cycle, 1
instance = comp, \ALU|Mux13~1 , ALU|Mux13~1, Single_Cycle, 1
instance = comp, \ALU|Mux13~2 , ALU|Mux13~2, Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[18].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[18].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~4 , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C~4, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[1] , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|C[1], Single_Cycle, 1
instance = comp, \ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[2] , ALU|Adder|CLA1|generate_16bit_CLA[0].CLA|Sum[2], Single_Cycle, 1
instance = comp, \ALU|Mux13~3 , ALU|Mux13~3, Single_Cycle, 1
instance = comp, \ALU|Mux13~4 , ALU|Mux13~4, Single_Cycle, 1
instance = comp, \ALU|Mux13~5 , ALU|Mux13~5, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector25~0 , LSU|Output_Periph|HEX|Selector25~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector25~1 , LSU|Output_Periph|HEX|Selector25~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[4][2] , LSU|Output_Periph|HEX|hex_io[4][2], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|ld_data~3 , LSU|Output_Periph|ld_data~3, Single_Cycle, 1
instance = comp, \LSU|ld_data[18]~251 , LSU|ld_data[18]~251, Single_Cycle, 1
instance = comp, \LSU|ld_data[18]~252 , LSU|ld_data[18]~252, Single_Cycle, 1
instance = comp, \LSU|ld_data[18]~253 , LSU|ld_data[18]~253, Single_Cycle, 1
instance = comp, \LSU|ld_data[18]~254 , LSU|ld_data[18]~254, Single_Cycle, 1
instance = comp, \LSU|ld_data[18]~255 , LSU|ld_data[18]~255, Single_Cycle, 1
instance = comp, \LSU|ld_data[18]~256 , LSU|ld_data[18]~256, Single_Cycle, 1
instance = comp, \LSU|ld_data[18]~257 , LSU|ld_data[18]~257, Single_Cycle, 1
instance = comp, \LSU|ld_data[18]~258 , LSU|ld_data[18]~258, Single_Cycle, 1
instance = comp, \WB_MUX|Mux13~0 , WB_MUX|Mux13~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux13~1 , WB_MUX|Mux13~1, Single_Cycle, 1
instance = comp, \register_file|regs~29 , register_file|regs~29, Single_Cycle, 1
instance = comp, \register_file|regs[25][18] , register_file|regs[25][18], Single_Cycle, 1
instance = comp, \register_file|Mux13~0 , register_file|Mux13~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[18]~32 , ALU|shifter|bsr|s1[18]~32, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s1[17]~33 , ALU|shifter|bsr|s1[17]~33, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[13]~6 , ALU|shifter|bsr|s2[13]~6, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s2[21]~7 , ALU|shifter|bsr|s2[21]~7, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s2[13]~5 , ALU|shifter|bsl|s2[13]~5, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[13]~11 , ALU|shifter|bsl|s3[13]~11, Single_Cycle, 1
instance = comp, \ALU|Mux18~2 , ALU|Mux18~2, Single_Cycle, 1
instance = comp, \ALU|Mux18~3 , ALU|Mux18~3, Single_Cycle, 1
instance = comp, \ALU|Mux18~7 , ALU|Mux18~7, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[0]~0 , ALU|Adder|CLA0|generate_16bit_CLA[3].CLA|C[0]~0, Single_Cycle, 1
instance = comp, \ALU|Mux18~4 , ALU|Mux18~4, Single_Cycle, 1
instance = comp, \ALU|Mux18~5 , ALU|Mux18~5, Single_Cycle, 1
instance = comp, \ALU|Mux18~6 , ALU|Mux18~6, Single_Cycle, 1
instance = comp, \LSU|comb~0 , LSU|comb~0, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux136~0 , LSU|Data_memory|Mux136~0, Single_Cycle, 1
instance = comp, \register_file|Mux61~3 , register_file|Mux61~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[2] , LSU|Output_Periph|LED|o_io_ledr[2], Single_Cycle, 1
instance = comp, \i_io_sw[2]~I , i_io_sw[2], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[2] , LSU|Input_Periph|ld_data[2], Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~340 , LSU|ld_data[2]~340, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~60 , LSU|ld_data[2]~60, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~61 , LSU|ld_data[2]~61, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~62 , LSU|ld_data[2]~62, Single_Cycle, 1
instance = comp, \WB_MUX|Mux29~0 , WB_MUX|Mux29~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux29~1 , WB_MUX|Mux29~1, Single_Cycle, 1
instance = comp, \register_file|regs~13 , register_file|regs~13, Single_Cycle, 1
instance = comp, \register_file|regs[2][2] , register_file|regs[2][2], Single_Cycle, 1
instance = comp, \register_file|Mux29~0 , register_file|Mux29~0, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~7 , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C~7, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~8 , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|C[2]~8, Single_Cycle, 1
instance = comp, \ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum[3] , ALU|Adder|CLA0|generate_16bit_CLA[0].CLA|Sum[3], Single_Cycle, 1
instance = comp, \ALU|LogicUnit|generate_32bit_LU[3].LU|Result~0 , ALU|LogicUnit|generate_32bit_LU[3].LU|Result~0, Single_Cycle, 1
instance = comp, \ALU|Mux28~0 , ALU|Mux28~0, Single_Cycle, 1
instance = comp, \ALU|Mux28~1 , ALU|Mux28~1, Single_Cycle, 1
instance = comp, \ALU|shifter|bsl|s3[3]~23 , ALU|shifter|bsl|s3[3]~23, Single_Cycle, 1
instance = comp, \ALU|Mux28~2 , ALU|Mux28~2, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector17~0 , LSU|Output_Periph|HEX|Selector17~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector17~1 , LSU|Output_Periph|HEX|Selector17~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[5][3] , LSU|Output_Periph|HEX|hex_io[5][3], Single_Cycle, 1
instance = comp, \LSU|ld_data[3]~66 , LSU|ld_data[3]~66, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector31~0 , LSU|Output_Periph|HEX|Selector31~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector31~1 , LSU|Output_Periph|HEX|Selector31~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[3][3] , LSU|Output_Periph|HEX|hex_io[3][3], Single_Cycle, 1
instance = comp, \LSU|ld_data[3]~63 , LSU|ld_data[3]~63, Single_Cycle, 1
instance = comp, \LSU|ld_data[3]~64 , LSU|ld_data[3]~64, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledg[3] , LSU|Output_Periph|LED|o_io_ledg[3], Single_Cycle, 1
instance = comp, \LSU|ld_data[3]~67 , LSU|ld_data[3]~67, Single_Cycle, 1
instance = comp, \LSU|ld_data[3]~68 , LSU|ld_data[3]~68, Single_Cycle, 1
instance = comp, \i_io_sw[3]~I , i_io_sw[3], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[3] , LSU|Input_Periph|ld_data[3], Single_Cycle, 1
instance = comp, \LSU|ld_data[3]~341 , LSU|ld_data[3]~341, Single_Cycle, 1
instance = comp, \LSU|ld_data[3]~69 , LSU|ld_data[3]~69, Single_Cycle, 1
instance = comp, \LSU|ld_data[3]~70 , LSU|ld_data[3]~70, Single_Cycle, 1
instance = comp, \LSU|ld_data[3]~71 , LSU|ld_data[3]~71, Single_Cycle, 1
instance = comp, \WB_MUX|Mux28~0 , WB_MUX|Mux28~0, Single_Cycle, 1
instance = comp, \WB_MUX|Mux28~1 , WB_MUX|Mux28~1, Single_Cycle, 1
instance = comp, \register_file|regs~14 , register_file|regs~14, Single_Cycle, 1
instance = comp, \register_file|regs[25][3] , register_file|regs[25][3], Single_Cycle, 1
instance = comp, \register_file|Mux28~0 , register_file|Mux28~0, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[0]~10 , ALU|shifter|bsr|s3[0]~10, Single_Cycle, 1
instance = comp, \ALU|shifter|bsr|s3[0]~12 , ALU|shifter|bsr|s3[0]~12, Single_Cycle, 1
instance = comp, \ALU|Mux31~0 , ALU|Mux31~0, Single_Cycle, 1
instance = comp, \ALU|Mux31~1 , ALU|Mux31~1, Single_Cycle, 1
instance = comp, \ALU|Mux31~2 , ALU|Mux31~2, Single_Cycle, 1
instance = comp, \ALU|Mux31~8 , ALU|Mux31~8, Single_Cycle, 1
instance = comp, \LSU|ld_data[2]~43 , LSU|ld_data[2]~43, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector47~0 , LSU|Output_Periph|HEX|Selector47~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[1][1] , LSU|Output_Periph|HEX|hex_io[1][1], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[0][1] , LSU|Output_Periph|HEX|hex_io[0][1], Single_Cycle, 1
instance = comp, \LSU|ld_data[1]~45 , LSU|ld_data[1]~45, Single_Cycle, 1
instance = comp, \LSU|ld_data[1]~46 , LSU|ld_data[1]~46, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[1] , LSU|Output_Periph|LCD|o_io_lcd[1], Single_Cycle, 1
instance = comp, \LSU|ld_data[1]~49 , LSU|ld_data[1]~49, Single_Cycle, 1
instance = comp, \LSU|ld_data[1]~50 , LSU|ld_data[1]~50, Single_Cycle, 1
instance = comp, \i_io_sw[1]~I , i_io_sw[1], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[1] , LSU|Input_Periph|ld_data[1], Single_Cycle, 1
instance = comp, \LSU|ld_data[1]~339 , LSU|ld_data[1]~339, Single_Cycle, 1
instance = comp, \LSU|ld_data[1]~51 , LSU|ld_data[1]~51, Single_Cycle, 1
instance = comp, \LSU|ld_data[1]~52 , LSU|ld_data[1]~52, Single_Cycle, 1
instance = comp, \LSU|ld_data[1]~53 , LSU|ld_data[1]~53, Single_Cycle, 1
instance = comp, \WB_MUX|Mux30~1 , WB_MUX|Mux30~1, Single_Cycle, 1
instance = comp, \register_file|regs~12 , register_file|regs~12, Single_Cycle, 1
instance = comp, \register_file|regs[2][1] , register_file|regs[2][1], Single_Cycle, 1
instance = comp, \register_file|regs[25][1] , register_file|regs[25][1], Single_Cycle, 1
instance = comp, \register_file|Mux30~0 , register_file|Mux30~0, Single_Cycle, 1
instance = comp, \ALU|Mux30~4 , ALU|Mux30~4, Single_Cycle, 1
instance = comp, \ALU|Mux30~3 , ALU|Mux30~3, Single_Cycle, 1
instance = comp, \ALU|Mux30~5 , ALU|Mux30~5, Single_Cycle, 1
instance = comp, \ALU|Mux30~6 , ALU|Mux30~6, Single_Cycle, 1
instance = comp, \LSU|Data_memory|Mux138~0 , LSU|Data_memory|Mux138~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[0]~feeder , LSU|Output_Periph|LED|o_io_ledr[0]~feeder, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[0] , LSU|Output_Periph|LED|o_io_ledr[0], Single_Cycle, 1
instance = comp, \i_io_sw[0]~I , i_io_sw[0], Single_Cycle, 1
instance = comp, \LSU|Input_Periph|ld_data[0] , LSU|Input_Periph|ld_data[0], Single_Cycle, 1
instance = comp, \LSU|ld_data[0]~338 , LSU|ld_data[0]~338, Single_Cycle, 1
instance = comp, \LSU|ld_data[0]~41 , LSU|ld_data[0]~41, Single_Cycle, 1
instance = comp, \LSU|ld_data[0]~42 , LSU|ld_data[0]~42, Single_Cycle, 1
instance = comp, \LSU|ld_data[0]~44 , LSU|ld_data[0]~44, Single_Cycle, 1
instance = comp, \WB_MUX|Mux31~1 , WB_MUX|Mux31~1, Single_Cycle, 1
instance = comp, \register_file|regs~10 , register_file|regs~10, Single_Cycle, 1
instance = comp, \register_file|regs[2][0] , register_file|regs[2][0], Single_Cycle, 1
instance = comp, \register_file|Mux63~4 , register_file|Mux63~4, Single_Cycle, 1
instance = comp, \register_file|Mux63~2 , register_file|Mux63~2, Single_Cycle, 1
instance = comp, \register_file|Mux63~5 , register_file|Mux63~5, Single_Cycle, 1
instance = comp, \register_file|Mux63~7 , register_file|Mux63~7, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[0] , LSU|Output_Periph|LCD|o_io_lcd[0], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[2] , LSU|Output_Periph|LCD|o_io_lcd[2], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[3] , LSU|Output_Periph|LCD|o_io_lcd[3], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[5] , LSU|Output_Periph|LCD|o_io_lcd[5], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[8] , LSU|Output_Periph|LCD|o_io_lcd[8], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LCD|o_io_lcd[10] , LSU|Output_Periph|LCD|o_io_lcd[10], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledg[0] , LSU|Output_Periph|LED|o_io_ledg[0], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledg[1] , LSU|Output_Periph|LED|o_io_ledg[1], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledg[2] , LSU|Output_Periph|LED|o_io_ledg[2], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[1] , LSU|Output_Periph|LED|o_io_ledr[1], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[3] , LSU|Output_Periph|LED|o_io_ledr[3], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[4]~feeder , LSU|Output_Periph|LED|o_io_ledr[4]~feeder, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[4] , LSU|Output_Periph|LED|o_io_ledr[4], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[5]~feeder , LSU|Output_Periph|LED|o_io_ledr[5]~feeder, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[5] , LSU|Output_Periph|LED|o_io_ledr[5], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[8] , LSU|Output_Periph|LED|o_io_ledr[8], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[9] , LSU|Output_Periph|LED|o_io_ledr[9], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[10] , LSU|Output_Periph|LED|o_io_ledr[10], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[12]~feeder , LSU|Output_Periph|LED|o_io_ledr[12]~feeder, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[12] , LSU|Output_Periph|LED|o_io_ledr[12], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[14] , LSU|Output_Periph|LED|o_io_ledr[14], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[16]~3 , LSU|Output_Periph|LED|o_io_ledr[16]~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|LED|o_io_ledr[16] , LSU|Output_Periph|LED|o_io_ledr[16], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[0][0]~feeder , LSU|Output_Periph|HEX|hex_io[0][0]~feeder, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[0][0] , LSU|Output_Periph|HEX|hex_io[0][0], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[0][2]~feeder , LSU|Output_Periph|HEX|hex_io[0][2]~feeder, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[0][2] , LSU|Output_Periph|HEX|hex_io[0][2], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[0][3] , LSU|Output_Periph|HEX|hex_io[0][3], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[0][4] , LSU|Output_Periph|HEX|hex_io[0][4], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector48~2 , LSU|Output_Periph|HEX|Selector48~2, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[1][0] , LSU|Output_Periph|HEX|hex_io[1][0], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector46~0 , LSU|Output_Periph|HEX|Selector46~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[1][2] , LSU|Output_Periph|HEX|hex_io[1][2], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector45~0 , LSU|Output_Periph|HEX|Selector45~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[1][3] , LSU|Output_Periph|HEX|hex_io[1][3], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector43~0 , LSU|Output_Periph|HEX|Selector43~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[1][5] , LSU|Output_Periph|HEX|hex_io[1][5], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][0]~0 , LSU|Output_Periph|HEX|hex_io[2][0]~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][0] , LSU|Output_Periph|HEX|hex_io[2][0], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][2]~2 , LSU|Output_Periph|HEX|hex_io[2][2]~2, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[2][2] , LSU|Output_Periph|HEX|hex_io[2][2], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector34~1 , LSU|Output_Periph|HEX|Selector34~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[3][0] , LSU|Output_Periph|HEX|hex_io[3][0], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector33~0 , LSU|Output_Periph|HEX|Selector33~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector33~1 , LSU|Output_Periph|HEX|Selector33~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[3][1] , LSU|Output_Periph|HEX|hex_io[3][1], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector32~0 , LSU|Output_Periph|HEX|Selector32~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector32~1 , LSU|Output_Periph|HEX|Selector32~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[3][2] , LSU|Output_Periph|HEX|hex_io[3][2], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector20~0 , LSU|Output_Periph|HEX|Selector20~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector20~1 , LSU|Output_Periph|HEX|Selector20~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[5][0] , LSU|Output_Periph|HEX|hex_io[5][0], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector18~0 , LSU|Output_Periph|HEX|Selector18~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector18~1 , LSU|Output_Periph|HEX|Selector18~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[5][2] , LSU|Output_Periph|HEX|hex_io[5][2], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector16~0 , LSU|Output_Periph|HEX|Selector16~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector16~1 , LSU|Output_Periph|HEX|Selector16~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[5][4] , LSU|Output_Periph|HEX|hex_io[5][4], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector15~0 , LSU|Output_Periph|HEX|Selector15~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector15~1 , LSU|Output_Periph|HEX|Selector15~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[5][5] , LSU|Output_Periph|HEX|hex_io[5][5], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector14~0 , LSU|Output_Periph|HEX|Selector14~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector14~1 , LSU|Output_Periph|HEX|Selector14~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[5][6] , LSU|Output_Periph|HEX|hex_io[5][6], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector13~1 , LSU|Output_Periph|HEX|Selector13~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[6][0] , LSU|Output_Periph|HEX|hex_io[6][0], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector11~0 , LSU|Output_Periph|HEX|Selector11~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector11~1 , LSU|Output_Periph|HEX|Selector11~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[6][2] , LSU|Output_Periph|HEX|hex_io[6][2], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector10~0 , LSU|Output_Periph|HEX|Selector10~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector10~1 , LSU|Output_Periph|HEX|Selector10~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[6][3] , LSU|Output_Periph|HEX|hex_io[6][3], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector6~0 , LSU|Output_Periph|HEX|Selector6~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector6~1 , LSU|Output_Periph|HEX|Selector6~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[7][0] , LSU|Output_Periph|HEX|hex_io[7][0], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector4~0 , LSU|Output_Periph|HEX|Selector4~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector4~1 , LSU|Output_Periph|HEX|Selector4~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[7][2] , LSU|Output_Periph|HEX|hex_io[7][2], Single_Cycle, 1
instance = comp, \register_file|Mux42~3 , register_file|Mux42~3, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector1~0 , LSU|Output_Periph|HEX|Selector1~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector1~1 , LSU|Output_Periph|HEX|Selector1~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[7][5] , LSU|Output_Periph|HEX|hex_io[7][5], Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector0~0 , LSU|Output_Periph|HEX|Selector0~0, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|Selector0~1 , LSU|Output_Periph|HEX|Selector0~1, Single_Cycle, 1
instance = comp, \LSU|Output_Periph|HEX|hex_io[7][6] , LSU|Output_Periph|HEX|hex_io[7][6], Single_Cycle, 1
instance = comp, \register_file|Mux32~3 , register_file|Mux32~3, Single_Cycle, 1
instance = comp, \PC|PC_out[9] , PC|PC_out[9], Single_Cycle, 1
instance = comp, \PC_incremented|PC_incremented|generate_64bit_adder[18].F|S , PC_incremented|PC_incremented|generate_64bit_adder[18].F|S, Single_Cycle, 1
instance = comp, \PC|PC_out[18] , PC|PC_out[18], Single_Cycle, 1
instance = comp, \PC|PC_out[23]~feeder , PC|PC_out[23]~feeder, Single_Cycle, 1
instance = comp, \PC|PC_out[23] , PC|PC_out[23], Single_Cycle, 1
instance = comp, \Instruction_Memory|Mux28~1 , Instruction_Memory|Mux28~1, Single_Cycle, 1
instance = comp, \register_file|regs[26][0] , register_file|regs[26][0], Single_Cycle, 1
instance = comp, \register_file|regs[26][3] , register_file|regs[26][3], Single_Cycle, 1
instance = comp, \register_file|regs[26][4] , register_file|regs[26][4], Single_Cycle, 1
instance = comp, \register_file|regs[26][5]~feeder , register_file|regs[26][5]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[26][5] , register_file|regs[26][5], Single_Cycle, 1
instance = comp, \register_file|regs[26][7]~feeder , register_file|regs[26][7]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[26][7] , register_file|regs[26][7], Single_Cycle, 1
instance = comp, \register_file|regs[26][8] , register_file|regs[26][8], Single_Cycle, 1
instance = comp, \register_file|regs[26][15]~feeder , register_file|regs[26][15]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[26][15] , register_file|regs[26][15], Single_Cycle, 1
instance = comp, \register_file|regs[26][16] , register_file|regs[26][16], Single_Cycle, 1
instance = comp, \register_file|regs[26][17] , register_file|regs[26][17], Single_Cycle, 1
instance = comp, \register_file|regs[26][25] , register_file|regs[26][25], Single_Cycle, 1
instance = comp, \register_file|regs[26][27] , register_file|regs[26][27], Single_Cycle, 1
instance = comp, \register_file|regs[26][28] , register_file|regs[26][28], Single_Cycle, 1
instance = comp, \register_file|regs[26][30] , register_file|regs[26][30], Single_Cycle, 1
instance = comp, \register_file|regs[26][31] , register_file|regs[26][31], Single_Cycle, 1
instance = comp, \register_file|regs[25][5] , register_file|regs[25][5], Single_Cycle, 1
instance = comp, \register_file|regs[25][6] , register_file|regs[25][6], Single_Cycle, 1
instance = comp, \register_file|regs[25][9] , register_file|regs[25][9], Single_Cycle, 1
instance = comp, \register_file|regs[25][12] , register_file|regs[25][12], Single_Cycle, 1
instance = comp, \register_file|regs[25][20]~feeder , register_file|regs[25][20]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[25][20] , register_file|regs[25][20], Single_Cycle, 1
instance = comp, \register_file|regs[25][21] , register_file|regs[25][21], Single_Cycle, 1
instance = comp, \register_file|regs[25][26] , register_file|regs[25][26], Single_Cycle, 1
instance = comp, \register_file|regs[25][27]~feeder , register_file|regs[25][27]~feeder, Single_Cycle, 1
instance = comp, \register_file|regs[25][27] , register_file|regs[25][27], Single_Cycle, 1
instance = comp, \register_file|regs[25][31] , register_file|regs[25][31], Single_Cycle, 1
instance = comp, \o_io_lcd[0]~I , o_io_lcd[0], Single_Cycle, 1
instance = comp, \o_io_lcd[1]~I , o_io_lcd[1], Single_Cycle, 1
instance = comp, \o_io_lcd[2]~I , o_io_lcd[2], Single_Cycle, 1
instance = comp, \o_io_lcd[3]~I , o_io_lcd[3], Single_Cycle, 1
instance = comp, \o_io_lcd[4]~I , o_io_lcd[4], Single_Cycle, 1
instance = comp, \o_io_lcd[5]~I , o_io_lcd[5], Single_Cycle, 1
instance = comp, \o_io_lcd[6]~I , o_io_lcd[6], Single_Cycle, 1
instance = comp, \o_io_lcd[7]~I , o_io_lcd[7], Single_Cycle, 1
instance = comp, \o_io_lcd[8]~I , o_io_lcd[8], Single_Cycle, 1
instance = comp, \o_io_lcd[9]~I , o_io_lcd[9], Single_Cycle, 1
instance = comp, \o_io_lcd[10]~I , o_io_lcd[10], Single_Cycle, 1
instance = comp, \o_io_lcd[11]~I , o_io_lcd[11], Single_Cycle, 1
instance = comp, \o_io_ledg[0]~I , o_io_ledg[0], Single_Cycle, 1
instance = comp, \o_io_ledg[1]~I , o_io_ledg[1], Single_Cycle, 1
instance = comp, \o_io_ledg[2]~I , o_io_ledg[2], Single_Cycle, 1
instance = comp, \o_io_ledg[3]~I , o_io_ledg[3], Single_Cycle, 1
instance = comp, \o_io_ledg[4]~I , o_io_ledg[4], Single_Cycle, 1
instance = comp, \o_io_ledg[5]~I , o_io_ledg[5], Single_Cycle, 1
instance = comp, \o_io_ledg[6]~I , o_io_ledg[6], Single_Cycle, 1
instance = comp, \o_io_ledg[7]~I , o_io_ledg[7], Single_Cycle, 1
instance = comp, \o_io_ledr[0]~I , o_io_ledr[0], Single_Cycle, 1
instance = comp, \o_io_ledr[1]~I , o_io_ledr[1], Single_Cycle, 1
instance = comp, \o_io_ledr[2]~I , o_io_ledr[2], Single_Cycle, 1
instance = comp, \o_io_ledr[3]~I , o_io_ledr[3], Single_Cycle, 1
instance = comp, \o_io_ledr[4]~I , o_io_ledr[4], Single_Cycle, 1
instance = comp, \o_io_ledr[5]~I , o_io_ledr[5], Single_Cycle, 1
instance = comp, \o_io_ledr[6]~I , o_io_ledr[6], Single_Cycle, 1
instance = comp, \o_io_ledr[7]~I , o_io_ledr[7], Single_Cycle, 1
instance = comp, \o_io_ledr[8]~I , o_io_ledr[8], Single_Cycle, 1
instance = comp, \o_io_ledr[9]~I , o_io_ledr[9], Single_Cycle, 1
instance = comp, \o_io_ledr[10]~I , o_io_ledr[10], Single_Cycle, 1
instance = comp, \o_io_ledr[11]~I , o_io_ledr[11], Single_Cycle, 1
instance = comp, \o_io_ledr[12]~I , o_io_ledr[12], Single_Cycle, 1
instance = comp, \o_io_ledr[13]~I , o_io_ledr[13], Single_Cycle, 1
instance = comp, \o_io_ledr[14]~I , o_io_ledr[14], Single_Cycle, 1
instance = comp, \o_io_ledr[15]~I , o_io_ledr[15], Single_Cycle, 1
instance = comp, \o_io_ledr[16]~I , o_io_ledr[16], Single_Cycle, 1
instance = comp, \o_io_hex0[0]~I , o_io_hex0[0], Single_Cycle, 1
instance = comp, \o_io_hex0[1]~I , o_io_hex0[1], Single_Cycle, 1
instance = comp, \o_io_hex0[2]~I , o_io_hex0[2], Single_Cycle, 1
instance = comp, \o_io_hex0[3]~I , o_io_hex0[3], Single_Cycle, 1
instance = comp, \o_io_hex0[4]~I , o_io_hex0[4], Single_Cycle, 1
instance = comp, \o_io_hex0[5]~I , o_io_hex0[5], Single_Cycle, 1
instance = comp, \o_io_hex0[6]~I , o_io_hex0[6], Single_Cycle, 1
instance = comp, \o_io_hex1[0]~I , o_io_hex1[0], Single_Cycle, 1
instance = comp, \o_io_hex1[1]~I , o_io_hex1[1], Single_Cycle, 1
instance = comp, \o_io_hex1[2]~I , o_io_hex1[2], Single_Cycle, 1
instance = comp, \o_io_hex1[3]~I , o_io_hex1[3], Single_Cycle, 1
instance = comp, \o_io_hex1[4]~I , o_io_hex1[4], Single_Cycle, 1
instance = comp, \o_io_hex1[5]~I , o_io_hex1[5], Single_Cycle, 1
instance = comp, \o_io_hex1[6]~I , o_io_hex1[6], Single_Cycle, 1
instance = comp, \o_io_hex2[0]~I , o_io_hex2[0], Single_Cycle, 1
instance = comp, \o_io_hex2[1]~I , o_io_hex2[1], Single_Cycle, 1
instance = comp, \o_io_hex2[2]~I , o_io_hex2[2], Single_Cycle, 1
instance = comp, \o_io_hex2[3]~I , o_io_hex2[3], Single_Cycle, 1
instance = comp, \o_io_hex2[4]~I , o_io_hex2[4], Single_Cycle, 1
instance = comp, \o_io_hex2[5]~I , o_io_hex2[5], Single_Cycle, 1
instance = comp, \o_io_hex2[6]~I , o_io_hex2[6], Single_Cycle, 1
instance = comp, \o_io_hex3[0]~I , o_io_hex3[0], Single_Cycle, 1
instance = comp, \o_io_hex3[1]~I , o_io_hex3[1], Single_Cycle, 1
instance = comp, \o_io_hex3[2]~I , o_io_hex3[2], Single_Cycle, 1
instance = comp, \o_io_hex3[3]~I , o_io_hex3[3], Single_Cycle, 1
instance = comp, \o_io_hex3[4]~I , o_io_hex3[4], Single_Cycle, 1
instance = comp, \o_io_hex3[5]~I , o_io_hex3[5], Single_Cycle, 1
instance = comp, \o_io_hex3[6]~I , o_io_hex3[6], Single_Cycle, 1
instance = comp, \o_io_hex4[0]~I , o_io_hex4[0], Single_Cycle, 1
instance = comp, \o_io_hex4[1]~I , o_io_hex4[1], Single_Cycle, 1
instance = comp, \o_io_hex4[2]~I , o_io_hex4[2], Single_Cycle, 1
instance = comp, \o_io_hex4[3]~I , o_io_hex4[3], Single_Cycle, 1
instance = comp, \o_io_hex4[4]~I , o_io_hex4[4], Single_Cycle, 1
instance = comp, \o_io_hex4[5]~I , o_io_hex4[5], Single_Cycle, 1
instance = comp, \o_io_hex4[6]~I , o_io_hex4[6], Single_Cycle, 1
instance = comp, \o_io_hex5[0]~I , o_io_hex5[0], Single_Cycle, 1
instance = comp, \o_io_hex5[1]~I , o_io_hex5[1], Single_Cycle, 1
instance = comp, \o_io_hex5[2]~I , o_io_hex5[2], Single_Cycle, 1
instance = comp, \o_io_hex5[3]~I , o_io_hex5[3], Single_Cycle, 1
instance = comp, \o_io_hex5[4]~I , o_io_hex5[4], Single_Cycle, 1
instance = comp, \o_io_hex5[5]~I , o_io_hex5[5], Single_Cycle, 1
instance = comp, \o_io_hex5[6]~I , o_io_hex5[6], Single_Cycle, 1
instance = comp, \o_io_hex6[0]~I , o_io_hex6[0], Single_Cycle, 1
instance = comp, \o_io_hex6[1]~I , o_io_hex6[1], Single_Cycle, 1
instance = comp, \o_io_hex6[2]~I , o_io_hex6[2], Single_Cycle, 1
instance = comp, \o_io_hex6[3]~I , o_io_hex6[3], Single_Cycle, 1
instance = comp, \o_io_hex6[4]~I , o_io_hex6[4], Single_Cycle, 1
instance = comp, \o_io_hex6[5]~I , o_io_hex6[5], Single_Cycle, 1
instance = comp, \o_io_hex6[6]~I , o_io_hex6[6], Single_Cycle, 1
instance = comp, \o_io_hex7[0]~I , o_io_hex7[0], Single_Cycle, 1
instance = comp, \o_io_hex7[1]~I , o_io_hex7[1], Single_Cycle, 1
instance = comp, \o_io_hex7[2]~I , o_io_hex7[2], Single_Cycle, 1
instance = comp, \o_io_hex7[3]~I , o_io_hex7[3], Single_Cycle, 1
instance = comp, \o_io_hex7[4]~I , o_io_hex7[4], Single_Cycle, 1
instance = comp, \o_io_hex7[5]~I , o_io_hex7[5], Single_Cycle, 1
instance = comp, \o_io_hex7[6]~I , o_io_hex7[6], Single_Cycle, 1
instance = comp, \rs1_data[0]~I , rs1_data[0], Single_Cycle, 1
instance = comp, \rs1_data[1]~I , rs1_data[1], Single_Cycle, 1
instance = comp, \rs1_data[2]~I , rs1_data[2], Single_Cycle, 1
instance = comp, \rs1_data[3]~I , rs1_data[3], Single_Cycle, 1
instance = comp, \rs1_data[4]~I , rs1_data[4], Single_Cycle, 1
instance = comp, \rs1_data[5]~I , rs1_data[5], Single_Cycle, 1
instance = comp, \rs1_data[6]~I , rs1_data[6], Single_Cycle, 1
instance = comp, \rs1_data[7]~I , rs1_data[7], Single_Cycle, 1
instance = comp, \rs1_data[8]~I , rs1_data[8], Single_Cycle, 1
instance = comp, \rs1_data[9]~I , rs1_data[9], Single_Cycle, 1
instance = comp, \rs1_data[10]~I , rs1_data[10], Single_Cycle, 1
instance = comp, \rs1_data[11]~I , rs1_data[11], Single_Cycle, 1
instance = comp, \rs1_data[12]~I , rs1_data[12], Single_Cycle, 1
instance = comp, \rs1_data[13]~I , rs1_data[13], Single_Cycle, 1
instance = comp, \rs1_data[14]~I , rs1_data[14], Single_Cycle, 1
instance = comp, \rs1_data[15]~I , rs1_data[15], Single_Cycle, 1
instance = comp, \rs1_data[16]~I , rs1_data[16], Single_Cycle, 1
instance = comp, \rs1_data[17]~I , rs1_data[17], Single_Cycle, 1
instance = comp, \rs1_data[18]~I , rs1_data[18], Single_Cycle, 1
instance = comp, \rs1_data[19]~I , rs1_data[19], Single_Cycle, 1
instance = comp, \rs1_data[20]~I , rs1_data[20], Single_Cycle, 1
instance = comp, \rs1_data[21]~I , rs1_data[21], Single_Cycle, 1
instance = comp, \rs1_data[22]~I , rs1_data[22], Single_Cycle, 1
instance = comp, \rs1_data[23]~I , rs1_data[23], Single_Cycle, 1
instance = comp, \rs1_data[24]~I , rs1_data[24], Single_Cycle, 1
instance = comp, \rs1_data[25]~I , rs1_data[25], Single_Cycle, 1
instance = comp, \rs1_data[26]~I , rs1_data[26], Single_Cycle, 1
instance = comp, \rs1_data[27]~I , rs1_data[27], Single_Cycle, 1
instance = comp, \rs1_data[28]~I , rs1_data[28], Single_Cycle, 1
instance = comp, \rs1_data[29]~I , rs1_data[29], Single_Cycle, 1
instance = comp, \rs1_data[30]~I , rs1_data[30], Single_Cycle, 1
instance = comp, \rs1_data[31]~I , rs1_data[31], Single_Cycle, 1
instance = comp, \rs2_data[0]~I , rs2_data[0], Single_Cycle, 1
instance = comp, \rs2_data[1]~I , rs2_data[1], Single_Cycle, 1
instance = comp, \rs2_data[2]~I , rs2_data[2], Single_Cycle, 1
instance = comp, \rs2_data[3]~I , rs2_data[3], Single_Cycle, 1
instance = comp, \rs2_data[4]~I , rs2_data[4], Single_Cycle, 1
instance = comp, \rs2_data[5]~I , rs2_data[5], Single_Cycle, 1
instance = comp, \rs2_data[6]~I , rs2_data[6], Single_Cycle, 1
instance = comp, \rs2_data[7]~I , rs2_data[7], Single_Cycle, 1
instance = comp, \rs2_data[8]~I , rs2_data[8], Single_Cycle, 1
instance = comp, \rs2_data[9]~I , rs2_data[9], Single_Cycle, 1
instance = comp, \rs2_data[10]~I , rs2_data[10], Single_Cycle, 1
instance = comp, \rs2_data[11]~I , rs2_data[11], Single_Cycle, 1
instance = comp, \rs2_data[12]~I , rs2_data[12], Single_Cycle, 1
instance = comp, \rs2_data[13]~I , rs2_data[13], Single_Cycle, 1
instance = comp, \rs2_data[14]~I , rs2_data[14], Single_Cycle, 1
instance = comp, \rs2_data[15]~I , rs2_data[15], Single_Cycle, 1
instance = comp, \rs2_data[16]~I , rs2_data[16], Single_Cycle, 1
instance = comp, \rs2_data[17]~I , rs2_data[17], Single_Cycle, 1
instance = comp, \rs2_data[18]~I , rs2_data[18], Single_Cycle, 1
instance = comp, \rs2_data[19]~I , rs2_data[19], Single_Cycle, 1
instance = comp, \rs2_data[20]~I , rs2_data[20], Single_Cycle, 1
instance = comp, \rs2_data[21]~I , rs2_data[21], Single_Cycle, 1
instance = comp, \rs2_data[22]~I , rs2_data[22], Single_Cycle, 1
instance = comp, \rs2_data[23]~I , rs2_data[23], Single_Cycle, 1
instance = comp, \rs2_data[24]~I , rs2_data[24], Single_Cycle, 1
instance = comp, \rs2_data[25]~I , rs2_data[25], Single_Cycle, 1
instance = comp, \rs2_data[26]~I , rs2_data[26], Single_Cycle, 1
instance = comp, \rs2_data[27]~I , rs2_data[27], Single_Cycle, 1
instance = comp, \rs2_data[28]~I , rs2_data[28], Single_Cycle, 1
instance = comp, \rs2_data[29]~I , rs2_data[29], Single_Cycle, 1
instance = comp, \rs2_data[30]~I , rs2_data[30], Single_Cycle, 1
instance = comp, \rs2_data[31]~I , rs2_data[31], Single_Cycle, 1
instance = comp, \pc_debug[0]~I , pc_debug[0], Single_Cycle, 1
instance = comp, \pc_debug[1]~I , pc_debug[1], Single_Cycle, 1
instance = comp, \pc_debug[2]~I , pc_debug[2], Single_Cycle, 1
instance = comp, \pc_debug[3]~I , pc_debug[3], Single_Cycle, 1
instance = comp, \pc_debug[4]~I , pc_debug[4], Single_Cycle, 1
instance = comp, \pc_debug[5]~I , pc_debug[5], Single_Cycle, 1
instance = comp, \pc_debug[6]~I , pc_debug[6], Single_Cycle, 1
instance = comp, \pc_debug[7]~I , pc_debug[7], Single_Cycle, 1
instance = comp, \pc_debug[8]~I , pc_debug[8], Single_Cycle, 1
instance = comp, \pc_debug[9]~I , pc_debug[9], Single_Cycle, 1
instance = comp, \pc_debug[10]~I , pc_debug[10], Single_Cycle, 1
instance = comp, \pc_debug[11]~I , pc_debug[11], Single_Cycle, 1
instance = comp, \pc_debug[12]~I , pc_debug[12], Single_Cycle, 1
instance = comp, \pc_debug[13]~I , pc_debug[13], Single_Cycle, 1
instance = comp, \pc_debug[14]~I , pc_debug[14], Single_Cycle, 1
instance = comp, \pc_debug[15]~I , pc_debug[15], Single_Cycle, 1
instance = comp, \pc_debug[16]~I , pc_debug[16], Single_Cycle, 1
instance = comp, \pc_debug[17]~I , pc_debug[17], Single_Cycle, 1
instance = comp, \pc_debug[18]~I , pc_debug[18], Single_Cycle, 1
instance = comp, \pc_debug[19]~I , pc_debug[19], Single_Cycle, 1
instance = comp, \pc_debug[20]~I , pc_debug[20], Single_Cycle, 1
instance = comp, \pc_debug[21]~I , pc_debug[21], Single_Cycle, 1
instance = comp, \pc_debug[22]~I , pc_debug[22], Single_Cycle, 1
instance = comp, \pc_debug[23]~I , pc_debug[23], Single_Cycle, 1
instance = comp, \pc_debug[24]~I , pc_debug[24], Single_Cycle, 1
instance = comp, \pc_debug[25]~I , pc_debug[25], Single_Cycle, 1
instance = comp, \pc_debug[26]~I , pc_debug[26], Single_Cycle, 1
instance = comp, \pc_debug[27]~I , pc_debug[27], Single_Cycle, 1
instance = comp, \pc_debug[28]~I , pc_debug[28], Single_Cycle, 1
instance = comp, \pc_debug[29]~I , pc_debug[29], Single_Cycle, 1
instance = comp, \pc_debug[30]~I , pc_debug[30], Single_Cycle, 1
instance = comp, \pc_debug[31]~I , pc_debug[31], Single_Cycle, 1
instance = comp, \instruc_test[0]~I , instruc_test[0], Single_Cycle, 1
instance = comp, \instruc_test[1]~I , instruc_test[1], Single_Cycle, 1
instance = comp, \instruc_test[2]~I , instruc_test[2], Single_Cycle, 1
instance = comp, \instruc_test[3]~I , instruc_test[3], Single_Cycle, 1
instance = comp, \instruc_test[4]~I , instruc_test[4], Single_Cycle, 1
instance = comp, \instruc_test[5]~I , instruc_test[5], Single_Cycle, 1
instance = comp, \instruc_test[6]~I , instruc_test[6], Single_Cycle, 1
instance = comp, \instruc_test[7]~I , instruc_test[7], Single_Cycle, 1
instance = comp, \instruc_test[8]~I , instruc_test[8], Single_Cycle, 1
instance = comp, \instruc_test[9]~I , instruc_test[9], Single_Cycle, 1
instance = comp, \instruc_test[10]~I , instruc_test[10], Single_Cycle, 1
instance = comp, \instruc_test[11]~I , instruc_test[11], Single_Cycle, 1
instance = comp, \instruc_test[12]~I , instruc_test[12], Single_Cycle, 1
instance = comp, \instruc_test[13]~I , instruc_test[13], Single_Cycle, 1
instance = comp, \instruc_test[14]~I , instruc_test[14], Single_Cycle, 1
instance = comp, \instruc_test[15]~I , instruc_test[15], Single_Cycle, 1
instance = comp, \instruc_test[16]~I , instruc_test[16], Single_Cycle, 1
instance = comp, \instruc_test[17]~I , instruc_test[17], Single_Cycle, 1
instance = comp, \instruc_test[18]~I , instruc_test[18], Single_Cycle, 1
instance = comp, \instruc_test[19]~I , instruc_test[19], Single_Cycle, 1
instance = comp, \instruc_test[20]~I , instruc_test[20], Single_Cycle, 1
instance = comp, \instruc_test[21]~I , instruc_test[21], Single_Cycle, 1
instance = comp, \instruc_test[22]~I , instruc_test[22], Single_Cycle, 1
instance = comp, \instruc_test[23]~I , instruc_test[23], Single_Cycle, 1
instance = comp, \instruc_test[24]~I , instruc_test[24], Single_Cycle, 1
instance = comp, \instruc_test[25]~I , instruc_test[25], Single_Cycle, 1
instance = comp, \instruc_test[26]~I , instruc_test[26], Single_Cycle, 1
instance = comp, \instruc_test[27]~I , instruc_test[27], Single_Cycle, 1
instance = comp, \instruc_test[28]~I , instruc_test[28], Single_Cycle, 1
instance = comp, \instruc_test[29]~I , instruc_test[29], Single_Cycle, 1
instance = comp, \instruc_test[30]~I , instruc_test[30], Single_Cycle, 1
instance = comp, \instruc_test[31]~I , instruc_test[31], Single_Cycle, 1
instance = comp, \wb_data[0]~I , wb_data[0], Single_Cycle, 1
instance = comp, \wb_data[1]~I , wb_data[1], Single_Cycle, 1
instance = comp, \wb_data[2]~I , wb_data[2], Single_Cycle, 1
instance = comp, \wb_data[3]~I , wb_data[3], Single_Cycle, 1
instance = comp, \wb_data[4]~I , wb_data[4], Single_Cycle, 1
instance = comp, \wb_data[5]~I , wb_data[5], Single_Cycle, 1
instance = comp, \wb_data[6]~I , wb_data[6], Single_Cycle, 1
instance = comp, \wb_data[7]~I , wb_data[7], Single_Cycle, 1
instance = comp, \wb_data[8]~I , wb_data[8], Single_Cycle, 1
instance = comp, \wb_data[9]~I , wb_data[9], Single_Cycle, 1
instance = comp, \wb_data[10]~I , wb_data[10], Single_Cycle, 1
instance = comp, \wb_data[11]~I , wb_data[11], Single_Cycle, 1
instance = comp, \wb_data[12]~I , wb_data[12], Single_Cycle, 1
instance = comp, \wb_data[13]~I , wb_data[13], Single_Cycle, 1
instance = comp, \wb_data[14]~I , wb_data[14], Single_Cycle, 1
instance = comp, \wb_data[15]~I , wb_data[15], Single_Cycle, 1
instance = comp, \wb_data[16]~I , wb_data[16], Single_Cycle, 1
instance = comp, \wb_data[17]~I , wb_data[17], Single_Cycle, 1
instance = comp, \wb_data[18]~I , wb_data[18], Single_Cycle, 1
instance = comp, \wb_data[19]~I , wb_data[19], Single_Cycle, 1
instance = comp, \wb_data[20]~I , wb_data[20], Single_Cycle, 1
instance = comp, \wb_data[21]~I , wb_data[21], Single_Cycle, 1
instance = comp, \wb_data[22]~I , wb_data[22], Single_Cycle, 1
instance = comp, \wb_data[23]~I , wb_data[23], Single_Cycle, 1
instance = comp, \wb_data[24]~I , wb_data[24], Single_Cycle, 1
instance = comp, \wb_data[25]~I , wb_data[25], Single_Cycle, 1
instance = comp, \wb_data[26]~I , wb_data[26], Single_Cycle, 1
instance = comp, \wb_data[27]~I , wb_data[27], Single_Cycle, 1
instance = comp, \wb_data[28]~I , wb_data[28], Single_Cycle, 1
instance = comp, \wb_data[29]~I , wb_data[29], Single_Cycle, 1
instance = comp, \wb_data[30]~I , wb_data[30], Single_Cycle, 1
instance = comp, \wb_data[31]~I , wb_data[31], Single_Cycle, 1
instance = comp, \alu_data[0]~I , alu_data[0], Single_Cycle, 1
instance = comp, \alu_data[1]~I , alu_data[1], Single_Cycle, 1
instance = comp, \alu_data[2]~I , alu_data[2], Single_Cycle, 1
instance = comp, \alu_data[3]~I , alu_data[3], Single_Cycle, 1
instance = comp, \alu_data[4]~I , alu_data[4], Single_Cycle, 1
instance = comp, \alu_data[5]~I , alu_data[5], Single_Cycle, 1
instance = comp, \alu_data[6]~I , alu_data[6], Single_Cycle, 1
instance = comp, \alu_data[7]~I , alu_data[7], Single_Cycle, 1
instance = comp, \alu_data[8]~I , alu_data[8], Single_Cycle, 1
instance = comp, \alu_data[9]~I , alu_data[9], Single_Cycle, 1
instance = comp, \alu_data[10]~I , alu_data[10], Single_Cycle, 1
instance = comp, \alu_data[11]~I , alu_data[11], Single_Cycle, 1
instance = comp, \alu_data[12]~I , alu_data[12], Single_Cycle, 1
instance = comp, \alu_data[13]~I , alu_data[13], Single_Cycle, 1
instance = comp, \alu_data[14]~I , alu_data[14], Single_Cycle, 1
instance = comp, \alu_data[15]~I , alu_data[15], Single_Cycle, 1
instance = comp, \alu_data[16]~I , alu_data[16], Single_Cycle, 1
instance = comp, \alu_data[17]~I , alu_data[17], Single_Cycle, 1
instance = comp, \alu_data[18]~I , alu_data[18], Single_Cycle, 1
instance = comp, \alu_data[19]~I , alu_data[19], Single_Cycle, 1
instance = comp, \alu_data[20]~I , alu_data[20], Single_Cycle, 1
instance = comp, \alu_data[21]~I , alu_data[21], Single_Cycle, 1
instance = comp, \alu_data[22]~I , alu_data[22], Single_Cycle, 1
instance = comp, \alu_data[23]~I , alu_data[23], Single_Cycle, 1
instance = comp, \alu_data[24]~I , alu_data[24], Single_Cycle, 1
instance = comp, \alu_data[25]~I , alu_data[25], Single_Cycle, 1
instance = comp, \alu_data[26]~I , alu_data[26], Single_Cycle, 1
instance = comp, \alu_data[27]~I , alu_data[27], Single_Cycle, 1
instance = comp, \alu_data[28]~I , alu_data[28], Single_Cycle, 1
instance = comp, \alu_data[29]~I , alu_data[29], Single_Cycle, 1
instance = comp, \alu_data[30]~I , alu_data[30], Single_Cycle, 1
instance = comp, \alu_data[31]~I , alu_data[31], Single_Cycle, 1
instance = comp, \ld_data[0]~I , ld_data[0], Single_Cycle, 1
instance = comp, \ld_data[1]~I , ld_data[1], Single_Cycle, 1
instance = comp, \ld_data[2]~I , ld_data[2], Single_Cycle, 1
instance = comp, \ld_data[3]~I , ld_data[3], Single_Cycle, 1
instance = comp, \ld_data[4]~I , ld_data[4], Single_Cycle, 1
instance = comp, \ld_data[5]~I , ld_data[5], Single_Cycle, 1
instance = comp, \ld_data[6]~I , ld_data[6], Single_Cycle, 1
instance = comp, \ld_data[7]~I , ld_data[7], Single_Cycle, 1
instance = comp, \ld_data[8]~I , ld_data[8], Single_Cycle, 1
instance = comp, \ld_data[9]~I , ld_data[9], Single_Cycle, 1
instance = comp, \ld_data[10]~I , ld_data[10], Single_Cycle, 1
instance = comp, \ld_data[11]~I , ld_data[11], Single_Cycle, 1
instance = comp, \ld_data[12]~I , ld_data[12], Single_Cycle, 1
instance = comp, \ld_data[13]~I , ld_data[13], Single_Cycle, 1
instance = comp, \ld_data[14]~I , ld_data[14], Single_Cycle, 1
instance = comp, \ld_data[15]~I , ld_data[15], Single_Cycle, 1
instance = comp, \ld_data[16]~I , ld_data[16], Single_Cycle, 1
instance = comp, \ld_data[17]~I , ld_data[17], Single_Cycle, 1
instance = comp, \ld_data[18]~I , ld_data[18], Single_Cycle, 1
instance = comp, \ld_data[19]~I , ld_data[19], Single_Cycle, 1
instance = comp, \ld_data[20]~I , ld_data[20], Single_Cycle, 1
instance = comp, \ld_data[21]~I , ld_data[21], Single_Cycle, 1
instance = comp, \ld_data[22]~I , ld_data[22], Single_Cycle, 1
instance = comp, \ld_data[23]~I , ld_data[23], Single_Cycle, 1
instance = comp, \ld_data[24]~I , ld_data[24], Single_Cycle, 1
instance = comp, \ld_data[25]~I , ld_data[25], Single_Cycle, 1
instance = comp, \ld_data[26]~I , ld_data[26], Single_Cycle, 1
instance = comp, \ld_data[27]~I , ld_data[27], Single_Cycle, 1
instance = comp, \ld_data[28]~I , ld_data[28], Single_Cycle, 1
instance = comp, \ld_data[29]~I , ld_data[29], Single_Cycle, 1
instance = comp, \ld_data[30]~I , ld_data[30], Single_Cycle, 1
instance = comp, \ld_data[31]~I , ld_data[31], Single_Cycle, 1
instance = comp, \r26[0]~I , r26[0], Single_Cycle, 1
instance = comp, \r26[1]~I , r26[1], Single_Cycle, 1
instance = comp, \r26[2]~I , r26[2], Single_Cycle, 1
instance = comp, \r26[3]~I , r26[3], Single_Cycle, 1
instance = comp, \r26[4]~I , r26[4], Single_Cycle, 1
instance = comp, \r26[5]~I , r26[5], Single_Cycle, 1
instance = comp, \r26[6]~I , r26[6], Single_Cycle, 1
instance = comp, \r26[7]~I , r26[7], Single_Cycle, 1
instance = comp, \r26[8]~I , r26[8], Single_Cycle, 1
instance = comp, \r26[9]~I , r26[9], Single_Cycle, 1
instance = comp, \r26[10]~I , r26[10], Single_Cycle, 1
instance = comp, \r26[11]~I , r26[11], Single_Cycle, 1
instance = comp, \r26[12]~I , r26[12], Single_Cycle, 1
instance = comp, \r26[13]~I , r26[13], Single_Cycle, 1
instance = comp, \r26[14]~I , r26[14], Single_Cycle, 1
instance = comp, \r26[15]~I , r26[15], Single_Cycle, 1
instance = comp, \r26[16]~I , r26[16], Single_Cycle, 1
instance = comp, \r26[17]~I , r26[17], Single_Cycle, 1
instance = comp, \r26[18]~I , r26[18], Single_Cycle, 1
instance = comp, \r26[19]~I , r26[19], Single_Cycle, 1
instance = comp, \r26[20]~I , r26[20], Single_Cycle, 1
instance = comp, \r26[21]~I , r26[21], Single_Cycle, 1
instance = comp, \r26[22]~I , r26[22], Single_Cycle, 1
instance = comp, \r26[23]~I , r26[23], Single_Cycle, 1
instance = comp, \r26[24]~I , r26[24], Single_Cycle, 1
instance = comp, \r26[25]~I , r26[25], Single_Cycle, 1
instance = comp, \r26[26]~I , r26[26], Single_Cycle, 1
instance = comp, \r26[27]~I , r26[27], Single_Cycle, 1
instance = comp, \r26[28]~I , r26[28], Single_Cycle, 1
instance = comp, \r26[29]~I , r26[29], Single_Cycle, 1
instance = comp, \r26[30]~I , r26[30], Single_Cycle, 1
instance = comp, \r26[31]~I , r26[31], Single_Cycle, 1
instance = comp, \r25[0]~I , r25[0], Single_Cycle, 1
instance = comp, \r25[1]~I , r25[1], Single_Cycle, 1
instance = comp, \r25[2]~I , r25[2], Single_Cycle, 1
instance = comp, \r25[3]~I , r25[3], Single_Cycle, 1
instance = comp, \r25[4]~I , r25[4], Single_Cycle, 1
instance = comp, \r25[5]~I , r25[5], Single_Cycle, 1
instance = comp, \r25[6]~I , r25[6], Single_Cycle, 1
instance = comp, \r25[7]~I , r25[7], Single_Cycle, 1
instance = comp, \r25[8]~I , r25[8], Single_Cycle, 1
instance = comp, \r25[9]~I , r25[9], Single_Cycle, 1
instance = comp, \r25[10]~I , r25[10], Single_Cycle, 1
instance = comp, \r25[11]~I , r25[11], Single_Cycle, 1
instance = comp, \r25[12]~I , r25[12], Single_Cycle, 1
instance = comp, \r25[13]~I , r25[13], Single_Cycle, 1
instance = comp, \r25[14]~I , r25[14], Single_Cycle, 1
instance = comp, \r25[15]~I , r25[15], Single_Cycle, 1
instance = comp, \r25[16]~I , r25[16], Single_Cycle, 1
instance = comp, \r25[17]~I , r25[17], Single_Cycle, 1
instance = comp, \r25[18]~I , r25[18], Single_Cycle, 1
instance = comp, \r25[19]~I , r25[19], Single_Cycle, 1
instance = comp, \r25[20]~I , r25[20], Single_Cycle, 1
instance = comp, \r25[21]~I , r25[21], Single_Cycle, 1
instance = comp, \r25[22]~I , r25[22], Single_Cycle, 1
instance = comp, \r25[23]~I , r25[23], Single_Cycle, 1
instance = comp, \r25[24]~I , r25[24], Single_Cycle, 1
instance = comp, \r25[25]~I , r25[25], Single_Cycle, 1
instance = comp, \r25[26]~I , r25[26], Single_Cycle, 1
instance = comp, \r25[27]~I , r25[27], Single_Cycle, 1
instance = comp, \r25[28]~I , r25[28], Single_Cycle, 1
instance = comp, \r25[29]~I , r25[29], Single_Cycle, 1
instance = comp, \r25[30]~I , r25[30], Single_Cycle, 1
instance = comp, \r25[31]~I , r25[31], Single_Cycle, 1
instance = comp, \clk_i~I , clk_i, Single_Cycle, 1
