# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../mycpu_design.srcs/sources_1/ip/cpu_clk" \
"tb_datapath_1_func_impl.v" \
"../../../../../mycpu_design.srcs/sim_1/new/tb_datapath_1.v" \

# Do not sort compile order
nosort
