# 8-bit-Adder_Subtractor-Design-Unit-using-Verilog-HDL-in-NCSim-Cadence