// Seed: 1101036508
module module_0 (
    input tri1 id_0,
    output supply1 id_1
);
  always @(1 or posedge 1) begin : LABEL_0
    id_1 = id_0;
  end
endmodule
module module_1 (
    output tri0 id_0,
    output supply0 id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    input wire id_7,
    input supply0 id_8,
    output tri1 id_9,
    input supply0 id_10,
    input tri1 id_11,
    input tri1 id_12,
    input wor id_13,
    output supply1 id_14
);
  module_0 modCall_1 (
      id_8,
      id_14
  );
  assign modCall_1.id_1 = 0;
  wire id_16;
endmodule
