Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Sep 20 10:51:59 2024
| Host         : DESKTOP-MK895J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    9           
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: frec_div_1seg/clkout_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: frec_div_segment/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.463        0.000                      0                  379        0.150        0.000                      0                  379        4.500        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.463        0.000                      0                  379        0.150        0.000                      0                  379        4.500        0.000                       0                   233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.014ns (20.488%)  route 3.935ns (79.512%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.646     5.249    FSM_Boton_IZQ/CLK
    SLICE_X10Y91         FDRE                                         r  FSM_Boton_IZQ/t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  FSM_Boton_IZQ/t_reg[17]/Q
                         net (fo=5, routed)           1.295     7.062    FSM_Boton_IZQ/t_reg_n_0_[17]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.186 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0/O
                         net (fo=2, routed)           0.826     8.012    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.136 r  FSM_Boton_IZQ/t[26]_i_9__0/O
                         net (fo=2, routed)           0.300     8.436    FSM_Boton_IZQ/t[26]_i_9__0_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.560 r  FSM_Boton_IZQ/t[26]_i_4__0/O
                         net (fo=2, routed)           0.636     9.196    FSM_Boton_IZQ/t[26]_i_4__0_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.878    10.198    FSM_Boton_IZQ/t[26]
    SLICE_X10Y87         FDRE                                         r  FSM_Boton_IZQ/t_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.523    14.946    FSM_Boton_IZQ/CLK
    SLICE_X10Y87         FDRE                                         r  FSM_Boton_IZQ/t_reg[1]/C
                         clock pessimism              0.275    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y87         FDRE (Setup_fdre_C_R)       -0.524    14.661    FSM_Boton_IZQ/t_reg[1]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.014ns (20.488%)  route 3.935ns (79.512%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.646     5.249    FSM_Boton_IZQ/CLK
    SLICE_X10Y91         FDRE                                         r  FSM_Boton_IZQ/t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  FSM_Boton_IZQ/t_reg[17]/Q
                         net (fo=5, routed)           1.295     7.062    FSM_Boton_IZQ/t_reg_n_0_[17]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.186 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0/O
                         net (fo=2, routed)           0.826     8.012    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.136 r  FSM_Boton_IZQ/t[26]_i_9__0/O
                         net (fo=2, routed)           0.300     8.436    FSM_Boton_IZQ/t[26]_i_9__0_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.560 r  FSM_Boton_IZQ/t[26]_i_4__0/O
                         net (fo=2, routed)           0.636     9.196    FSM_Boton_IZQ/t[26]_i_4__0_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.878    10.198    FSM_Boton_IZQ/t[26]
    SLICE_X10Y87         FDRE                                         r  FSM_Boton_IZQ/t_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.523    14.946    FSM_Boton_IZQ/CLK
    SLICE_X10Y87         FDRE                                         r  FSM_Boton_IZQ/t_reg[2]/C
                         clock pessimism              0.275    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y87         FDRE (Setup_fdre_C_R)       -0.524    14.661    FSM_Boton_IZQ/t_reg[2]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.014ns (20.488%)  route 3.935ns (79.512%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.646     5.249    FSM_Boton_IZQ/CLK
    SLICE_X10Y91         FDRE                                         r  FSM_Boton_IZQ/t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  FSM_Boton_IZQ/t_reg[17]/Q
                         net (fo=5, routed)           1.295     7.062    FSM_Boton_IZQ/t_reg_n_0_[17]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.186 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0/O
                         net (fo=2, routed)           0.826     8.012    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.136 r  FSM_Boton_IZQ/t[26]_i_9__0/O
                         net (fo=2, routed)           0.300     8.436    FSM_Boton_IZQ/t[26]_i_9__0_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.560 r  FSM_Boton_IZQ/t[26]_i_4__0/O
                         net (fo=2, routed)           0.636     9.196    FSM_Boton_IZQ/t[26]_i_4__0_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.878    10.198    FSM_Boton_IZQ/t[26]
    SLICE_X10Y87         FDRE                                         r  FSM_Boton_IZQ/t_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.523    14.946    FSM_Boton_IZQ/CLK
    SLICE_X10Y87         FDRE                                         r  FSM_Boton_IZQ/t_reg[3]/C
                         clock pessimism              0.275    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y87         FDRE (Setup_fdre_C_R)       -0.524    14.661    FSM_Boton_IZQ/t_reg[3]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.463ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 1.014ns (20.488%)  route 3.935ns (79.512%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.646     5.249    FSM_Boton_IZQ/CLK
    SLICE_X10Y91         FDRE                                         r  FSM_Boton_IZQ/t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  FSM_Boton_IZQ/t_reg[17]/Q
                         net (fo=5, routed)           1.295     7.062    FSM_Boton_IZQ/t_reg_n_0_[17]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.186 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0/O
                         net (fo=2, routed)           0.826     8.012    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.136 r  FSM_Boton_IZQ/t[26]_i_9__0/O
                         net (fo=2, routed)           0.300     8.436    FSM_Boton_IZQ/t[26]_i_9__0_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.560 r  FSM_Boton_IZQ/t[26]_i_4__0/O
                         net (fo=2, routed)           0.636     9.196    FSM_Boton_IZQ/t[26]_i_4__0_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.878    10.198    FSM_Boton_IZQ/t[26]
    SLICE_X10Y87         FDRE                                         r  FSM_Boton_IZQ/t_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.523    14.946    FSM_Boton_IZQ/CLK
    SLICE_X10Y87         FDRE                                         r  FSM_Boton_IZQ/t_reg[4]/C
                         clock pessimism              0.275    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X10Y87         FDRE (Setup_fdre_C_R)       -0.524    14.661    FSM_Boton_IZQ/t_reg[4]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.463    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.014ns (20.693%)  route 3.886ns (79.307%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.646     5.249    FSM_Boton_IZQ/CLK
    SLICE_X10Y91         FDRE                                         r  FSM_Boton_IZQ/t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  FSM_Boton_IZQ/t_reg[17]/Q
                         net (fo=5, routed)           1.295     7.062    FSM_Boton_IZQ/t_reg_n_0_[17]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.186 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0/O
                         net (fo=2, routed)           0.826     8.012    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.136 r  FSM_Boton_IZQ/t[26]_i_9__0/O
                         net (fo=2, routed)           0.300     8.436    FSM_Boton_IZQ/t[26]_i_9__0_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.560 r  FSM_Boton_IZQ/t[26]_i_4__0/O
                         net (fo=2, routed)           0.636     9.196    FSM_Boton_IZQ/t[26]_i_4__0_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.829    10.149    FSM_Boton_IZQ/t[26]
    SLICE_X10Y88         FDRE                                         r  FSM_Boton_IZQ/t_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.524    14.947    FSM_Boton_IZQ/CLK
    SLICE_X10Y88         FDRE                                         r  FSM_Boton_IZQ/t_reg[5]/C
                         clock pessimism              0.275    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    14.662    FSM_Boton_IZQ/t_reg[5]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.014ns (20.693%)  route 3.886ns (79.307%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.646     5.249    FSM_Boton_IZQ/CLK
    SLICE_X10Y91         FDRE                                         r  FSM_Boton_IZQ/t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  FSM_Boton_IZQ/t_reg[17]/Q
                         net (fo=5, routed)           1.295     7.062    FSM_Boton_IZQ/t_reg_n_0_[17]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.186 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0/O
                         net (fo=2, routed)           0.826     8.012    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.136 r  FSM_Boton_IZQ/t[26]_i_9__0/O
                         net (fo=2, routed)           0.300     8.436    FSM_Boton_IZQ/t[26]_i_9__0_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.560 r  FSM_Boton_IZQ/t[26]_i_4__0/O
                         net (fo=2, routed)           0.636     9.196    FSM_Boton_IZQ/t[26]_i_4__0_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.829    10.149    FSM_Boton_IZQ/t[26]
    SLICE_X10Y88         FDRE                                         r  FSM_Boton_IZQ/t_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.524    14.947    FSM_Boton_IZQ/CLK
    SLICE_X10Y88         FDRE                                         r  FSM_Boton_IZQ/t_reg[6]/C
                         clock pessimism              0.275    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    14.662    FSM_Boton_IZQ/t_reg[6]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.014ns (20.693%)  route 3.886ns (79.307%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.646     5.249    FSM_Boton_IZQ/CLK
    SLICE_X10Y91         FDRE                                         r  FSM_Boton_IZQ/t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  FSM_Boton_IZQ/t_reg[17]/Q
                         net (fo=5, routed)           1.295     7.062    FSM_Boton_IZQ/t_reg_n_0_[17]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.186 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0/O
                         net (fo=2, routed)           0.826     8.012    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.136 r  FSM_Boton_IZQ/t[26]_i_9__0/O
                         net (fo=2, routed)           0.300     8.436    FSM_Boton_IZQ/t[26]_i_9__0_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.560 r  FSM_Boton_IZQ/t[26]_i_4__0/O
                         net (fo=2, routed)           0.636     9.196    FSM_Boton_IZQ/t[26]_i_4__0_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.829    10.149    FSM_Boton_IZQ/t[26]
    SLICE_X10Y88         FDRE                                         r  FSM_Boton_IZQ/t_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.524    14.947    FSM_Boton_IZQ/CLK
    SLICE_X10Y88         FDRE                                         r  FSM_Boton_IZQ/t_reg[7]/C
                         clock pessimism              0.275    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    14.662    FSM_Boton_IZQ/t_reg[7]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.014ns (20.693%)  route 3.886ns (79.307%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.646     5.249    FSM_Boton_IZQ/CLK
    SLICE_X10Y91         FDRE                                         r  FSM_Boton_IZQ/t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  FSM_Boton_IZQ/t_reg[17]/Q
                         net (fo=5, routed)           1.295     7.062    FSM_Boton_IZQ/t_reg_n_0_[17]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.186 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0/O
                         net (fo=2, routed)           0.826     8.012    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.136 r  FSM_Boton_IZQ/t[26]_i_9__0/O
                         net (fo=2, routed)           0.300     8.436    FSM_Boton_IZQ/t[26]_i_9__0_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.560 r  FSM_Boton_IZQ/t[26]_i_4__0/O
                         net (fo=2, routed)           0.636     9.196    FSM_Boton_IZQ/t[26]_i_4__0_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.829    10.149    FSM_Boton_IZQ/t[26]
    SLICE_X10Y88         FDRE                                         r  FSM_Boton_IZQ/t_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.524    14.947    FSM_Boton_IZQ/CLK
    SLICE_X10Y88         FDRE                                         r  FSM_Boton_IZQ/t_reg[8]/C
                         clock pessimism              0.275    15.222    
                         clock uncertainty           -0.035    15.186    
    SLICE_X10Y88         FDRE (Setup_fdre_C_R)       -0.524    14.662    FSM_Boton_IZQ/t_reg[8]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.014ns (20.681%)  route 3.889ns (79.319%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.646     5.249    FSM_Boton_IZQ/CLK
    SLICE_X10Y91         FDRE                                         r  FSM_Boton_IZQ/t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  FSM_Boton_IZQ/t_reg[17]/Q
                         net (fo=5, routed)           1.295     7.062    FSM_Boton_IZQ/t_reg_n_0_[17]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.186 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0/O
                         net (fo=2, routed)           0.826     8.012    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.136 r  FSM_Boton_IZQ/t[26]_i_9__0/O
                         net (fo=2, routed)           0.300     8.436    FSM_Boton_IZQ/t[26]_i_9__0_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.560 r  FSM_Boton_IZQ/t[26]_i_4__0/O
                         net (fo=2, routed)           0.636     9.196    FSM_Boton_IZQ/t[26]_i_4__0_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.831    10.152    FSM_Boton_IZQ/t[26]
    SLICE_X10Y93         FDRE                                         r  FSM_Boton_IZQ/t_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.527    14.950    FSM_Boton_IZQ/CLK
    SLICE_X10Y93         FDRE                                         r  FSM_Boton_IZQ/t_reg[25]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524    14.665    FSM_Boton_IZQ/t_reg[25]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 FSM_Boton_IZQ/t_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_Boton_IZQ/t_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.014ns (20.681%)  route 3.889ns (79.319%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.646     5.249    FSM_Boton_IZQ/CLK
    SLICE_X10Y91         FDRE                                         r  FSM_Boton_IZQ/t_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDRE (Prop_fdre_C_Q)         0.518     5.767 r  FSM_Boton_IZQ/t_reg[17]/Q
                         net (fo=5, routed)           1.295     7.062    FSM_Boton_IZQ/t_reg_n_0_[17]
    SLICE_X11Y89         LUT5 (Prop_lut5_I1_O)        0.124     7.186 r  FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0/O
                         net (fo=2, routed)           0.826     8.012    FSM_Boton_IZQ/FSM_sequential_CurrentState[0]_i_7__0_n_0
    SLICE_X11Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.136 r  FSM_Boton_IZQ/t[26]_i_9__0/O
                         net (fo=2, routed)           0.300     8.436    FSM_Boton_IZQ/t[26]_i_9__0_n_0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.124     8.560 r  FSM_Boton_IZQ/t[26]_i_4__0/O
                         net (fo=2, routed)           0.636     9.196    FSM_Boton_IZQ/t[26]_i_4__0_n_0
    SLICE_X12Y90         LUT6 (Prop_lut6_I2_O)        0.124     9.320 r  FSM_Boton_IZQ/t[26]_i_1__0/O
                         net (fo=26, routed)          0.831    10.152    FSM_Boton_IZQ/t[26]
    SLICE_X10Y93         FDRE                                         r  FSM_Boton_IZQ/t_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.527    14.950    FSM_Boton_IZQ/CLK
    SLICE_X10Y93         FDRE                                         r  FSM_Boton_IZQ/t_reg[26]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.524    14.665    FSM_Boton_IZQ/t_reg[26]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                  4.514    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 BOTON_IZQ/delay_timer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOTON_IZQ/delay_timer_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.575     1.494    BOTON_IZQ/CLK
    SLICE_X13Y94         FDRE                                         r  BOTON_IZQ/delay_timer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y94         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  BOTON_IZQ/delay_timer_reg[5]/Q
                         net (fo=6, routed)           0.098     1.734    BOTON_IZQ/delay_timer_reg[5]
    SLICE_X12Y94         LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  BOTON_IZQ/delay_timer[9]_i_2/O
                         net (fo=1, routed)           0.000     1.779    BOTON_IZQ/p_0_in__0[9]
    SLICE_X12Y94         FDRE                                         r  BOTON_IZQ/delay_timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.846     2.011    BOTON_IZQ/CLK
    SLICE_X12Y94         FDRE                                         r  BOTON_IZQ/delay_timer_reg[9]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X12Y94         FDRE (Hold_fdre_C_D)         0.121     1.628    BOTON_IZQ/delay_timer_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 MARCADORDEHORA/T2_rom_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[2]_inv/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.599     1.518    MARCADORDEHORA/CLK
    SLICE_X7Y85          FDRE                                         r  MARCADORDEHORA/T2_rom_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  MARCADORDEHORA/T2_rom_reg[4]/Q
                         net (fo=5, routed)           0.102     1.761    MARCADORDEHORA/T2[4]
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  MARCADORDEHORA/FSM_onehot_CurrentState[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.806    FSM_tiempo/FSM_onehot_CurrentState_reg[2]_inv_0
    SLICE_X6Y85          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     2.034    FSM_tiempo/CLK
    SLICE_X6Y85          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[2]_inv/C
                         clock pessimism             -0.502     1.531    
    SLICE_X6Y85          FDSE (Hold_fdse_C_D)         0.120     1.651    FSM_tiempo/FSM_onehot_CurrentState_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Double_Dabble_segundos/shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble_segundos/bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.680%)  route 0.149ns (51.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.596     1.515    Double_Dabble_segundos/CLK
    SLICE_X4Y81          FDRE                                         r  Double_Dabble_segundos/shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Double_Dabble_segundos/shift_reg[1]/Q
                         net (fo=5, routed)           0.149     1.805    Double_Dabble_segundos/shift_reg_n_0_[1]
    SLICE_X0Y81          FDRE                                         r  Double_Dabble_segundos/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     2.033    Double_Dabble_segundos/CLK
    SLICE_X0Y81          FDRE                                         r  Double_Dabble_segundos/bcd_reg[2]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.070     1.623    Double_Dabble_segundos/bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Double_Dabble_horas/shift_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble_horas/bcd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.651%)  route 0.161ns (53.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.600     1.519    Double_Dabble_horas/CLK
    SLICE_X0Y84          FDRE                                         r  Double_Dabble_horas/shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Double_Dabble_horas/shift_reg[0]/Q
                         net (fo=6, routed)           0.161     1.822    Double_Dabble_horas/shift_reg_n_0_[0]
    SLICE_X4Y84          FDRE                                         r  Double_Dabble_horas/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     2.033    Double_Dabble_horas/CLK
    SLICE_X4Y84          FDRE                                         r  Double_Dabble_horas/bcd_reg[1]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.066     1.619    Double_Dabble_horas/bcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.284%)  route 0.150ns (44.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.600     1.519    FSM_tiempo/CLK
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.150     1.811    FSM_Boton_DER/FSM_onehot_CurrentState_reg[3]_0[1]
    SLICE_X6Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.856 r  FSM_Boton_DER/FSM_onehot_CurrentState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.856    FSM_tiempo/FSM_onehot_CurrentState_reg[3]_0[1]
    SLICE_X6Y86          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     2.034    FSM_tiempo/CLK
    SLICE_X6Y86          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.120     1.653    FSM_tiempo/FSM_onehot_CurrentState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Double_Dabble_segundos/shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble_segundos/bcd_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.577%)  route 0.149ns (51.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.596     1.515    Double_Dabble_segundos/CLK
    SLICE_X4Y81          FDRE                                         r  Double_Dabble_segundos/shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Double_Dabble_segundos/shift_reg[3]/Q
                         net (fo=4, routed)           0.149     1.806    Double_Dabble_segundos/shift_reg_n_0_[3]
    SLICE_X4Y82          FDRE                                         r  Double_Dabble_segundos/bcd_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.866     2.031    Double_Dabble_segundos/CLK
    SLICE_X4Y82          FDRE                                         r  Double_Dabble_segundos/bcd_reg[4]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.070     1.600    Double_Dabble_segundos/bcd_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Double_Dabble_segundos/shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble_segundos/bcd_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.969%)  route 0.147ns (51.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.596     1.515    Double_Dabble_segundos/CLK
    SLICE_X0Y80          FDRE                                         r  Double_Dabble_segundos/shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Double_Dabble_segundos/shift_reg[4]/Q
                         net (fo=6, routed)           0.147     1.803    Double_Dabble_segundos/p_0_in[0]
    SLICE_X0Y81          FDRE                                         r  Double_Dabble_segundos/bcd_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     2.033    Double_Dabble_segundos/CLK
    SLICE_X0Y81          FDRE                                         r  Double_Dabble_segundos/bcd_reg[5]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.066     1.596    Double_Dabble_segundos/bcd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Double_Dabble_minutos/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble_minutos/shift_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.395%)  route 0.183ns (49.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.598     1.517    Double_Dabble_minutos/CLK
    SLICE_X4Y83          FDRE                                         r  Double_Dabble_minutos/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Double_Dabble_minutos/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.183     1.841    Double_Dabble_minutos/state[2]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.886 r  Double_Dabble_minutos/shift[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.886    Double_Dabble_minutos/shift[4]_i_1__0_n_0
    SLICE_X2Y83          FDRE                                         r  Double_Dabble_minutos/shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.870     2.035    Double_Dabble_minutos/CLK
    SLICE_X2Y83          FDRE                                         r  Double_Dabble_minutos/shift_reg[4]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.676    Double_Dabble_minutos/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Double_Dabble_minutos/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble_minutos/shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.395%)  route 0.183ns (49.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.598     1.517    Double_Dabble_minutos/CLK
    SLICE_X4Y83          FDRE                                         r  Double_Dabble_minutos/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Double_Dabble_minutos/FSM_onehot_state_reg[2]/Q
                         net (fo=13, routed)          0.183     1.841    Double_Dabble_minutos/state[2]
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.045     1.886 r  Double_Dabble_minutos/shift[7]_i_2__0/O
                         net (fo=1, routed)           0.000     1.886    Double_Dabble_minutos/shift[7]_i_2__0_n_0
    SLICE_X2Y83          FDRE                                         r  Double_Dabble_minutos/shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.870     2.035    Double_Dabble_minutos/CLK
    SLICE_X2Y83          FDRE                                         r  Double_Dabble_minutos/shift_reg[7]/C
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.121     1.676    Double_Dabble_minutos/shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Double_Dabble_horas/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Double_Dabble_horas/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.600     1.519    Double_Dabble_horas/CLK
    SLICE_X2Y84          FDRE                                         r  Double_Dabble_horas/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.148     1.667 r  Double_Dabble_horas/counter_reg[3]/Q
                         net (fo=6, routed)           0.086     1.753    Double_Dabble_horas/sel0[3]
    SLICE_X2Y84          LUT6 (Prop_lut6_I0_O)        0.098     1.851 r  Double_Dabble_horas/counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.851    Double_Dabble_horas/counter[4]_i_1__1_n_0
    SLICE_X2Y84          FDRE                                         r  Double_Dabble_horas/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.871     2.036    Double_Dabble_horas/CLK
    SLICE_X2Y84          FDRE                                         r  Double_Dabble_horas/counter_reg[4]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.121     1.640    Double_Dabble_horas/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     BOTON_DER/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     BOTON_DER/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     BOTON_DER/PB_sync_aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y90     BOTON_DER/PB_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y89     BOTON_DER/delay_timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y89     BOTON_DER/delay_timer_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     BOTON_DER/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     BOTON_DER/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     BOTON_DER/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     BOTON_DER/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y90     BOTON_DER/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     BOTON_DER/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     BOTON_DER/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     BOTON_DER/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     BOTON_DER/FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.330ns  (logic 4.619ns (44.717%)  route 5.711ns (55.283%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  anodos/count_reg[0]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  anodos/count_reg[0]/Q
                         net (fo=19, routed)          1.020     1.476    Double_Dabble_horas/segmentos_OBUF[6]_inst_i_2[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     1.600 r  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.787     2.387    anodos/segmentos_OBUF[2]_inst_i_1_4
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.511 r  anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.007     3.518    anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.152     3.670 r  anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.897     6.567    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763    10.330 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.330    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.209ns  (logic 4.641ns (45.459%)  route 5.568ns (54.541%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  anodos/count_reg[0]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  anodos/count_reg[0]/Q
                         net (fo=19, routed)          1.052     1.508    Double_Dabble_horas/segmentos_OBUF[6]_inst_i_2[0]
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     1.632 r  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.636     2.268    anodos/segmentos_OBUF[2]_inst_i_1_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.392 r  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.012     3.403    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.152     3.555 r  anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.869     6.424    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    10.209 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.209    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.037ns  (logic 4.378ns (43.621%)  route 5.659ns (56.379%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  anodos/count_reg[0]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  anodos/count_reg[0]/Q
                         net (fo=19, routed)          1.020     1.476    Double_Dabble_horas/segmentos_OBUF[6]_inst_i_2[0]
    SLICE_X1Y83          LUT6 (Prop_lut6_I4_O)        0.124     1.600 r  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.787     2.387    anodos/segmentos_OBUF[2]_inst_i_1_4
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.511 r  anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.007     3.518    anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     3.642 r  anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.845     6.487    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.037 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.037    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.728ns  (logic 4.098ns (42.122%)  route 5.630ns (57.878%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  anodos/count_reg[1]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  anodos/count_reg[1]/Q
                         net (fo=18, routed)          0.911     1.367    anodos/Q[1]
    SLICE_X3Y84          LUT3 (Prop_lut3_I0_O)        0.124     1.491 r  anodos/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.719     6.210    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.728 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.728    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.387ns  (logic 4.389ns (46.753%)  route 4.998ns (53.247%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  anodos/count_reg[0]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  anodos/count_reg[0]/Q
                         net (fo=19, routed)          1.052     1.508    Double_Dabble_horas/segmentos_OBUF[6]_inst_i_2[0]
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     1.632 r  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.636     2.268    anodos/segmentos_OBUF[2]_inst_i_1_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.392 r  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.012     3.403    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.124     3.527 r  anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.299     5.826    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.387 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.387    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.282ns  (logic 4.553ns (49.051%)  route 4.729ns (50.949%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  anodos/count_reg[0]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  anodos/count_reg[0]/Q
                         net (fo=19, routed)          1.052     1.508    Double_Dabble_horas/segmentos_OBUF[6]_inst_i_2[0]
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     1.632 f  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.636     2.268    anodos/segmentos_OBUF[2]_inst_i_1_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.392 f  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.790     3.182    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I1_O)        0.153     3.335 r  anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.251     5.586    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.696     9.282 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.282    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.782ns  (logic 4.362ns (49.665%)  route 4.420ns (50.335%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  anodos/count_reg[0]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  anodos/count_reg[0]/Q
                         net (fo=19, routed)          1.052     1.508    Double_Dabble_horas/segmentos_OBUF[6]_inst_i_2[0]
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     1.632 r  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.636     2.268    anodos/segmentos_OBUF[2]_inst_i_1_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.392 r  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.790     3.182    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124     3.306 r  anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.943     5.248    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.782 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.782    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.776ns  (logic 4.365ns (49.743%)  route 4.410ns (50.257%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  anodos/count_reg[0]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  anodos/count_reg[0]/Q
                         net (fo=19, routed)          1.052     1.508    Double_Dabble_horas/segmentos_OBUF[6]_inst_i_2[0]
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.124     1.632 r  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.636     2.268    anodos/segmentos_OBUF[2]_inst_i_1_0
    SLICE_X3Y82          LUT6 (Prop_lut6_I0_O)        0.124     2.392 r  anodos/segmentos_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.810     3.201    anodos/segmentos_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I1_O)        0.124     3.325 r  anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.913     5.238    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.776 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.776    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            anodos/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 1.631ns (19.610%)  route 6.686ns (80.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=7, routed)           3.482     4.989    frec_div_1seg/CPU_RESETN_IBUF
    SLICE_X8Y93          LUT1 (Prop_lut1_I0_O)        0.124     5.113 f  frec_div_1seg/FSM_onehot_state[4]_i_1/O
                         net (fo=157, routed)         3.204     8.317    anodos/count_reg[2]_0[0]
    SLICE_X3Y84          FDCE                                         f  anodos/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            anodos/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 1.631ns (19.610%)  route 6.686ns (80.390%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=7, routed)           3.482     4.989    frec_div_1seg/CPU_RESETN_IBUF
    SLICE_X8Y93          LUT1 (Prop_lut1_I0_O)        0.124     5.113 f  frec_div_1seg/FSM_onehot_state[4]_i_1/O
                         net (fo=157, routed)         3.204     8.317    anodos/count_reg[2]_0[0]
    SLICE_X3Y84          FDCE                                         f  anodos/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodos/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.183ns (50.344%)  route 0.181ns (49.656%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  anodos/count_reg[2]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  anodos/count_reg[2]/Q
                         net (fo=13, routed)          0.181     0.322    anodos/sel0[4]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.042     0.364 r  anodos/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    anodos/count[2]_i_1__0_n_0
    SLICE_X3Y84          FDCE                                         r  anodos/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[5]/Q
                         net (fo=4, routed)           0.182     0.323    contador_segundos/Q[5]
    SLICE_X7Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.368 r  contador_segundos/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.368    contador_segundos/p_0_in__2[5]
    SLICE_X7Y86          FDCE                                         r  contador_segundos/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.226ns (60.898%)  route 0.145ns (39.102%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  contador_segundos/count_reg[2]/Q
                         net (fo=7, routed)           0.145     0.273    contador_segundos/Q[2]
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.098     0.371 r  contador_segundos/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    contador_segundos/p_0_in__2[3]
    SLICE_X7Y86          FDCE                                         r  contador_segundos/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.232ns (61.520%)  route 0.145ns (38.480%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  contador_segundos/count_reg[2]/Q
                         net (fo=7, routed)           0.145     0.273    contador_segundos/Q[2]
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.104     0.377 r  contador_segundos/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.377    contador_segundos/p_0_in__2[4]
    SLICE_X7Y86          FDCE                                         r  contador_segundos/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  contador_segundos/count_reg[0]/Q
                         net (fo=7, routed)           0.175     0.339    contador_segundos/Q[0]
    SLICE_X8Y86          LUT1 (Prop_lut1_I0_O)        0.045     0.384 r  contador_segundos/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.384    contador_segundos/p_0_in__2[0]
    SLICE_X8Y86          FDCE                                         r  contador_segundos/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.184ns (43.179%)  route 0.242ns (56.821%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[1]/Q
                         net (fo=6, routed)           0.242     0.383    contador_segundos/Q[1]
    SLICE_X7Y86          LUT3 (Prop_lut3_I1_O)        0.043     0.426 r  contador_segundos/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.426    contador_segundos/p_0_in__2[2]
    SLICE_X7Y86          FDCE                                         r  contador_segundos/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            contador_segundos/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[1]/Q
                         net (fo=6, routed)           0.242     0.383    contador_segundos/Q[1]
    SLICE_X7Y86          LUT2 (Prop_lut2_I1_O)        0.045     0.428 r  contador_segundos/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.428    contador_segundos/p_0_in__2[1]
    SLICE_X7Y86          FDCE                                         r  contador_segundos/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodos/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.227%)  route 0.254ns (57.773%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  anodos/count_reg[0]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  anodos/count_reg[0]/Q
                         net (fo=19, routed)          0.254     0.395    anodos/Q[0]
    SLICE_X3Y84          LUT1 (Prop_lut1_I0_O)        0.045     0.440 r  anodos/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.440    anodos/p_0_in[0]
    SLICE_X3Y84          FDCE                                         r  anodos/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anodos/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.511ns  (logic 0.185ns (36.176%)  route 0.326ns (63.824%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  anodos/count_reg[1]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  anodos/count_reg[1]/Q
                         net (fo=18, routed)          0.326     0.467    anodos/Q[1]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.044     0.511 r  anodos/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.511    anodos/p_0_in[1]
    SLICE_X1Y82          FDCE                                         r  anodos/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.502ns (71.116%)  route 0.610ns (28.884%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  anodos/count_reg[2]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  anodos/count_reg[2]/Q
                         net (fo=13, routed)          0.262     0.403    anodos/sel0[4]
    SLICE_X0Y82          LUT3 (Prop_lut3_I2_O)        0.048     0.451 r  anodos/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.348     0.799    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     2.112 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.112    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Double_Dabble_horas/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.423ns  (logic 4.619ns (44.321%)  route 5.803ns (55.679%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     5.320    Double_Dabble_horas/CLK
    SLICE_X1Y83          FDRE                                         r  Double_Dabble_horas/bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  Double_Dabble_horas/bcd_reg[3]/Q
                         net (fo=1, routed)           1.112     6.888    Double_Dabble_horas/h_bcd[3]
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.012 r  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.787     7.799    anodos/segmentos_OBUF[2]_inst_i_1_4
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.007     8.930    anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.152     9.082 r  anodos/segmentos_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.897    11.979    segmentos_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763    15.742 r  segmentos_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.742    segmentos[5]
    R10                                                               r  segmentos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble_horas/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.193ns  (logic 4.639ns (45.514%)  route 5.554ns (54.486%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     5.320    Double_Dabble_horas/CLK
    SLICE_X1Y83          FDRE                                         r  Double_Dabble_horas/bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  Double_Dabble_horas/bcd_reg[3]/Q
                         net (fo=1, routed)           1.112     6.888    Double_Dabble_horas/h_bcd[3]
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.012 r  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.787     7.799    anodos/segmentos_OBUF[2]_inst_i_1_4
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.785     8.708    anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.150     8.858 r  anodos/segmentos_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.869    11.727    segmentos_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.785    15.512 r  segmentos_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.512    segmentos[6]
    T10                                                               r  segmentos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble_horas/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.129ns  (logic 4.378ns (43.224%)  route 5.751ns (56.776%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     5.320    Double_Dabble_horas/CLK
    SLICE_X1Y83          FDRE                                         r  Double_Dabble_horas/bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  Double_Dabble_horas/bcd_reg[3]/Q
                         net (fo=1, routed)           1.112     6.888    Double_Dabble_horas/h_bcd[3]
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.012 r  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.787     7.799    anodos/segmentos_OBUF[2]_inst_i_1_4
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.007     8.930    anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     9.054 r  anodos/segmentos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.845    11.899    segmentos_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.449 r  segmentos_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.449    segmentos[3]
    K13                                                               r  segmentos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble_horas/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.372ns  (logic 4.389ns (46.827%)  route 4.983ns (53.173%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     5.320    Double_Dabble_horas/CLK
    SLICE_X1Y83          FDRE                                         r  Double_Dabble_horas/bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  Double_Dabble_horas/bcd_reg[3]/Q
                         net (fo=1, routed)           1.112     6.888    Double_Dabble_horas/h_bcd[3]
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.012 r  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.787     7.799    anodos/segmentos_OBUF[2]_inst_i_1_4
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.785     8.708    anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.124     8.832 r  anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.299    11.131    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.692 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.692    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble_horas/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.357ns  (logic 4.553ns (48.661%)  route 4.804ns (51.339%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     5.320    Double_Dabble_horas/CLK
    SLICE_X1Y83          FDRE                                         r  Double_Dabble_horas/bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  Double_Dabble_horas/bcd_reg[3]/Q
                         net (fo=1, routed)           1.112     6.888    Double_Dabble_horas/h_bcd[3]
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.012 r  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.787     7.799    anodos/segmentos_OBUF[2]_inst_i_1_4
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.653     8.576    anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.153     8.729 r  anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.251    10.980    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.696    14.676 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.676    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble_horas/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.856ns  (logic 4.362ns (49.247%)  route 4.495ns (50.753%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     5.320    Double_Dabble_horas/CLK
    SLICE_X1Y83          FDRE                                         r  Double_Dabble_horas/bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 f  Double_Dabble_horas/bcd_reg[3]/Q
                         net (fo=1, routed)           1.112     6.888    Double_Dabble_horas/h_bcd[3]
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.012 f  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.787     7.799    anodos/segmentos_OBUF[2]_inst_i_1_4
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.923 f  anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.653     8.576    anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.124     8.700 r  anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.943    10.643    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.176 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.176    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble_horas/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.591ns  (logic 4.365ns (50.814%)  route 4.225ns (49.186%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.717     5.320    Double_Dabble_horas/CLK
    SLICE_X1Y83          FDRE                                         r  Double_Dabble_horas/bcd_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  Double_Dabble_horas/bcd_reg[3]/Q
                         net (fo=1, routed)           1.112     6.888    Double_Dabble_horas/h_bcd[3]
    SLICE_X1Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.012 r  Double_Dabble_horas/segmentos_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.787     7.799    anodos/segmentos_OBUF[2]_inst_i_1_4
    SLICE_X2Y82          LUT6 (Prop_lut6_I0_O)        0.124     7.923 r  anodos/segmentos_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.413     8.336    anodos/segmentos_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I0_O)        0.124     8.460 r  anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.913    10.373    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.910 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.910    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.797ns  (logic 0.580ns (32.279%)  route 1.217ns (67.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.720     5.323    FSM_tiempo/CLK
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.504     6.283    FSM_tiempo/Q[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.407 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.713     7.120    contador_segundos/AR[0]
    SLICE_X8Y86          FDCE                                         f  contador_segundos/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.671ns  (logic 0.580ns (34.708%)  route 1.091ns (65.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.720     5.323    FSM_tiempo/CLK
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.504     6.283    FSM_tiempo/Q[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.407 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.587     6.994    contador_segundos/AR[0]
    SLICE_X7Y86          FDCE                                         f  contador_segundos/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.671ns  (logic 0.580ns (34.708%)  route 1.091ns (65.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.720     5.323    FSM_tiempo/CLK
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.504     6.283    FSM_tiempo/Q[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.124     6.407 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.587     6.994    contador_segundos/AR[0]
    SLICE_X7Y86          FDCE                                         f  contador_segundos/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.186ns (34.249%)  route 0.357ns (65.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.600     1.519    FSM_tiempo/CLK
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.167     1.827    FSM_tiempo/Q[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.872 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.190     2.062    contador_segundos/AR[0]
    SLICE_X7Y86          FDCE                                         f  contador_segundos/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.186ns (34.249%)  route 0.357ns (65.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.600     1.519    FSM_tiempo/CLK
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.167     1.827    FSM_tiempo/Q[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.872 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.190     2.062    contador_segundos/AR[0]
    SLICE_X7Y86          FDCE                                         f  contador_segundos/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.186ns (34.249%)  route 0.357ns (65.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.600     1.519    FSM_tiempo/CLK
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.167     1.827    FSM_tiempo/Q[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.872 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.190     2.062    contador_segundos/AR[0]
    SLICE_X7Y86          FDCE                                         f  contador_segundos/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.186ns (34.249%)  route 0.357ns (65.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.600     1.519    FSM_tiempo/CLK
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.167     1.827    FSM_tiempo/Q[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.872 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.190     2.062    contador_segundos/AR[0]
    SLICE_X7Y86          FDCE                                         f  contador_segundos/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.543ns  (logic 0.186ns (34.249%)  route 0.357ns (65.751%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.600     1.519    FSM_tiempo/CLK
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.167     1.827    FSM_tiempo/Q[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.872 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.190     2.062    contador_segundos/AR[0]
    SLICE_X7Y86          FDCE                                         f  contador_segundos/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            contador_segundos/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.186ns (27.934%)  route 0.480ns (72.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.600     1.519    FSM_tiempo/CLK
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/Q
                         net (fo=4, routed)           0.167     1.827    FSM_tiempo/Q[1]
    SLICE_X7Y87          LUT2 (Prop_lut2_I0_O)        0.045     1.872 f  FSM_tiempo/count[5]_i_2/O
                         net (fo=6, routed)           0.313     2.185    contador_segundos/AR[0]
    SLICE_X8Y86          FDCE                                         f  contador_segundos/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble_segundos/bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.469ns (67.933%)  route 0.694ns (32.067%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.597     1.516    Double_Dabble_segundos/CLK
    SLICE_X0Y81          FDRE                                         r  Double_Dabble_segundos/bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Double_Dabble_segundos/bcd_reg[5]/Q
                         net (fo=1, routed)           0.107     1.764    anodos/segmentos_OBUF[2]_inst_i_1_1[5]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.809 r  anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.149     1.958    anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.045     2.003 r  anodos/segmentos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.438     2.441    segmentos_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.679 r  segmentos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.679    segmentos[0]
    L18                                                               r  segmentos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble_segundos/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.465ns (64.799%)  route 0.796ns (35.201%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.597     1.516    Double_Dabble_segundos/CLK
    SLICE_X0Y81          FDRE                                         r  Double_Dabble_segundos/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Double_Dabble_segundos/bcd_reg[6]/Q
                         net (fo=1, routed)           0.196     1.853    anodos/segmentos_OBUF[2]_inst_i_1_1[6]
    SLICE_X0Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.898 r  anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.132     2.031    anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I2_O)        0.045     2.076 r  anodos/segmentos_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.468     2.543    segmentos_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.778 r  segmentos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.778    segmentos[2]
    P15                                                               r  segmentos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble_segundos/bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.496ns (62.086%)  route 0.914ns (37.914%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.597     1.516    Double_Dabble_segundos/CLK
    SLICE_X0Y81          FDRE                                         r  Double_Dabble_segundos/bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Double_Dabble_segundos/bcd_reg[6]/Q
                         net (fo=1, routed)           0.196     1.853    anodos/segmentos_OBUF[2]_inst_i_1_1[6]
    SLICE_X0Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.898 r  anodos/segmentos_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.132     2.031    anodos/segmentos_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.051     2.082 r  anodos/segmentos_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.585     2.667    segmentos_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.259     3.926 r  segmentos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.926    segmentos[4]
    K16                                                               r  segmentos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Double_Dabble_segundos/bcd_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.492ns (59.921%)  route 0.998ns (40.079%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.597     1.516    Double_Dabble_segundos/CLK
    SLICE_X0Y81          FDRE                                         r  Double_Dabble_segundos/bcd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Double_Dabble_segundos/bcd_reg[5]/Q
                         net (fo=1, routed)           0.107     1.764    anodos/segmentos_OBUF[2]_inst_i_1_1[5]
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.809 r  anodos/segmentos_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.267     2.076    anodos/segmentos_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.045     2.121 r  anodos/segmentos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.624     2.745    segmentos_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.007 r  segmentos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.007    segmentos[1]
    T11                                                               r  segmentos[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           245 Endpoints
Min Delay           245 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_Boton_DER/FSM_sequential_CurrentState_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.210ns  (logic 1.631ns (17.708%)  route 7.579ns (82.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=7, routed)           3.482     4.989    frec_div_1seg/CPU_RESETN_IBUF
    SLICE_X8Y93          LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  frec_div_1seg/FSM_onehot_state[4]_i_1/O
                         net (fo=157, routed)         4.097     9.210    FSM_Boton_DER/AR[0]
    SLICE_X6Y88          FDRE                                         r  FSM_Boton_DER/FSM_sequential_CurrentState_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.600     5.023    FSM_Boton_DER/CLK
    SLICE_X6Y88          FDRE                                         r  FSM_Boton_DER/FSM_sequential_CurrentState_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_Boton_DER/FSM_sequential_CurrentState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.210ns  (logic 1.631ns (17.708%)  route 7.579ns (82.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=7, routed)           3.482     4.989    frec_div_1seg/CPU_RESETN_IBUF
    SLICE_X8Y93          LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  frec_div_1seg/FSM_onehot_state[4]_i_1/O
                         net (fo=157, routed)         4.097     9.210    FSM_Boton_DER/AR[0]
    SLICE_X6Y88          FDRE                                         r  FSM_Boton_DER/FSM_sequential_CurrentState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.600     5.023    FSM_Boton_DER/CLK
    SLICE_X6Y88          FDRE                                         r  FSM_Boton_DER/FSM_sequential_CurrentState_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_Boton_DER/FSM_sequential_CurrentState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.210ns  (logic 1.631ns (17.708%)  route 7.579ns (82.292%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=7, routed)           3.482     4.989    frec_div_1seg/CPU_RESETN_IBUF
    SLICE_X8Y93          LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  frec_div_1seg/FSM_onehot_state[4]_i_1/O
                         net (fo=157, routed)         4.097     9.210    FSM_Boton_DER/AR[0]
    SLICE_X6Y88          FDRE                                         r  FSM_Boton_DER/FSM_sequential_CurrentState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.600     5.023    FSM_Boton_DER/CLK
    SLICE_X6Y88          FDRE                                         r  FSM_Boton_DER/FSM_sequential_CurrentState_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_Boton_DER/t_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.072ns  (logic 1.631ns (17.978%)  route 7.441ns (82.022%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=7, routed)           3.482     4.989    frec_div_1seg/CPU_RESETN_IBUF
    SLICE_X8Y93          LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  frec_div_1seg/FSM_onehot_state[4]_i_1/O
                         net (fo=157, routed)         3.959     9.072    FSM_Boton_DER/AR[0]
    SLICE_X6Y87          FDRE                                         r  FSM_Boton_DER/t_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.599     5.022    FSM_Boton_DER/CLK
    SLICE_X6Y87          FDRE                                         r  FSM_Boton_DER/t_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.072ns  (logic 1.631ns (17.978%)  route 7.441ns (82.022%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=7, routed)           3.482     4.989    frec_div_1seg/CPU_RESETN_IBUF
    SLICE_X8Y93          LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  frec_div_1seg/FSM_onehot_state[4]_i_1/O
                         net (fo=157, routed)         3.959     9.072    FSM_tiempo/FSM_onehot_CurrentState_reg[1]_0[0]
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.599     5.022    FSM_tiempo/CLK
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.916ns  (logic 1.631ns (18.292%)  route 7.285ns (81.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=7, routed)           3.482     4.989    frec_div_1seg/CPU_RESETN_IBUF
    SLICE_X8Y93          LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  frec_div_1seg/FSM_onehot_state[4]_i_1/O
                         net (fo=157, routed)         3.803     8.916    FSM_tiempo/FSM_onehot_CurrentState_reg[1]_0[0]
    SLICE_X6Y86          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.598     5.021    FSM_tiempo/CLK
    SLICE_X6Y86          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.916ns  (logic 1.631ns (18.292%)  route 7.285ns (81.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=7, routed)           3.482     4.989    frec_div_1seg/CPU_RESETN_IBUF
    SLICE_X8Y93          LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  frec_div_1seg/FSM_onehot_state[4]_i_1/O
                         net (fo=157, routed)         3.803     8.916    FSM_tiempo/FSM_onehot_CurrentState_reg[1]_0[0]
    SLICE_X6Y86          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.598     5.021    FSM_tiempo/CLK
    SLICE_X6Y86          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.916ns  (logic 1.631ns (18.292%)  route 7.285ns (81.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=7, routed)           3.482     4.989    frec_div_1seg/CPU_RESETN_IBUF
    SLICE_X8Y93          LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  frec_div_1seg/FSM_onehot_state[4]_i_1/O
                         net (fo=157, routed)         3.803     8.916    FSM_tiempo/FSM_onehot_CurrentState_reg[1]_0[0]
    SLICE_X6Y86          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.598     5.021    FSM_tiempo/CLK
    SLICE_X6Y86          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[2]_inv/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.768ns  (logic 1.631ns (18.602%)  route 7.137ns (81.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=7, routed)           3.482     4.989    frec_div_1seg/CPU_RESETN_IBUF
    SLICE_X8Y93          LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  frec_div_1seg/FSM_onehot_state[4]_i_1/O
                         net (fo=157, routed)         3.655     8.768    FSM_tiempo/FSM_onehot_CurrentState_reg[1]_0[0]
    SLICE_X6Y85          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[2]_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.598     5.021    FSM_tiempo/CLK
    SLICE_X6Y85          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[2]_inv/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            Double_Dabble_minutos/bcd_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.737ns  (logic 1.631ns (18.667%)  route 7.106ns (81.333%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=7, routed)           3.482     4.989    frec_div_1seg/CPU_RESETN_IBUF
    SLICE_X8Y93          LUT1 (Prop_lut1_I0_O)        0.124     5.113 r  frec_div_1seg/FSM_onehot_state[4]_i_1/O
                         net (fo=157, routed)         3.624     8.737    Double_Dabble_minutos/AR[0]
    SLICE_X6Y84          FDRE                                         r  Double_Dabble_minutos/bcd_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.597     5.020    Double_Dabble_minutos/CLK
    SLICE_X6Y84          FDRE                                         r  Double_Dabble_minutos/bcd_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MARCADORDEHORA/T1_rom_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.642%)  route 0.152ns (54.358%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  contador_segundos/count_reg[4]/Q
                         net (fo=5, routed)           0.152     0.280    MARCADORDEHORA/T1_rom_reg[5]_1[4]
    SLICE_X4Y85          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     2.034    MARCADORDEHORA/CLK
    SLICE_X4Y85          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[4]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MARCADORDEHORA/T1_rom_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.135%)  route 0.186ns (56.865%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[1]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[1]/Q
                         net (fo=6, routed)           0.186     0.327    MARCADORDEHORA/T1_rom_reg[5]_1[1]
    SLICE_X7Y84          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     2.033    MARCADORDEHORA/CLK
    SLICE_X7Y84          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[1]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.468ns  (logic 0.226ns (48.324%)  route 0.242ns (51.676%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  contador_segundos/count_reg[4]/Q
                         net (fo=5, routed)           0.131     0.259    contador_segundos/Q[4]
    SLICE_X7Y86          LUT5 (Prop_lut5_I0_O)        0.098     0.357 r  contador_segundos/FSM_onehot_CurrentState[1]_i_1/O
                         net (fo=1, routed)           0.111     0.468    FSM_tiempo/FSM_onehot_CurrentState_reg[3]_0[0]
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.870     2.035    FSM_tiempo/CLK
    SLICE_X7Y87          FDRE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[1]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MARCADORDEHORA/T1_rom_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.164ns (34.997%)  route 0.305ns (65.003%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[0]/C
    SLICE_X8Y86          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  contador_segundos/count_reg[0]/Q
                         net (fo=7, routed)           0.305     0.469    MARCADORDEHORA/T1_rom_reg[5]_1[0]
    SLICE_X7Y84          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     2.033    MARCADORDEHORA/CLK
    SLICE_X7Y84          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[0]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MARCADORDEHORA/T1_rom_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.141ns (25.009%)  route 0.423ns (74.991%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[3]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[3]/Q
                         net (fo=6, routed)           0.423     0.564    MARCADORDEHORA/T1_rom_reg[5]_1[3]
    SLICE_X7Y84          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     2.033    MARCADORDEHORA/CLK
    SLICE_X7Y84          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[3]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MARCADORDEHORA/T1_rom_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.141ns (24.754%)  route 0.429ns (75.246%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[5]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  contador_segundos/count_reg[5]/Q
                         net (fo=4, routed)           0.429     0.570    MARCADORDEHORA/T1_rom_reg[5]_1[5]
    SLICE_X4Y85          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     2.034    MARCADORDEHORA/CLK
    SLICE_X4Y85          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[5]/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MARCADORDEHORA/T1_rom_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.128ns (22.162%)  route 0.450ns (77.838%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[2]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  contador_segundos/count_reg[2]/Q
                         net (fo=7, routed)           0.450     0.578    MARCADORDEHORA/T1_rom_reg[5]_1[2]
    SLICE_X7Y84          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.868     2.033    MARCADORDEHORA/CLK
    SLICE_X7Y84          FDRE                                         r  MARCADORDEHORA/T1_rom_reg[2]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            BOTON_DER/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.235ns (29.580%)  route 0.560ns (70.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           0.560     0.796    BOTON_DER/BTNR_IBUF
    SLICE_X6Y90          FDRE                                         r  BOTON_DER/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.873     2.038    BOTON_DER/CLK
    SLICE_X6Y90          FDRE                                         r  BOTON_DER/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 contador_segundos/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_tiempo/FSM_onehot_CurrentState_reg[2]_inv/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.899ns  (logic 0.336ns (37.375%)  route 0.563ns (62.625%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE                         0.000     0.000 r  contador_segundos/count_reg[4]/C
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  contador_segundos/count_reg[4]/Q
                         net (fo=5, routed)           0.131     0.259    contador_segundos/Q[4]
    SLICE_X7Y86          LUT4 (Prop_lut4_I3_O)        0.101     0.360 r  contador_segundos/FSM_onehot_CurrentState[2]_inv_i_2/O
                         net (fo=2, routed)           0.432     0.792    MARCADORDEHORA/FSM_onehot_CurrentState_reg[2]_inv
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.107     0.899 r  MARCADORDEHORA/FSM_onehot_CurrentState[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     0.899    FSM_tiempo/FSM_onehot_CurrentState_reg[2]_inv_0
    SLICE_X6Y85          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.869     2.034    FSM_tiempo/CLK
    SLICE_X6Y85          FDSE                                         r  FSM_tiempo/FSM_onehot_CurrentState_reg[2]_inv/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            BOTON_IZQ/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.256ns (26.614%)  route 0.705ns (73.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=1, routed)           0.705     0.961    BOTON_IZQ/BTNL_IBUF
    SLICE_X9Y94          FDRE                                         r  BOTON_IZQ/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.846     2.011    BOTON_IZQ/CLK
    SLICE_X9Y94          FDRE                                         r  BOTON_IZQ/PB_sync_aux_reg/C





