// Seed: 1361266324
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
);
  function id_2(input id_3);
    begin
      id_3 = id_3;
    end
  endfunction
  logic id_4;
  always @(posedge id_3) id_3 = 1 ? 1 - id_3 : 1;
  type_8 id_5 (
      .id_0(id_3),
      .id_1(1),
      .id_2(id_2),
      .id_3(1 * 1)
  );
endmodule
