# Contributing

When contributing to this repository, please first discuss the change you wish to make via issue,
email, or any other method with the owners of this repository before making a change. 

# Reference

This component has been developed by the **CAOS** (Computer Architecture and Operative Systems) group at the **Barcelona Supercomputing Center** (BSC), Spain. Please visit the [Webpage](https://www.bsc.es/discover-bsc/organisation/scientific-structure/computer-architecture-operating-systems-caos) for more information.

The main references for this component are as follows:

- *SafeSU: an Extended Statistics Unit for Multicore Timing Interference*: [10.1109/ETS50041.2021.9465444](https://doi.org/10.1109/ETS50041.2021.9465444)

- *SafeSU-2: a Safe Statistics Unit for Space MPSoCs*: [10.23919/DATE54114.2022.9774515](https://doi.org/10.23919/DATE54114.2022.9774515)

BSC-CAOS contacts for this technology are as follows:

- [Jaume Abella (jaume.abella@bsc.es)](mailto:jaume.abella@bsc.es)

- [Sergi Alcaide (sergi.alcaide@bsc.es)](mailto:sergi.alcaide@bsc.es)
