{
  "main": {
    "id": "89a67462639adf2f",
    "type": "split",
    "children": [
      {
        "id": "ac3715d332b6853e",
        "type": "leaf",
        "active": true,
        "state": {
          "type": "markdown",
          "state": {
            "file": "DDR3 to FPGA connection.md",
            "mode": "preview"
          }
        }
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "f9e22d1b8c51a1ae",
    "type": "split",
    "children": [
      {
        "id": "2acaef185ace7aad",
        "type": "tabs",
        "children": [
          {
            "id": "f089b815cf9f1b5d",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {}
            }
          },
          {
            "id": "a898353be06adde6",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "right": {
    "id": "2fed89ef0af1c0fb",
    "type": "split",
    "children": [
      {
        "id": "41c8139232fdcaf3",
        "type": "tabs",
        "children": [
          {
            "id": "65abbff9c2ad511b",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "DDR3 to FPGA connection.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": false
              }
            }
          },
          {
            "id": "8f50fe4c8388fad1",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "047d0ee3db47a1db",
            "type": "leaf",
            "state": {
              "type": "advanced-tables-toolbar",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300
  },
  "lastOpenFiles": [
    "DDR3 to FPGA connection.md",
    "FPGA Board.md",
    "Top Level Electrical.md",
    "SPI Memory.md",
    "Untitled.md"
  ]
}