WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2513804 heartbeat IPC: 3.978 cumulative IPC: 3.978 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5027529 heartbeat IPC: 3.978 cumulative IPC: 3.978 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6283177 cumulative IPC: 3.979 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6283177 cumulative IPC: 3.979 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 8876035 heartbeat IPC: 2.598 cumulative IPC: 1.928 (Simulation time: 00 hr 01 min 01 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_36.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 13932281 heartbeat IPC: 1.978 cumulative IPC: 1.961 (Simulation time: 00 hr 01 min 30 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 18964209 heartbeat IPC: 1.987 cumulative IPC: 1.971 (Simulation time: 00 hr 01 min 58 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 24015004 heartbeat IPC: 1.98 cumulative IPC: 1.974 (Simulation time: 00 hr 02 min 27 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_36.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 29050391 heartbeat IPC: 1.986 cumulative IPC: 1.977 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 34081689 heartbeat IPC: 1.988 cumulative IPC: 1.979 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 39124537 heartbeat IPC: 1.983 cumulative IPC: 1.979 (Simulation time: 00 hr 03 min 51 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_36.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 44166817 heartbeat IPC: 1.983 cumulative IPC: 1.98 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 49190878 heartbeat IPC: 1.99 cumulative IPC: 1.981 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 54242905 heartbeat IPC: 1.979 cumulative IPC: 1.981 (Simulation time: 00 hr 05 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_36.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 50502135 cumulative IPC: 1.98 (Simulation time: 00 hr 05 min 30 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 50502135 cumulative IPC: 1.98 (Simulation time: 00 hr 05 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_36.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.98 instructions: 100000004 cycles: 50502135
CPU 0 Branch Prediction Accuracy: 93.75% MPKI: 14.47 Average ROB Occupancy at Mispredict: 18.83
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 7.92
BRANCH_CONDITIONAL: 6.17
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.384
BRANCH_RETURN: 0.00034

LLC TOTAL        ACCESS:      35759 HIT:      34948 MISS:        811
LLC LOAD         ACCESS:      17092 HIT:      16372 MISS:        720
LLC RFO          ACCESS:       8508 HIT:       8491 MISS:         17
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      10036 HIT:      10036 MISS:          0
LLC TRANSLATION  ACCESS:        123 HIT:         49 MISS:         74
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 107.5 cycles
cpu0_DTLB TOTAL        ACCESS:   19431459 HIT:   19161275 MISS:     270184
cpu0_DTLB LOAD         ACCESS:   19431459 HIT:   19161275 MISS:     270184
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.422 cycles
cpu0_ITLB TOTAL        ACCESS:    4283029 HIT:    4264759 MISS:      18270
cpu0_ITLB LOAD         ACCESS:    4283029 HIT:    4264759 MISS:      18270
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.107 cycles
cpu0_L1D TOTAL        ACCESS:   23843482 HIT:   23715546 MISS:     127936
cpu0_L1D LOAD         ACCESS:   14028574 HIT:   13960294 MISS:      68280
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9814763 HIT:    9755250 MISS:      59513
cpu0_L1D TRANSLATION  ACCESS:        145 HIT:          2 MISS:        143
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.988 cycles
cpu0_L1I TOTAL        ACCESS:    4808684 HIT:    4695137 MISS:     113547
cpu0_L1I LOAD         ACCESS:    4808684 HIT:    4695137 MISS:     113547
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.898 cycles
cpu0_L2C TOTAL        ACCESS:     159061 HIT:     133320 MISS:      25741
cpu0_L2C LOAD         ACCESS:     115721 HIT:      98629 MISS:      17092
cpu0_L2C RFO          ACCESS:      20399 HIT:      11891 MISS:       8508
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      22798 HIT:      22780 MISS:         18
cpu0_L2C TRANSLATION  ACCESS:        143 HIT:         20 MISS:        123
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 23.42 cycles
cpu0_STLB TOTAL        ACCESS:     184575 HIT:     184458 MISS:        117
cpu0_STLB LOAD         ACCESS:     184575 HIT:     184458 MISS:        117
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 294.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        473
  ROW_BUFFER_MISS:        338
 AVG DBUS CONGESTED CYCLE: 3.883
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
