// Seed: 1100383863
module module_0;
  wire id_1;
  assign module_2.id_3 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd5
) (
    input  wor  _id_0,
    output tri1 id_1,
    output tri0 id_2,
    input  tri1 id_3
);
  logic id_5;
  logic [7:0][-1 : {  -1  -  -1  {  id_0  }  }] id_6 = 1;
  module_0 modCall_1 ();
  wire [1 : id_0] id_7;
endmodule
module module_2 (
    input  tri   id_0
    , id_5,
    input  wor   id_1,
    output uwire id_2,
    output wor   id_3[1 : 1]
);
  assign id_2 = id_0;
  integer id_6;
  module_0 modCall_1 ();
endmodule
