[1] A. Sodani, R. Gramunt, J. Corbal, H. S. Kim, K. Vinod, S. Chinthamani, S. Hutsell, R. Agarwal, and Y. C. Liu, “Knights Landing: Second-Generation Intel Xeon Phi Product,” IEEE Micro, 2016.
[2] NVIDIA, “NVIDIA Tesla P100,” Whitepaper, 2016.
[3] M. Flajslik, J. Dinan, and K. D. Underwood, “Mitigat- ing MPI Message Matching Misery,” in Proceedings of the International Conference on High Performance
Computing (ISC), Frankfurt, Germany, 2016.
[4] A. Ortiz, J. Ortega, A. F. Diaz, and A. Prieto, “Com- parison of Onloading and Offloading Strategies to Improve Network Interfaces,” in Proceedings of the Euromicro Conference on Parallel, Distributed and Network-Based Processing (PDP), Washington, DC,
2008.
[5] M. G. F. Dosanjh, R. E. Grant, P. G. Bridges, and
R. Brightwell, “Re-evaluating Network Onload vs. Offload for the Many-Core Era,” in Proceedings of the IEEE International Conference on Cluster Computing (CLUSTER), Chicago, IL, 2015.
[6] U. DOE, Characterization of the DOE Mini-apps, Retrieved July 14, 2016 from https://portal.nersc. gov/project/CAL/doe-miniapps.htm.
[7] B. Klenk and H. Fro ̈ning, “An Overview of MPI Char- acteristics of Exascale Proxy Applications,” To appear in the proceedings of the International Conference on High Performance Computing (ISC), Frankfurt, Germany, 2017.
[8] R. Brightwell and K. D. Underwood, “An analy- sis of NIC resource usage for offloading MPI,” in Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS), Santa Fe, NM, 2004.
[9] S. Goudy, “A Preliminary Analysis of the MPI Queue Characteristics of Several Applications,” in Proceed- ings of the International Conference on Parallel Pro- cessing (ICPP), Washington, DC, 2005.
[10] K. D. Underwood, K. S. Hemmert, A. Rodrigues, R. Murphy, and R. Brightwell, “A Hardware Acceler- ation Unit for MPI Queue Processing,” in Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS), Denver, CO, 2005.
[11] R. Keller and R. L. Graham, “Characteristics of the Unexpected Message Queue of MPI Applications,” in Proceedings of the European MPI Users’ Group Meeting Conference on Recent Advances in the Mes- sage Passing Interface (EuroMPI), Berlin, Germany, 2010.
[12] J. A. Zounmevo and A. Afsahi, “An Efficient MPI Message Queue Mechanism for Large-scale Jobs,” in Proceedings of the IEEE International Conference on Parallel and Distributed Systems (ICPADS), Singa- pore, 2012.
[13] J. A. Stuart and J. D. Owens, “Message passing on data-parallel architectures,” in Proceedings of the IEEE International Parallel and Distributed Process- ing Symposium (IPDPS), Rome, Italy, 2009.
[14] L. Oden and H. Fro ̈ning, “GGAS: Global GPU ad- dress spaces for efficient communication in heteroge- neous clusters,” in Proceedings of the IEEE Interna- tional Conference on Cluster Computing (CLUSTER), Indianapolis, IN, 2013.
[15] B. Klenk, L. Oden, and H. Fro ̈ning, “Analyz- ing communication models for distributed thread- collaborative processors in terms of energy and time,” in Proceedings of the IEEE Symposium on Perfor- mance Analysis of Systems and Software (ISPASS), Philadelphia, PA, 2015.
[16] L. G. Valiant, “A Bridging Model for Parallel Com- putation,” in Communications of the ACM, vol. 33, New York, NY, 1990.
[17] R. Jenkins, Integer hashing, Retrieved July 14, 2016 from http://burtleburtle.net/bob/hash/integer.html.
[18] H. Fro ̈ning, M. Nu ̈ssle, H. Litz, C. Leber, and U. Bru ̈ning, “On Achieving High Message Rates,” in Proceedings of the IEEE/ACM International Sympo- sium on Cluster, Cloud, and Grid Computing (CC- Grid), 2013.
[19] S. Potluri, “TOC-centric Communication: A Case Study with NVSHMEM,” in Proceedings of the Open- SHMEM User Group Meeting, 2014.
[20] T. G. Rogers, D. R. Johnson, M. O’Connor, and S. W. Keckler, “A Variable Warp Size Architecture,” in Proceedings of the ACM/IEEE International Sym- posium on Computer Architecture (ISCA), Portland, OR, 2015.
[21] J. Wang, N. Rubin, A. Sidelnik, and S. Yalamanchili, “Laperm: Locality aware scheduler for dynamic par- allelism on gpus,” in Proceedings of the ACM/IEEE International Symposium on Computer Architecture (ISCA), 2016.
