
*** Running vivado
    with args -log c906_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source c906_top.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source c906_top.tcl -notrace
Command: link_design -top c906_top -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1116.191 ; gain = 1.809
INFO: [Netlist 29-17] Analyzing 7432 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/G2_C906/C906_G2/C906_G2.srcs/constrs_1/new/G2_c906.xdc]
WARNING: [Vivado 12-4383] DRC RTSTAT-1 may not change severity [E:/G2_C906/C906_G2/C906_G2.srcs/constrs_1/new/G2_c906.xdc:7]
Finished Parsing XDC File [E:/G2_C906/C906_G2/C906_G2.srcs/constrs_1/new/G2_c906.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1371.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 251 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 234 instances

7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1371.621 ; gain = 257.238
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1380.746 ; gain = 9.125

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1be28ab98

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2040.219 ; gain = 659.473

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20b42507c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2262.379 ; gain = 0.449
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 114 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1dd4a43d0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2262.379 ; gain = 0.449
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 7 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ef57f990

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2262.379 ; gain = 0.449
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ef57f990

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2262.379 ; gain = 0.449
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ef57f990

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2262.379 ; gain = 0.449
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ef57f990

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2262.379 ; gain = 0.449
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             114  |                                              0  |
|  Constant propagation         |               5  |               7  |                                              0  |
|  Sweep                        |               0  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.408 . Memory (MB): peak = 2262.379 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21a3195e3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2262.379 ; gain = 0.449

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 492 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 984
Ending PowerOpt Patch Enables Task | Checksum: 21a3195e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.867 . Memory (MB): peak = 3436.992 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21a3195e3

Time (s): cpu = 00:02:01 ; elapsed = 00:01:21 . Memory (MB): peak = 3436.992 ; gain = 1174.613

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21a3195e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3436.992 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3436.992 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21a3195e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:44 ; elapsed = 00:01:59 . Memory (MB): peak = 3436.992 ; gain = 2065.371
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/G2_C906/C906_G2/C906_G2.runs/impl_1/c906_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file c906_top_drc_opted.rpt -pb c906_top_drc_opted.pb -rpx c906_top_drc_opted.rpx
Command: report_drc -file c906_top_drc_opted.rpt -pb c906_top_drc_opted.pb -rpx c906_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/G2_C906/C906_G2/C906_G2.runs/impl_1/c906_top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 3436.992 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ADDRARDADDR[6] (net: u_soc/x_axi2ahb/rptr_reg[0]) which is driven by a register (u_soc/x_axi2ahb/rptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ADDRARDADDR[7] (net: u_soc/x_axi2ahb/rptr_reg[1]) which is driven by a register (u_soc/x_axi2ahb/rptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ADDRARDADDR[8] (net: u_soc/x_axi2ahb/rptr_reg[2]) which is driven by a register (u_soc/x_axi2ahb/rptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ADDRBWRADDR[6] (net: u_soc/x_axi2ahb/wptr_reg[0]) which is driven by a register (u_soc/x_axi2ahb/wptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ADDRBWRADDR[7] (net: u_soc/x_axi2ahb/wptr_reg[1]) which is driven by a register (u_soc/x_axi2ahb/wptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ADDRBWRADDR[8] (net: u_soc/x_axi2ahb/wptr_reg[2]) which is driven by a register (u_soc/x_axi2ahb/wptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_ahb/busy_s1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_ahb/busy_s2_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_ahb/busy_s3_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_apb/x_apb_bridge/apb_harb_hready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi_err/rvalid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rbuf_vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rid_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rid_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rid_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rid_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rlast_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rresp_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_sysio_top/x_aq_sysio_core0/clint_core_ms_int_cpu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_sysio_top/x_aq_sysio_core0/clint_core_mt_int_cpu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_sysio_top/x_aq_sysio_core0/clint_core_ss_int_cpu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_sysio_top/x_aq_sysio_core0/clint_core_st_int_cpu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_sysio_top/x_aq_sysio_core0/plic_core_me_int_cpu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_sysio_top/x_aq_sysio_core0/plic_core_se_int_cpu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_regs/x_aq_cp0_ext_csr/cindex_index_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_regs/x_aq_cp0_ext_csr/cindex_index_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_regs/x_aq_cp0_ext_csr/cindex_rid_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_regs/x_aq_cp0_ext_csr/clintee_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_special/x_aq_cp0_lpmd/FSM_onehot_cur_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_special/x_aq_cp0_lpmd/lpmd_b_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_special/x_aq_cp0_rst_ctrl/FSM_onehot_icache_cur_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 3436.992 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1228b213e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 3436.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-574] Poor placement for routing between an IO pin and BUFG. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	jtg_clk_IBUF_inst (IBUF.O) is locked to IOB_X0Y59
	jtg_clk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y3
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9964ad23

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17cd546b8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17cd546b8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3436.992 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 17cd546b8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 106d0d34a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ea153005

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3450 LUTNM shape to break, 970 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 741, two critical 2709, total 1000, new lutff created 2
INFO: [Physopt 32-775] End 1 Pass. Optimized 1307 nets or cells. Created 1000 new cells, deleted 307 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][9] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_6__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][8] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][2] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_13__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram8/ram8_wen could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram8/mem_reg_0_0_i_2__6 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ram12_wen could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][0] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_15__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][10] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_5__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][1] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_14__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][13] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][14] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_1__14 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][12] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][4] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][11] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_4__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][5] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_10__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][7] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][3] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_12__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_addr_reg[18][6] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_4_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram4/ram4_wen could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram4/mem_reg_0_0_i_2__10 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[5] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram3/ram3_wen could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram3/mem_reg_0_0_i_17 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[8] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[12] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][5] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_10 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[9] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][9] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_6 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][3] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_12 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[7] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[4] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[11] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[13] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_2__11 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ram15_wen could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[2] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[12] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_3__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[1] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[0] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][1] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_14 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[6] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_9__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][10] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_5 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[10] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram7/ram7_wen could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram7/mem_reg_0_0_i_2__7 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[4] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_11__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram11/ram11_wen could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram11/mem_reg_0_0_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ram13_wen could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_2__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][4] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_11 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][0] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_15 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[14] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_1__14 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][11] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_4 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[7] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_8__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[9] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_6__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[3] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_12__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[5] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_10__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[11] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_4__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram0/ram0_wen could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram0/mem_reg_0_0_i_17__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[3] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][13] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[1] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_14__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[2] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_13__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[14] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_1__11 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[8] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_7__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[10] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_5__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[13] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_2__14 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][12] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_3 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[6] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][7] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_8 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][14] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][6] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_9 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][8] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_7 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_addr_reg[18][2] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_4_i_13 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/ADDRARDADDR[0] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_15__2 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_addr_reg[18][6] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_4_i_9__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[13] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_2__13 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/ADDRARDADDR[0] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_reg_0_0_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[10] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_5__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/ADDRARDADDR[2] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_reg_0_0_i_13__0 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/ADDRARDADDR[1] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_reg_0_0_i_14__0 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_addr_reg[18][12] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_4_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_addr_reg[18][14] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_4_i_1__13 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/ADDRARDADDR[4] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_reg_0_0_i_11__0 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_addr_reg[18][1] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_4_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_addr_reg[18][3] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_4_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_addr_reg[18][12] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_reg_0_4_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[12] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_3__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[8] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_7__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[5] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[4] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_11__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_addr_reg[18][9] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_reg_0_4_i_6__0 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_addr_reg[18][5] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_reg_0_4_i_10__0 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[3] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_12__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/ADDRARDADDR[8] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_reg_0_0_i_7__0 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_addr_reg[18][9] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_4_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_addr_reg[18][5] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_4_i_10__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[9] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_6__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[7] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_8__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/ADDRARDADDR[7] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_reg_0_0_i_8__0 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/ADDRARDADDR[6] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_reg_0_0_i_9__0 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[1] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_14__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[0] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_15__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/ADDRARDADDR[13] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_reg_0_0_i_2__12 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[2] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_13__1 could not be replicated
INFO: [Physopt 32-117] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/ADDRARDADDR[11] could not be optimized because driver u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram14/mem_reg_0_0_i_4__0 could not be replicated
INFO: [Common 17-14] Message 'Physopt 32-117' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3436.992 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |            307  |                  1307  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |            307  |                  1307  |           0  |          10  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 10ec1e6b7

Time (s): cpu = 00:02:46 ; elapsed = 00:01:44 . Memory (MB): peak = 3436.992 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 1be4966c7

Time (s): cpu = 00:03:03 ; elapsed = 00:01:56 . Memory (MB): peak = 3436.992 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1be4966c7

Time (s): cpu = 00:03:03 ; elapsed = 00:01:56 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10feafcde

Time (s): cpu = 00:03:11 ; elapsed = 00:02:00 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13b404926

Time (s): cpu = 00:03:22 ; elapsed = 00:02:08 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c46faaab

Time (s): cpu = 00:03:24 ; elapsed = 00:02:09 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b73d9645

Time (s): cpu = 00:03:24 ; elapsed = 00:02:09 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: eb1391d2

Time (s): cpu = 00:03:40 ; elapsed = 00:02:21 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 11a727931

Time (s): cpu = 00:04:13 ; elapsed = 00:02:55 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1faaca786

Time (s): cpu = 00:04:18 ; elapsed = 00:03:03 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13ac009c0

Time (s): cpu = 00:04:19 ; elapsed = 00:03:03 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e6d40355

Time (s): cpu = 00:04:49 ; elapsed = 00:03:26 . Memory (MB): peak = 3436.992 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e6d40355

Time (s): cpu = 00:04:50 ; elapsed = 00:03:27 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: b30e9931

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.237 | TNS=-104539.162 |
Phase 1 Physical Synthesis Initialization | Checksum: 17ceddc3a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [Place 46-33] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_mp_rst_top/ciu_rst_ff_3rd_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net u_soc/busy_s3_i_2_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1456ccf77

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3436.992 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: b30e9931

Time (s): cpu = 00:05:16 ; elapsed = 00:03:44 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.551. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:05:50 ; elapsed = 00:04:10 . Memory (MB): peak = 3436.992 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 10e3347d4

Time (s): cpu = 00:05:50 ; elapsed = 00:04:10 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10e3347d4

Time (s): cpu = 00:05:51 ; elapsed = 00:04:11 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                8x8|              16x16|
|___________|___________________|___________________|
|       East|                8x8|                8x8|
|___________|___________________|___________________|
|       West|                8x8|                8x8|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10e3347d4

Time (s): cpu = 00:05:51 ; elapsed = 00:04:12 . Memory (MB): peak = 3436.992 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 10e3347d4

Time (s): cpu = 00:05:52 ; elapsed = 00:04:12 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3436.992 ; gain = 0.000

Time (s): cpu = 00:05:52 ; elapsed = 00:04:12 . Memory (MB): peak = 3436.992 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10421e063

Time (s): cpu = 00:05:52 ; elapsed = 00:04:12 . Memory (MB): peak = 3436.992 ; gain = 0.000
Ending Placer Task | Checksum: d9965f84

Time (s): cpu = 00:05:52 ; elapsed = 00:04:12 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
180 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:57 ; elapsed = 00:04:15 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/G2_C906/C906_G2/C906_G2.runs/impl_1/c906_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file c906_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file c906_top_utilization_placed.rpt -pb c906_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file c906_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 3436.992 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3436.992 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.551 | TNS=-101781.079 |
Phase 1 Physical Synthesis Initialization | Checksum: 2269f9c1c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.551 | TNS=-101781.079 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2269f9c1c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.551 | TNS=-101781.079 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram3/mem_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram3/p_2_in[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_fifo/x_counter_entry0/counter[22].  Did not re-place instance u_soc/x_axi_fifo/x_counter_entry0/counter_reg[22]
INFO: [Physopt 32-81] Processed net u_soc/x_axi_fifo/x_counter_entry0/counter[22]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_soc/x_axi_fifo/x_counter_entry0/counter[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.536 | TNS=-101739.519 |
INFO: [Physopt 32-662] Processed net u_soc/x_axi_fifo/x_counter_entry0/counter[22]_repN.  Did not re-place instance u_soc/x_axi_fifo/x_counter_entry0/counter_reg[22]_replica
INFO: [Physopt 32-702] Processed net u_soc/x_axi_fifo/x_counter_entry0/counter[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-710] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[9]. Critical path length was reduced through logic transformation on cell u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_6_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.536 | TNS=-101740.341 |
INFO: [Physopt 32-572] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-710] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[5]. Critical path length was reduced through logic transformation on cell u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_10_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.507 | TNS=-101740.938 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram11/mem_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram11/p_2_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-710] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[2]. Critical path length was reduced through logic transformation on cell u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_13_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.498 | TNS=-101743.120 |
INFO: [Physopt 32-572] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-710] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[12]. Critical path length was reduced through logic transformation on cell u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_3_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.467 | TNS=-101742.531 |
INFO: [Physopt 32-572] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-710] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[0]. Critical path length was reduced through logic transformation on cell u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_15_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.460 | TNS=-101741.825 |
INFO: [Physopt 32-572] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-710] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[4]. Critical path length was reduced through logic transformation on cell u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_11_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.457 | TNS=-101738.777 |
INFO: [Physopt 32-572] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-710] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[1]. Critical path length was reduced through logic transformation on cell u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_14_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.455 | TNS=-101739.417 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram1/mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram1/p_1_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry0/entry_vld_reg_rep_0. Replicated 7 times.
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry0/entry_vld_reg_rep_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.450 | TNS=-101750.113 |
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state_reg[1]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[252]_0. Replicated 7 times.
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[252]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.444 | TNS=-101818.012 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[21]_1[2].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[2]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[21]_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.444 | TNS=-101818.143 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[21]_1[6].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[7]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[21]_1[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.444 | TNS=-101818.383 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[21]_1[7].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[8]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[21]_1[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.444 | TNS=-101818.579 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[21]_1[8].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[9]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_halt_info_reg[21]_1[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.443 | TNS=-101818.878 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram7/mem_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram7/p_2_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-710] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/ADDRARDADDR[14]. Critical path length was reduced through logic transformation on cell u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram15/mem_reg_0_0_i_1__11_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.441 | TNS=-101817.030 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_inst_reg[15]_1[11].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_inst_reg[11]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_inst_reg[15]_1[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.441 | TNS=-101817.284 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_inst_reg[15]_1[12].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_inst_reg[12]
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_inst_reg[15]_1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[39]_1[13].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[13]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/dc_pa_reg[39]_1[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.439 | TNS=-101770.165 |
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram1/p_1_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry0/Q[0].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry0/entry_inst_reg[0]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry0/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.426 | TNS=-101759.040 |
INFO: [Physopt 32-702] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram3/p_2_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_fifo/x_counter_entry0/counter[22]_repN.  Did not re-place instance u_soc/x_axi_fifo/x_counter_entry0/counter_reg[22]_replica
INFO: [Physopt 32-702] Processed net u_soc/x_axi_fifo/x_counter_entry0/counter[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-702] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_interconnect/awaddr_sel_store2_reg[28]_0.  Did not re-place instance u_soc/x_axi_interconnect/awid_sel_store0[4]_i_4
INFO: [Physopt 32-702] Processed net u_soc/x_axi_interconnect/awaddr_sel_store2_reg[28]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_interconnect/wsel3.  Did not re-place instance u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_4
INFO: [Physopt 32-702] Processed net u_soc/x_axi_interconnect/wsel3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_10_n_0.  Did not re-place instance u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_10
INFO: [Physopt 32-702] Processed net u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_18_n_0.  Did not re-place instance u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_18
INFO: [Physopt 32-702] Processed net u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wid[2].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_14
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wid[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_32_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_32
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.425 | TNS=-101672.398 |
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state_reg[1]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[2].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[66]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.424 | TNS=-101632.744 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry0/Q[0].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry0/entry_inst_reg[0]
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry0/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram3/mem_reg_i_19_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram3/mem_reg_i_19
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram3/mem_reg_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.422 | TNS=-101630.583 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[3].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[67]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.419 | TNS=-101615.915 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/Q[1].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/tselect_lowbits_reg[3]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_dtu_top/x_aq_dtu_ctrl/x_aq_dtu_trigger_module/x_aq_dtu_m_iie_all/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.413 | TNS=-101615.689 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/D[0].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/D[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.409 | TNS=-101583.770 |
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/E[0].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/addr_holding[6]_i_1__1
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.392 | TNS=-101582.227 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wid[1].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_11
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wid[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_19_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_19
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.388 | TNS=-101546.488 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[6].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[70]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.378 | TNS=-101532.765 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_19_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_19
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.377 | TNS=-101491.751 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_hpcp_top/x_hpcp_mhpmevent5/Q[0].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_hpcp_top/x_hpcp_mhpmevent5/value_reg[0]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_hpcp_top/x_hpcp_mhpmevent5/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.373 | TNS=-101491.452 |
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram0/mem_reg_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram3/buf_hit_way_reg.  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram3/mem_reg_i_19__1
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram3/buf_hit_way_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.370 | TNS=-101481.703 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram3/mem_reg_i_19_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram3/mem_reg_i_19
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram3/mem_reg_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/i___0_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/i___0
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/i___0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.362 | TNS=-101452.642 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_32_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_32
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_72_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_72
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_72_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.356 | TNS=-101432.219 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/D[0].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___323
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___312_i_2_n_0.  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___312_i_2
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___312_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.356 | TNS=-101422.389 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[245]_0.  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[245]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[245]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.354 | TNS=-101417.754 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wid[3].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_31
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wid[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_65_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_65
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_65_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.346 | TNS=-101364.305 |
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram2/p_2_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/Q[1].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/entry_inst_reg[1]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.345 | TNS=-101360.405 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[4].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[68]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.342 | TNS=-101354.337 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/Q[1].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_inst_reg[1]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.342 | TNS=-101354.679 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1.  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.340 | TNS=-101335.230 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/E[0].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/addr_holding[6]_i_1__1
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.339 | TNS=-101334.299 |
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pcgen/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_ctrl/ex1_eu_sel_reg[4]_rep_1.  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_ctrl/ex1_eu_sel_reg[4]_rep
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_ctrl/ex1_eu_sel_reg[4]_rep_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.338 | TNS=-99652.672 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___312_i_2_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___312_i_2
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/i___312_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.336 | TNS=-99612.858 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/E[0].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/addr_holding[6]_i_1__1
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/E[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.333 | TNS=-99604.251 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_19_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_19
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_39_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_39
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.331 | TNS=-99599.019 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_73_n_0.  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_73
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_73_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.328 | TNS=-99591.394 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.328 | TNS=-99591.394 |
Phase 3 Critical Path Optimization | Checksum: 2269f9c1c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.328 | TNS=-99591.394 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram3/mem_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram3/p_2_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_fifo/x_counter_entry0/counter[22]_repN.  Did not re-place instance u_soc/x_axi_fifo/x_counter_entry0/counter_reg[22]_replica
INFO: [Physopt 32-702] Processed net u_soc/x_axi_fifo/x_counter_entry0/counter[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-710] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/mem_din[26]. Critical path length was reduced through logic transformation on cell u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/mem_reg_0_2_i_1__2_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.325 | TNS=-99596.022 |
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state_reg[1]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[1]. Replicated 5 times.
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.321 | TNS=-99558.682 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram2/mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram2/p_2_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1. Replicated 4 times.
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.313 | TNS=-99514.880 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[0]_i_3_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[0]_i_3
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_1/FSM_onehot_merge_cur_state_reg[1].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_1/FSM_sequential_dc_cur_state[0]_i_9
INFO: [Physopt 32-710] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[0]_i_3_n_0. Critical path length was reduced through logic transformation on cell u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state[0]_i_3_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_stb/x_aq_lsu_stb_entry_1/FSM_onehot_merge_cur_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.292 | TNS=-99514.858 |
INFO: [Physopt 32-81] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[252]_0_repN. Replicated 3 times.
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[252]_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.284 | TNS=-99524.033 |
INFO: [Physopt 32-81] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.283 | TNS=-99536.614 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_hpcp_top/x_hpcp_mhpmevent7/value_reg[3]_1[2].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_hpcp_top/x_hpcp_mhpmevent7/value_reg[3]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_hpcp_top/x_hpcp_mhpmevent7/value_reg[3]_1[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.282 | TNS=-99536.599 |
INFO: [Physopt 32-81] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[17]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.280 | TNS=-99536.388 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_inst_reg[15]_1[12].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_inst_reg[12]
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_inst_reg[15]_1[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_acc_err_i_3__1
INFO: [Physopt 32-710] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/push0_reg[5]_0[0]. Critical path length was reduced through logic transformation on cell u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_1__5_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.279 | TNS=-99534.402 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_inst_reg[15]_1[11].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_inst_reg[11]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry0/entry_inst_reg[15]_1[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.279 | TNS=-99534.147 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/mem_reg' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/D[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry0/Q[0]. Replicated 7 times.
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry0/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.278 | TNS=-99550.787 |
INFO: [Physopt 32-81] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/Q[3]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry2/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.278 | TNS=-99551.355 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/p_2_in[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-710] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[7]. Critical path length was reduced through logic transformation on cell u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_8__1_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.278 | TNS=-99547.920 |
INFO: [Physopt 32-572] Net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-710] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/ADDRARDADDR[3]. Critical path length was reduced through logic transformation on cell u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram13/mem_reg_0_0_i_12__1_comp.
INFO: [Physopt 32-735] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.278 | TNS=-99544.603 |
INFO: [Physopt 32-702] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram7/p_2_in[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_fifo/x_counter_entry0/counter[22]_repN.  Did not re-place instance u_soc/x_axi_fifo/x_counter_entry0/counter_reg[22]_replica
INFO: [Physopt 32-702] Processed net u_soc/x_axi_fifo/x_counter_entry0/counter[22]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1].  Did not re-place instance u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/mem_reg_0_0_i_18
INFO: [Physopt 32-702] Processed net u_soc/x_axi_slave128/x_f_spsram_524288x128_L/ram12/FSM_sequential_cur_state_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_interconnect/awaddr_sel_store2_reg[28]_0.  Did not re-place instance u_soc/x_axi_interconnect/awid_sel_store0[4]_i_4
INFO: [Physopt 32-702] Processed net u_soc/x_axi_interconnect/awaddr_sel_store2_reg[28]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_interconnect/wsel3.  Did not re-place instance u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_4
INFO: [Physopt 32-702] Processed net u_soc/x_axi_interconnect/wsel3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_10_n_0.  Did not re-place instance u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_10
INFO: [Physopt 32-702] Processed net u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_18_n_0.  Did not re-place instance u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_18
INFO: [Physopt 32-702] Processed net u_soc/x_axi_interconnect/awaddr_sel_store3[39]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wid[3].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_31
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/biu_pad_wid[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_65_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_65
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_111_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_111
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_111_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.277 | TNS=-99529.338 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_pred_taken_reg[1]_0[0].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_pred_taken_reg[0]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry1/entry_pred_taken_reg[1]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.275 | TNS=-99529.520 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_hpcp_top/x_hpcp_mhpmevent7/mhpmevt7_value[2].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_hpcp_top/x_hpcp_mhpmevent7/value_reg[2]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_hpcp_top/x_hpcp_mhpmevent7/mhpmevt7_value[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.272 | TNS=-99529.505 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_hpcp_top/x_hpcp_mhpmevent7/value_reg[3]_1[2].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_hpcp_top/x_hpcp_mhpmevent7/value_reg[3]
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_hpcp_top/x_hpcp_mhpmevent7/value_reg[3]_1[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[0].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[64]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_idu_top/x_aq_idu_id_dp/ex1_int_inst_data_reg[202]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.272 | TNS=-98723.649 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_112_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_112
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_112_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_93_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_93
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_98_n_0.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_98
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/awaddr_sel_store3[39]_i_98_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/pad_biu_awready.  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/wid_fifo_create[4]_i_3
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_write_channel/pad_biu_awready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_fifo/x_counter_entry1/biu_pad_awaddr_reg[29].  Did not re-place instance u_soc/x_axi_fifo/x_counter_entry1/wid_fifo_create[4]_i_5
INFO: [Physopt 32-702] Processed net u_soc/x_axi_fifo/x_counter_entry1/biu_pad_awaddr_reg[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_err/FSM_sequential_cur_state_reg[0]_1.  Did not re-place instance u_soc/x_axi_err/wid_fifo_create[4]_i_10
INFO: [Physopt 32-702] Processed net u_soc/x_axi_err/FSM_sequential_cur_state_reg[0]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_fifo/x_axi_fifo_entry6/arvalid_s1.  Did not re-place instance u_soc/x_axi_fifo/x_axi_fifo_entry6/read_dly_i_2
INFO: [Physopt 32-702] Processed net u_soc/x_axi_fifo/x_axi_fifo_entry6/arvalid_s1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_axi_fifo/x_counter_entry2/fifo_pad_arvalid.  Did not re-place instance u_soc/x_axi_fifo/x_counter_entry2/pop_ptr[7]_i_2
INFO: [Physopt 32-735] Processed net u_soc/x_axi_fifo/x_counter_entry2/fifo_pad_arvalid. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.271 | TNS=-98679.266 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[21]_0[2].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[2]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[21]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.271 | TNS=-98679.593 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[21]_0[6].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[7]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[21]_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.271 | TNS=-98679.957 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[21]_0[7].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[8]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[21]_0[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.271 | TNS=-98680.277 |
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[21]_0[8].  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[9]
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry2/entry_halt_info_reg[21]_0[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.265 | TNS=-98680.764 |
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[15]_0[0].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[0]
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_entry4/entry_inst_reg[15]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state_reg[1]_1[0].  Did not re-place instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state_reg[0]
INFO: [Physopt 32-702] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state_reg[1]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_3__2_n_0.  Re-placed instance u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_3__2
INFO: [Physopt 32-735] Processed net u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ibuf/x_aq_ifu_ibuf_pop_entry0/entry_inst[15]_i_3__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.259 | TNS=-98679.928 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.259 | TNS=-98679.928 |
Phase 4 Critical Path Optimization | Checksum: 2269f9c1c

Time (s): cpu = 00:01:38 ; elapsed = 00:00:57 . Memory (MB): peak = 3436.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-5.259 | TNS=-98679.928 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.291  |       3101.151  |           41  |              0  |                    69  |           0  |           2  |  00:00:49  |
|  Total          |          0.291  |       3101.151  |           41  |              0  |                    69  |           0  |           3  |  00:00:49  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3436.992 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1fb575b95

Time (s): cpu = 00:01:39 ; elapsed = 00:00:58 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
534 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:00 ; elapsed = 00:01:10 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3436.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/G2_C906/C906_G2/C906_G2.runs/impl_1/c906_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 3436.992 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLCK-12] Clock Placer Checks: Poor placement for routing between an IO pin and BUFG. 
Resolution: Poor placement of an IO pin and a BUFG has resulted in the router using a non-dedicated path between the two.  There are several things that could trigger this DRC, each of which can cause unpredictable clock insertion delays that result in poor timing.  This DRC could be caused by any of the following: (a) a clock port was placed on a pin that is not a CCIO-pin (b)the BUFG has not been placed in the same half of the device or SLR as the CCIO-pin (c) a single ended clock has been placed on the N-Side of a differential pair CCIO-pin.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	jtg_clk_IBUF_inst (IBUF.O) is locked to IOB_X0Y59
	jtg_clk_IBUF_BUFG_inst (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y3
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 19cc5105 ConstDB: 0 ShapeSum: e61770da RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 97aa15ef

Time (s): cpu = 00:00:36 ; elapsed = 00:00:15 . Memory (MB): peak = 3436.992 ; gain = 0.000
Post Restoration Checksum: NetGraph: 3a29cce1 NumContArr: 5d80490e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 97aa15ef

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 97aa15ef

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3436.992 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 97aa15ef

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3436.992 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: eae66d68

Time (s): cpu = 00:01:04 ; elapsed = 00:00:34 . Memory (MB): peak = 3446.066 ; gain = 9.074
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.947 | TNS=-83606.501| WHS=-1.170 | THS=-2388.545|

Phase 2 Router Initialization | Checksum: 1ab4e7355

Time (s): cpu = 00:01:20 ; elapsed = 00:00:44 . Memory (MB): peak = 3470.094 ; gain = 33.102

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00784564 %
  Global Horizontal Routing Utilization  = 0.00490968 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 93917
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 93897
  Number of Partially Routed Nets     = 20
  Number of Node Overlaps             = 36


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ab4e7355

Time (s): cpu = 00:01:21 ; elapsed = 00:00:45 . Memory (MB): peak = 3470.094 ; gain = 33.102
Phase 3 Initial Routing | Checksum: 120adc44c

Time (s): cpu = 00:04:28 ; elapsed = 00:02:24 . Memory (MB): peak = 3521.293 ; gain = 84.301
INFO: [Route 35-580] Design has 4072 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_lsu_top/x_aq_lsu_dc/FSM_sequential_dc_cur_state_reg[0]/D|
|              sys_clk_pin |              sys_clk_pin |u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[12].ram_instance/mem_reg/ADDRARDADDR[5]|
|              sys_clk_pin |              sys_clk_pin |u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[1].ram_instance/mem_reg/ADDRARDADDR[5]|
|              sys_clk_pin |              sys_clk_pin |u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[3].ram_instance/mem_reg/ADDRARDADDR[5]|
|              sys_clk_pin |              sys_clk_pin |u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[11].ram_instance/mem_reg/ADDRARDADDR[5]|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 45478
 Number of Nodes with overlaps = 8617
 Number of Nodes with overlaps = 2707
 Number of Nodes with overlaps = 1090
 Number of Nodes with overlaps = 457
 Number of Nodes with overlaps = 288
 Number of Nodes with overlaps = 166
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.035 | TNS=-108315.915| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d53141b3

Time (s): cpu = 00:14:08 ; elapsed = 00:09:02 . Memory (MB): peak = 3521.293 ; gain = 84.301

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3105
 Number of Nodes with overlaps = 1093
 Number of Nodes with overlaps = 554
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 94
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.765 | TNS=-107388.230| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e12fba8e

Time (s): cpu = 00:15:58 ; elapsed = 00:10:31 . Memory (MB): peak = 3521.293 ; gain = 84.301

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 188
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 95
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.709 | TNS=-106529.733| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: b6267d99

Time (s): cpu = 00:18:36 ; elapsed = 00:12:54 . Memory (MB): peak = 3521.293 ; gain = 84.301

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 1117
 Number of Nodes with overlaps = 464
 Number of Nodes with overlaps = 286
Phase 4.4 Global Iteration 3 | Checksum: 17fed055d

Time (s): cpu = 00:19:55 ; elapsed = 00:14:02 . Memory (MB): peak = 3521.293 ; gain = 84.301
Phase 4 Rip-up And Reroute | Checksum: 17fed055d

Time (s): cpu = 00:19:55 ; elapsed = 00:14:03 . Memory (MB): peak = 3521.293 ; gain = 84.301

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1da25e35c

Time (s): cpu = 00:20:01 ; elapsed = 00:14:07 . Memory (MB): peak = 3521.293 ; gain = 84.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.620 | TNS=-105245.148| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 19b6be3ca

Time (s): cpu = 00:20:06 ; elapsed = 00:14:10 . Memory (MB): peak = 3521.293 ; gain = 84.301

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19b6be3ca

Time (s): cpu = 00:20:07 ; elapsed = 00:14:10 . Memory (MB): peak = 3521.293 ; gain = 84.301
Phase 5 Delay and Skew Optimization | Checksum: 19b6be3ca

Time (s): cpu = 00:20:07 ; elapsed = 00:14:10 . Memory (MB): peak = 3521.293 ; gain = 84.301

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 164ae9b89

Time (s): cpu = 00:20:14 ; elapsed = 00:14:15 . Memory (MB): peak = 3521.293 ; gain = 84.301
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.620 | TNS=-105245.017| WHS=0.075  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cb57dff8

Time (s): cpu = 00:20:15 ; elapsed = 00:14:15 . Memory (MB): peak = 3521.293 ; gain = 84.301
Phase 6 Post Hold Fix | Checksum: 1cb57dff8

Time (s): cpu = 00:20:15 ; elapsed = 00:14:16 . Memory (MB): peak = 3521.293 ; gain = 84.301

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.3919 %
  Global Horizontal Routing Utilization  = 17.1535 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 8x8 Area, Max Cong = 88.9499%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y94 -> INT_R_X31Y101
   INT_L_X32Y94 -> INT_R_X39Y101
South Dir 4x4 Area, Max Cong = 89.6396%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y86 -> INT_R_X27Y89
   INT_L_X28Y86 -> INT_R_X31Y89
   INT_L_X32Y86 -> INT_R_X35Y89
   INT_L_X28Y82 -> INT_R_X31Y85
   INT_L_X32Y82 -> INT_R_X35Y85
East Dir 4x4 Area, Max Cong = 87.0404%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y86 -> INT_R_X27Y89
   INT_L_X32Y82 -> INT_R_X35Y85
   INT_L_X24Y74 -> INT_R_X27Y77
West Dir 16x16 Area, Max Cong = 86.1902%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y94 -> INT_R_X47Y109

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.7 Sparse Ratio: 2.5
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.333333 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 3
Effective congestion level: 5 Aspect Ratio: 0.6 Sparse Ratio: 0.625

Phase 7 Route finalize | Checksum: 20e2d205f

Time (s): cpu = 00:20:16 ; elapsed = 00:14:16 . Memory (MB): peak = 3521.293 ; gain = 84.301

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20e2d205f

Time (s): cpu = 00:20:16 ; elapsed = 00:14:17 . Memory (MB): peak = 3521.293 ; gain = 84.301

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24b2780f0

Time (s): cpu = 00:20:25 ; elapsed = 00:14:27 . Memory (MB): peak = 3521.293 ; gain = 84.301

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.620 | TNS=-105245.017| WHS=0.075  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 24b2780f0

Time (s): cpu = 00:20:25 ; elapsed = 00:14:27 . Memory (MB): peak = 3521.293 ; gain = 84.301
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:20:25 ; elapsed = 00:14:27 . Memory (MB): peak = 3521.293 ; gain = 84.301

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
554 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:20:48 ; elapsed = 00:14:40 . Memory (MB): peak = 3521.293 ; gain = 84.301
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 3521.293 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/G2_C906/C906_G2/C906_G2.runs/impl_1/c906_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 3521.293 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file c906_top_drc_routed.rpt -pb c906_top_drc_routed.pb -rpx c906_top_drc_routed.rpx
Command: report_drc -file c906_top_drc_routed.rpt -pb c906_top_drc_routed.pb -rpx c906_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/G2_C906/C906_G2/C906_G2.runs/impl_1/c906_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:26 ; elapsed = 00:00:46 . Memory (MB): peak = 3658.680 ; gain = 137.387
INFO: [runtcl-4] Executing : report_methodology -file c906_top_methodology_drc_routed.rpt -pb c906_top_methodology_drc_routed.pb -rpx c906_top_methodology_drc_routed.rpx
Command: report_methodology -file c906_top_methodology_drc_routed.rpt -pb c906_top_methodology_drc_routed.pb -rpx c906_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/G2_C906/C906_G2/C906_G2.runs/impl_1/c906_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 3658.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file c906_top_power_routed.rpt -pb c906_top_power_summary_routed.pb -rpx c906_top_power_routed.rpx
Command: report_power -file c906_top_power_routed.rpt -pb c906_top_power_summary_routed.pb -rpx c906_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
566 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 3671.246 ; gain = 12.566
INFO: [runtcl-4] Executing : report_route_status -file c906_top_route_status.rpt -pb c906_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file c906_top_timing_summary_routed.rpt -pb c906_top_timing_summary_routed.pb -rpx c906_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file c906_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file c906_top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3671.246 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file c906_top_bus_skew_routed.rpt -pb c906_top_bus_skew_routed.pb -rpx c906_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
source E:/G2_C906/name.tcl
WARNING: [Vivado 12-4383] DRC RTSTAT-1 may not change severity
Command: write_bitstream -force c906_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC NSTD-1] Unspecified I/O Standard: 1 out of 18 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: jrst_b.
WARNING: [DRC PDRC-153] Gated clock check: Net u_soc/x_apb/x_apb_bridge/E[0] is a gated clock net sourced by a combinational pin u_soc/x_apb/x_apb_bridge/prdata_reg[2]_i_1/O, cell u_soc/x_apb/x_apb_bridge/prdata_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ADDRARDADDR[6] (net: u_soc/x_axi2ahb/rptr_reg[0]) which is driven by a register (u_soc/x_axi2ahb/rptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ADDRARDADDR[7] (net: u_soc/x_axi2ahb/rptr_reg[1]) which is driven by a register (u_soc/x_axi2ahb/rptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ADDRARDADDR[8] (net: u_soc/x_axi2ahb/rptr_reg[2]) which is driven by a register (u_soc/x_axi2ahb/rptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ADDRBWRADDR[6] (net: u_soc/x_axi2ahb/wptr_reg[0]) which is driven by a register (u_soc/x_axi2ahb/wptr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ADDRBWRADDR[7] (net: u_soc/x_axi2ahb/wptr_reg[1]) which is driven by a register (u_soc/x_axi2ahb/wptr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ADDRBWRADDR[8] (net: u_soc/x_axi2ahb/wptr_reg[2]) which is driven by a register (u_soc/x_axi2ahb/wptr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_ahb/busy_s1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_ahb/busy_s2_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_ahb/busy_s3_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_apb/x_apb_bridge/apb_harb_hready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi2ahb/cur_st_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 u_soc/x_axi2ahb/entry_data_reg_0 has an input control pin u_soc/x_axi2ahb/entry_data_reg_0/ENARDEN (net: u_soc/x_axi2ahb/db_rd) which is driven by a register (u_soc/x_axi_err/rvalid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rbuf_vld_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rid_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rid_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rid_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rid_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rlast_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_biu_top/x_aq_biu_read_channel/rresp_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_sysio_top/x_aq_sysio_core0/clint_core_ms_int_cpu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_sysio_top/x_aq_sysio_core0/clint_core_mt_int_cpu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_sysio_top/x_aq_sysio_core0/clint_core_ss_int_cpu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_sysio_top/x_aq_sysio_core0/clint_core_st_int_cpu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_sysio_top/x_aq_sysio_core0/plic_core_me_int_cpu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_sysio_top/x_aq_sysio_core0/plic_core_se_int_cpu_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_regs/x_aq_cp0_ext_csr/cindex_index_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_regs/x_aq_cp0_ext_csr/cindex_rid_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_special/x_aq_cp0_lpmd/FSM_onehot_cur_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_special/x_aq_cp0_lpmd/lpmd_b_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_cp0_top/x_aq_cp0_special/x_aq_cp0_rst_ctrl/FSM_onehot_icache_cur_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry0/entry_inst_reg[0]_replica_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg has an input control pin u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg/ADDRARDADDR[12] (net: u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/ADDRARDADDR[9]) which is driven by a register (u_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_ipack/x_aq_ifu_ipack_entry1/entry_vld_reg_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC UCIO-1] Unconstrained Logical Port: 1 out of 18 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: jrst_b.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 46 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./c906_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:02:35 ; elapsed = 00:01:36 . Memory (MB): peak = 4386.059 ; gain = 714.812
INFO: [Common 17-206] Exiting Vivado at Tue Nov  8 22:00:34 2022...
