Project Informationx:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 02/05/2005 23:00:26

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


LOW_CLK_GEN


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

low_clk_gen
      EPM7064LC44-7        1        1        0      49      0           76 %

User Pins:                 1        1        0  



Project Informationx:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'clk_in' chosen for auto global Clock


Project Informationx:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt

** FILE HIERARCHY **



|lpm_add_sub:332|
|lpm_add_sub:332|addcore:adder|
|lpm_add_sub:332|addcore:adder|addcore:adder2|
|lpm_add_sub:332|addcore:adder|addcore:adder1|
|lpm_add_sub:332|addcore:adder|addcore:adder0|
|lpm_add_sub:332|altshift:result_ext_latency_ffs|
|lpm_add_sub:332|altshift:carry_ext_latency_ffs|
|lpm_add_sub:332|altshift:oflow_ext_latency_ffs|


Device-Specific Information:x:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt
low_clk_gen

***** Logic for device 'low_clk_gen' compiled without errors.




Device: EPM7064LC44-7

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

              R  R  R                    R  R  
              E  E  E                    E  E  
              S  S  S              c     S  S  
              E  E  E              l     E  E  
              R  R  R              k     R  R  
              V  V  V  V  G  G  G  _  G  V  V  
              E  E  E  C  N  N  N  i  N  E  E  
              D  D  D  C  D  D  D  n  D  D  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
RESERVED |  7                                39 | RESERVED 
RESERVED |  8                                38 | RESERVED 
RESERVED |  9                                37 | RESERVED 
     GND | 10                                36 | RESERVED 
RESERVED | 11                                35 | VCC 
RESERVED | 12         EPM7064LC44-7          34 | clk_out 
RESERVED | 13                                33 | RESERVED 
RESERVED | 14                                32 | RESERVED 
     VCC | 15                                31 | RESERVED 
RESERVED | 16                                30 | GND 
RESERVED | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              R  R  R  R  G  V  R  R  R  R  R  
              E  E  E  E  N  C  E  E  E  E  E  
              S  S  S  S  D  C  S  S  S  S  S  
              E  E  E  E        E  E  E  E  E  
              R  R  R  R        R  R  R  R  R  
              V  V  V  V        V  V  V  V  V  
              E  E  E  E        E  E  E  E  E  
              D  D  D  D        D  D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:x:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt
low_clk_gen

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     9/16( 56%)   0/ 8(  0%)   0/16(  0%)  32/36( 88%) 
B:    LC17 - LC32    16/16(100%)   0/ 8(  0%)   0/16(  0%)  27/36( 75%) 
C:    LC33 - LC48    12/16( 75%)   0/ 8(  0%)   0/16(  0%)  32/36( 88%) 
D:    LC49 - LC64    12/16( 75%)   1/ 8( 12%)   0/16(  0%)  32/36( 88%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                             1/32     (  3%)
Total logic cells used:                         49/64     ( 76%)
Total shareable expanders used:                  0/64     (  0%)
Total Turbo logic cells used:                   49/64     ( 76%)
Total shareable expanders not available (n/a):   0/64     (  0%)
Average fan-in:                                  18.18
Total fan-in:                                   891

Total input pins required:                       1
Total output pins required:                      1
Total bidirectional pins required:               0
Total logic cells required:                     49
Total flipflops required:                       26
Total product terms required:                  118
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         0/  64   (  0%)



Device-Specific Information:x:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt
low_clk_gen

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  43      -   -       INPUT  G            0      0   0    0    0    0    0  clk_in


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:x:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt
low_clk_gen

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  34     51    D         FF      t        0      0   0    0   25    0    0  clk_out (:28)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:x:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt
low_clk_gen

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     28    B       SOFT      t        0      0   0    0    8    0    6  |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|cout_node
   -     26    B       SOFT      t        0      0   0    0    2    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node1
 (16)    25    B       SOFT      t        0      0   0    0    4    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node3
 (17)    24    B       SOFT      t        0      0   0    0    5    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node4
   -     22    B       SOFT      t        0      0   0    0    6    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node5
  (7)     8    A       SOFT      t        0      0   0    0    7    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node6
 (18)    21    B       SOFT      t        0      0   0    0    8    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node7
 (19)    20    B       SOFT      t        0      0   0    0    9    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node0
 (20)    19    B       SOFT      t        0      0   0    0   10    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node1
 (31)    46    C       SOFT      t        0      0   0    0   11    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node2
 (25)    35    C       SOFT      t        0      0   0    0   12    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node3
   -     38    C       SOFT      t        0      0   0    0   13    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node4
 (26)    36    C       SOFT      t        0      0   0    0   14    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node5
   -     34    C       SOFT      t        0      0   0    0   15    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node6
   -     31    B       SOFT      t        0      0   0    0   16    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node7
 (40)    62    D       SOFT      t        0      0   0    0   17    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node0
   -     61    D       SOFT      t        0      0   0    0   18    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node1
 (21)    17    B       SOFT      t        0      0   0    0   12    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node2
   -     23    B       SOFT      t        0      0   0    0   13    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node3
 (14)    30    B       SOFT      t        0      0   0    0   14    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node4
   -     29    B       SOFT      t        0      0   0    0   15    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node5
   -     18    B       SOFT      t        0      0   0    0   16    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node6
 (13)    32    B       SOFT      t        0      0   0    0   17    0    1  |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node7
  (9)     4    A       TFFE   +  t        0      0   0    0    0    1   24  halved_crystal (:3)
   -     63    D       DFFE      t        0      0   0    0   26    1   24  clock_count23 (:4)
 (38)    56    D       DFFE      t        0      0   0    0   26    1   25  clock_count22 (:5)
   -     55    D       DFFE      t        0      0   0    0   26    1   26  clock_count21 (:6)
   -     54    D       DFFE      t        0      0   0    0   26    1   27  clock_count20 (:7)
 (37)    53    D       DFFE      t        0      0   0    0   26    1   28  clock_count19 (:8)
 (36)    52    D       DFFE      t        0      0   0    0   26    1   29  clock_count18 (:9)
   -     50    D       DFFE      t        0      0   0    0   26    1   30  clock_count17 (:10)
 (11)     3    A       DFFE      t        0      0   0    0   26    1   31  clock_count16 (:11)
   -      2    A       DFFE      t        0      0   0    0   26    1   32  clock_count15 (:12)
 (12)     1    A       DFFE      t        0      0   0    0   26    1   33  clock_count14 (:13)
   -      6    A       DFFE      t        0      0   0    0   26    1   34  clock_count13 (:14)
 (29)    41    C       DFFE      t        0      0   0    0   26    1   35  clock_count12 (:15)
   -     42    C       DFFE      t        0      0   0    0   26    1   36  clock_count11 (:16)
 (24)    33    C       DFFE      t        0      0   0    0   26    1   37  clock_count10 (:17)
 (32)    48    C       DFFE      t        0      0   0    0   26    1   38  clock_count9 (:18)
  (6)    11    A       DFFE      t        0      0   0    0   26    1   39  clock_count8 (:19)
   -     10    A       DFFE      t        0      0   0    0   26    1   35  clock_count7 (:20)
   -     45    C       DFFE      t        0      0   0    0   26    1   36  clock_count6 (:21)
   -     27    B       DFFE      t        0      0   0    0   26    1   37  clock_count5 (:22)
   -     44    C       DFFE      t        0      0   0    0   26    1   38  clock_count4 (:23)
   -      9    A       DFFE      t        0      0   0    0   26    1   39  clock_count3 (:24)
   -     58    D       TFFE      t        0      0   0    0    3    1   39  clock_count2 (:25)
   -     43    C       DFFE      t        0      0   0    0   26    1   41  clock_count1 (:26)
 (33)    49    D       TFFE      t        0      0   0    0   25    1   41  clock_count0 (:27)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:x:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt
low_clk_gen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                           Logic cells placed in LAB 'A'
        +----------------- LC8 |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node6
        | +--------------- LC4 halved_crystal
        | | +------------- LC3 clock_count16
        | | | +----------- LC2 clock_count15
        | | | | +--------- LC1 clock_count14
        | | | | | +------- LC6 clock_count13
        | | | | | | +----- LC11 clock_count8
        | | | | | | | +--- LC10 clock_count7
        | | | | | | | | +- LC9 clock_count3
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':
LC4  -> - * * * * * * * * | * * * * | <-- halved_crystal
LC3  -> - - * * * * * * * | * * * * | <-- clock_count16
LC2  -> - - * * * * * * * | * * * * | <-- clock_count15
LC1  -> - - * * * * * * * | * * * * | <-- clock_count14
LC6  -> - - * * * * * * * | * * * * | <-- clock_count13
LC11 -> - - * * * * * * * | * * * * | <-- clock_count8
LC10 -> - - * * * * * * * | * * * * | <-- clock_count7
LC9  -> * - * * * * * * * | * * * * | <-- clock_count3

Pin
43   -> - - - - - - - - - | - - - - | <-- clk_in
LC25 -> - - - - - - - - * | * - - - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node3
LC21 -> - - - - - - - * - | * - - - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node7
LC20 -> - - - - - - * - - | * - - - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node0
LC36 -> - - - - - * - - - | * - - - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node5
LC34 -> - - - - * - - - - | * - - - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node6
LC31 -> - - - * - - - - - | * - - - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node7
LC62 -> - - * - - - - - - | * - - - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node0
LC63 -> - - * * * * * * * | * * * * | <-- clock_count23
LC56 -> - - * * * * * * * | * * * * | <-- clock_count22
LC55 -> - - * * * * * * * | * * * * | <-- clock_count21
LC54 -> - - * * * * * * * | * * * * | <-- clock_count20
LC53 -> - - * * * * * * * | * * * * | <-- clock_count19
LC52 -> - - * * * * * * * | * * * * | <-- clock_count18
LC50 -> - - * * * * * * * | * * * * | <-- clock_count17
LC41 -> - - * * * * * * * | * * * * | <-- clock_count12
LC42 -> - - * * * * * * * | * * * * | <-- clock_count11
LC33 -> - - * * * * * * * | * * * * | <-- clock_count10
LC48 -> - - * * * * * * * | * * * * | <-- clock_count9
LC45 -> * - * * * * * * * | * * * * | <-- clock_count6
LC27 -> * - * * * * * * * | * * * * | <-- clock_count5
LC44 -> * - * * * * * * * | * * * * | <-- clock_count4
LC58 -> * - * * * * * * * | * * * * | <-- clock_count2
LC43 -> * - * * * * * * * | * * * * | <-- clock_count1
LC49 -> * - * * * * * * * | * * * * | <-- clock_count0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:x:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt
low_clk_gen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC28 |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|cout_node
        | +----------------------------- LC26 |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node1
        | | +--------------------------- LC25 |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node3
        | | | +------------------------- LC24 |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node4
        | | | | +----------------------- LC22 |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node5
        | | | | | +--------------------- LC21 |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node7
        | | | | | | +------------------- LC20 |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node0
        | | | | | | | +----------------- LC19 |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node1
        | | | | | | | | +--------------- LC31 |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node7
        | | | | | | | | | +------------- LC17 |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node2
        | | | | | | | | | | +----------- LC23 |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node3
        | | | | | | | | | | | +--------- LC30 |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node4
        | | | | | | | | | | | | +------- LC29 |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node5
        | | | | | | | | | | | | | +----- LC18 |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node6
        | | | | | | | | | | | | | | +--- LC32 |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node7
        | | | | | | | | | | | | | | | +- LC27 clock_count5
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC28 -> - - - - - - - - - * * * * * * - | - * - - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|cout_node
LC22 -> - - - - - - - - - - - - - - - * | - * - - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node5
LC27 -> * - - - * * * * * - - - - - - * | * * * * | <-- clock_count5

Pin
43   -> - - - - - - - - - - - - - - - - | - - - - | <-- clk_in
LC4  -> - - - - - - - - - - - - - - - * | * * * * | <-- halved_crystal
LC63 -> - - - - - - - - - - - - - - * * | * * * * | <-- clock_count23
LC56 -> - - - - - - - - - - - - - * * * | * * * * | <-- clock_count22
LC55 -> - - - - - - - - - - - - * * * * | * * * * | <-- clock_count21
LC54 -> - - - - - - - - - - - * * * * * | * * * * | <-- clock_count20
LC53 -> - - - - - - - - - - * * * * * * | * * * * | <-- clock_count19
LC52 -> - - - - - - - - - * * * * * * * | * * * * | <-- clock_count18
LC50 -> - - - - - - - - - * * * * * * * | * * * * | <-- clock_count17
LC3  -> - - - - - - - - - * * * * * * * | * * * * | <-- clock_count16
LC2  -> - - - - - - - - * * * * * * * * | * * * * | <-- clock_count15
LC1  -> - - - - - - - - * * * * * * * * | * * * * | <-- clock_count14
LC6  -> - - - - - - - - * * * * * * * * | * * * * | <-- clock_count13
LC41 -> - - - - - - - - * * * * * * * * | * * * * | <-- clock_count12
LC42 -> - - - - - - - - * * * * * * * * | * * * * | <-- clock_count11
LC33 -> - - - - - - - - * * * * * * * * | * * * * | <-- clock_count10
LC48 -> - - - - - - - * * * * * * * * * | * * * * | <-- clock_count9
LC11 -> - - - - - - * * * * * * * * * * | * * * * | <-- clock_count8
LC10 -> * - - - - * * * * - - - - - - * | * * * * | <-- clock_count7
LC45 -> * - - - - * * * * - - - - - - * | * * * * | <-- clock_count6
LC44 -> * - - * * * * * * - - - - - - * | * * * * | <-- clock_count4
LC9  -> * - * * * * * * * - - - - - - * | * * * * | <-- clock_count3
LC58 -> * - * * * * * * * - - - - - - * | * * * * | <-- clock_count2
LC43 -> * * * * * * * * * - - - - - - * | * * * * | <-- clock_count1
LC49 -> * * * * * * * * * - - - - - - * | * * * * | <-- clock_count0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:x:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt
low_clk_gen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                 Logic cells placed in LAB 'C'
        +----------------------- LC46 |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node2
        | +--------------------- LC35 |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node3
        | | +------------------- LC38 |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node4
        | | | +----------------- LC36 |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node5
        | | | | +--------------- LC34 |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node6
        | | | | | +------------- LC41 clock_count12
        | | | | | | +----------- LC42 clock_count11
        | | | | | | | +--------- LC33 clock_count10
        | | | | | | | | +------- LC48 clock_count9
        | | | | | | | | | +----- LC45 clock_count6
        | | | | | | | | | | +--- LC44 clock_count4
        | | | | | | | | | | | +- LC43 clock_count1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':
LC46 -> - - - - - - - * - - - - | - - * - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node2
LC35 -> - - - - - - * - - - - - | - - * - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node3
LC38 -> - - - - - * - - - - - - | - - * - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node4
LC41 -> - - * * * * * * * * * * | * * * * | <-- clock_count12
LC42 -> - * * * * * * * * * * * | * * * * | <-- clock_count11
LC33 -> * * * * * * * * * * * * | * * * * | <-- clock_count10
LC48 -> * * * * * * * * * * * * | * * * * | <-- clock_count9
LC45 -> * * * * * * * * * * * * | * * * * | <-- clock_count6
LC44 -> * * * * * * * * * * * * | * * * * | <-- clock_count4
LC43 -> * * * * * * * * * * * * | * * * * | <-- clock_count1

Pin
43   -> - - - - - - - - - - - - | - - - - | <-- clk_in
LC26 -> - - - - - - - - - - - * | - - * - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node1
LC24 -> - - - - - - - - - - * - | - - * - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node4
LC8  -> - - - - - - - - - * - - | - - * - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node6
LC19 -> - - - - - - - - * - - - | - - * - | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node1
LC4  -> - - - - - * * * * * * * | * * * * | <-- halved_crystal
LC63 -> - - - - - * * * * * * * | * * * * | <-- clock_count23
LC56 -> - - - - - * * * * * * * | * * * * | <-- clock_count22
LC55 -> - - - - - * * * * * * * | * * * * | <-- clock_count21
LC54 -> - - - - - * * * * * * * | * * * * | <-- clock_count20
LC53 -> - - - - - * * * * * * * | * * * * | <-- clock_count19
LC52 -> - - - - - * * * * * * * | * * * * | <-- clock_count18
LC50 -> - - - - - * * * * * * * | * * * * | <-- clock_count17
LC3  -> - - - - - * * * * * * * | * * * * | <-- clock_count16
LC2  -> - - - - - * * * * * * * | * * * * | <-- clock_count15
LC1  -> - - - - * * * * * * * * | * * * * | <-- clock_count14
LC6  -> - - - * * * * * * * * * | * * * * | <-- clock_count13
LC11 -> * * * * * * * * * * * * | * * * * | <-- clock_count8
LC10 -> * * * * * * * * * * * * | * * * * | <-- clock_count7
LC27 -> * * * * * * * * * * * * | * * * * | <-- clock_count5
LC9  -> * * * * * * * * * * * * | * * * * | <-- clock_count3
LC58 -> * * * * * * * * * * * * | * * * * | <-- clock_count2
LC49 -> * * * * * * * * * * * * | * * * * | <-- clock_count0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:x:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt
low_clk_gen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                 Logic cells placed in LAB 'D'
        +----------------------- LC51 clk_out
        | +--------------------- LC62 |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node0
        | | +------------------- LC61 |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node1
        | | | +----------------- LC63 clock_count23
        | | | | +--------------- LC56 clock_count22
        | | | | | +------------- LC55 clock_count21
        | | | | | | +----------- LC54 clock_count20
        | | | | | | | +--------- LC53 clock_count19
        | | | | | | | | +------- LC52 clock_count18
        | | | | | | | | | +----- LC50 clock_count17
        | | | | | | | | | | +--- LC58 clock_count2
        | | | | | | | | | | | +- LC49 clock_count0
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':
LC61 -> - - - - - - - - - * - - | - - - * | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node1
LC63 -> * - - * * * * * * * - * | * * * * | <-- clock_count23
LC56 -> * - - * * * * * * * - * | * * * * | <-- clock_count22
LC55 -> * - - * * * * * * * - * | * * * * | <-- clock_count21
LC54 -> * - - * * * * * * * - * | * * * * | <-- clock_count20
LC53 -> * - - * * * * * * * - * | * * * * | <-- clock_count19
LC52 -> * - - * * * * * * * - * | * * * * | <-- clock_count18
LC50 -> * - * * * * * * * * - * | * * * * | <-- clock_count17
LC58 -> * * * * * * * * * * * * | * * * * | <-- clock_count2
LC49 -> * * * * * * * * * * * * | * * * * | <-- clock_count0

Pin
43   -> - - - - - - - - - - - - | - - - - | <-- clk_in
LC17 -> - - - - - - - - * - - - | - - - * | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node2
LC23 -> - - - - - - - * - - - - | - - - * | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node3
LC30 -> - - - - - - * - - - - - | - - - * | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node4
LC29 -> - - - - - * - - - - - - | - - - * | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node5
LC18 -> - - - - * - - - - - - - | - - - * | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node6
LC32 -> - - - * - - - - - - - - | - - - * | <-- |LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node7
LC4  -> * - - * * * * * * * * * | * * * * | <-- halved_crystal
LC3  -> * * * * * * * * * * - * | * * * * | <-- clock_count16
LC2  -> * * * * * * * * * * - * | * * * * | <-- clock_count15
LC1  -> * * * * * * * * * * - * | * * * * | <-- clock_count14
LC6  -> * * * * * * * * * * - * | * * * * | <-- clock_count13
LC41 -> * * * * * * * * * * - * | * * * * | <-- clock_count12
LC42 -> * * * * * * * * * * - * | * * * * | <-- clock_count11
LC33 -> * * * * * * * * * * - * | * * * * | <-- clock_count10
LC48 -> * * * * * * * * * * - * | * * * * | <-- clock_count9
LC11 -> * * * * * * * * * * - * | * * * * | <-- clock_count8
LC10 -> * * * * * * * * * * - * | * * * * | <-- clock_count7
LC45 -> * * * * * * * * * * - * | * * * * | <-- clock_count6
LC27 -> * * * * * * * * * * - * | * * * * | <-- clock_count5
LC44 -> * * * * * * * * * * - * | * * * * | <-- clock_count4
LC9  -> * * * * * * * * * * - * | * * * * | <-- clock_count3
LC43 -> * * * * * * * * * * * * | * * * * | <-- clock_count1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:x:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt
low_clk_gen

** EQUATIONS **

clk_in   : INPUT;

-- Node name is 'clk_out' = 'low_clk' 
-- Equation name is 'clk_out', location is LC051, type is output.
 clk_out = TFFE( _EQ001,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ001 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23;

-- Node name is ':27' = 'clock_count0' 
-- Equation name is 'clock_count0', location is LC049, type is buried.
clock_count0 = TFFE(!_EQ002,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ002 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23;

-- Node name is ':26' = 'clock_count1' 
-- Equation name is 'clock_count1', location is LC043, type is buried.
clock_count1 = DFFE( _EQ003 $  _LC026,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ003 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC026;

-- Node name is ':25' = 'clock_count2' 
-- Equation name is 'clock_count2', location is LC058, type is buried.
clock_count2 = TFFE( _EQ004,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ004 =  clock_count0 &  clock_count1;

-- Node name is ':24' = 'clock_count3' 
-- Equation name is 'clock_count3', location is LC009, type is buried.
clock_count3 = DFFE( _EQ005 $  _LC025,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ005 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 &  _LC025;

-- Node name is ':23' = 'clock_count4' 
-- Equation name is 'clock_count4', location is LC044, type is buried.
clock_count4 = DFFE( _EQ006 $  _LC024,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ006 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC024;

-- Node name is ':22' = 'clock_count5' 
-- Equation name is 'clock_count5', location is LC027, type is buried.
clock_count5 = DFFE( _EQ007 $  _LC022,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ007 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 &  _LC022;

-- Node name is ':21' = 'clock_count6' 
-- Equation name is 'clock_count6', location is LC045, type is buried.
clock_count6 = DFFE( _EQ008 $  _LC008,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ008 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 &  _LC008;

-- Node name is ':20' = 'clock_count7' 
-- Equation name is 'clock_count7', location is LC010, type is buried.
clock_count7 = DFFE( _EQ009 $  _LC021,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ009 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 &  _LC021;

-- Node name is ':19' = 'clock_count8' 
-- Equation name is 'clock_count8', location is LC011, type is buried.
clock_count8 = DFFE( _EQ010 $  _LC020,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ010 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 &  _LC020;

-- Node name is ':18' = 'clock_count9' 
-- Equation name is 'clock_count9', location is LC048, type is buried.
clock_count9 = DFFE( _EQ011 $  _LC019,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ011 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC019;

-- Node name is ':17' = 'clock_count10' 
-- Equation name is 'clock_count10', location is LC033, type is buried.
clock_count10 = DFFE( _EQ012 $  _LC046,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ012 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC046;

-- Node name is ':16' = 'clock_count11' 
-- Equation name is 'clock_count11', location is LC042, type is buried.
clock_count11 = DFFE( _EQ013 $  _LC035,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ013 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC035;

-- Node name is ':15' = 'clock_count12' 
-- Equation name is 'clock_count12', location is LC041, type is buried.
clock_count12 = DFFE( _EQ014 $  _LC038,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ014 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 &  _LC038;

-- Node name is ':14' = 'clock_count13' 
-- Equation name is 'clock_count13', location is LC006, type is buried.
clock_count13 = DFFE( _EQ015 $  _LC036,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ015 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC036;

-- Node name is ':13' = 'clock_count14' 
-- Equation name is 'clock_count14', location is LC001, type is buried.
clock_count14 = DFFE( _EQ016 $  _LC034,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ016 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC034;

-- Node name is ':12' = 'clock_count15' 
-- Equation name is 'clock_count15', location is LC002, type is buried.
clock_count15 = DFFE( _EQ017 $  _LC031,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ017 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC031;

-- Node name is ':11' = 'clock_count16' 
-- Equation name is 'clock_count16', location is LC003, type is buried.
clock_count16 = DFFE( _EQ018 $  _LC062,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ018 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC062;

-- Node name is ':10' = 'clock_count17' 
-- Equation name is 'clock_count17', location is LC050, type is buried.
clock_count17 = DFFE( _EQ019 $  _LC061,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ019 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC061;

-- Node name is ':9' = 'clock_count18' 
-- Equation name is 'clock_count18', location is LC052, type is buried.
clock_count18 = DFFE( _EQ020 $  _LC017,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ020 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC017;

-- Node name is ':8' = 'clock_count19' 
-- Equation name is 'clock_count19', location is LC053, type is buried.
clock_count19 = DFFE( _EQ021 $  _LC023,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ021 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC023;

-- Node name is ':7' = 'clock_count20' 
-- Equation name is 'clock_count20', location is LC054, type is buried.
clock_count20 = DFFE( _EQ022 $  _LC030,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ022 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC030;

-- Node name is ':6' = 'clock_count21' 
-- Equation name is 'clock_count21', location is LC055, type is buried.
clock_count21 = DFFE( _EQ023 $  _LC029,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ023 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 & !_LC029;

-- Node name is ':5' = 'clock_count22' 
-- Equation name is 'clock_count22', location is LC056, type is buried.
clock_count22 = DFFE( _EQ024 $  _LC018,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ024 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 &  _LC018;

-- Node name is ':4' = 'clock_count23' 
-- Equation name is 'clock_count23', location is LC063, type is buried.
clock_count23 = DFFE( _EQ025 $  _LC032,  halved_crystal,  VCC,  VCC,  VCC);
  _EQ025 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  clock_count23 &  _LC032;

-- Node name is ':3' = 'halved_crystal' 
-- Equation name is 'halved_crystal', location is LC004, type is buried.
halved_crystal = TFFE( VCC, GLOBAL( clk_in),  VCC,  VCC,  VCC);

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder0|cout_node' from file "addcore.tdf" line 165, column 5
-- Equation name is '_LC028', type is buried 
_LC028   = LCELL( _EQ026 $  GND);
  _EQ026 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC026', type is buried 
_LC026   = LCELL( clock_count1 $  clock_count0);

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC025', type is buried 
_LC025   = LCELL( clock_count3 $  _EQ027);
  _EQ027 =  clock_count0 &  clock_count1 &  clock_count2;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC024', type is buried 
_LC024   = LCELL( clock_count4 $  _EQ028);
  _EQ028 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC022', type is buried 
_LC022   = LCELL( clock_count5 $  _EQ029);
  _EQ029 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC008', type is buried 
_LC008   = LCELL( clock_count6 $  _EQ030);
  _EQ030 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC021', type is buried 
_LC021   = LCELL( clock_count7 $  _EQ031);
  _EQ031 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC020', type is buried 
_LC020   = LCELL( clock_count8 $  _EQ032);
  _EQ032 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC019', type is buried 
_LC019   = LCELL( clock_count9 $  _EQ033);
  _EQ033 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC046', type is buried 
_LC046   = LCELL( clock_count10 $  _EQ034);
  _EQ034 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC035', type is buried 
_LC035   = LCELL( clock_count11 $  _EQ035);
  _EQ035 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC038', type is buried 
_LC038   = LCELL( clock_count12 $  _EQ036);
  _EQ036 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC036', type is buried 
_LC036   = LCELL( clock_count13 $  _EQ037);
  _EQ037 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC034', type is buried 
_LC034   = LCELL( clock_count14 $  _EQ038);
  _EQ038 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder1|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC031', type is buried 
_LC031   = LCELL( clock_count15 $  _EQ039);
  _EQ039 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node0' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC062', type is buried 
_LC062   = LCELL( clock_count16 $  _EQ040);
  _EQ040 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC061', type is buried 
_LC061   = LCELL( clock_count17 $  _EQ041);
  _EQ041 =  clock_count0 &  clock_count1 &  clock_count2 &  clock_count3 & 
              clock_count4 &  clock_count5 &  clock_count6 &  clock_count7 & 
              clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node2' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC017', type is buried 
_LC017   = LCELL( clock_count18 $  _EQ042);
  _EQ042 =  clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 &  _LC028;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node3' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC023', type is buried 
_LC023   = LCELL( clock_count19 $  _EQ043);
  _EQ043 =  clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  _LC028;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node4' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC030', type is buried 
_LC030   = LCELL( clock_count20 $  _EQ044);
  _EQ044 =  clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  _LC028;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC029', type is buried 
_LC029   = LCELL( clock_count21 $  _EQ045);
  _EQ045 =  clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 &  _LC028;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC018', type is buried 
_LC018   = LCELL( clock_count22 $  _EQ046);
  _EQ046 =  clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  _LC028;

-- Node name is '|LPM_ADD_SUB:332|addcore:adder|addcore:adder2|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC032', type is buried 
_LC032   = LCELL( clock_count23 $  _EQ047);
  _EQ047 =  clock_count8 &  clock_count9 &  clock_count10 &  clock_count11 & 
              clock_count12 &  clock_count13 &  clock_count14 & 
              clock_count15 &  clock_count16 &  clock_count17 & 
              clock_count18 &  clock_count19 &  clock_count20 & 
              clock_count21 &  clock_count22 &  _LC028;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Informationx:\projects\vets plk\2005\2005 vezbe\prilog b\maxplus\low_clk_gen.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:02


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,717K
