set_property PACKAGE_PIN F2 [get_ports IIC_1_0_scl_io]
set_property PACKAGE_PIN D1 [get_ports IIC_1_0_sda_io]
set_property PACKAGE_PIN A9 [get_ports SPI_0_0_io0_io]
set_property PACKAGE_PIN A8 [get_ports SPI_0_0_io1_io]
set_property PACKAGE_PIN A7 [get_ports SPI_0_0_sck_io]
set_property PACKAGE_PIN A6 [get_ports SPI_0_0_ss_io]
set_property PACKAGE_PIN C6 [get_ports SPI_1_0_io0_io]
set_property PACKAGE_PIN B6 [get_ports SPI_1_0_io1_io]
set_property PACKAGE_PIN E9 [get_ports SPI_1_0_sck_io]
set_property PACKAGE_PIN D9 [get_ports SPI_1_0_ss_io]
set_property PACKAGE_PIN G8 [get_ports UART_1_0_rxd]
set_property PACKAGE_PIN F7 [get_ports UART_1_0_txd]

set_property IOSTANDARD LVCMOS18 [get_ports IIC_1_0_scl_io]
set_property IOSTANDARD LVCMOS18 [get_ports IIC_1_0_sda_io]
set_property IOSTANDARD LVCMOS18 [get_ports pl_resetn0_0]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_0_0_io0_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_0_0_io1_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_0_0_sck_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_0_0_ss_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_1_0_io0_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_1_0_io1_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_1_0_sck_io]
set_property IOSTANDARD LVCMOS18 [get_ports SPI_1_0_ss_io]
set_property IOSTANDARD LVCMOS18 [get_ports UART_1_0_rxd]
set_property IOSTANDARD LVCMOS18 [get_ports UART_1_0_txd]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
