

================================================================
== Vivado HLS Report for 'dense_out'
================================================================
* Date:           Tue Aug 13 18:22:17 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       OPT_AP_LP1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.990|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  256|  256|  256|  256|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_342  |soft_max  |   64|   64|   64|   64|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Dense_Loop  |  190|  190|        19|          -|          -|    10|    no    |
        | + Flat_Loop  |   15|   15|         6|          5|          1|     3|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      -|       0|    354|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      2|    1766|   1745|    -|
|Memory           |        2|      -|       8|      2|    0|
|Multiplexer      |        -|      -|       -|    275|    -|
|Register         |        -|      -|     119|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     12|    1893|   2376|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      5|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+------+------+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------+----------+---------+-------+------+------+-----+
    |grp_soft_max_fu_342  |soft_max  |        0|      2|  1766|  1745|    0|
    +---------------------+----------+---------+-------+------+------+-----+
    |Total                |          |        0|      2|  1766|  1745|    0|
    +---------------------+----------+---------+-------+------+------+-----+

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |cnn_mac_muladd_13bwn_U530  |cnn_mac_muladd_13bwn  | i0 * i1 + i2 |
    |cnn_mac_muladd_13bwn_U531  |cnn_mac_muladd_13bwn  | i0 * i1 + i2 |
    |cnn_mac_muladd_13bwn_U532  |cnn_mac_muladd_13bwn  | i0 * i1 + i2 |
    |cnn_mac_muladd_13bwn_U533  |cnn_mac_muladd_13bwn  | i0 * i1 + i2 |
    |cnn_mac_muladd_13bwn_U534  |cnn_mac_muladd_13bwn  | i0 * i1 + i2 |
    |cnn_mac_muladd_13bwn_U535  |cnn_mac_muladd_13bwn  | i0 * i1 + i2 |
    |cnn_mac_muladd_13bwn_U536  |cnn_mac_muladd_13bwn  | i0 * i1 + i2 |
    |cnn_mac_muladd_13bwn_U537  |cnn_mac_muladd_13bwn  | i0 * i1 + i2 |
    |cnn_mac_muladd_13bwn_U538  |cnn_mac_muladd_13bwn  | i0 * i1 + i2 |
    |cnn_mac_muladd_13bwn_U539  |cnn_mac_muladd_13bwn  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |dense_array_V_U        |dense_out_dense_abvn  |        1|  0|   0|    0|    10|   14|     1|          140|
    |dense_out_weights_V_U  |dense_out_dense_obtn  |        1|  0|   0|    0|   300|    9|     1|         2700|
    |dense_out_bias_V_U     |dense_out_dense_obun  |        0|  8|   2|    0|    10|    8|     1|           80|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                  |                      |        2|  8|   2|    0|   320|   31|     3|         2920|
    +-----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln1116_10_fu_770_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_11_fu_776_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_12_fu_860_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_13_fu_866_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_14_fu_919_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_15_fu_925_p2   |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_16_fu_1009_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_17_fu_1015_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_18_fu_1068_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_19_fu_1074_p2  |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_1_fu_420_p2    |     +    |      0|  0|   8|           9|           9|
    |add_ln1116_2_fu_465_p2    |     +    |      0|  0|   8|           9|           9|
    |add_ln1116_3_fu_471_p2    |     +    |      0|  0|   8|           9|           9|
    |add_ln1116_4_fu_561_p2    |     +    |      0|  0|   8|           9|           9|
    |add_ln1116_5_fu_567_p2    |     +    |      0|  0|   8|           9|           9|
    |add_ln1116_6_fu_621_p2    |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_7_fu_627_p2    |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_8_fu_711_p2    |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_9_fu_717_p2    |     +    |      0|  0|   8|          10|          10|
    |add_ln1116_fu_414_p2      |     +    |      0|  0|   8|           9|           9|
    |add_ln46_1_fu_586_p2      |     +    |      0|  0|  15|           6|           2|
    |add_ln46_2_fu_677_p2      |     +    |      0|  0|  15|           6|           3|
    |add_ln46_3_fu_736_p2      |     +    |      0|  0|  15|           6|           3|
    |add_ln46_4_fu_826_p2      |     +    |      0|  0|  15|           6|           3|
    |add_ln46_5_fu_885_p2      |     +    |      0|  0|  15|           6|           3|
    |add_ln46_6_fu_975_p2      |     +    |      0|  0|  15|           6|           4|
    |add_ln46_7_fu_1034_p2     |     +    |      0|  0|  15|           6|           4|
    |add_ln46_8_fu_1084_p2     |     +    |      0|  0|  15|           5|           4|
    |add_ln46_fu_526_p2        |     +    |      0|  0|  15|           5|           2|
    |d_fu_361_p2               |     +    |      0|  0|  13|           4|           1|
    |dense_array_V_d0          |     +    |      0|  0|  19|          14|          14|
    |icmp_ln41_fu_355_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln46_fu_379_p2       |   icmp   |      0|  0|  11|           5|           3|
    |or_ln46_fu_430_p2         |    or    |      0|  0|   5|           5|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 354|         279|         247|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_f_0_0_phi_fu_334_p4  |   9|          2|    5|         10|
    |d_0_reg_307                     |   9|          2|    4|          8|
    |dense_2_out_V_address0          |  33|          6|    5|         30|
    |dense_2_out_V_address1          |  33|          6|    5|         30|
    |dense_array_V_address0          |  15|          3|    4|         12|
    |dense_array_V_ce0               |  15|          3|    1|          3|
    |dense_array_V_ce1               |   9|          2|    1|          2|
    |dense_array_V_we1               |   9|          2|    1|          2|
    |dense_out_weights_V_address0    |  33|          6|    9|         54|
    |dense_out_weights_V_address1    |  33|          6|    9|         54|
    |f_0_0_reg_330                   |   9|          2|    5|         10|
    |p_Val2_0_reg_318                |   9|          2|   14|         28|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 275|         55|   65|        256|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln46_8_reg_1407               |   5|   0|    5|          0|
    |ap_CS_fsm                         |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |d_0_reg_307                       |   4|   0|    4|          0|
    |d_reg_1244                        |   4|   0|    4|          0|
    |f_0_0_cast1_reg_1297              |   5|   0|    6|          1|
    |f_0_0_reg_330                     |   5|   0|    5|          0|
    |grp_soft_max_fu_342_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln46_reg_1273                |   1|   0|    1|          0|
    |p_Val2_0_reg_318                  |  14|   0|   14|          0|
    |tmp_21_reg_1317                   |  14|   0|   14|          0|
    |tmp_27_reg_1342                   |  14|   0|   14|          0|
    |tmp_33_reg_1367                   |  14|   0|   14|          0|
    |tmp_39_reg_1392                   |  14|   0|   14|          0|
    |zext_ln46_1_reg_1266              |   4|   0|    9|          5|
    |zext_ln46_reg_1255                |   4|   0|   10|          6|
    |zext_ln48_reg_1249                |   4|   0|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 119|   0|  191|         72|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_start                |  in |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_done                 | out |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |   dense_out   | return value |
|ap_ready                | out |    1| ap_ctrl_hs |   dense_out   | return value |
|dense_2_out_V_address0  | out |    5|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_ce0       | out |    1|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_q0        |  in |   13|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_address1  | out |    5|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_ce1       | out |    1|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_q1        |  in |   13|  ap_memory | dense_2_out_V |     array    |
|prediction_V_address0   | out |    4|  ap_memory |  prediction_V |     array    |
|prediction_V_ce0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_we0        | out |    1|  ap_memory |  prediction_V |     array    |
|prediction_V_d0         | out |   14|  ap_memory |  prediction_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

