<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPU::IsaInfo Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;15.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html">IsaInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">llvm::AMDGPU::IsaInfo Namespace Reference</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html">AMDGPUTargetID</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a749a9819c884610cf960e7db2e5e1e1c" id="r_a749a9819c884610cf960e7db2e5e1e1c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="#a749a9819c884610cf960e7db2e5e1e1ca5b5c7c0eaf47f7ad83186812ec4198b3">FIXED_NUM_SGPRS_FOR_INIT_BUG</a> = 96
, <a class="el" href="#a749a9819c884610cf960e7db2e5e1e1ca29e2fa927ce0f8856b11d9a1c4926253">TRAP_NUM_SGPRS</a> = 16
 }</td></tr>
<tr class="separator:a749a9819c884610cf960e7db2e5e1e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e8b39aa26af871d8ede5fa8c791ee6" id="r_ab6e8b39aa26af871d8ede5fa8c791ee6"><td class="memItemLeft" align="right" valign="top">enum class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> { <a class="el" href="#ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f">Unsupported</a>
, <a class="el" href="#ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad">Any</a>
, <a class="el" href="#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">Off</a>
, <a class="el" href="#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">On</a>
 }</td></tr>
<tr class="separator:ab6e8b39aa26af871d8ede5fa8c791ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a89316777d66cdd03ab0b656968165c68" id="r_a89316777d66cdd03ab0b656968165c68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a89316777d66cdd03ab0b656968165c68">getTargetIDSettingFromFeatureString</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> FeatureString)</td></tr>
<tr class="separator:a89316777d66cdd03ab0b656968165c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f21352639512a028b2297e3cba9094" id="r_a20f21352639512a028b2297e3cba9094"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a20f21352639512a028b2297e3cba9094">getWavefrontSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a20f21352639512a028b2297e3cba9094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a404dcfcc397b46c1658356bbae054f" id="r_a6a404dcfcc397b46c1658356bbae054f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a404dcfcc397b46c1658356bbae054f">getLocalMemorySize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a6a404dcfcc397b46c1658356bbae054f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a7512f5b23ec9b3bb19f032040285" id="r_a705a7512f5b23ec9b3bb19f032040285"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a705a7512f5b23ec9b3bb19f032040285">getEUsPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a705a7512f5b23ec9b3bb19f032040285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0c61cd3e4d53626ffdb34031766f08" id="r_a2d0c61cd3e4d53626ffdb34031766f08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2d0c61cd3e4d53626ffdb34031766f08">getMaxWorkGroupsPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a2d0c61cd3e4d53626ffdb34031766f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0082c7f646f15a4a1a7fe1bad0ec89" id="r_a9a0082c7f646f15a4a1a7fe1bad0ec89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a0082c7f646f15a4a1a7fe1bad0ec89">getMinWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a9a0082c7f646f15a4a1a7fe1bad0ec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a62eaa48728ca1d52dda5d0a9b08c1" id="r_a41a62eaa48728ca1d52dda5d0a9b08c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a41a62eaa48728ca1d52dda5d0a9b08c1">getMaxWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a41a62eaa48728ca1d52dda5d0a9b08c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170ce837300501b1468ea55b3e5081a1" id="r_a170ce837300501b1468ea55b3e5081a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a170ce837300501b1468ea55b3e5081a1">getWavesPerEUForWorkGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a170ce837300501b1468ea55b3e5081a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd1efaf10bea58df5259c9a0c223d9a" id="r_a8dd1efaf10bea58df5259c9a0c223d9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8dd1efaf10bea58df5259c9a0c223d9a">getMinFlatWorkGroupSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a8dd1efaf10bea58df5259c9a0c223d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329b5f490df50f14bf5c359c0a01e99a" id="r_a329b5f490df50f14bf5c359c0a01e99a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a329b5f490df50f14bf5c359c0a01e99a">getMaxFlatWorkGroupSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a329b5f490df50f14bf5c359c0a01e99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4827353185cf1cc7bff9e44e818aa3a9" id="r_a4827353185cf1cc7bff9e44e818aa3a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4827353185cf1cc7bff9e44e818aa3a9">getWavesPerWorkGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a4827353185cf1cc7bff9e44e818aa3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82573eec93913f61c5fe97062d60c7e" id="r_aa82573eec93913f61c5fe97062d60c7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa82573eec93913f61c5fe97062d60c7e">getSGPRAllocGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:aa82573eec93913f61c5fe97062d60c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f89565a53fec2d53160be82c292202e" id="r_a4f89565a53fec2d53160be82c292202e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f89565a53fec2d53160be82c292202e">getSGPREncodingGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a4f89565a53fec2d53160be82c292202e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb7e0bccf88c9d23d02454609eb431a" id="r_afeb7e0bccf88c9d23d02454609eb431a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afeb7e0bccf88c9d23d02454609eb431a">getTotalNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:afeb7e0bccf88c9d23d02454609eb431a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7baaa91927748c04ac388e82788a973d" id="r_a7baaa91927748c04ac388e82788a973d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7baaa91927748c04ac388e82788a973d">getAddressableNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a7baaa91927748c04ac388e82788a973d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8712096d79b8b76954f261f06351c34f" id="r_a8712096d79b8b76954f261f06351c34f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8712096d79b8b76954f261f06351c34f">getMinNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:a8712096d79b8b76954f261f06351c34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98803f3d3a9a7e50ad0f40bdf8cd8190" id="r_a98803f3d3a9a7e50ad0f40bdf8cd8190"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98803f3d3a9a7e50ad0f40bdf8cd8190">getMaxNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU, <a class="el" href="classbool.html">bool</a> Addressable)</td></tr>
<tr class="separator:a98803f3d3a9a7e50ad0f40bdf8cd8190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0de0c1180aa2d8965d9cdddfde84a5" id="r_a4f0de0c1180aa2d8965d9cdddfde84a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f0de0c1180aa2d8965d9cdddfde84a5">getNumExtraSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classbool.html">bool</a> VCCUsed, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatScrUsed</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">XNACKUsed</a>)</td></tr>
<tr class="separator:a4f0de0c1180aa2d8965d9cdddfde84a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae419e2ff2e3882dd0d8e99c97add6b1" id="r_aae419e2ff2e3882dd0d8e99c97add6b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aae419e2ff2e3882dd0d8e99c97add6b1">getNumExtraSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classbool.html">bool</a> VCCUsed, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatScrUsed</a>)</td></tr>
<tr class="separator:aae419e2ff2e3882dd0d8e99c97add6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d8e5747c69e74d27f050f13c4809b3" id="r_a99d8e5747c69e74d27f050f13c4809b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99d8e5747c69e74d27f050f13c4809b3">getNumSGPRBlocks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumSGPRs)</td></tr>
<tr class="separator:a99d8e5747c69e74d27f050f13c4809b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99da801bb8854a35e3ae6d1d0a9f8232" id="r_a99da801bb8854a35e3ae6d1d0a9f8232"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99da801bb8854a35e3ae6d1d0a9f8232">getVGPRAllocGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a99da801bb8854a35e3ae6d1d0a9f8232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52dca8a795e8fc62e2ddb051101acbc8" id="r_a52dca8a795e8fc62e2ddb051101acbc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52dca8a795e8fc62e2ddb051101acbc8">getVGPREncodingGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a52dca8a795e8fc62e2ddb051101acbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14accda22ecd133d48fa434165e690a0" id="r_a14accda22ecd133d48fa434165e690a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a14accda22ecd133d48fa434165e690a0">getTotalNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a14accda22ecd133d48fa434165e690a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842a99d2928e264423f0ac73b0910ec9" id="r_a842a99d2928e264423f0ac73b0910ec9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a842a99d2928e264423f0ac73b0910ec9">getAddressableNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a842a99d2928e264423f0ac73b0910ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd9b23b6adf6877d2baba38030b77c1" id="r_a6fd9b23b6adf6877d2baba38030b77c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6fd9b23b6adf6877d2baba38030b77c1">getMinNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:a6fd9b23b6adf6877d2baba38030b77c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac865befe5b2563e7df0c82f5ff5ba5f2" id="r_ac865befe5b2563e7df0c82f5ff5ba5f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac865befe5b2563e7df0c82f5ff5ba5f2">getMaxNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:ac865befe5b2563e7df0c82f5ff5ba5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1747b3b393845d360d121fc2fc9223" id="r_a1e1747b3b393845d360d121fc2fc9223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1e1747b3b393845d360d121fc2fc9223">getNumVGPRBlocks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumVGPRs, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a1e1747b3b393845d360d121fc2fc9223"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a749a9819c884610cf960e7db2e5e1e1c" name="a749a9819c884610cf960e7db2e5e1e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a749a9819c884610cf960e7db2e5e1e1c">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">anonymous</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a749a9819c884610cf960e7db2e5e1e1ca5b5c7c0eaf47f7ad83186812ec4198b3" name="a749a9819c884610cf960e7db2e5e1e1ca5b5c7c0eaf47f7ad83186812ec4198b3"></a>FIXED_NUM_SGPRS_FOR_INIT_BUG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a749a9819c884610cf960e7db2e5e1e1ca29e2fa927ce0f8856b11d9a1c4926253" name="a749a9819c884610cf960e7db2e5e1e1ca29e2fa927ce0f8856b11d9a1c4926253"></a>TRAP_NUM_SGPRS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00091">91</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<a id="ab6e8b39aa26af871d8ede5fa8c791ee6" name="ab6e8b39aa26af871d8ede5fa8c791ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6e8b39aa26af871d8ede5fa8c791ee6">&#9670;&#160;</a></span>TargetIDSetting</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">class</a> <a class="el" href="#ab6e8b39aa26af871d8ede5fa8c791ee6">llvm::AMDGPU::IsaInfo::TargetIDSetting</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">strong</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f" name="ab6e8b39aa26af871d8ede5fa8c791ee6ab4080bdf74febf04d578ff105cce9d3f"></a>Unsupported&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad" name="ab6e8b39aa26af871d8ede5fa8c791ee6aed36a1ef76a59ee3f15180e0441188ad"></a>Any&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36" name="ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36"></a>Off&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3" name="ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3"></a>On&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00098">98</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a7baaa91927748c04ac388e82788a973d" name="a7baaa91927748c04ac388e82788a973d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7baaa91927748c04ac388e82788a973d">&#9670;&#160;</a></span>getAddressableNumSGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Addressable number of SGPRs for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00744">744</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00094">FIXED_NUM_SGPRS_FOR_INIT_BUG</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00109">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00193">llvm::AMDGPU::getIsaVersion()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSubtarget_8h_source.html#l01118">llvm::GCNSubtarget::getAddressableNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00773">getMaxNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00756">getMinNumSGPRs()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00724">getSGPRAllocGranule()</a>.</p>

</div>
</div>
<a id="a842a99d2928e264423f0ac73b0910ec9" name="a842a99d2928e264423f0ac73b0910ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a842a99d2928e264423f0ac73b0910ec9">&#9670;&#160;</a></span>getAddressableNumVGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Addressable number of VGPRs for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00862">862</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="CommandLine_8h_source.html#l00395">llvm::cl::Option::getNumOccurrences()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01786">llvm::AMDGPU::isGFX11Plus()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp.html#abb8f26f75de7c075a7b836f9978511d9">LimitTo128VGPRs</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSubtarget_8h_source.html#l01188">llvm::GCNSubtarget::getAddressableNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00888">getMaxNumVGPRs()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00877">getMinNumVGPRs()</a>.</p>

</div>
</div>
<a id="a705a7512f5b23ec9b3bb19f032040285" name="a705a7512f5b23ec9b3bb19f032040285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a705a7512f5b23ec9b3bb19f032040285">&#9670;&#160;</a></span>getEUsPerCU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getEUsPerCU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of execution units per compute unit for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00668">668</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01778">llvm::AMDGPU::isGFX10Plus()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00704">getWavesPerEUForWorkGroup()</a>.</p>

</div>
</div>
<a id="a6a404dcfcc397b46c1658356bbae054f" name="a6a404dcfcc397b46c1658356bbae054f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a404dcfcc397b46c1658356bbae054f">&#9670;&#160;</a></span>getLocalMemorySize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getLocalMemorySize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Local memory size in bytes for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00659">659</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

</div>
</div>
<a id="a329b5f490df50f14bf5c359c0a01e99a" name="a329b5f490df50f14bf5c359c0a01e99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329b5f490df50f14bf5c359c0a01e99a">&#9670;&#160;</a></span>getMaxFlatWorkGroupSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum flat work group size for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00714">714</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSubtarget_8h_source.html#l01263">llvm::GCNSubtarget::getMaxFlatWorkGroupSize()</a>, and <a class="el" href="R600Subtarget_8h_source.html#l00147">llvm::R600Subtarget::getMaxFlatWorkGroupSize()</a>.</p>

</div>
</div>
<a id="a98803f3d3a9a7e50ad0f40bdf8cd8190" name="a98803f3d3a9a7e50ad0f40bdf8cd8190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98803f3d3a9a7e50ad0f40bdf8cd8190">&#9670;&#160;</a></span>getMaxNumSGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxNumSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>WavesPerEU</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Addressable</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum number of SGPRs that meets the given number of waves per execution unit requirement for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00773">773</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00793">llvm::alignDown()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00744">getAddressableNumSGPRs()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00109">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00193">llvm::AMDGPU::getIsaVersion()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00724">getSGPRAllocGranule()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00737">getTotalNumSGPRs()</a>, <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00095">TRAP_NUM_SGPRS</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSubtarget_8h_source.html#l01130">llvm::GCNSubtarget::getMaxNumSGPRs()</a>.</p>

</div>
</div>
<a id="ac865befe5b2563e7df0c82f5ff5ba5f2" name="ac865befe5b2563e7df0c82f5ff5ba5f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac865befe5b2563e7df0c82f5ff5ba5f2">&#9670;&#160;</a></span>getMaxNumVGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxNumVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>WavesPerEU</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum number of VGPRs that meets given number of waves per execution unit requirement for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00888">888</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00793">llvm::alignDown()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00862">getAddressableNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00854">getTotalNumVGPRs()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00827">getVGPRAllocGranule()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSubtarget_8h_source.html#l01200">llvm::GCNSubtarget::getMaxNumVGPRs()</a>.</p>

</div>
</div>
<a id="a41a62eaa48728ca1d52dda5d0a9b08c1" name="a41a62eaa48728ca1d52dda5d0a9b08c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41a62eaa48728ca1d52dda5d0a9b08c1">&#9670;&#160;</a></span>getMaxWavesPerEU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxWavesPerEU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum number of waves per execution unit for given subtarget <code>STI</code> without any kind of limitation. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00695">695</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01814">llvm::AMDGPU::hasGFX10_3Insts()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01778">llvm::AMDGPU::isGFX10Plus()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01818">llvm::AMDGPU::isGFX90A()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00159">llvm::GCNSubtarget::GCNSubtarget()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00756">getMinNumSGPRs()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00877">getMinNumVGPRs()</a>.</p>

</div>
</div>
<a id="a2d0c61cd3e4d53626ffdb34031766f08" name="a2d0c61cd3e4d53626ffdb34031766f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d0c61cd3e4d53626ffdb34031766f08">&#9670;&#160;</a></span>getMaxWorkGroupsPerCU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>FlatWorkGroupSize</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Maximum number of work groups per compute unit for given subtarget <code>STI</code> and limited by given <code>FlatWorkGroupSize</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00679">679</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00074">llvm::Triple::amdgcn</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Triple_8h_source.html#l00345">llvm::Triple::getArch()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00108">llvm::MCSubtargetInfo::getTargetTriple()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00719">getWavesPerWorkGroup()</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSubtarget_8h_source.html#l01253">llvm::GCNSubtarget::getMaxWorkGroupsPerCU()</a>, and <a class="el" href="R600Subtarget_8h_source.html#l00137">llvm::R600Subtarget::getMaxWorkGroupsPerCU()</a>.</p>

</div>
</div>
<a id="a8dd1efaf10bea58df5259c9a0c223d9a" name="a8dd1efaf10bea58df5259c9a0c223d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dd1efaf10bea58df5259c9a0c223d9a">&#9670;&#160;</a></span>getMinFlatWorkGroupSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Minimum flat work group size for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00710">710</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSubtarget_8h_source.html#l01258">llvm::GCNSubtarget::getMinFlatWorkGroupSize()</a>, and <a class="el" href="R600Subtarget_8h_source.html#l00142">llvm::R600Subtarget::getMinFlatWorkGroupSize()</a>.</p>

</div>
</div>
<a id="a8712096d79b8b76954f261f06351c34f" name="a8712096d79b8b76954f261f06351c34f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8712096d79b8b76954f261f06351c34f">&#9670;&#160;</a></span>getMinNumSGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMinNumSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>WavesPerEU</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Minimum number of SGPRs that meets the given number of waves per execution unit requirement for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00756">756</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00793">llvm::alignDown()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00744">getAddressableNumSGPRs()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00109">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00193">llvm::AMDGPU::getIsaVersion()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00695">getMaxWavesPerEU()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00724">getSGPRAllocGranule()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00737">getTotalNumSGPRs()</a>, <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00095">TRAP_NUM_SGPRS</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSubtarget_8h_source.html#l01124">llvm::GCNSubtarget::getMinNumSGPRs()</a>.</p>

</div>
</div>
<a id="a6fd9b23b6adf6877d2baba38030b77c1" name="a6fd9b23b6adf6877d2baba38030b77c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd9b23b6adf6877d2baba38030b77c1">&#9670;&#160;</a></span>getMinNumVGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMinNumVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>WavesPerEU</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Minimum number of VGPRs that meets given number of waves per execution unit requirement for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00877">877</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00793">llvm::alignDown()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00862">getAddressableNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00695">getMaxWavesPerEU()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00854">getTotalNumVGPRs()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00827">getVGPRAllocGranule()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSubtarget_8h_source.html#l01194">llvm::GCNSubtarget::getMinNumVGPRs()</a>.</p>

</div>
</div>
<a id="a9a0082c7f646f15a4a1a7fe1bad0ec89" name="a9a0082c7f646f15a4a1a7fe1bad0ec89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a0082c7f646f15a4a1a7fe1bad0ec89">&#9670;&#160;</a></span>getMinWavesPerEU()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getMinWavesPerEU </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Minimum number of waves per execution unit for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00691">691</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSubtarget_8h_source.html#l01276">llvm::GCNSubtarget::getMinWavesPerEU()</a>, and <a class="el" href="R600Subtarget_8h_source.html#l00160">llvm::R600Subtarget::getMinWavesPerEU()</a>.</p>

</div>
</div>
<a id="aae419e2ff2e3882dd0d8e99c97add6b1" name="aae419e2ff2e3882dd0d8e99c97add6b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae419e2ff2e3882dd0d8e99c97add6b1">&#9670;&#160;</a></span>getNumExtraSGPRs() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getNumExtraSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>VCCUsed</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>FlatScrUsed</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of extra SGPRs implicitly required by given subtarget <code>STI</code> when the given special registers are used. XNACK is inferred from <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00815">815</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00790">getNumExtraSGPRs()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

</div>
</div>
<a id="a4f0de0c1180aa2d8965d9cdddfde84a5" name="a4f0de0c1180aa2d8965d9cdddfde84a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f0de0c1180aa2d8965d9cdddfde84a5">&#9670;&#160;</a></span>getNumExtraSGPRs() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getNumExtraSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>VCCUsed</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>FlatScrUsed</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>XNACKUsed</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of extra SGPRs implicitly required by given subtarget <code>STI</code> when the given special registers are used. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00790">790</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00109">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00193">llvm::AMDGPU::getIsaVersion()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00238">llvm::AMDGPUAsmPrinter::emitFunctionBodyEnd()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00815">getNumExtraSGPRs()</a>, and <a class="el" href="AMDGPUResourceUsageAnalysis_8cpp_source.html#l00083">llvm::AMDGPUResourceUsageAnalysis::SIFunctionResourceInfo::getTotalNumSGPRs()</a>.</p>

</div>
</div>
<a id="a99d8e5747c69e74d27f050f13c4809b3" name="a99d8e5747c69e74d27f050f13c4809b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d8e5747c69e74d27f050f13c4809b3">&#9670;&#160;</a></span>getNumSGPRBlocks()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getNumSGPRBlocks </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumSGPRs</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of SGPR blocks needed for given subtarget <code>STI</code> when <code>NumSGPRs</code> are used. <code>NumSGPRs</code> should already include any special register counts. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00821">821</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00156">llvm::alignTo()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00733">getSGPREncodingGranule()</a>.</p>

</div>
</div>
<a id="a1e1747b3b393845d360d121fc2fc9223" name="a1e1747b3b393845d360d121fc2fc9223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e1747b3b393845d360d121fc2fc9223">&#9670;&#160;</a></span>getNumVGPRBlocks()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getNumVGPRBlocks </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NumSGPRs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>EnableWavefrontSize32</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a></span></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of VGPR blocks needed for given subtarget <code>STI</code> when <code>NumVGPRs</code> are used.</dd></dl>
<p>For subtargets which support it, <code>EnableWavefrontSize32</code> should match the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00897">897</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00156">llvm::alignTo()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00842">getVGPREncodingGranule()</a>.</p>

</div>
</div>
<a id="aa82573eec93913f61c5fe97062d60c7e" name="aa82573eec93913f61c5fe97062d60c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82573eec93913f61c5fe97062d60c7e">&#9670;&#160;</a></span>getSGPRAllocGranule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getSGPRAllocGranule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>SGPR allocation granularity for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00724">724</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00744">getAddressableNumSGPRs()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00109">llvm::MCSubtargetInfo::getCPU()</a>, and <a class="el" href="TargetParser_8cpp_source.html#l00193">llvm::AMDGPU::getIsaVersion()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00773">getMaxNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00756">getMinNumSGPRs()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01103">llvm::GCNSubtarget::getSGPRAllocGranule()</a>.</p>

</div>
</div>
<a id="a4f89565a53fec2d53160be82c292202e" name="a4f89565a53fec2d53160be82c292202e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f89565a53fec2d53160be82c292202e">&#9670;&#160;</a></span>getSGPREncodingGranule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getSGPREncodingGranule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>SGPR encoding granularity for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00733">733</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01767">llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC1()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00821">getNumSGPRBlocks()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01108">llvm::GCNSubtarget::getSGPREncodingGranule()</a>.</p>

</div>
</div>
<a id="a89316777d66cdd03ab0b656968165c68" name="a89316777d66cdd03ab0b656968165c68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89316777d66cdd03ab0b656968165c68">&#9670;&#160;</a></span>getTargetIDSettingFromFeatureString()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a> llvm::AMDGPU::IsaInfo::getTargetIDSettingFromFeatureString </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>FeatureString</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00522">522</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="StringRef_8h_source.html#l00301">llvm::StringRef::endswith()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">llvm_unreachable</a>, <a class="el" href="#ab6e8b39aa26af871d8ede5fa8c791ee6ad15305d7a4e34e02489c74a5ef542f36">Off</a>, and <a class="el" href="#ab6e8b39aa26af871d8ede5fa8c791ee6a521c36a31c2762741cf0f8890cbe05e3">On</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00531">llvm::AMDGPU::IsaInfo::AMDGPUTargetID::setTargetIDFromTargetIDStream()</a>.</p>

</div>
</div>
<a id="afeb7e0bccf88c9d23d02454609eb431a" name="afeb7e0bccf88c9d23d02454609eb431a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afeb7e0bccf88c9d23d02454609eb431a">&#9670;&#160;</a></span>getTotalNumSGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getTotalNumSGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Total number of SGPRs for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00737">737</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00109">llvm::MCSubtargetInfo::getCPU()</a>, and <a class="el" href="TargetParser_8cpp_source.html#l00193">llvm::AMDGPU::getIsaVersion()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00773">getMaxNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00756">getMinNumSGPRs()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01113">llvm::GCNSubtarget::getTotalNumSGPRs()</a>.</p>

</div>
</div>
<a id="a14accda22ecd133d48fa434165e690a0" name="a14accda22ecd133d48fa434165e690a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14accda22ecd133d48fa434165e690a0">&#9670;&#160;</a></span>getTotalNumVGPRs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getTotalNumVGPRs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Total number of VGPRs for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00854">854</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01778">llvm::AMDGPU::isGFX10Plus()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00888">getMaxNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00877">getMinNumVGPRs()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01183">llvm::GCNSubtarget::getTotalNumVGPRs()</a>.</p>

</div>
</div>
<a id="a99da801bb8854a35e3ae6d1d0a9f8232" name="a99da801bb8854a35e3ae6d1d0a9f8232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99da801bb8854a35e3ae6d1d0a9f8232">&#9670;&#160;</a></span>getVGPRAllocGranule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getVGPRAllocGranule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>EnableWavefrontSize32</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a></span></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>VGPR allocation granularity for given subtarget <code>STI</code>.</dd></dl>
<p>For subtargets which support it, <code>EnableWavefrontSize32</code> should match the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00827">827</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01814">llvm::AMDGPU::hasGFX10_3Insts()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00888">getMaxNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00877">getMinNumVGPRs()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01173">llvm::GCNSubtarget::getVGPRAllocGranule()</a>.</p>

</div>
</div>
<a id="a52dca8a795e8fc62e2ddb051101acbc8" name="a52dca8a795e8fc62e2ddb051101acbc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52dca8a795e8fc62e2ddb051101acbc8">&#9670;&#160;</a></span>getVGPREncodingGranule()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getVGPREncodingGranule </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>EnableWavefrontSize32</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a></span></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>VGPR encoding granularity for given subtarget <code>STI</code>.</dd></dl>
<p>For subtargets which support it, <code>EnableWavefrontSize32</code> should match the ENABLE_WAVEFRONT_SIZE32 kernel descriptor field. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00842">842</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l01767">llvm::AMDGPUDisassembler::decodeCOMPUTE_PGM_RSRC1()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00897">getNumVGPRBlocks()</a>, and <a class="el" href="GCNSubtarget_8h_source.html#l01178">llvm::GCNSubtarget::getVGPREncodingGranule()</a>.</p>

</div>
</div>
<a id="a20f21352639512a028b2297e3cba9094" name="a20f21352639512a028b2297e3cba9094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20f21352639512a028b2297e3cba9094">&#9670;&#160;</a></span>getWavefrontSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getWavefrontSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Wavefront size for given subtarget <code>STI</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00650">650</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00112">llvm::MCSubtargetInfo::getFeatureBits()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00719">getWavesPerWorkGroup()</a>.</p>

</div>
</div>
<a id="a170ce837300501b1468ea55b3e5081a1" name="a170ce837300501b1468ea55b3e5081a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170ce837300501b1468ea55b3e5081a1">&#9670;&#160;</a></span>getWavesPerEUForWorkGroup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getWavesPerEUForWorkGroup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>FlatWorkGroupSize</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of waves per execution unit required to support the given <code>FlatWorkGroupSize</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00704">704</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00782">llvm::divideCeil()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00668">getEUsPerCU()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00719">getWavesPerWorkGroup()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GCNSubtarget_8h_source.html#l01270">llvm::GCNSubtarget::getWavesPerEUForWorkGroup()</a>, and <a class="el" href="R600Subtarget_8h_source.html#l00154">llvm::R600Subtarget::getWavesPerEUForWorkGroup()</a>.</p>

</div>
</div>
<a id="a4827353185cf1cc7bff9e44e818aa3a9" name="a4827353185cf1cc7bff9e44e818aa3a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4827353185cf1cc7bff9e44e818aa3a9">&#9670;&#160;</a></span>getWavesPerWorkGroup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>FlatWorkGroupSize</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Number of waves per work group for given subtarget <code>STI</code> and <code>FlatWorkGroupSize</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00719">719</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00782">llvm::divideCeil()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00650">getWavefrontSize()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00679">getMaxWorkGroupsPerCU()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00704">getWavesPerEUForWorkGroup()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 22:11:51 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
