Loading plugins phase: Elapsed time ==> 0s.218ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\Erika_LED_Glower.cyprj -d CY8C5888LTQ-LP097 -s C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.996ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.076ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Erika_LED_Glower.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\Erika_LED_Glower.cyprj -dcpsoc3 Erika_LED_Glower.v -verilog
======================================================================

======================================================================
Compiling:  Erika_LED_Glower.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\Erika_LED_Glower.cyprj -dcpsoc3 Erika_LED_Glower.v -verilog
======================================================================

======================================================================
Compiling:  Erika_LED_Glower.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\Erika_LED_Glower.cyprj -dcpsoc3 -verilog Erika_LED_Glower.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Dec 22 17:38:36 2022


======================================================================
Compiling:  Erika_LED_Glower.v
Program  :   vpp
Options  :    -yv2 -q10 Erika_LED_Glower.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Dec 22 17:38:36 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Erika_LED_Glower.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Erika_LED_Glower.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\Erika_LED_Glower.cyprj -dcpsoc3 -verilog Erika_LED_Glower.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Dec 22 17:38:36 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\codegentemp\Erika_LED_Glower.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\codegentemp\Erika_LED_Glower.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Erika_LED_Glower.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\Erika_LED_Glower.cyprj -dcpsoc3 -verilog Erika_LED_Glower.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Dec 22 17:38:37 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\codegentemp\Erika_LED_Glower.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\codegentemp\Erika_LED_Glower.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM1:PWMUDB:km_run\
	\PWM1:PWMUDB:ctrl_cmpmode2_2\
	\PWM1:PWMUDB:ctrl_cmpmode2_1\
	\PWM1:PWMUDB:ctrl_cmpmode2_0\
	\PWM1:PWMUDB:ctrl_cmpmode1_2\
	\PWM1:PWMUDB:ctrl_cmpmode1_1\
	\PWM1:PWMUDB:ctrl_cmpmode1_0\
	\PWM1:PWMUDB:capt_rising\
	\PWM1:PWMUDB:capt_falling\
	\PWM1:PWMUDB:trig_rise\
	\PWM1:PWMUDB:trig_fall\
	\PWM1:PWMUDB:sc_kill\
	\PWM1:PWMUDB:min_kill\
	\PWM1:PWMUDB:km_tc\
	\PWM1:PWMUDB:db_tc\
	\PWM1:PWMUDB:dith_sel\
	\PWM1:PWMUDB:compare2\
	\PWM1:Net_101\
	Net_483
	Net_4221
	\PWM1:PWMUDB:MODULE_1:b_31\
	\PWM1:PWMUDB:MODULE_1:b_30\
	\PWM1:PWMUDB:MODULE_1:b_29\
	\PWM1:PWMUDB:MODULE_1:b_28\
	\PWM1:PWMUDB:MODULE_1:b_27\
	\PWM1:PWMUDB:MODULE_1:b_26\
	\PWM1:PWMUDB:MODULE_1:b_25\
	\PWM1:PWMUDB:MODULE_1:b_24\
	\PWM1:PWMUDB:MODULE_1:b_23\
	\PWM1:PWMUDB:MODULE_1:b_22\
	\PWM1:PWMUDB:MODULE_1:b_21\
	\PWM1:PWMUDB:MODULE_1:b_20\
	\PWM1:PWMUDB:MODULE_1:b_19\
	\PWM1:PWMUDB:MODULE_1:b_18\
	\PWM1:PWMUDB:MODULE_1:b_17\
	\PWM1:PWMUDB:MODULE_1:b_16\
	\PWM1:PWMUDB:MODULE_1:b_15\
	\PWM1:PWMUDB:MODULE_1:b_14\
	\PWM1:PWMUDB:MODULE_1:b_13\
	\PWM1:PWMUDB:MODULE_1:b_12\
	\PWM1:PWMUDB:MODULE_1:b_11\
	\PWM1:PWMUDB:MODULE_1:b_10\
	\PWM1:PWMUDB:MODULE_1:b_9\
	\PWM1:PWMUDB:MODULE_1:b_8\
	\PWM1:PWMUDB:MODULE_1:b_7\
	\PWM1:PWMUDB:MODULE_1:b_6\
	\PWM1:PWMUDB:MODULE_1:b_5\
	\PWM1:PWMUDB:MODULE_1:b_4\
	\PWM1:PWMUDB:MODULE_1:b_3\
	\PWM1:PWMUDB:MODULE_1:b_2\
	\PWM1:PWMUDB:MODULE_1:b_1\
	\PWM1:PWMUDB:MODULE_1:b_0\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM1:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM1:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM1:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3947
	Net_3954
	\PWM1:Net_113\
	\PWM1:Net_107\
	\PWM1:Net_114\
	\PWM2:PWMUDB:km_run\
	\PWM2:PWMUDB:ctrl_cmpmode2_2\
	\PWM2:PWMUDB:ctrl_cmpmode2_1\
	\PWM2:PWMUDB:ctrl_cmpmode2_0\
	\PWM2:PWMUDB:ctrl_cmpmode1_2\
	\PWM2:PWMUDB:ctrl_cmpmode1_1\
	\PWM2:PWMUDB:ctrl_cmpmode1_0\
	\PWM2:PWMUDB:capt_rising\
	\PWM2:PWMUDB:capt_falling\
	\PWM2:PWMUDB:trig_rise\
	\PWM2:PWMUDB:trig_fall\
	\PWM2:PWMUDB:sc_kill\
	\PWM2:PWMUDB:min_kill\
	\PWM2:PWMUDB:km_tc\
	\PWM2:PWMUDB:db_tc\
	\PWM2:PWMUDB:dith_sel\
	\PWM2:PWMUDB:compare2\
	\PWM2:Net_101\
	Net_562
	Net_4113
	\PWM2:PWMUDB:MODULE_2:b_31\
	\PWM2:PWMUDB:MODULE_2:b_30\
	\PWM2:PWMUDB:MODULE_2:b_29\
	\PWM2:PWMUDB:MODULE_2:b_28\
	\PWM2:PWMUDB:MODULE_2:b_27\
	\PWM2:PWMUDB:MODULE_2:b_26\
	\PWM2:PWMUDB:MODULE_2:b_25\
	\PWM2:PWMUDB:MODULE_2:b_24\
	\PWM2:PWMUDB:MODULE_2:b_23\
	\PWM2:PWMUDB:MODULE_2:b_22\
	\PWM2:PWMUDB:MODULE_2:b_21\
	\PWM2:PWMUDB:MODULE_2:b_20\
	\PWM2:PWMUDB:MODULE_2:b_19\
	\PWM2:PWMUDB:MODULE_2:b_18\
	\PWM2:PWMUDB:MODULE_2:b_17\
	\PWM2:PWMUDB:MODULE_2:b_16\
	\PWM2:PWMUDB:MODULE_2:b_15\
	\PWM2:PWMUDB:MODULE_2:b_14\
	\PWM2:PWMUDB:MODULE_2:b_13\
	\PWM2:PWMUDB:MODULE_2:b_12\
	\PWM2:PWMUDB:MODULE_2:b_11\
	\PWM2:PWMUDB:MODULE_2:b_10\
	\PWM2:PWMUDB:MODULE_2:b_9\
	\PWM2:PWMUDB:MODULE_2:b_8\
	\PWM2:PWMUDB:MODULE_2:b_7\
	\PWM2:PWMUDB:MODULE_2:b_6\
	\PWM2:PWMUDB:MODULE_2:b_5\
	\PWM2:PWMUDB:MODULE_2:b_4\
	\PWM2:PWMUDB:MODULE_2:b_3\
	\PWM2:PWMUDB:MODULE_2:b_2\
	\PWM2:PWMUDB:MODULE_2:b_1\
	\PWM2:PWMUDB:MODULE_2:b_0\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM2:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM2:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM2:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3959
	Net_3966
	\PWM2:Net_113\
	\PWM2:Net_107\
	\PWM2:Net_114\
	\PWM3:PWMUDB:km_run\
	\PWM3:PWMUDB:ctrl_cmpmode2_2\
	\PWM3:PWMUDB:ctrl_cmpmode2_1\
	\PWM3:PWMUDB:ctrl_cmpmode2_0\
	\PWM3:PWMUDB:ctrl_cmpmode1_2\
	\PWM3:PWMUDB:ctrl_cmpmode1_1\
	\PWM3:PWMUDB:ctrl_cmpmode1_0\
	\PWM3:PWMUDB:capt_rising\
	\PWM3:PWMUDB:capt_falling\
	\PWM3:PWMUDB:trig_rise\
	\PWM3:PWMUDB:trig_fall\
	\PWM3:PWMUDB:sc_kill\
	\PWM3:PWMUDB:min_kill\
	\PWM3:PWMUDB:km_tc\
	\PWM3:PWMUDB:db_tc\
	\PWM3:PWMUDB:dith_sel\
	\PWM3:PWMUDB:compare2\
	\PWM3:Net_101\
	Net_665
	Net_4117
	\PWM3:PWMUDB:MODULE_3:b_31\
	\PWM3:PWMUDB:MODULE_3:b_30\
	\PWM3:PWMUDB:MODULE_3:b_29\
	\PWM3:PWMUDB:MODULE_3:b_28\
	\PWM3:PWMUDB:MODULE_3:b_27\
	\PWM3:PWMUDB:MODULE_3:b_26\
	\PWM3:PWMUDB:MODULE_3:b_25\
	\PWM3:PWMUDB:MODULE_3:b_24\
	\PWM3:PWMUDB:MODULE_3:b_23\
	\PWM3:PWMUDB:MODULE_3:b_22\
	\PWM3:PWMUDB:MODULE_3:b_21\
	\PWM3:PWMUDB:MODULE_3:b_20\
	\PWM3:PWMUDB:MODULE_3:b_19\
	\PWM3:PWMUDB:MODULE_3:b_18\
	\PWM3:PWMUDB:MODULE_3:b_17\
	\PWM3:PWMUDB:MODULE_3:b_16\
	\PWM3:PWMUDB:MODULE_3:b_15\
	\PWM3:PWMUDB:MODULE_3:b_14\
	\PWM3:PWMUDB:MODULE_3:b_13\
	\PWM3:PWMUDB:MODULE_3:b_12\
	\PWM3:PWMUDB:MODULE_3:b_11\
	\PWM3:PWMUDB:MODULE_3:b_10\
	\PWM3:PWMUDB:MODULE_3:b_9\
	\PWM3:PWMUDB:MODULE_3:b_8\
	\PWM3:PWMUDB:MODULE_3:b_7\
	\PWM3:PWMUDB:MODULE_3:b_6\
	\PWM3:PWMUDB:MODULE_3:b_5\
	\PWM3:PWMUDB:MODULE_3:b_4\
	\PWM3:PWMUDB:MODULE_3:b_3\
	\PWM3:PWMUDB:MODULE_3:b_2\
	\PWM3:PWMUDB:MODULE_3:b_1\
	\PWM3:PWMUDB:MODULE_3:b_0\
	\PWM3:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM3:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM3:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM3:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM3:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM3:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM3:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM3:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM3:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM3:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3887
	Net_3894
	\PWM3:Net_113\
	\PWM3:Net_107\
	\PWM3:Net_114\

    Synthesized names
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM1:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM2:PWMUDB:add_vi_vv_MODGEN_2_2\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM3:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 402 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RGB_Red_net_0
Aliasing tmpOE__RGB_Green_net_0 to tmpOE__RGB_Red_net_0
Aliasing tmpOE__RGB_Blue_net_0 to tmpOE__RGB_Red_net_0
Aliasing \PWM1:PWMUDB:hwCapture\ to zero
Aliasing \PWM1:PWMUDB:trig_out\ to tmpOE__RGB_Red_net_0
Aliasing \PWM1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:final_kill\ to tmpOE__RGB_Red_net_0
Aliasing \PWM1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM1:PWMUDB:reset\ to zero
Aliasing \PWM1:PWMUDB:status_6\ to zero
Aliasing \PWM1:PWMUDB:status_4\ to zero
Aliasing \PWM1:PWMUDB:cmp2\ to zero
Aliasing \PWM1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_Red_net_0
Aliasing \PWM2:PWMUDB:hwCapture\ to zero
Aliasing \PWM2:PWMUDB:trig_out\ to tmpOE__RGB_Red_net_0
Aliasing \PWM2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:final_kill\ to tmpOE__RGB_Red_net_0
Aliasing \PWM2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM2:PWMUDB:reset\ to zero
Aliasing \PWM2:PWMUDB:status_6\ to zero
Aliasing \PWM2:PWMUDB:status_4\ to zero
Aliasing \PWM2:PWMUDB:cmp2\ to zero
Aliasing \PWM2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM2:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM2:PWMUDB:pwm1_i\ to zero
Aliasing \PWM2:PWMUDB:pwm2_i\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_Red_net_0
Aliasing \PWM3:PWMUDB:hwCapture\ to zero
Aliasing \PWM3:PWMUDB:trig_out\ to tmpOE__RGB_Red_net_0
Aliasing \PWM3:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM3:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM3:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM3:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM3:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM3:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM3:PWMUDB:final_kill\ to tmpOE__RGB_Red_net_0
Aliasing \PWM3:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM3:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM3:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM3:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM3:PWMUDB:reset\ to zero
Aliasing \PWM3:PWMUDB:status_6\ to zero
Aliasing \PWM3:PWMUDB:status_4\ to zero
Aliasing \PWM3:PWMUDB:cmp2\ to zero
Aliasing \PWM3:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM3:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM3:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM3:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM3:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM3:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM3:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM3:PWMUDB:pwm1_i\ to zero
Aliasing \PWM3:PWMUDB:pwm2_i\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_Red_net_0
Aliasing tmpOE__Pin_Led_Green_net_0 to tmpOE__RGB_Red_net_0
Aliasing tmpOE__Pin_Led_Yellow_net_0 to tmpOE__RGB_Red_net_0
Aliasing tmpOE__Pin_Led_Red_net_0 to tmpOE__RGB_Red_net_0
Aliasing \PWM1:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_Red_net_0
Aliasing \PWM1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_Red_net_0
Aliasing \PWM1:PWMUDB:prevCompare1\\D\ to \PWM1:PWMUDB:pwm_temp\
Aliasing \PWM1:PWMUDB:tc_i_reg\\D\ to \PWM1:PWMUDB:status_2\
Aliasing \PWM2:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_Red_net_0
Aliasing \PWM2:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM2:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_Red_net_0
Aliasing \PWM2:PWMUDB:prevCompare1\\D\ to \PWM2:PWMUDB:pwm_temp\
Aliasing \PWM2:PWMUDB:tc_i_reg\\D\ to \PWM2:PWMUDB:status_2\
Aliasing \PWM3:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_Red_net_0
Aliasing \PWM3:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM3:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM3:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_Red_net_0
Aliasing \PWM3:PWMUDB:prevCompare1\\D\ to \PWM3:PWMUDB:pwm_temp\
Aliasing \PWM3:PWMUDB:tc_i_reg\\D\ to \PWM3:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire tmpOE__RGB_Green_net_0[9] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire tmpOE__RGB_Blue_net_0[15] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:ctrl_enable\[34] = \PWM1:PWMUDB:control_7\[26]
Removing Lhs of wire \PWM1:PWMUDB:hwCapture\[44] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:hwEnable\[45] = \PWM1:PWMUDB:control_7\[26]
Removing Lhs of wire \PWM1:PWMUDB:trig_out\[49] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\R\[51] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\S\[52] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_enable\[53] = \PWM1:PWMUDB:runmode_enable\[50]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\R\[57] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\S\[58] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\R\[59] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\S\[60] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_kill\[63] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_1_1\[67] = \PWM1:PWMUDB:MODULE_1:g2:a0:s_1\[307]
Removing Lhs of wire \PWM1:PWMUDB:add_vi_vv_MODGEN_1_0\[69] = \PWM1:PWMUDB:MODULE_1:g2:a0:s_0\[308]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\R\[70] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_1\\S\[71] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\R\[72] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:dith_count_0\\S\[73] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:reset\[76] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:status_6\[77] = zero[2]
Removing Rhs of wire \PWM1:PWMUDB:status_5\[78] = \PWM1:PWMUDB:final_kill_reg\[92]
Removing Lhs of wire \PWM1:PWMUDB:status_4\[79] = zero[2]
Removing Rhs of wire \PWM1:PWMUDB:status_3\[80] = \PWM1:PWMUDB:fifo_full\[99]
Removing Rhs of wire \PWM1:PWMUDB:status_1\[82] = \PWM1:PWMUDB:cmp2_status_reg\[91]
Removing Rhs of wire \PWM1:PWMUDB:status_0\[83] = \PWM1:PWMUDB:cmp1_status_reg\[90]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status\[88] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp2\[89] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\R\[93] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\S\[94] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\R\[95] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\S\[96] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\R\[97] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\S\[98] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_2\[100] = \PWM1:PWMUDB:tc_i\[55]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_1\[101] = \PWM1:PWMUDB:runmode_enable\[50]
Removing Lhs of wire \PWM1:PWMUDB:cs_addr_0\[102] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:compare1\[135] = \PWM1:PWMUDB:cmp1_less\[106]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i\[140] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i\[142] = zero[2]
Removing Rhs of wire \PWM1:Net_96\[145] = \PWM1:PWMUDB:pwm_i_reg\[137]
Removing Lhs of wire \PWM1:PWMUDB:pwm_temp\[148] = \PWM1:PWMUDB:cmp1\[86]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_23\[189] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_22\[190] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_21\[191] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_20\[192] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_19\[193] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_18\[194] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_17\[195] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_16\[196] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_15\[197] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_14\[198] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_13\[199] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_12\[200] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_11\[201] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_10\[202] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_9\[203] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_8\[204] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_7\[205] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_6\[206] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_5\[207] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_4\[208] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_3\[209] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_2\[210] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_1\[211] = \PWM1:PWMUDB:MODIN1_1\[212]
Removing Lhs of wire \PWM1:PWMUDB:MODIN1_1\[212] = \PWM1:PWMUDB:dith_count_1\[66]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:a_0\[213] = \PWM1:PWMUDB:MODIN1_0\[214]
Removing Lhs of wire \PWM1:PWMUDB:MODIN1_0\[214] = \PWM1:PWMUDB:dith_count_0\[68]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[346] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[347] = tmpOE__RGB_Red_net_0[1]
Removing Rhs of wire Net_4106[348] = \PWM1:Net_96\[145]
Removing Lhs of wire \PWM2:PWMUDB:ctrl_enable\[367] = \PWM2:PWMUDB:control_7\[359]
Removing Lhs of wire \PWM2:PWMUDB:hwCapture\[377] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:hwEnable\[378] = \PWM2:PWMUDB:control_7\[359]
Removing Lhs of wire \PWM2:PWMUDB:trig_out\[382] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\R\[384] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\S\[385] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:final_enable\[386] = \PWM2:PWMUDB:runmode_enable\[383]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\R\[390] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\S\[391] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\R\[392] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\S\[393] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:final_kill\[396] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_2_1\[400] = \PWM2:PWMUDB:MODULE_2:g2:a0:s_1\[640]
Removing Lhs of wire \PWM2:PWMUDB:add_vi_vv_MODGEN_2_0\[402] = \PWM2:PWMUDB:MODULE_2:g2:a0:s_0\[641]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\R\[403] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_1\\S\[404] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\R\[405] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:dith_count_0\\S\[406] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:reset\[409] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:status_6\[410] = zero[2]
Removing Rhs of wire \PWM2:PWMUDB:status_5\[411] = \PWM2:PWMUDB:final_kill_reg\[425]
Removing Lhs of wire \PWM2:PWMUDB:status_4\[412] = zero[2]
Removing Rhs of wire \PWM2:PWMUDB:status_3\[413] = \PWM2:PWMUDB:fifo_full\[432]
Removing Rhs of wire \PWM2:PWMUDB:status_1\[415] = \PWM2:PWMUDB:cmp2_status_reg\[424]
Removing Rhs of wire \PWM2:PWMUDB:status_0\[416] = \PWM2:PWMUDB:cmp1_status_reg\[423]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status\[421] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cmp2\[422] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\R\[426] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\S\[427] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\R\[428] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\S\[429] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\R\[430] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\S\[431] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_2\[433] = \PWM2:PWMUDB:tc_i\[388]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_1\[434] = \PWM2:PWMUDB:runmode_enable\[383]
Removing Lhs of wire \PWM2:PWMUDB:cs_addr_0\[435] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:compare1\[468] = \PWM2:PWMUDB:cmp1_less\[439]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i\[473] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i\[475] = zero[2]
Removing Rhs of wire \PWM2:Net_96\[478] = \PWM2:PWMUDB:pwm_i_reg\[470]
Removing Lhs of wire \PWM2:PWMUDB:pwm_temp\[481] = \PWM2:PWMUDB:cmp1\[419]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_23\[522] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_22\[523] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_21\[524] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_20\[525] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_19\[526] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_18\[527] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_17\[528] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_16\[529] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_15\[530] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_14\[531] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_13\[532] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_12\[533] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_11\[534] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_10\[535] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_9\[536] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_8\[537] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_7\[538] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_6\[539] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_5\[540] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_4\[541] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_3\[542] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_2\[543] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_1\[544] = \PWM2:PWMUDB:MODIN2_1\[545]
Removing Lhs of wire \PWM2:PWMUDB:MODIN2_1\[545] = \PWM2:PWMUDB:dith_count_1\[399]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:a_0\[546] = \PWM2:PWMUDB:MODIN2_0\[547]
Removing Lhs of wire \PWM2:PWMUDB:MODIN2_0\[547] = \PWM2:PWMUDB:dith_count_0\[401]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[679] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[680] = tmpOE__RGB_Red_net_0[1]
Removing Rhs of wire Net_4210[681] = \PWM2:Net_96\[478]
Removing Lhs of wire \PWM3:PWMUDB:ctrl_enable\[700] = \PWM3:PWMUDB:control_7\[692]
Removing Lhs of wire \PWM3:PWMUDB:hwCapture\[710] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:hwEnable\[711] = \PWM3:PWMUDB:control_7\[692]
Removing Lhs of wire \PWM3:PWMUDB:trig_out\[715] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM3:PWMUDB:runmode_enable\\R\[717] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:runmode_enable\\S\[718] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:final_enable\[719] = \PWM3:PWMUDB:runmode_enable\[716]
Removing Lhs of wire \PWM3:PWMUDB:ltch_kill_reg\\R\[723] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:ltch_kill_reg\\S\[724] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:min_kill_reg\\R\[725] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:min_kill_reg\\S\[726] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:final_kill\[729] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM3:PWMUDB:add_vi_vv_MODGEN_3_1\[733] = \PWM3:PWMUDB:MODULE_3:g2:a0:s_1\[973]
Removing Lhs of wire \PWM3:PWMUDB:add_vi_vv_MODGEN_3_0\[735] = \PWM3:PWMUDB:MODULE_3:g2:a0:s_0\[974]
Removing Lhs of wire \PWM3:PWMUDB:dith_count_1\\R\[736] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:dith_count_1\\S\[737] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:dith_count_0\\R\[738] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:dith_count_0\\S\[739] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:reset\[742] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:status_6\[743] = zero[2]
Removing Rhs of wire \PWM3:PWMUDB:status_5\[744] = \PWM3:PWMUDB:final_kill_reg\[758]
Removing Lhs of wire \PWM3:PWMUDB:status_4\[745] = zero[2]
Removing Rhs of wire \PWM3:PWMUDB:status_3\[746] = \PWM3:PWMUDB:fifo_full\[765]
Removing Rhs of wire \PWM3:PWMUDB:status_1\[748] = \PWM3:PWMUDB:cmp2_status_reg\[757]
Removing Rhs of wire \PWM3:PWMUDB:status_0\[749] = \PWM3:PWMUDB:cmp1_status_reg\[756]
Removing Lhs of wire \PWM3:PWMUDB:cmp2_status\[754] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:cmp2\[755] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:cmp1_status_reg\\R\[759] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:cmp1_status_reg\\S\[760] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:cmp2_status_reg\\R\[761] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:cmp2_status_reg\\S\[762] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:final_kill_reg\\R\[763] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:final_kill_reg\\S\[764] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:cs_addr_2\[766] = \PWM3:PWMUDB:tc_i\[721]
Removing Lhs of wire \PWM3:PWMUDB:cs_addr_1\[767] = \PWM3:PWMUDB:runmode_enable\[716]
Removing Lhs of wire \PWM3:PWMUDB:cs_addr_0\[768] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:compare1\[801] = \PWM3:PWMUDB:cmp1_less\[772]
Removing Lhs of wire \PWM3:PWMUDB:pwm1_i\[806] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:pwm2_i\[808] = zero[2]
Removing Rhs of wire \PWM3:Net_96\[811] = \PWM3:PWMUDB:pwm_i_reg\[803]
Removing Lhs of wire \PWM3:PWMUDB:pwm_temp\[814] = \PWM3:PWMUDB:cmp1\[752]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_23\[855] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_22\[856] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_21\[857] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_20\[858] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_19\[859] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_18\[860] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_17\[861] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_16\[862] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_15\[863] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_14\[864] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_13\[865] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_12\[866] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_11\[867] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_10\[868] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_9\[869] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_8\[870] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_7\[871] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_6\[872] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_5\[873] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_4\[874] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_3\[875] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_2\[876] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_1\[877] = \PWM3:PWMUDB:MODIN3_1\[878]
Removing Lhs of wire \PWM3:PWMUDB:MODIN3_1\[878] = \PWM3:PWMUDB:dith_count_1\[732]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:a_0\[879] = \PWM3:PWMUDB:MODIN3_0\[880]
Removing Lhs of wire \PWM3:PWMUDB:MODIN3_0\[880] = \PWM3:PWMUDB:dith_count_0\[734]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1012] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1013] = tmpOE__RGB_Red_net_0[1]
Removing Rhs of wire Net_4208[1014] = \PWM3:Net_96\[811]
Removing Lhs of wire tmpOE__Pin_Led_Green_net_0[1022] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire tmpOE__Pin_Led_Yellow_net_0[1028] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire tmpOE__Pin_Led_Red_net_0[1034] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:min_kill_reg\\D\[1039] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:prevCapture\\D\[1040] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:trig_last\\D\[1041] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:ltch_kill_reg\\D\[1044] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM1:PWMUDB:prevCompare1\\D\[1047] = \PWM1:PWMUDB:cmp1\[86]
Removing Lhs of wire \PWM1:PWMUDB:cmp1_status_reg\\D\[1048] = \PWM1:PWMUDB:cmp1_status\[87]
Removing Lhs of wire \PWM1:PWMUDB:cmp2_status_reg\\D\[1049] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:pwm_i_reg\\D\[1051] = \PWM1:PWMUDB:pwm_i\[138]
Removing Lhs of wire \PWM1:PWMUDB:pwm1_i_reg\\D\[1052] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:pwm2_i_reg\\D\[1053] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:tc_i_reg\\D\[1054] = \PWM1:PWMUDB:status_2\[81]
Removing Lhs of wire \PWM2:PWMUDB:min_kill_reg\\D\[1055] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:prevCapture\\D\[1056] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:trig_last\\D\[1057] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:ltch_kill_reg\\D\[1060] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM2:PWMUDB:prevCompare1\\D\[1063] = \PWM2:PWMUDB:cmp1\[419]
Removing Lhs of wire \PWM2:PWMUDB:cmp1_status_reg\\D\[1064] = \PWM2:PWMUDB:cmp1_status\[420]
Removing Lhs of wire \PWM2:PWMUDB:cmp2_status_reg\\D\[1065] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:pwm_i_reg\\D\[1067] = \PWM2:PWMUDB:pwm_i\[471]
Removing Lhs of wire \PWM2:PWMUDB:pwm1_i_reg\\D\[1068] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:pwm2_i_reg\\D\[1069] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:tc_i_reg\\D\[1070] = \PWM2:PWMUDB:status_2\[414]
Removing Lhs of wire \PWM3:PWMUDB:min_kill_reg\\D\[1071] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM3:PWMUDB:prevCapture\\D\[1072] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:trig_last\\D\[1073] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:ltch_kill_reg\\D\[1076] = tmpOE__RGB_Red_net_0[1]
Removing Lhs of wire \PWM3:PWMUDB:prevCompare1\\D\[1079] = \PWM3:PWMUDB:cmp1\[752]
Removing Lhs of wire \PWM3:PWMUDB:cmp1_status_reg\\D\[1080] = \PWM3:PWMUDB:cmp1_status\[753]
Removing Lhs of wire \PWM3:PWMUDB:cmp2_status_reg\\D\[1081] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:pwm_i_reg\\D\[1083] = \PWM3:PWMUDB:pwm_i\[804]
Removing Lhs of wire \PWM3:PWMUDB:pwm1_i_reg\\D\[1084] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:pwm2_i_reg\\D\[1085] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:tc_i_reg\\D\[1086] = \PWM3:PWMUDB:status_2\[747]

------------------------------------------------------
Aliased 0 equations, 249 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RGB_Red_net_0' (cost = 0):
tmpOE__RGB_Red_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:cmp1\' (cost = 0):
\PWM1:PWMUDB:cmp1\ <= (\PWM1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:cmp1\' (cost = 0):
\PWM2:PWMUDB:cmp1\ <= (\PWM2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM3:PWMUDB:cmp1\' (cost = 0):
\PWM3:PWMUDB:cmp1\ <= (\PWM3:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM3:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM3:PWMUDB:dith_count_1\ and \PWM3:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM1:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM1:PWMUDB:dith_count_0\ and \PWM1:PWMUDB:dith_count_1\)
	OR (not \PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM2:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM2:PWMUDB:dith_count_0\ and \PWM2:PWMUDB:dith_count_1\)
	OR (not \PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM3:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM3:PWMUDB:dith_count_0\ and \PWM3:PWMUDB:dith_count_1\)
	OR (not \PWM3:PWMUDB:dith_count_1\ and \PWM3:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 74 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM1:PWMUDB:final_capture\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM2:PWMUDB:final_capture\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM3:PWMUDB:final_capture\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM2:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM3:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM1:PWMUDB:final_capture\[104] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[317] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[327] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[337] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:final_capture\[437] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[650] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[660] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[670] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:final_capture\[770] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[983] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[993] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1003] = zero[2]
Removing Lhs of wire \PWM1:PWMUDB:runmode_enable\\D\[1042] = \PWM1:PWMUDB:control_7\[26]
Removing Lhs of wire \PWM1:PWMUDB:final_kill_reg\\D\[1050] = zero[2]
Removing Lhs of wire \PWM2:PWMUDB:runmode_enable\\D\[1058] = \PWM2:PWMUDB:control_7\[359]
Removing Lhs of wire \PWM2:PWMUDB:final_kill_reg\\D\[1066] = zero[2]
Removing Lhs of wire \PWM3:PWMUDB:runmode_enable\\D\[1074] = \PWM3:PWMUDB:control_7\[692]
Removing Lhs of wire \PWM3:PWMUDB:final_kill_reg\\D\[1082] = zero[2]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\Erika_LED_Glower.cyprj" -dcpsoc3 Erika_LED_Glower.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.267ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Thursday, 22 December 2022 17:38:38
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Girish\OneDrive\Documents\PSoC Creator\Erika_OS_WorkSpace\Erika_LED_Glower.cydsn\Erika_LED_Glower.cyprj -d CY8C5888LTQ-LP097 Erika_LED_Glower.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM1:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM2:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM3:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM3:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_PWM'. Fanout=3, Signal=Net_377
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \PWM3:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RGB_Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Red(0)__PA ,
            pad => RGB_Red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Green(0)__PA ,
            pad => RGB_Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_Blue(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_Blue(0)__PA ,
            pad => RGB_Blue(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Led_Green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Led_Green(0)__PA ,
            pin_input => Net_4208 ,
            pad => Pin_Led_Green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Led_Yellow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Led_Yellow(0)__PA ,
            pin_input => Net_4210 ,
            pad => Pin_Led_Yellow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Led_Red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Led_Red(0)__PA ,
            pin_input => Net_4106 ,
            pad => Pin_Led_Red(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:tc_i\
        );
        Output = \PWM1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:tc_i\
        );
        Output = \PWM2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM3:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:runmode_enable\ * \PWM3:PWMUDB:tc_i\
        );
        Output = \PWM3:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:control_7\
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare1\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_4106, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_4106 (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare1\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_4210, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_4210 (fanout=1)

    MacroCell: Name=\PWM3:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:control_7\
        );
        Output = \PWM3:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM3:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:cmp1_less\
        );
        Output = \PWM3:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM3:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM3:PWMUDB:prevCompare1\ * \PWM3:PWMUDB:cmp1_less\
        );
        Output = \PWM3:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_4208, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:runmode_enable\ * \PWM3:PWMUDB:cmp1_less\
        );
        Output = Net_4208 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_377 ,
            cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_377 ,
            cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM3:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_377 ,
            cs_addr_2 => \PWM3:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM3:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM3:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM3:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM3:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_377 ,
            status_3 => \PWM1:PWMUDB:status_3\ ,
            status_2 => \PWM1:PWMUDB:status_2\ ,
            status_0 => \PWM1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_377 ,
            status_3 => \PWM2:PWMUDB:status_3\ ,
            status_2 => \PWM2:PWMUDB:status_2\ ,
            status_0 => \PWM2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM3:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_377 ,
            status_3 => \PWM3:PWMUDB:status_3\ ,
            status_2 => \PWM3:PWMUDB:status_2\ ,
            status_0 => \PWM3:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_377 ,
            control_7 => \PWM1:PWMUDB:control_7\ ,
            control_6 => \PWM1:PWMUDB:control_6\ ,
            control_5 => \PWM1:PWMUDB:control_5\ ,
            control_4 => \PWM1:PWMUDB:control_4\ ,
            control_3 => \PWM1:PWMUDB:control_3\ ,
            control_2 => \PWM1:PWMUDB:control_2\ ,
            control_1 => \PWM1:PWMUDB:control_1\ ,
            control_0 => \PWM1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_377 ,
            control_7 => \PWM2:PWMUDB:control_7\ ,
            control_6 => \PWM2:PWMUDB:control_6\ ,
            control_5 => \PWM2:PWMUDB:control_5\ ,
            control_4 => \PWM2:PWMUDB:control_4\ ,
            control_3 => \PWM2:PWMUDB:control_3\ ,
            control_2 => \PWM2:PWMUDB:control_2\ ,
            control_1 => \PWM2:PWMUDB:control_1\ ,
            control_0 => \PWM2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM3:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_377 ,
            control_7 => \PWM3:PWMUDB:control_7\ ,
            control_6 => \PWM3:PWMUDB:control_6\ ,
            control_5 => \PWM3:PWMUDB:control_5\ ,
            control_4 => \PWM3:PWMUDB:control_4\ ,
            control_3 => \PWM3:PWMUDB:control_3\ ,
            control_2 => \PWM3:PWMUDB:control_2\ ,
            control_1 => \PWM3:PWMUDB:control_1\ ,
            control_0 => \PWM3:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :    9 :   39 :   48 : 18.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   15 :  177 :  192 :  7.81 %
  Unique P-terms              :   15 :  369 :  384 :  3.91 %
  Total P-terms               :   15 :      :      :        
  Datapath Cells              :    3 :   21 :   24 : 12.50 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    StatusI Registers         :    3 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.104ms
Tech Mapping phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(0)][IoId=(7)] : Pin_Led_Green(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_Led_Red(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_Led_Yellow(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_Blue(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_Green(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_Red(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.345ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :   42 :   48 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            3.00
                   Pterms :            2.50
               Macrocells :            2.50
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       5.00 :       5.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM2:PWMUDB:prevCompare1\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:cmp1_less\
        );
        Output = \PWM2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4210, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:cmp1_less\
        );
        Output = Net_4210 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:control_7\
        );
        Output = \PWM2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM2:PWMUDB:runmode_enable\ * \PWM2:PWMUDB:tc_i\
        );
        Output = \PWM2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_377 ,
        cs_addr_2 => \PWM2:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM2:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM2:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_377 ,
        status_3 => \PWM2:PWMUDB:status_3\ ,
        status_2 => \PWM2:PWMUDB:status_2\ ,
        status_0 => \PWM2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_377 ,
        control_7 => \PWM2:PWMUDB:control_7\ ,
        control_6 => \PWM2:PWMUDB:control_6\ ,
        control_5 => \PWM2:PWMUDB:control_5\ ,
        control_4 => \PWM2:PWMUDB:control_4\ ,
        control_3 => \PWM2:PWMUDB:control_3\ ,
        control_2 => \PWM2:PWMUDB:control_2\ ,
        control_1 => \PWM2:PWMUDB:control_1\ ,
        control_0 => \PWM2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM3:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM3:PWMUDB:prevCompare1\ * \PWM3:PWMUDB:cmp1_less\
        );
        Output = \PWM3:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM3:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:cmp1_less\
        );
        Output = \PWM3:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4208, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:runmode_enable\ * \PWM3:PWMUDB:cmp1_less\
        );
        Output = Net_4208 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM3:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:control_7\
        );
        Output = \PWM3:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM3:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM3:PWMUDB:runmode_enable\ * \PWM3:PWMUDB:tc_i\
        );
        Output = \PWM3:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM3:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_377 ,
        cs_addr_2 => \PWM3:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM3:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM3:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM3:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM3:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM3:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_377 ,
        status_3 => \PWM3:PWMUDB:status_3\ ,
        status_2 => \PWM3:PWMUDB:status_2\ ,
        status_0 => \PWM3:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM3:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_377 ,
        control_7 => \PWM3:PWMUDB:control_7\ ,
        control_6 => \PWM3:PWMUDB:control_6\ ,
        control_5 => \PWM3:PWMUDB:control_5\ ,
        control_4 => \PWM3:PWMUDB:control_4\ ,
        control_3 => \PWM3:PWMUDB:control_3\ ,
        control_2 => \PWM3:PWMUDB:control_2\ ,
        control_1 => \PWM3:PWMUDB:control_1\ ,
        control_0 => \PWM3:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM1:PWMUDB:prevCompare1\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:cmp1_less\
        );
        Output = \PWM1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_4106, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:cmp1_less\
        );
        Output = Net_4106 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_377) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:control_7\
        );
        Output = \PWM1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM1:PWMUDB:runmode_enable\ * \PWM1:PWMUDB:tc_i\
        );
        Output = \PWM1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_377 ,
        cs_addr_2 => \PWM1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_377 ,
        status_3 => \PWM1:PWMUDB:status_3\ ,
        status_2 => \PWM1:PWMUDB:status_2\ ,
        status_0 => \PWM1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_377 ,
        control_7 => \PWM1:PWMUDB:control_7\ ,
        control_6 => \PWM1:PWMUDB:control_6\ ,
        control_5 => \PWM1:PWMUDB:control_5\ ,
        control_4 => \PWM1:PWMUDB:control_4\ ,
        control_3 => \PWM1:PWMUDB:control_3\ ,
        control_2 => \PWM1:PWMUDB:control_2\ ,
        control_1 => \PWM1:PWMUDB:control_1\ ,
        control_0 => \PWM1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_Led_Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Led_Red(0)__PA ,
        pin_input => Net_4106 ,
        pad => Pin_Led_Red(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_Led_Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Led_Green(0)__PA ,
        pin_input => Net_4208 ,
        pad => Pin_Led_Green(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Led_Yellow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Led_Yellow(0)__PA ,
        pin_input => Net_4210 ,
        pad => Pin_Led_Yellow(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB_Blue(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Blue(0)__PA ,
        pad => RGB_Blue(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_Green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Green(0)__PA ,
        pad => RGB_Green(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_Red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_Red(0)__PA ,
        pad => RGB_Red(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_377 ,
            dclk_0 => Net_377_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-------------
   0 |   6 |     * |      NONE |         CMOS_OUT |    Pin_Led_Red(0) | In(Net_4106)
     |   7 |     * |      NONE |         CMOS_OUT |  Pin_Led_Green(0) | In(Net_4208)
-----+-----+-------+-----------+------------------+-------------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT | Pin_Led_Yellow(0) | In(Net_4210)
     |   3 |     * |      NONE |         CMOS_OUT |       RGB_Blue(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |      RGB_Green(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        RGB_Red(0) | 
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.033ms
Digital Placement phase: Elapsed time ==> 1s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Erika_LED_Glower_r.vh2" --pcf-path "Erika_LED_Glower.pco" --des-name "Erika_LED_Glower" --dsf-path "Erika_LED_Glower.dsf" --sdc-path "Erika_LED_Glower.sdc" --lib-path "Erika_LED_Glower_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.622ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.244ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Erika_LED_Glower_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.329ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.274ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.351ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.353ms
API generation phase: Elapsed time ==> 2s.422ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.001ms
