module shifter8(clk, reset_n, op, hamt, d_in, d_out);
	input clk, reset_n;
	input [2:0] op;
	input [1:0] shamt;
	input [7:0] d_in;
	output [7:0] d_out;
	
	LSL8 U0_LSL8();
	LSR8 U1_LSR8();
	ASR8 U2_ASR8();
endmodule
