# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../aurora.srcs/sources_1/ip/clk_wiz_3" --include "../../../../../aurora.srcs/sources_1/ip/clk_wiz_5" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../aurora.srcs/sources_1/ip/vio_0/sim/vio_0.v" \
"../../../../../aurora.srcs/sources_1/ip/ila_1/sim/ila_1.v" \
"../../../../../aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes_selectio_wiz.v" \
"../../../../../aurora.srcs/sources_1/ip/cmd_oserdes/cmd_oserdes.v" \
"../../../../../aurora.srcs/sources_1/ip/clk_wiz_5/clk_wiz_5_clk_wiz.v" \
"../../../../../aurora.srcs/sources_1/ip/clk_wiz_5/clk_wiz_5.v" \
"../../../../../aurora.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3_clk_wiz.v" \
"../../../../../aurora.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.v" \
"../../../../../aurora.srcs/sources_1/imports/aurora/ber_scrambler.v" \
"../../../../../aurora.srcs/sources_1/imports/aurora/block_sync.v" \
"../../../../../aurora.srcs/sources_1/imports/Verilog_macros/delay_controller_wrap.v" \
"../../../../../aurora.srcs/sources_1/imports/aurora/descrambler.v" \
"../../../../../aurora.srcs/sources_1/imports/aurora/gearbox_32_to_66.v" \
"../../../../../aurora.srcs/sources_1/imports/aurora/scrambler.v" \
"../../../../../aurora.srcs/sources_1/imports/Verilog_macros/serdes_1_to_468_idelay_ddr.v" \

sv xil_defaultlib  --include "../../../../../aurora.srcs/sources_1/ip/clk_wiz_3" --include "../../../../../aurora.srcs/sources_1/ip/clk_wiz_5" --include "/opt/Xilinx/Vivado/2017.4/data/xilinx_vip/include" \
"../../../../../aurora.srcs/sources_1/imports/aurora/ber.sv" \
"../../../../../aurora.srcs/sources_1/imports/aurora/bitslip_fsm.sv" \
"../../../../../aurora.srcs/sources_1/imports/aurora/gearbox_66_to_32.sv" \
"../../../../../src/aurora_fmc_one_lane_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
