
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003588                       # Number of seconds simulated
sim_ticks                                  3588178665                       # Number of ticks simulated
final_tick                               530554541850                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172287                       # Simulator instruction rate (inst/s)
host_op_rate                                   217858                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 306299                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892364                       # Number of bytes of host memory used
host_seconds                                 11714.64                       # Real time elapsed on the host
sim_insts                                  2018277281                       # Number of instructions simulated
sim_ops                                    2552132426                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       207616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        92288                       # Number of bytes read from this memory
system.physmem.bytes_read::total               303360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       151296                       # Number of bytes written to this memory
system.physmem.bytes_written::total            151296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1622                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          721                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2370                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1182                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1182                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       499418                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57861110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       463745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25720012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                84544285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       499418                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       463745                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             963163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42165124                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42165124                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42165124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       499418                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57861110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       463745                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25720012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              126709410                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8604746                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3125887                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2541188                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       215105                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1288726                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1214194                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328554                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9166                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3132035                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17307242                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3125887                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1542748                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3804127                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1147199                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        633996                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1533819                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92502                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8497690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.515888                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4693563     55.23%     55.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          336358      3.96%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269297      3.17%     62.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653964      7.70%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          175764      2.07%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          228877      2.69%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166002      1.95%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           91980      1.08%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1881885     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8497690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363275                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.011360                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3278370                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       614480                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3657317                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24525                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        922996                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533287                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4599                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20680577                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         9698                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        922996                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3519095                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         139320                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       123352                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3435499                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       357426                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19941267                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2559                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148128                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111012                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          224                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27928342                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93054949                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93054949                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10859032                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4038                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2274                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           979135                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1860367                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       943813                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14995                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       326203                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18848049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3906                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14945575                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30342                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6538740                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20004981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          602                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8497690                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.758781                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.885526                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2957712     34.81%     34.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1823460     21.46%     56.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1203410     14.16%     70.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885358     10.42%     80.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       759206      8.93%     89.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394717      4.64%     94.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339324      3.99%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63156      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71347      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8497690                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87578     71.17%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17822     14.48%     85.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17648     14.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12454193     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212501      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1484733      9.93%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792495      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14945575                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736899                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123048                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008233                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38542226                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25390761                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14561220                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15068623                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        55788                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737009                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       241198                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        922996                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          64940                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8432                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18851955                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42223                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1860367                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       943813                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2254                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7479                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127165                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121836                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249001                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14705941                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392047                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       239630                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2164212                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2074891                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772165                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709050                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14571037                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14561220                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9481116                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26775619                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.692231                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354095                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6571322                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       215088                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7574694                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.621285                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137118                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2948516     38.93%     38.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2098941     27.71%     66.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       851912     11.25%     77.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479989      6.34%     84.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       392591      5.18%     89.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       159461      2.11%     91.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       190320      2.51%     94.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95293      1.26%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       357671      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7574694                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       357671                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26069085                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38627729                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 107056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860475                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860475                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.162149                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.162149                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66146431                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20133903                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19084162                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8604746                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3160957                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2573002                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       211964                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1295435                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1240778                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          321018                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9309                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3487553                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17269075                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3160957                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1561796                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3624009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1091269                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        523230                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           35                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1704227                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84682                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8510527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.501610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4886518     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          191763      2.25%     59.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          253003      2.97%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          381476      4.48%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          375259      4.41%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          283045      3.33%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165801      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          252543      2.97%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1721119     20.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8510527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367350                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.006924                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3604345                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       513326                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3489517                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27843                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        875494                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       533665                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          216                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20653663                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1216                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        875494                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3796046                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         105549                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       128697                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3321138                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       283596                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20044605                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           78                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        122321                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        89137                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27914653                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93353311                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93353311                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17295389                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10619131                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4255                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2408                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           811722                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1865736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       983369                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18814                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       310347                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18633090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4044                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14971971                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27522                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6110582                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18604804                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          664                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8510527                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759230                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898304                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2954410     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1869799     21.97%     56.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1205604     14.17%     70.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       826096      9.71%     80.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       771867      9.07%     89.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       413604      4.86%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       302342      3.55%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        91304      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75501      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8510527                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          73143     68.50%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15924     14.91%     83.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17712     16.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12458498     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211260      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1688      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1476722      9.86%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       823803      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14971971                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.739967                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             106780                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007132                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38588767                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24747797                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14549700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15078751                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50987                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       723790                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          215                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       251259                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        875494                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          61342                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10281                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18637138                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       119399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1865736                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       983369                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2354                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7773                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128356                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       121616                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       249972                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14682911                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1391099                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       289056                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2195692                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2054866                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            804593                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.706374                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14553778                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14549700                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9347946                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26257851                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.690892                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356006                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10130620                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12451272                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6185822                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       215288                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7635033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630808                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.153923                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2939991     38.51%     38.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2195189     28.75%     67.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       809571     10.60%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       462776      6.06%     83.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       385947      5.05%     88.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       187544      2.46%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       191770      2.51%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81475      1.07%     95.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       380770      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7635033                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10130620                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12451272                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1874056                       # Number of memory references committed
system.switch_cpus1.commit.loads              1141946                       # Number of loads committed
system.switch_cpus1.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1785694                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11223314                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       254078                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       380770                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25891357                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38150225                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  94219                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10130620                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12451272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10130620                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849380                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849380                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.177329                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.177329                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66074960                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20089898                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19077724                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3380                       # number of misc regfile writes
system.l2.replacements                           2370                       # number of replacements
system.l2.tagsinuse                      32767.804765                       # Cycle average of tags in use
system.l2.total_refs                          1321910                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35138                       # Sample count of references to valid blocks.
system.l2.avg_refs                          37.620525                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4785.610217                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.957515                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    829.238498                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.967475                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    364.914916                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          13682.312399                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          13077.803745                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.146045                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.025306                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000396                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.011136                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.417551                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.399103                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999994                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         5686                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4731                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10417                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4886                       # number of Writeback hits
system.l2.Writeback_hits::total                  4886                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         5686                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4731                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10417                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         5686                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4731                       # number of overall hits
system.l2.overall_hits::total                   10417                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1622                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          717                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2366                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1622                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          721                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2370                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1622                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          721                       # number of overall misses
system.l2.overall_misses::total                  2370                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       638301                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     73889382                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       641459                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     32530442                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       107699584                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       235461                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        235461                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       638301                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     73889382                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       641459                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     32765903                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        107935045                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       638301                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     73889382                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       641459                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     32765903                       # number of overall miss cycles
system.l2.overall_miss_latency::total       107935045                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7308                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5448                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               12783                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4886                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4886                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7308                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5452                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12787                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7308                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5452                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12787                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.221949                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.131608                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.185090                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.221949                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.132245                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.185344                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.221949                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.132245                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.185344                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 45592.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45554.489519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        49343                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45370.211994                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45519.688926                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 58865.250000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58865.250000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 45592.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45554.489519                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        49343                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45445.080444                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45542.213080                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 45592.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45554.489519                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        49343                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45445.080444                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45542.213080                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1182                       # number of writebacks
system.l2.writebacks::total                      1182                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1622                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          717                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2366                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2370                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2370                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       559144                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     64524606                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       565261                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     28340936                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     93989947                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       213261                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       213261                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       559144                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     64524606                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       565261                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     28554197                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     94203208                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       559144                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     64524606                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       565261                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     28554197                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     94203208                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.221949                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.131608                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.185090                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.221949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.132245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.185344                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.221949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.132245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.185344                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 39938.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39780.891492                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43481.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39527.107392                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39725.252325                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 53315.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 53315.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 39938.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39780.891492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43481.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39603.601942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39748.189030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 39938.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39780.891492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43481.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39603.601942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39748.189030                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.957493                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001541420                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015173.883300                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.957493                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022368                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1533803                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1533803                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1533803                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1533803                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1533803                       # number of overall hits
system.cpu0.icache.overall_hits::total        1533803                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       851551                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       851551                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       851551                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       851551                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       851551                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       851551                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1533819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1533819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1533819                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1533819                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1533819                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1533819                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53221.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53221.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53221.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53221.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53221.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53221.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       668980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       668980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       668980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       668980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       668980                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       668980                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47784.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47784.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 47784.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 47784.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 47784.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 47784.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7308                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721048                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7564                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21776.976203                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.457236                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.542764                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872880                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127120                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057436                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057436                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2166                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2166                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756746                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756746                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756746                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756746                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16047                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16047                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16047                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16047                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16047                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16047                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    489521889                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    489521889                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    489521889                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    489521889                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    489521889                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    489521889                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073483                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1772793                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1772793                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1772793                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1772793                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014949                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014949                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009052                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009052                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009052                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009052                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30505.508132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30505.508132                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30505.508132                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30505.508132                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30505.508132                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30505.508132                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2213                       # number of writebacks
system.cpu0.dcache.writebacks::total             2213                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8739                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8739                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8739                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8739                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8739                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8739                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7308                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7308                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7308                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7308                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7308                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7308                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    124609410                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    124609410                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    124609410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    124609410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    124609410                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    124609410                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006808                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006808                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004122                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004122                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004122                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004122                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17051.096059                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17051.096059                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17051.096059                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17051.096059                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17051.096059                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17051.096059                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967454                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999858488                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2015843.725806                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967454                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020781                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1704212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1704212                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1704212                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1704212                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1704212                       # number of overall hits
system.cpu1.icache.overall_hits::total        1704212                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       810266                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       810266                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       810266                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       810266                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       810266                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       810266                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1704227                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1704227                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1704227                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1704227                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1704227                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1704227                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54017.733333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54017.733333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54017.733333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54017.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54017.733333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54017.733333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       655395                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       655395                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       655395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       655395                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       655395                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       655395                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        50415                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        50415                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        50415                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        50415                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        50415                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        50415                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5452                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157476374                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5708                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27588.713034                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.928734                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.071266                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.882534                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.117466                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1058051                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1058051                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       728247                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        728247                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1784                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1784                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1690                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1786298                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1786298                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1786298                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1786298                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13959                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13959                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          372                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          372                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14331                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14331                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14331                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14331                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    403256566                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    403256566                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     19747870                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     19747870                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    423004436                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    423004436                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    423004436                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    423004436                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1072010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1072010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       728619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       728619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1784                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1800629                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1800629                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1800629                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1800629                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013021                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013021                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000511                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000511                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007959                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007959                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007959                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007959                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28888.642883                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28888.642883                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 53085.672043                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 53085.672043                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29516.742446                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29516.742446                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29516.742446                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29516.742446                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        50782                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        25391                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2673                       # number of writebacks
system.cpu1.dcache.writebacks::total             2673                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8511                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8511                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          368                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          368                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8879                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8879                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8879                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8879                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5448                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5448                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5452                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5452                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5452                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5452                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     73921479                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     73921479                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       239461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       239461                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     74160940                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     74160940                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     74160940                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     74160940                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005082                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005082                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003028                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003028                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003028                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003028                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13568.553414                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13568.553414                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 59865.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 59865.250000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13602.520176                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13602.520176                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13602.520176                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13602.520176                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
