# Loading project ArmSim
# Compile of arm_single.sv was successful.
vsim work.testbench
# vsim work.testbench 
# Start time: 00:27:03 on Dec 17,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# WARNING: No extended dataflow license exists
add wave -position end sim:/testbench/*
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
run
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# inclk
# Load canceled
# Compile of arm_single.sv was successful.
vsim work.testbench
# End time: 00:29:19 on Dec 17,2024, Elapsed time: 0:02:16
# Errors: 0, Warnings: 3
# vsim work.testbench 
# Start time: 00:29:19 on Dec 17,2024
# Loading sv_std.std
# Loading work.testbench
# Loading work.top
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.flopenr
# Loading work.condcheck
# Loading work.datapath
# Loading work.mux2
# Loading work.flopr
# Loading work.adder
# Loading work.regfile
# Loading work.extend
# Loading work.alu
# Loading work.imem
# Loading work.dmem
# WARNING: No extended dataflow license exists
add wave -position end sim:/testbench/*
run
# inclk
# MemWrite: 0, DataAdr: 00000000, WriteData: 00000008
# inclk
# MemWrite: 0, DataAdr: 00000000, WriteData: 00000008
# inclk
# MemWrite: 0, DataAdr: 00000000, WriteData: 00000008
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
run
# inclk
# MemWrite: 0, DataAdr: 00000058, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
# inclk
# MemWrite: 0, DataAdr: xxxxxxxx, WriteData: xxxxxxxx
