##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Beagle_IntClock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for Code_Bar_IntClock
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for LCD1_IntClock
		4.6::Critical Path Report for LCD2_IntClock
		4.7::Critical Path Report for Tag_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Beagle_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. LCD1_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Tag_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. LCD2_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Code_Bar_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.7::Critical Path Report for (Beagle_IntClock:R vs. Beagle_IntClock:R)
		5.8::Critical Path Report for (LCD1_IntClock:R vs. LCD1_IntClock:R)
		5.9::Critical Path Report for (Tag_IntClock:R vs. Tag_IntClock:R)
		5.10::Critical Path Report for (LCD2_IntClock:R vs. LCD2_IntClock:R)
		5.11::Critical Path Report for (Code_Bar_IntClock:R vs. Code_Bar_IntClock:R)
		5.12::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Beagle_IntClock                | Frequency: 53.86 MHz  | Target: 0.92 MHz   | 
Clock: Clock_1                        | Frequency: 49.66 MHz  | Target: 0.05 MHz   | 
Clock: Code_Bar_IntClock              | Frequency: 53.76 MHz  | Target: 0.31 MHz   | 
Clock: CyBUS_CLK                      | Frequency: 68.87 MHz  | Target: 60.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)      | N/A                   | Target: 60.00 MHz  | 
Clock: CyILO                          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                   | N/A                   | Target: 60.00 MHz  | 
Clock: CyPLL_OUT                      | N/A                   | Target: 60.00 MHz  | 
Clock: LCD1_IntClock                  | Frequency: 45.41 MHz  | Target: 0.92 MHz   | 
Clock: LCD2_IntClock                  | Frequency: 47.50 MHz  | Target: 0.92 MHz   | 
Clock: Tag_IntClock                   | Frequency: 43.75 MHz  | Target: 0.92 MHz   | 
Clock: timer_clock_1                  | N/A                   | Target: 0.00 MHz   | 
Clock: timer_clock_1(fixed-function)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Beagle_IntClock    Beagle_IntClock    1.08333e+006     1064767     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1            Clock_1            2.17333e+007     21713196    N/A              N/A         N/A              N/A         N/A              N/A         
Code_Bar_IntClock  Code_Bar_IntClock  3.25e+006        3231400     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Beagle_IntClock    16666.7          3616        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Clock_1            16666.7          2800        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Code_Bar_IntClock  16666.7          3642        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          LCD1_IntClock      16666.7          2147        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          LCD2_IntClock      16666.7          2214        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Tag_IntClock       16666.7          2698        N/A              N/A         N/A              N/A         N/A              N/A         
LCD1_IntClock      LCD1_IntClock      1.08333e+006     1061313     N/A              N/A         N/A              N/A         N/A              N/A         
LCD2_IntClock      LCD2_IntClock      1.08333e+006     1062282     N/A              N/A         N/A              N/A         N/A              N/A         
Tag_IntClock       Tag_IntClock       1.08333e+006     1060477     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase             
----------------  ------------  ---------------------------  
SCL(0)_PAD:out    21217         CyBUS_CLK(fixed-function):R  
SDA(0)_PAD:out    20640         CyBUS_CLK(fixed-function):R  
Tx_Beagle(0)_PAD  30796         Beagle_IntClock:R            
Tx_LCD1(0)_PAD    30058         LCD1_IntClock:R              
Tx_LCD2(0)_PAD    30265         LCD2_IntClock:R              
Tx_PL(0)_PAD      30053         Code_Bar_IntClock:R          
Tx_TW(0)_PAD      33994         Clock_1:R                    
Tx_Tag(0)_PAD     33742         Tag_IntClock:R               


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Beagle_IntClock
*********************************************
Clock: Beagle_IntClock
Frequency: 53.86 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_1\/q
Path End       : \Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064767p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12376
-------------------------------------   ----- 
End-of-path arrival time (ps)           12376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_1\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_1\/q                      macrocell125     1250   1250  1064767  RISE       1
\Beagle:BUART:counter_load_not\/main_0           macrocell38      4863   6113  1064767  RISE       1
\Beagle:BUART:counter_load_not\/q                macrocell38      3350   9463  1064767  RISE       1
\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2914  12376  1064767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell14      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 49.66 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Pump_AL:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Pump_AL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21713196p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14128
-------------------------------------   ----- 
End-of-path arrival time (ps)           14128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   2510   2510  21713196  RISE       1
\Pump_AL:BUART:tx_bitclk_enable_pre\/main_0      macrocell3      2288   4798  21713196  RISE       1
\Pump_AL:BUART:tx_bitclk_enable_pre\/q           macrocell3      3350   8148  21713196  RISE       1
\Pump_AL:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   5980  14128  21713196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Code_Bar_IntClock
***********************************************
Clock: Code_Bar_IntClock
Frequency: 53.76 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Code_Bar:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Code_Bar:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3231400p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12590
-------------------------------------   ----- 
End-of-path arrival time (ps)           12590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   2510   2510  3231400  RISE       1
\Code_Bar:BUART:tx_bitclk_enable_pre\/main_0      macrocell21     3823   6333  3231400  RISE       1
\Code_Bar:BUART:tx_bitclk_enable_pre\/q           macrocell21     3350   9683  3231400  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell7   2908  12590  3231400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 68.87 MHz | Target: 60.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2147p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD1_IntClock:R#2)   16667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11050
-------------------------------------   ----- 
End-of-path arrival time (ps)           11050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out                     synccell        1020   1020   2147  RISE       1
\LCD1:BUART:rx_postpoll\/main_2         macrocell16     4371   5391   2147  RISE       1
\LCD1:BUART:rx_postpoll\/q              macrocell16     3350   8741   2147  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  11050   2147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for LCD1_IntClock
*******************************************
Clock: LCD1_IntClock
Frequency: 45.41 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15830
-------------------------------------   ----- 
End-of-path arrival time (ps)           15830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q                      macrocell78     1250   1250  1061313  RISE       1
\LCD1:BUART:counter_load_not\/main_1           macrocell11     4974   6224  1061313  RISE       1
\LCD1:BUART:counter_load_not\/q                macrocell11     3350   9574  1061313  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   6256  15830  1061313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for LCD2_IntClock
*******************************************
Clock: LCD2_IntClock
Frequency: 47.50 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15691
-------------------------------------   ----- 
End-of-path arrival time (ps)           15691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q            macrocell114   1250   1250  1062282  RISE       1
\LCD2:BUART:rx_counter_load\/main_1  macrocell33    8788  10038  1062282  RISE       1
\LCD2:BUART:rx_counter_load\/q       macrocell33    3350  13388  1062282  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/load   count7cell     2303  15691  1062282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for Tag_IntClock
******************************************
Clock: Tag_IntClock
Frequency: 43.75 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Tag:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Tag:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1060477p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16847
-------------------------------------   ----- 
End-of-path arrival time (ps)           16847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell17   2510   2510  1060477  RISE       1
\Tag:BUART:tx_bitclk_enable_pre\/main_0      macrocell48      3651   6161  1060477  RISE       1
\Tag:BUART:tx_bitclk_enable_pre\/q           macrocell48      3350   9511  1060477  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell16   7335  16847  1060477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/clock                         datapathcell16      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Beagle_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Beagle(0)_SYNC/out
Path End       : \Beagle:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Beagle:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Beagle_IntClock:R#2)   16667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Beagle(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Beagle(0)_SYNC/out                     synccell         1020   1020   3616  RISE       1
\Beagle:BUART:rx_postpoll\/main_2         macrocell43      2905   3925   3616  RISE       1
\Beagle:BUART:rx_postpoll\/q              macrocell43      3350   7275   3616  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2306   9581   3616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/clock                      datapathcell15      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. LCD1_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2147p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD1_IntClock:R#2)   16667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11050
-------------------------------------   ----- 
End-of-path arrival time (ps)           11050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out                     synccell        1020   1020   2147  RISE       1
\LCD1:BUART:rx_postpoll\/main_2         macrocell16     4371   5391   2147  RISE       1
\LCD1:BUART:rx_postpoll\/q              macrocell16     3350   8741   2147  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  11050   2147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Tag_IntClock:R)
**************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Tag(0)_SYNC/out
Path End       : \Tag:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Tag:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2698p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Tag_IntClock:R#2)   16667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Tag(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Tag(0)_SYNC/out                     synccell         1020   1020   2698  RISE       1
\Tag:BUART:rx_postpoll\/main_2         macrocell52      3192   4212   2698  RISE       1
\Tag:BUART:rx_postpoll\/q              macrocell52      3350   7562   2698  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/route_si  datapathcell18   2937  10498   2698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/clock                         datapathcell18      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. LCD2_IntClock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : \LCD2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2214p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD2_IntClock:R#2)   16667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10983
-------------------------------------   ----- 
End-of-path arrival time (ps)           10983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out                     synccell         1020   1020   2214  RISE       1
\LCD2:BUART:rx_postpoll\/main_2         macrocell34      4362   5382   2214  RISE       1
\LCD2:BUART:rx_postpoll\/q              macrocell34      3350   8732   2214  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2251  10983   2214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Code_Bar_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PL(0)_SYNC/out
Path End       : \Code_Bar:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Code_Bar:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#195 vs. Code_Bar_IntClock:R#2)   16667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9555
-------------------------------------   ---- 
End-of-path arrival time (ps)           9555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PL(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_PL(0)_SYNC/out                           synccell        1020   1020   3642  RISE       1
\Code_Bar:BUART:rx_postpoll\/main_2         macrocell25     2893   3913   3642  RISE       1
\Code_Bar:BUART:rx_postpoll\/q              macrocell25     3350   7263   3642  RISE       1
\Code_Bar:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2292   9555   3642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Pump_AL:BUART:rx_status_3\/main_3
Capture Clock  : \Pump_AL:BUART:rx_status_3\/clock_0
Path slack     : 2800p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10357
-------------------------------------   ----- 
End-of-path arrival time (ps)           10357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                   synccell      1020   1020   2800  RISE       1
\Pump_AL:BUART:rx_postpoll\/main_2  macrocell7    3102   4122   2800  RISE       1
\Pump_AL:BUART:rx_postpoll\/q       macrocell7    3350   7472   2800  RISE       1
\Pump_AL:BUART:rx_status_3\/main_3  macrocell72   2885  10357   2800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1


5.7::Critical Path Report for (Beagle_IntClock:R vs. Beagle_IntClock:R)
***********************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_1\/q
Path End       : \Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064767p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12376
-------------------------------------   ----- 
End-of-path arrival time (ps)           12376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_1\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_1\/q                      macrocell125     1250   1250  1064767  RISE       1
\Beagle:BUART:counter_load_not\/main_0           macrocell38      4863   6113  1064767  RISE       1
\Beagle:BUART:counter_load_not\/q                macrocell38      3350   9463  1064767  RISE       1
\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2914  12376  1064767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell14      0      0  RISE       1


5.8::Critical Path Report for (LCD1_IntClock:R vs. LCD1_IntClock:R)
*******************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15830
-------------------------------------   ----- 
End-of-path arrival time (ps)           15830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q                      macrocell78     1250   1250  1061313  RISE       1
\LCD1:BUART:counter_load_not\/main_1           macrocell11     4974   6224  1061313  RISE       1
\LCD1:BUART:counter_load_not\/q                macrocell11     3350   9574  1061313  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   6256  15830  1061313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1


5.9::Critical Path Report for (Tag_IntClock:R vs. Tag_IntClock:R)
*****************************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Tag:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Tag:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1060477p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16847
-------------------------------------   ----- 
End-of-path arrival time (ps)           16847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell17   2510   2510  1060477  RISE       1
\Tag:BUART:tx_bitclk_enable_pre\/main_0      macrocell48      3651   6161  1060477  RISE       1
\Tag:BUART:tx_bitclk_enable_pre\/q           macrocell48      3350   9511  1060477  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell16   7335  16847  1060477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/clock                         datapathcell16      0      0  RISE       1


5.10::Critical Path Report for (LCD2_IntClock:R vs. LCD2_IntClock:R)
********************************************************************

++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15691
-------------------------------------   ----- 
End-of-path arrival time (ps)           15691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q            macrocell114   1250   1250  1062282  RISE       1
\LCD2:BUART:rx_counter_load\/main_1  macrocell33    8788  10038  1062282  RISE       1
\LCD2:BUART:rx_counter_load\/q       macrocell33    3350  13388  1062282  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/load   count7cell     2303  15691  1062282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1


5.11::Critical Path Report for (Code_Bar_IntClock:R vs. Code_Bar_IntClock:R)
****************************************************************************

++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Code_Bar:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Code_Bar:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3231400p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12590
-------------------------------------   ----- 
End-of-path arrival time (ps)           12590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   2510   2510  3231400  RISE       1
\Code_Bar:BUART:tx_bitclk_enable_pre\/main_0      macrocell21     3823   6333  3231400  RISE       1
\Code_Bar:BUART:tx_bitclk_enable_pre\/q           macrocell21     3350   9683  3231400  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell7   2908  12590  3231400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1


5.12::Critical Path Report for (Clock_1:R vs. Clock_1:R)
********************************************************

++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Pump_AL:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Pump_AL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21713196p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14128
-------------------------------------   ----- 
End-of-path arrival time (ps)           14128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   2510   2510  21713196  RISE       1
\Pump_AL:BUART:tx_bitclk_enable_pre\/main_0      macrocell3      2288   4798  21713196  RISE       1
\Pump_AL:BUART:tx_bitclk_enable_pre\/q           macrocell3      3350   8148  21713196  RISE       1
\Pump_AL:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   5980  14128  21713196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2147p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD1_IntClock:R#2)   16667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11050
-------------------------------------   ----- 
End-of-path arrival time (ps)           11050
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out                     synccell        1020   1020   2147  RISE       1
\LCD1:BUART:rx_postpoll\/main_2         macrocell16     4371   5391   2147  RISE       1
\LCD1:BUART:rx_postpoll\/q              macrocell16     3350   8741   2147  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  11050   2147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : \LCD2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LCD2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2214p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD2_IntClock:R#2)   16667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10983
-------------------------------------   ----- 
End-of-path arrival time (ps)           10983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name      delay     AT  slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out                     synccell         1020   1020   2214  RISE       1
\LCD2:BUART:rx_postpoll\/main_2         macrocell34      4362   5382   2214  RISE       1
\LCD2:BUART:rx_postpoll\/q              macrocell34      3350   8732   2214  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2251  10983   2214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Tag(0)_SYNC/out
Path End       : \Tag:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Tag:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2698p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Tag_IntClock:R#2)   16667
- Setup time                                           -3470
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10498
-------------------------------------   ----- 
End-of-path arrival time (ps)           10498
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Tag(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name      delay     AT  slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Tag(0)_SYNC/out                     synccell         1020   1020   2698  RISE       1
\Tag:BUART:rx_postpoll\/main_2         macrocell52      3192   4212   2698  RISE       1
\Tag:BUART:rx_postpoll\/q              macrocell52      3350   7562   2698  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/route_si  datapathcell18   2937  10498   2698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/clock                         datapathcell18      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Pump_AL:BUART:rx_status_3\/main_3
Capture Clock  : \Pump_AL:BUART:rx_status_3\/clock_0
Path slack     : 2800p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10357
-------------------------------------   ----- 
End-of-path arrival time (ps)           10357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                   synccell      1020   1020   2800  RISE       1
\Pump_AL:BUART:rx_postpoll\/main_2  macrocell7    3102   4122   2800  RISE       1
\Pump_AL:BUART:rx_postpoll\/q       macrocell7    3350   7472   2800  RISE       1
\Pump_AL:BUART:rx_status_3\/main_3  macrocell72   2885  10357   2800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Pump_AL:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \Pump_AL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 2800p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10357
-------------------------------------   ----- 
End-of-path arrival time (ps)           10357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                           synccell      1020   1020   2800  RISE       1
\Pump_AL:BUART:rx_postpoll\/main_2          macrocell7    3102   4122   2800  RISE       1
\Pump_AL:BUART:rx_postpoll\/q               macrocell7    3350   7472   2800  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/main_3  macrocell73   2885  10357   2800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/clock_0                macrocell73         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Pump_AL:BUART:rx_parity_bit\/main_3
Capture Clock  : \Pump_AL:BUART:rx_parity_bit\/clock_0
Path slack     : 2800p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10357
-------------------------------------   ----- 
End-of-path arrival time (ps)           10357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                     synccell      1020   1020   2800  RISE       1
\Pump_AL:BUART:rx_postpoll\/main_2    macrocell7    3102   4122   2800  RISE       1
\Pump_AL:BUART:rx_postpoll\/q         macrocell7    3350   7472   2800  RISE       1
\Pump_AL:BUART:rx_parity_bit\/main_3  macrocell75   2885  10357   2800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_bit\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Pump_AL:BUART:rx_state_0\/main_3
Capture Clock  : \Pump_AL:BUART:rx_state_0\/clock_0
Path slack     : 2808p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10349
-------------------------------------   ----- 
End-of-path arrival time (ps)           10349
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                   synccell      1020   1020   2800  RISE       1
\Pump_AL:BUART:rx_postpoll\/main_2  macrocell7    3102   4122   2800  RISE       1
\Pump_AL:BUART:rx_postpoll\/q       macrocell7    3350   7472   2800  RISE       1
\Pump_AL:BUART:rx_state_0\/main_3   macrocell63   2877  10349   2808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Pump_AL:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Pump_AL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2837p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3470
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10360
-------------------------------------   ----- 
End-of-path arrival time (ps)           10360
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                          synccell        1020   1020   2800  RISE       1
\Pump_AL:BUART:rx_postpoll\/main_2         macrocell7      3102   4122   2800  RISE       1
\Pump_AL:BUART:rx_postpoll\/q              macrocell7      3350   7472   2800  RISE       1
\Pump_AL:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2888  10360   2837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Beagle(0)_SYNC/out
Path End       : \Beagle:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Beagle:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Beagle_IntClock:R#2)   16667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9581
-------------------------------------   ---- 
End-of-path arrival time (ps)           9581
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Beagle(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_Beagle(0)_SYNC/out                     synccell         1020   1020   3616  RISE       1
\Beagle:BUART:rx_postpoll\/main_2         macrocell43      2905   3925   3616  RISE       1
\Beagle:BUART:rx_postpoll\/q              macrocell43      3350   7275   3616  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2306   9581   3616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/clock                      datapathcell15      0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PL(0)_SYNC/out
Path End       : \Code_Bar:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Code_Bar:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3642p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#195 vs. Code_Bar_IntClock:R#2)   16667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9555
-------------------------------------   ---- 
End-of-path arrival time (ps)           9555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PL(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_PL(0)_SYNC/out                           synccell        1020   1020   3642  RISE       1
\Code_Bar:BUART:rx_postpoll\/main_2         macrocell25     2893   3913   3642  RISE       1
\Code_Bar:BUART:rx_postpoll\/q              macrocell25     3350   7263   3642  RISE       1
\Code_Bar:BUART:sRX:RxShifter:u0\/route_si  datapathcell9   2292   9555   3642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 5815p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7341
-------------------------------------   ---- 
End-of-path arrival time (ps)           7341
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out  synccell      1020   1020   2147  RISE       1
MODIN5_0/main_3      macrocell89   6321   7341   5815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:rx_state_0\/main_10
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 6679p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6478
-------------------------------------   ---- 
End-of-path arrival time (ps)           6478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out              synccell      1020   1020   2147  RISE       1
\LCD1:BUART:rx_state_0\/main_10  macrocell82   5458   6478   6679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:rx_status_3\/main_7
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 6679p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6478
-------------------------------------   ---- 
End-of-path arrival time (ps)           6478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out              synccell      1020   1020   2147  RISE       1
\LCD1:BUART:rx_status_3\/main_7  macrocell90   5458   6478   6679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PL(0)_SYNC/out
Path End       : \Code_Bar:BUART:rx_state_2\/main_9
Capture Clock  : \Code_Bar:BUART:rx_state_2\/clock_0
Path slack     : 6683p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#195 vs. Code_Bar_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PL(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_PL(0)_SYNC/out                   synccell       1020   1020   3642  RISE       1
\Code_Bar:BUART:rx_state_2\/main_9  macrocell101   5454   6474   6683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:rx_state_2\/main_9
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 6696p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out             synccell      1020   1020   2147  RISE       1
\LCD1:BUART:rx_state_2\/main_9  macrocell85   5440   6460   6696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 6918p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name   delay     AT  slack  edge  Fanout
-------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out  synccell      1020   1020   2147  RISE       1
MODIN5_1/main_4      macrocell88   5218   6238   6918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD1(0)_SYNC/out
Path End       : \LCD1:BUART:rx_last\/main_0
Capture Clock  : \LCD1:BUART:rx_last\/clock_0
Path slack     : 6918p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD1_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_LCD1(0)_SYNC/out          synccell      1020   1020   2147  RISE       1
\LCD1:BUART:rx_last\/main_0  macrocell91   5218   6238   6918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_last\/clock_0                               macrocell91         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : \LCD2:BUART:rx_status_3\/main_7
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 7665p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD2_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out              synccell       1020   1020   2214  RISE       1
\LCD2:BUART:rx_status_3\/main_7  macrocell122   4471   5491   7665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : MODIN13_1/main_4
Capture Clock  : MODIN13_1/clock_0
Path slack     : 7775p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD2_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out  synccell       1020   1020   2214  RISE       1
MODIN13_1/main_4     macrocell120   4362   5382   7775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell120        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : MODIN13_0/main_3
Capture Clock  : MODIN13_0/clock_0
Path slack     : 7775p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD2_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5382
-------------------------------------   ---- 
End-of-path arrival time (ps)           5382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name             model name    delay     AT  slack  edge  Fanout
-------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out  synccell       1020   1020   2214  RISE       1
MODIN13_0/main_3     macrocell121   4362   5382   7775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell121        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Beagle(0)_SYNC/out
Path End       : \Beagle:BUART:rx_status_3\/main_7
Capture Clock  : \Beagle:BUART:rx_status_3\/clock_0
Path slack     : 7990p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Beagle_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5167
-------------------------------------   ---- 
End-of-path arrival time (ps)           5167
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Beagle(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Beagle(0)_SYNC/out              synccell       1020   1020   3616  RISE       1
\Beagle:BUART:rx_status_3\/main_7  macrocell138   4147   5167   7990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_status_3\/clock_0                         macrocell138        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Beagle(0)_SYNC/out
Path End       : MODIN17_1/main_4
Capture Clock  : MODIN17_1/clock_0
Path slack     : 7994p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Beagle_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Beagle(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
Rx_Beagle(0)_SYNC/out  synccell       1020   1020   3616  RISE       1
MODIN17_1/main_4       macrocell136   4143   5163   7994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell136        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Beagle(0)_SYNC/out
Path End       : MODIN17_0/main_3
Capture Clock  : MODIN17_0/clock_0
Path slack     : 7994p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Beagle_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5163
-------------------------------------   ---- 
End-of-path arrival time (ps)           5163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Beagle(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name               model name    delay     AT  slack  edge  Fanout
---------------------  ------------  -----  -----  -----  ----  ------
Rx_Beagle(0)_SYNC/out  synccell       1020   1020   3616  RISE       1
MODIN17_0/main_3       macrocell137   4143   5163   7994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell137        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Beagle(0)_SYNC/out
Path End       : \Beagle:BUART:rx_state_0\/main_10
Capture Clock  : \Beagle:BUART:rx_state_0\/clock_0
Path slack     : 8020p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Beagle_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Beagle(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Beagle(0)_SYNC/out              synccell       1020   1020   3616  RISE       1
\Beagle:BUART:rx_state_0\/main_10  macrocell130   4117   5137   8020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Beagle(0)_SYNC/out
Path End       : \Beagle:BUART:rx_state_2\/main_9
Capture Clock  : \Beagle:BUART:rx_state_2\/clock_0
Path slack     : 8020p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Beagle_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Beagle(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Beagle(0)_SYNC/out             synccell       1020   1020   3616  RISE       1
\Beagle:BUART:rx_state_2\/main_9  macrocell133   4117   5137   8020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Tag(0)_SYNC/out
Path End       : \Tag:BUART:rx_state_0\/main_10
Capture Clock  : \Tag:BUART:rx_state_0\/clock_0
Path slack     : 8038p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Tag_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Tag(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Tag(0)_SYNC/out              synccell       1020   1020   2698  RISE       1
\Tag:BUART:rx_state_0\/main_10  macrocell146   4098   5118   8038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Tag(0)_SYNC/out
Path End       : \Tag:BUART:rx_state_2\/main_9
Capture Clock  : \Tag:BUART:rx_state_2\/clock_0
Path slack     : 8038p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Tag_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5118
-------------------------------------   ---- 
End-of-path arrival time (ps)           5118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Tag(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_Tag(0)_SYNC/out             synccell       1020   1020   2698  RISE       1
\Tag:BUART:rx_state_2\/main_9  macrocell149   4098   5118   8038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : \LCD2:BUART:rx_state_0\/main_10
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 8243p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD2_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out              synccell       1020   1020   2214  RISE       1
\LCD2:BUART:rx_state_0\/main_10  macrocell114   3893   4913   8243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : \LCD2:BUART:rx_state_2\/main_9
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 8243p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD2_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out             synccell       1020   1020   2214  RISE       1
\LCD2:BUART:rx_state_2\/main_9  macrocell117   3893   4913   8243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PL(0)_SYNC/out
Path End       : \Code_Bar:BUART:rx_state_0\/main_10
Capture Clock  : \Code_Bar:BUART:rx_state_0\/clock_0
Path slack     : 8330p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#195 vs. Code_Bar_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PL(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_PL(0)_SYNC/out                    synccell      1020   1020   3642  RISE       1
\Code_Bar:BUART:rx_state_0\/main_10  macrocell98   3807   4827   8330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PL(0)_SYNC/out
Path End       : \Code_Bar:BUART:rx_status_3\/main_7
Capture Clock  : \Code_Bar:BUART:rx_status_3\/clock_0
Path slack     : 8330p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#195 vs. Code_Bar_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PL(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
Rx_PL(0)_SYNC/out                    synccell       1020   1020   3642  RISE       1
\Code_Bar:BUART:rx_status_3\/main_7  macrocell106   3807   4827   8330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_status_3\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Tag(0)_SYNC/out
Path End       : \Tag:BUART:pollcount_1\/main_4
Capture Clock  : \Tag:BUART:pollcount_1\/clock_0
Path slack     : 8928p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Tag_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Tag(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Tag(0)_SYNC/out              synccell       1020   1020   2698  RISE       1
\Tag:BUART:pollcount_1\/main_4  macrocell152   3209   4229   8928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_1\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Tag(0)_SYNC/out
Path End       : \Tag:BUART:rx_last\/main_0
Capture Clock  : \Tag:BUART:rx_last\/clock_0
Path slack     : 8928p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Tag_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Tag(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                    model name    delay     AT  slack  edge  Fanout
--------------------------  ------------  -----  -----  -----  ----  ------
Rx_Tag(0)_SYNC/out          synccell       1020   1020   2698  RISE       1
\Tag:BUART:rx_last\/main_0  macrocell155   3209   4229   8928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_last\/clock_0                                macrocell155        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Tag(0)_SYNC/out
Path End       : \Tag:BUART:pollcount_0\/main_3
Capture Clock  : \Tag:BUART:pollcount_0\/clock_0
Path slack     : 8945p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Tag_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Tag(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Tag(0)_SYNC/out              synccell       1020   1020   2698  RISE       1
\Tag:BUART:pollcount_0\/main_3  macrocell153   3192   4212   8945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_0\/clock_0                            macrocell153        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Tag(0)_SYNC/out
Path End       : \Tag:BUART:rx_status_3\/main_7
Capture Clock  : \Tag:BUART:rx_status_3\/clock_0
Path slack     : 8945p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Tag_IntClock:R#2)   16667
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                         13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Tag(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
Rx_Tag(0)_SYNC/out              synccell       1020   1020   2698  RISE       1
\Tag:BUART:rx_status_3\/main_7  macrocell154   3192   4212   8945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_status_3\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Pump_AL:BUART:rx_state_2\/main_6
Capture Clock  : \Pump_AL:BUART:rx_state_2\/clock_0
Path slack     : 9021p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out                  synccell      1020   1020   2800  RISE       1
\Pump_AL:BUART:rx_state_2\/main_6  macrocell66   3116   4136   9021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 9035p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out  synccell      1020   1020   2800  RISE       1
MODIN1_1/main_4    macrocell69   3102   4122   9035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_Beagle(0)_SYNC/out
Path End       : \Beagle:BUART:rx_last\/main_0
Capture Clock  : \Beagle:BUART:rx_last\/clock_0
Path slack     : 9212p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#65 vs. Beagle_IntClock:R#2)   16667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_Beagle(0)_SYNC/clock                                     synccell            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_Beagle(0)_SYNC/out          synccell       1020   1020   3616  RISE       1
\Beagle:BUART:rx_last\/main_0  macrocell139   2924   3944   9212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_last\/clock_0                             macrocell139        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 9239p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3918
-------------------------------------   ---- 
End-of-path arrival time (ps)           3918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out  synccell      1020   1020   2800  RISE       1
MODIN1_0/main_3    macrocell70   2898   3918   9239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_TW(0)_SYNC/out
Path End       : \Pump_AL:BUART:rx_last\/main_0
Capture Clock  : \Pump_AL:BUART:rx_last\/clock_0
Path slack     : 9239p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#1304 vs. Clock_1:R#2)   16667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3918
-------------------------------------   ---- 
End-of-path arrival time (ps)           3918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_TW(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_TW(0)_SYNC/out               synccell      1020   1020   2800  RISE       1
\Pump_AL:BUART:rx_last\/main_0  macrocell74   2898   3918   9239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_last\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_LCD2(0)_SYNC/out
Path End       : \LCD2:BUART:rx_last\/main_0
Capture Clock  : \LCD2:BUART:rx_last\/clock_0
Path slack     : 9239p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#65 vs. LCD2_IntClock:R#2)   16667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3918
-------------------------------------   ---- 
End-of-path arrival time (ps)           3918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_LCD2(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
Rx_LCD2(0)_SYNC/out          synccell       1020   1020   2214  RISE       1
\LCD2:BUART:rx_last\/main_0  macrocell123   2898   3918   9239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_last\/clock_0                               macrocell123        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PL(0)_SYNC/out
Path End       : MODIN9_1/main_4
Capture Clock  : MODIN9_1/clock_0
Path slack     : 9244p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#195 vs. Code_Bar_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3913
-------------------------------------   ---- 
End-of-path arrival time (ps)           3913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PL(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Rx_PL(0)_SYNC/out  synccell       1020   1020   3642  RISE       1
MODIN9_1/main_4    macrocell104   2893   3913   9244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PL(0)_SYNC/out
Path End       : MODIN9_0/main_3
Capture Clock  : MODIN9_0/clock_0
Path slack     : 9244p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#195 vs. Code_Bar_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3913
-------------------------------------   ---- 
End-of-path arrival time (ps)           3913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PL(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name           model name    delay     AT  slack  edge  Fanout
-----------------  ------------  -----  -----  -----  ----  ------
Rx_PL(0)_SYNC/out  synccell       1020   1020   3642  RISE       1
MODIN9_0/main_3    macrocell105   2893   3913   9244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_PL(0)_SYNC/out
Path End       : \Code_Bar:BUART:rx_last\/main_0
Capture Clock  : \Code_Bar:BUART:rx_last\/clock_0
Path slack     : 9244p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#195 vs. Code_Bar_IntClock:R#2)   16667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               13157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3913
-------------------------------------   ---- 
End-of-path arrival time (ps)           3913
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_PL(0)_SYNC/clock                                         synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
Rx_PL(0)_SYNC/out                synccell       1020   1020   3642  RISE       1
\Code_Bar:BUART:rx_last\/main_0  macrocell107   2893   3913   9244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_last\/clock_0                           macrocell107        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Tag:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Tag:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1060477p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16847
-------------------------------------   ----- 
End-of-path arrival time (ps)           16847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell17   2510   2510  1060477  RISE       1
\Tag:BUART:tx_bitclk_enable_pre\/main_0      macrocell48      3651   6161  1060477  RISE       1
\Tag:BUART:tx_bitclk_enable_pre\/q           macrocell48      3350   9511  1060477  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell16   7335  16847  1060477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/clock                         datapathcell16      0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1061313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15830
-------------------------------------   ----- 
End-of-path arrival time (ps)           15830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q                      macrocell78     1250   1250  1061313  RISE       1
\LCD1:BUART:counter_load_not\/main_1           macrocell11     4974   6224  1061313  RISE       1
\LCD1:BUART:counter_load_not\/q                macrocell11     3350   9574  1061313  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   6256  15830  1061313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD2:BUART:sRX:RxBitCounter\/clock
Path slack     : 1062282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15691
-------------------------------------   ----- 
End-of-path arrival time (ps)           15691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q            macrocell114   1250   1250  1062282  RISE       1
\LCD2:BUART:rx_counter_load\/main_1  macrocell33    8788  10038  1062282  RISE       1
\LCD2:BUART:rx_counter_load\/q       macrocell33    3350  13388  1062282  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/load   count7cell     2303  15691  1062282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1062878p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16946
-------------------------------------   ----- 
End-of-path arrival time (ps)           16946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1062878  RISE       1
\LCD1:BUART:rx_bitclk_enable\/main_1   macrocell86  15006  16946  1062878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1062878p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16946
-------------------------------------   ----- 
End-of-path arrival time (ps)           16946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1062878  RISE       1
MODIN5_1/main_1                        macrocell88  15006  16946  1062878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1062938p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14385
-------------------------------------   ----- 
End-of-path arrival time (ps)           14385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q                macrocell114     1250   1250  1062282  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12  13135  14385  1062938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1063100p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14224
-------------------------------------   ----- 
End-of-path arrival time (ps)           14224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   2510   2510  1063100  RISE       1
\LCD1:BUART:tx_bitclk_enable_pre\/main_0      macrocell12     6071   8581  1063100  RISE       1
\LCD1:BUART:tx_bitclk_enable_pre\/q           macrocell12     3350  11931  1063100  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell4   2293  14224  1063100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_ctrl_mark_last\/q
Path End       : \Tag:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Tag:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063280p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -5360
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14693
-------------------------------------   ----- 
End-of-path arrival time (ps)           14693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_ctrl_mark_last\/clock_0                      macrocell145        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_ctrl_mark_last\/q     macrocell145   1250   1250  1063280  RISE       1
\Tag:BUART:rx_counter_load\/main_0  macrocell51    5868   7118  1063280  RISE       1
\Tag:BUART:rx_counter_load\/q       macrocell51    3350  10468  1063280  RISE       1
\Tag:BUART:sRX:RxBitCounter\/load   count7cell     4225  14693  1063280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LCD1:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063621p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14352
-------------------------------------   ----- 
End-of-path arrival time (ps)           14352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q     macrocell81   1250   1250  1063621  RISE       1
\LCD1:BUART:rx_counter_load\/main_0  macrocell15   7440   8690  1063621  RISE       1
\LCD1:BUART:rx_counter_load\/q       macrocell15   3350  12040  1063621  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/load   count7cell    2312  14352  1063621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_1\/q
Path End       : \Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064767p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12376
-------------------------------------   ----- 
End-of-path arrival time (ps)           12376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_1\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_1\/q                      macrocell125     1250   1250  1064767  RISE       1
\Beagle:BUART:counter_load_not\/main_0           macrocell38      4863   6113  1064767  RISE       1
\Beagle:BUART:counter_load_not\/q                macrocell38      3350   9463  1064767  RISE       1
\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   2914  12376  1064767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell14      0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_bitclk\/q
Path End       : \Tag:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Tag:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065026p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -6190
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12117
-------------------------------------   ----- 
End-of-path arrival time (ps)           12117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_bitclk\/clock_0                              macrocell144        0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_bitclk\/q                       macrocell144     1250   1250  1065026  RISE       1
\Tag:BUART:counter_load_not\/main_3           macrocell47      3916   5166  1065026  RISE       1
\Tag:BUART:counter_load_not\/q                macrocell47      3350   8516  1065026  RISE       1
\Tag:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell17   3601  12117  1065026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell17      0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Beagle:BUART:sTX:TxSts\/status_0
Capture Clock  : \Beagle:BUART:sTX:TxSts\/clock
Path slack     : 1065385p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17448
-------------------------------------   ----- 
End-of-path arrival time (ps)           17448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sTX:TxShifter:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  1065385  RISE       1
\Beagle:BUART:tx_status_0\/main_2                 macrocell40      8210  11790  1065385  RISE       1
\Beagle:BUART:tx_status_0\/q                      macrocell40      3350  15140  1065385  RISE       1
\Beagle:BUART:sTX:TxSts\/status_0                 statusicell9     2308  17448  1065385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sTX:TxSts\/clock                             statusicell9        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Beagle:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Beagle:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1065473p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11850
-------------------------------------   ----- 
End-of-path arrival time (ps)           11850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell14   2510   2510  1065473  RISE       1
\Beagle:BUART:tx_bitclk_enable_pre\/main_0      macrocell39      2317   4827  1065473  RISE       1
\Beagle:BUART:tx_bitclk_enable_pre\/q           macrocell39      3350   8177  1065473  RISE       1
\Beagle:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell13   3673  11850  1065473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sTX:TxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1065507p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14316
-------------------------------------   ----- 
End-of-path arrival time (ps)           14316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1065507  RISE       1
\LCD1:BUART:rx_bitclk_enable\/main_0   macrocell86  12376  14316  1065507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1065507p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14316
-------------------------------------   ----- 
End-of-path arrival time (ps)           14316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1065507  RISE       1
MODIN5_1/main_0                        macrocell88  12376  14316  1065507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Tag:BUART:sTX:TxSts\/status_0
Capture Clock  : \Tag:BUART:sTX:TxSts\/clock
Path slack     : 1065976p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16858
-------------------------------------   ----- 
End-of-path arrival time (ps)           16858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell16   3580   3580  1065976  RISE       1
\Tag:BUART:tx_status_0\/main_2                 macrocell49      3707   7287  1065976  RISE       1
\Tag:BUART:tx_status_0\/q                      macrocell49      3350  10637  1065976  RISE       1
\Tag:BUART:sTX:TxSts\/status_0                 statusicell11    6221  16858  1065976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:TxSts\/clock                                statusicell11       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:rx_state_0\/main_1
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1066048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13775
-------------------------------------   ----- 
End-of-path arrival time (ps)           13775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q       macrocell114   1250   1250  1062282  RISE       1
\LCD2:BUART:rx_state_0\/main_1  macrocell114  12525  13775  1066048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:rx_state_3\/main_1
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1066048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13775
-------------------------------------   ----- 
End-of-path arrival time (ps)           13775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q       macrocell114   1250   1250  1062282  RISE       1
\LCD2:BUART:rx_state_3\/main_1  macrocell116  12525  13775  1066048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:rx_state_2\/main_1
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1066048p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13775
-------------------------------------   ----- 
End-of-path arrival time (ps)           13775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q       macrocell114   1250   1250  1062282  RISE       1
\LCD2:BUART:rx_state_2\/main_1  macrocell117  12525  13775  1066048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066173p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10971
-------------------------------------   ----- 
End-of-path arrival time (ps)           10971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell110        0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q                      macrocell110     1250   1250  1066173  RISE       1
\LCD2:BUART:counter_load_not\/main_1           macrocell29      4068   5318  1066173  RISE       1
\LCD2:BUART:counter_load_not\/q                macrocell29      3350   8668  1066173  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2303  10971  1066173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LCD2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1066227p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11096
-------------------------------------   ----- 
End-of-path arrival time (ps)           11096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   2510   2510  1066227  RISE       1
\LCD2:BUART:tx_bitclk_enable_pre\/main_0      macrocell30      2313   4823  1066227  RISE       1
\LCD2:BUART:tx_bitclk_enable_pre\/q           macrocell30      3350   8173  1066227  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell10   2923  11096  1066227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD1:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD1:BUART:sRX:RxSts\/clock
Path slack     : 1066739p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16095
-------------------------------------   ----- 
End-of-path arrival time (ps)           16095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  1066739  RISE       1
\LCD1:BUART:rx_status_4\/main_1                 macrocell17     2924   6504  1066739  RISE       1
\LCD1:BUART:rx_status_4\/q                      macrocell17     3350   9854  1066739  RISE       1
\LCD1:BUART:sRX:RxSts\/status_4                 statusicell4    6240  16095  1066739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_0\/q
Path End       : \Beagle:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Beagle:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067469p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10504
-------------------------------------   ----- 
End-of-path arrival time (ps)           10504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_0\/q            macrocell130   1250   1250  1067469  RISE       1
\Beagle:BUART:rx_counter_load\/main_1  macrocell42    3592   4842  1067469  RISE       1
\Beagle:BUART:rx_counter_load\/q       macrocell42    3350   8192  1067469  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/load   count7cell     2312  10504  1067469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_1\/q
Path End       : \Beagle:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Beagle:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1067715p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_1\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_1\/q                macrocell125     1250   1250  1064767  RISE       1
\Beagle:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   8358   9608  1067715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sTX:TxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1067731p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9592
-------------------------------------   ---- 
End-of-path arrival time (ps)           9592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q         macrocell81     1250   1250  1063621  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   8342   9592  1067731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1068021p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11803
-------------------------------------   ----- 
End-of-path arrival time (ps)           11803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1062878  RISE       1
MODIN5_0/main_1                        macrocell89   9863  11803  1068021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Beagle:BUART:sRX:RxSts\/status_4
Capture Clock  : \Beagle:BUART:sRX:RxSts\/clock
Path slack     : 1068093p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14741
-------------------------------------   ----- 
End-of-path arrival time (ps)           14741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/clock                      datapathcell15      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  1068093  RISE       1
\Beagle:BUART:rx_status_4\/main_1                 macrocell44      4919   8499  1068093  RISE       1
\Beagle:BUART:rx_status_4\/q                      macrocell44      3350  11849  1068093  RISE       1
\Beagle:BUART:sRX:RxSts\/status_4                 statusicell10    2891  14741  1068093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxSts\/clock                             statusicell10       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Beagle:BUART:tx_state_0\/main_2
Capture Clock  : \Beagle:BUART:tx_state_0\/clock_0
Path slack     : 1068533p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11290
-------------------------------------   ----- 
End-of-path arrival time (ps)           11290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sTX:TxShifter:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  1065385  RISE       1
\Beagle:BUART:tx_state_0\/main_2                  macrocell126     7710  11290  1068533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD1:BUART:sTX:TxSts\/clock
Path slack     : 1069085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13749
-------------------------------------   ----- 
End-of-path arrival time (ps)           13749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q        macrocell78    1250   1250  1061313  RISE       1
\LCD1:BUART:tx_status_0\/main_1  macrocell13    6837   8087  1069085  RISE       1
\LCD1:BUART:tx_status_0\/q       macrocell13    3350  11437  1069085  RISE       1
\LCD1:BUART:sTX:TxSts\/status_0  statusicell3   2311  13749  1069085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069255p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q                macrocell78     1250   1250  1061313  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   6818   8068  1069255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_ctrl_mark_last\/q
Path End       : \Tag:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Tag:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069292p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8032
-------------------------------------   ---- 
End-of-path arrival time (ps)           8032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_ctrl_mark_last\/clock_0                      macrocell145        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_ctrl_mark_last\/q         macrocell145     1250   1250  1063280  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell18   6782   8032  1069292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/clock                         datapathcell18      0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \LCD1:BUART:rx_state_0\/main_6
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1069384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10439
-------------------------------------   ----- 
End-of-path arrival time (ps)           10439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell89         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                      macrocell89   1250   1250  1064685  RISE       1
\LCD1:BUART:rx_state_0\/main_6  macrocell82   9189  10439  1069384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \LCD1:BUART:rx_status_3\/main_6
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1069384p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10439
-------------------------------------   ----- 
End-of-path arrival time (ps)           10439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell89         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q                       macrocell89   1250   1250  1064685  RISE       1
\LCD1:BUART:rx_status_3\/main_6  macrocell90   9189  10439  1069384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LCD2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069410p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7913
-------------------------------------   ---- 
End-of-path arrival time (ps)           7913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q         macrocell113     1250   1250  1066681  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   6663   7913  1069410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD2:BUART:sRX:RxSts\/status_4
Capture Clock  : \LCD2:BUART:sRX:RxSts\/clock
Path slack     : 1069433p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13400
-------------------------------------   ----- 
End-of-path arrival time (ps)           13400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  1069433  RISE       1
\LCD2:BUART:rx_status_4\/main_1                 macrocell35      3579   7159  1069433  RISE       1
\LCD2:BUART:rx_status_4\/q                      macrocell35      3350  10509  1069433  RISE       1
\LCD2:BUART:sRX:RxSts\/status_4                 statusicell8     2891  13400  1069433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxSts\/clock                               statusicell8        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1069540p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10283
-------------------------------------   ----- 
End-of-path arrival time (ps)           10283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell89         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell89   1250   1250  1064685  RISE       1
MODIN5_1/main_3  macrocell88   9033  10283  1069540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_0\/q
Path End       : \Tag:BUART:rx_status_3\/main_1
Capture Clock  : \Tag:BUART:rx_status_3\/clock_0
Path slack     : 1069566p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10257
-------------------------------------   ----- 
End-of-path arrival time (ps)           10257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_0\/q        macrocell146   1250   1250  1064384  RISE       1
\Tag:BUART:rx_status_3\/main_1  macrocell154   9007  10257  1069566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_status_3\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1069645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1065507  RISE       1
MODIN5_0/main_0                        macrocell89   8238  10178  1069645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1069786p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q         macrocell114   1250   1250  1062282  RISE       1
\LCD2:BUART:rx_load_fifo\/main_1  macrocell115   8788  10038  1069786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069786p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q               macrocell114   1250   1250  1062282  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/main_1  macrocell119   8788  10038  1069786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_0\/q
Path End       : \LCD2:BUART:rx_status_3\/main_1
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1069786p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10038
-------------------------------------   ----- 
End-of-path arrival time (ps)           10038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_0\/q        macrocell114   1250   1250  1062282  RISE       1
\LCD2:BUART:rx_status_3\/main_1  macrocell122   8788  10038  1069786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_0\/q
Path End       : \Beagle:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Beagle:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069865p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7458
-------------------------------------   ---- 
End-of-path arrival time (ps)           7458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_0\/q                macrocell126     1250   1250  1065258  RISE       1
\Beagle:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   6208   7458  1069865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sTX:TxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD2:BUART:sTX:TxSts\/status_0
Capture Clock  : \LCD2:BUART:sTX:TxSts\/clock
Path slack     : 1070088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12745
-------------------------------------   ----- 
End-of-path arrival time (ps)           12745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  1070088  RISE       1
\LCD2:BUART:tx_status_0\/main_2                 macrocell31      3492   7072  1070088  RISE       1
\LCD2:BUART:tx_status_0\/q                      macrocell31      3350  10422  1070088  RISE       1
\LCD2:BUART:sTX:TxSts\/status_0                 statusicell7     2323  12745  1070088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxSts\/clock                               statusicell7        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_0\/q
Path End       : \Beagle:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Beagle:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070529p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6795
-------------------------------------   ---- 
End-of-path arrival time (ps)           6795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_0\/q                macrocell130     1250   1250  1067469  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   5545   6795  1070529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/clock                      datapathcell15      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_bitclk_enable\/q
Path End       : \LCD1:BUART:rx_state_2\/main_2
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1070669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9154
-------------------------------------   ---- 
End-of-path arrival time (ps)           9154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_bitclk_enable\/q  macrocell86   1250   1250  1070669  RISE       1
\LCD1:BUART:rx_state_2\/main_2   macrocell85   7904   9154  1070669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Tag:BUART:sRX:RxSts\/status_4
Capture Clock  : \Tag:BUART:sRX:RxSts\/clock
Path slack     : 1070687p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12147
-------------------------------------   ----- 
End-of-path arrival time (ps)           12147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/clock                         datapathcell18      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell18   3580   3580  1070687  RISE       1
\Tag:BUART:rx_status_4\/main_1                 macrocell53      2886   6466  1070687  RISE       1
\Tag:BUART:rx_status_4\/q                      macrocell53      3350   9816  1070687  RISE       1
\Tag:BUART:sRX:RxSts\/status_4                 statusicell12    2331  12147  1070687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxSts\/clock                                statusicell12       0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_1\/q
Path End       : \Beagle:BUART:txn\/main_1
Capture Clock  : \Beagle:BUART:txn\/clock_0
Path slack     : 1070767p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9057
-------------------------------------   ---- 
End-of-path arrival time (ps)           9057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_1\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_1\/q  macrocell125   1250   1250  1064767  RISE       1
\Beagle:BUART:txn\/main_1    macrocell124   7807   9057  1070767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:txn\/clock_0                                 macrocell124        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:pollcount_1\/q
Path End       : \Tag:BUART:rx_state_0\/main_8
Capture Clock  : \Tag:BUART:rx_state_0\/clock_0
Path slack     : 1070931p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8892
-------------------------------------   ---- 
End-of-path arrival time (ps)           8892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_1\/clock_0                            macrocell152        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:pollcount_1\/q      macrocell152   1250   1250  1066008  RISE       1
\Tag:BUART:rx_state_0\/main_8  macrocell146   7642   8892  1070931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_0\/q
Path End       : \Tag:BUART:rx_state_0\/main_1
Capture Clock  : \Tag:BUART:rx_state_0\/clock_0
Path slack     : 1070940p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8884
-------------------------------------   ---- 
End-of-path arrival time (ps)           8884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_0\/q       macrocell146   1250   1250  1064384  RISE       1
\Tag:BUART:rx_state_0\/main_1  macrocell146   7634   8884  1070940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_0\/q
Path End       : \Tag:BUART:rx_state_2\/main_1
Capture Clock  : \Tag:BUART:rx_state_2\/clock_0
Path slack     : 1070940p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8884
-------------------------------------   ---- 
End-of-path arrival time (ps)           8884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_0\/q       macrocell146   1250   1250  1064384  RISE       1
\Tag:BUART:rx_state_2\/main_1  macrocell149   7634   8884  1070940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_0\/q
Path End       : \Tag:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Tag:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070940p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8884
-------------------------------------   ---- 
End-of-path arrival time (ps)           8884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_0\/q               macrocell146   1250   1250  1064384  RISE       1
\Tag:BUART:rx_state_stop1_reg\/main_1  macrocell151   7634   8884  1070940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_stop1_reg\/clock_0                     macrocell151        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \LCD1:BUART:rx_state_0\/main_5
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1070959p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8865
-------------------------------------   ---- 
End-of-path arrival time (ps)           8865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                      macrocell88   1250   1250  1067370  RISE       1
\LCD1:BUART:rx_state_0\/main_5  macrocell82   7615   8865  1070959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \LCD1:BUART:rx_status_3\/main_5
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1070959p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8865
-------------------------------------   ---- 
End-of-path arrival time (ps)           8865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q                       macrocell88   1250   1250  1067370  RISE       1
\LCD1:BUART:rx_status_3\/main_5  macrocell90   7615   8865  1070959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_ctrl_mark_last\/q
Path End       : \Beagle:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Beagle:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070996p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_ctrl_mark_last\/clock_0                   macrocell129        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_ctrl_mark_last\/q         macrocell129     1250   1250  1067473  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   5077   6327  1070996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/clock                      datapathcell15      0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_4
Path End       : \Beagle:BUART:rx_state_0\/main_9
Capture Clock  : \Beagle:BUART:rx_state_0\/clock_0
Path slack     : 1071059p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8765
-------------------------------------   ---- 
End-of-path arrival time (ps)           8765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1071059  RISE       1
\Beagle:BUART:rx_state_0\/main_9         macrocell130   6825   8765  1071059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_4
Path End       : \Beagle:BUART:rx_state_3\/main_7
Capture Clock  : \Beagle:BUART:rx_state_3\/clock_0
Path slack     : 1071059p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8765
-------------------------------------   ---- 
End-of-path arrival time (ps)           8765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1071059  RISE       1
\Beagle:BUART:rx_state_3\/main_7         macrocell132   6825   8765  1071059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_4
Path End       : \Beagle:BUART:rx_state_2\/main_8
Capture Clock  : \Beagle:BUART:rx_state_2\/clock_0
Path slack     : 1071059p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8765
-------------------------------------   ---- 
End-of-path arrival time (ps)           8765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1071059  RISE       1
\Beagle:BUART:rx_state_2\/main_8         macrocell133   6825   8765  1071059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_bitclk_enable\/q
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071093p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_bitclk_enable\/q          macrocell86     1250   1250  1070669  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4981   6231  1071093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:rx_state_2\/main_0
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1071133p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8690
-------------------------------------   ---- 
End-of-path arrival time (ps)           8690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q  macrocell81   1250   1250  1063621  RISE       1
\LCD1:BUART:rx_state_2\/main_0    macrocell85   7440   8690  1071133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071133p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8690
-------------------------------------   ---- 
End-of-path arrival time (ps)           8690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q        macrocell81   1250   1250  1063621  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/main_0  macrocell87   7440   8690  1071133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD1:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD1:BUART:tx_bitclk\/clock_0
Path slack     : 1071243p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell5   2510   2510  1063100  RISE       1
\LCD1:BUART:tx_bitclk\/main_0                 macrocell80     6071   8581  1071243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell80         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_0\/q
Path End       : \Tag:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Tag:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071288p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6036
-------------------------------------   ---- 
End-of-path arrival time (ps)           6036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_0\/q                macrocell146     1250   1250  1064384  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell18   4786   6036  1071288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/clock                         datapathcell18      0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:rx_state_0\/main_0
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1071430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q  macrocell81   1250   1250  1063621  RISE       1
\LCD1:BUART:rx_state_0\/main_0    macrocell82   7143   8393  1071430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1071430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q  macrocell81   1250   1250  1063621  RISE       1
\LCD1:BUART:rx_load_fifo\/main_0  macrocell83   7143   8393  1071430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:rx_state_3\/main_0
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1071430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q  macrocell81   1250   1250  1063621  RISE       1
\LCD1:BUART:rx_state_3\/main_0    macrocell84   7143   8393  1071430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD1:BUART:rx_status_3\/main_0
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1071430p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8393
-------------------------------------   ---- 
End-of-path arrival time (ps)           8393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_ctrl_mark_last\/clock_0                     macrocell81         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_ctrl_mark_last\/q  macrocell81   1250   1250  1063621  RISE       1
\LCD1:BUART:rx_status_3\/main_0   macrocell90   7143   8393  1071430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_4
Path End       : \Beagle:BUART:rx_load_fifo\/main_7
Capture Clock  : \Beagle:BUART:rx_load_fifo\/clock_0
Path slack     : 1071574p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8250
-------------------------------------   ---- 
End-of-path arrival time (ps)           8250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1071059  RISE       1
\Beagle:BUART:rx_load_fifo\/main_7       macrocell131   6310   8250  1071574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_load_fifo\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_bitclk_enable\/q
Path End       : \LCD1:BUART:rx_state_0\/main_2
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1071615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_bitclk_enable\/q  macrocell86   1250   1250  1070669  RISE       1
\LCD1:BUART:rx_state_0\/main_2   macrocell82   6959   8209  1071615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_bitclk_enable\/q
Path End       : \LCD1:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1071615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_bitclk_enable\/q   macrocell86   1250   1250  1070669  RISE       1
\LCD1:BUART:rx_load_fifo\/main_2  macrocell83   6959   8209  1071615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_bitclk_enable\/q
Path End       : \LCD1:BUART:rx_state_3\/main_2
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1071615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_bitclk_enable\/q  macrocell86   1250   1250  1070669  RISE       1
\LCD1:BUART:rx_state_3\/main_2   macrocell84   6959   8209  1071615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_bitclk_enable\/q
Path End       : \LCD1:BUART:rx_status_3\/main_2
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1071615p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8209
-------------------------------------   ---- 
End-of-path arrival time (ps)           8209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell86         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_bitclk_enable\/q  macrocell86   1250   1250  1070669  RISE       1
\LCD1:BUART:rx_status_3\/main_2  macrocell90   6959   8209  1071615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_bitclk_enable\/q
Path End       : \Beagle:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Beagle:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_bitclk_enable\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_bitclk_enable\/q          macrocell134     1250   1250  1071666  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   4407   5657  1071666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/clock                      datapathcell15      0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:tx_state_1\/main_1
Capture Clock  : \LCD1:BUART:tx_state_1\/clock_0
Path slack     : 1071736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q       macrocell78   1250   1250  1061313  RISE       1
\LCD1:BUART:tx_state_1\/main_1  macrocell77   6837   8087  1071736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:tx_state_0\/main_1
Capture Clock  : \LCD1:BUART:tx_state_0\/clock_0
Path slack     : 1071736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q       macrocell78   1250   1250  1061313  RISE       1
\LCD1:BUART:tx_state_0\/main_1  macrocell78   6837   8087  1071736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:tx_state_2\/main_1
Capture Clock  : \LCD1:BUART:tx_state_2\/clock_0
Path slack     : 1071736p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8087
-------------------------------------   ---- 
End-of-path arrival time (ps)           8087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q       macrocell78   1250   1250  1061313  RISE       1
\LCD1:BUART:tx_state_2\/main_1  macrocell79   6837   8087  1071736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_last\/q
Path End       : \LCD1:BUART:rx_state_2\/main_5
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1071964p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_last\/clock_0                               macrocell91         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_last\/q          macrocell91   1250   1250  1071964  RISE       1
\LCD1:BUART:rx_state_2\/main_5  macrocell85   6609   7859  1071964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_ctrl_mark_last\/q
Path End       : \Tag:BUART:rx_state_0\/main_0
Capture Clock  : \Tag:BUART:rx_state_0\/clock_0
Path slack     : 1072140p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_ctrl_mark_last\/clock_0                      macrocell145        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_ctrl_mark_last\/q  macrocell145   1250   1250  1063280  RISE       1
\Tag:BUART:rx_state_0\/main_0    macrocell146   6433   7683  1072140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_ctrl_mark_last\/q
Path End       : \Tag:BUART:rx_state_2\/main_0
Capture Clock  : \Tag:BUART:rx_state_2\/clock_0
Path slack     : 1072140p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_ctrl_mark_last\/clock_0                      macrocell145        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_ctrl_mark_last\/q  macrocell145   1250   1250  1063280  RISE       1
\Tag:BUART:rx_state_2\/main_0    macrocell149   6433   7683  1072140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_ctrl_mark_last\/q
Path End       : \Tag:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Tag:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072140p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7683
-------------------------------------   ---- 
End-of-path arrival time (ps)           7683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_ctrl_mark_last\/clock_0                      macrocell145        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_ctrl_mark_last\/q        macrocell145   1250   1250  1063280  RISE       1
\Tag:BUART:rx_state_stop1_reg\/main_0  macrocell151   6433   7683  1072140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_stop1_reg\/clock_0                     macrocell151        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:pollcount_1\/q
Path End       : \Tag:BUART:rx_status_3\/main_5
Capture Clock  : \Tag:BUART:rx_status_3\/clock_0
Path slack     : 1072254p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7569
-------------------------------------   ---- 
End-of-path arrival time (ps)           7569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_1\/clock_0                            macrocell152        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:pollcount_1\/q       macrocell152   1250   1250  1066008  RISE       1
\Tag:BUART:rx_status_3\/main_5  macrocell154   6319   7569  1072254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_status_3\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_0\/q
Path End       : \Beagle:BUART:txn\/main_2
Capture Clock  : \Beagle:BUART:txn\/clock_0
Path slack     : 1072371p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7452
-------------------------------------   ---- 
End-of-path arrival time (ps)           7452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_0\/q  macrocell126   1250   1250  1065258  RISE       1
\Beagle:BUART:txn\/main_2    macrocell124   6202   7452  1072371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:txn\/clock_0                                 macrocell124        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_1\/q
Path End       : \LCD2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072389p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_1\/q                macrocell109     1250   1250  1067465  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   3684   4934  1072389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072396p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4928
-------------------------------------   ---- 
End-of-path arrival time (ps)           4928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q                macrocell82     1250   1250  1068283  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   3678   4928  1072396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \LCD2:BUART:rx_state_0\/main_6
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1072399p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell121        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                     macrocell121   1250   1250  1070771  RISE       1
\LCD2:BUART:rx_state_0\/main_6  macrocell114   6174   7424  1072399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : \LCD2:BUART:rx_status_3\/main_6
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1072412p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7411
-------------------------------------   ---- 
End-of-path arrival time (ps)           7411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell121        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q                      macrocell121   1250   1250  1070771  RISE       1
\LCD2:BUART:rx_status_3\/main_6  macrocell122   6161   7411  1072412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 1072486p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7337
-------------------------------------   ---- 
End-of-path arrival time (ps)           7337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell89         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_0/q       macrocell89   1250   1250  1064685  RISE       1
MODIN5_0/main_2  macrocell89   6087   7337  1072486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_bitclk_enable\/q
Path End       : \Tag:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Tag:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072509p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_bitclk_enable\/clock_0                       macrocell150        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_bitclk_enable\/q          macrocell150     1250   1250  1072509  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell18   3564   4814  1072509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/clock                         datapathcell18      0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD2:BUART:txn\/main_3
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1072516p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  1072516  RISE       1
\LCD2:BUART:txn\/main_3                macrocell108     2937   7307  1072516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell108        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Tag:BUART:tx_state_0\/main_2
Capture Clock  : \Tag:BUART:tx_state_0\/clock_0
Path slack     : 1072536p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell16   3580   3580  1065976  RISE       1
\Tag:BUART:tx_state_0\/main_2                  macrocell142     3707   7287  1072536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_0\/clock_0                             macrocell142        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LCD1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072680p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q                macrocell77     1250   1250  1062904  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3393   4643  1072680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_ctrl_mark_last\/q
Path End       : \Tag:BUART:rx_load_fifo\/main_0
Capture Clock  : \Tag:BUART:rx_load_fifo\/clock_0
Path slack     : 1072705p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_ctrl_mark_last\/clock_0                      macrocell145        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_ctrl_mark_last\/q  macrocell145   1250   1250  1063280  RISE       1
\Tag:BUART:rx_load_fifo\/main_0  macrocell147   5868   7118  1072705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_load_fifo\/clock_0                           macrocell147        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_ctrl_mark_last\/q
Path End       : \Tag:BUART:rx_state_3\/main_0
Capture Clock  : \Tag:BUART:rx_state_3\/clock_0
Path slack     : 1072705p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_ctrl_mark_last\/clock_0                      macrocell145        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_ctrl_mark_last\/q  macrocell145   1250   1250  1063280  RISE       1
\Tag:BUART:rx_state_3\/main_0    macrocell148   5868   7118  1072705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_last\/q
Path End       : \Tag:BUART:rx_state_2\/main_8
Capture Clock  : \Tag:BUART:rx_state_2\/clock_0
Path slack     : 1072734p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7089
-------------------------------------   ---- 
End-of-path arrival time (ps)           7089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_last\/clock_0                                macrocell155        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_last\/q          macrocell155   1250   1250  1072734  RISE       1
\Tag:BUART:rx_state_2\/main_8  macrocell149   5839   7089  1072734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_2\/q
Path End       : \Beagle:BUART:txn\/main_4
Capture Clock  : \Beagle:BUART:txn\/clock_0
Path slack     : 1072738p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_2\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                     model name    delay     AT    slack  edge  Fanout
---------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_2\/q  macrocell127   1250   1250  1065149  RISE       1
\Beagle:BUART:txn\/main_4    macrocell124   5835   7085  1072738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:txn\/clock_0                                 macrocell124        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1072741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7083
-------------------------------------   ---- 
End-of-path arrival time (ps)           7083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1072741  RISE       1
\LCD1:BUART:rx_bitclk_enable\/main_2   macrocell86   5143   7083  1072741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_bitclk_enable\/clock_0                      macrocell86         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD2:BUART:tx_state_0\/main_2
Capture Clock  : \LCD2:BUART:tx_state_0\/clock_0
Path slack     : 1072752p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  1070088  RISE       1
\LCD2:BUART:tx_state_0\/main_2                  macrocell110     3492   7072  1072752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell110        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:rx_state_0\/main_0
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1072774p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q  macrocell113   1250   1250  1066681  RISE       1
\LCD2:BUART:rx_state_0\/main_0    macrocell114   5799   7049  1072774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:rx_state_3\/main_0
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1072774p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q  macrocell113   1250   1250  1066681  RISE       1
\LCD2:BUART:rx_state_3\/main_0    macrocell116   5799   7049  1072774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:rx_state_2\/main_0
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1072774p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q  macrocell113   1250   1250  1066681  RISE       1
\LCD2:BUART:rx_state_2\/main_0    macrocell117   5799   7049  1072774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_1\/q
Path End       : \Tag:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Tag:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072904p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4419
-------------------------------------   ---- 
End-of-path arrival time (ps)           4419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_1\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_1\/q                macrocell141     1250   1250  1065781  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell16   3169   4419  1072904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/clock                         datapathcell16      0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_0\/q
Path End       : \Tag:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Tag:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072958p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -6010
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_0\/clock_0                             macrocell142        0      0  RISE       1

Data path
pin name                                model name      delay     AT    slack  edge  Fanout
--------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_0\/q                macrocell142     1250   1250  1065836  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell16   3116   4366  1072958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/clock                         datapathcell16      0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LCD2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell110        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q                macrocell110     1250   1250  1066173  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   3095   4345  1072978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:TxShifter:u0\/clock                        datapathcell10      0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_load_fifo\/q
Path End       : \Beagle:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Beagle:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072981p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_load_fifo\/clock_0                        macrocell131        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_load_fifo\/q            macrocell131     1250   1250  1068663  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   5973   7223  1072981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxShifter:u0\/clock                      datapathcell15      0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Beagle:BUART:txn\/main_3
Capture Clock  : \Beagle:BUART:txn\/clock_0
Path slack     : 1073140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sTX:TxShifter:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  1073140  RISE       1
\Beagle:BUART:txn\/main_3                macrocell124     2313   6683  1073140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:txn\/clock_0                                 macrocell124        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LCD1:BUART:txn\/main_3
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1073166p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  1073166  RISE       1
\LCD1:BUART:txn\/main_3                macrocell76     2288   6658  1073166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell76         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_2
Path End       : \Tag:BUART:pollcount_1\/main_0
Capture Clock  : \Tag:BUART:pollcount_1\/clock_0
Path slack     : 1073172p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6651
-------------------------------------   ---- 
End-of-path arrival time (ps)           6651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1073172  RISE       1
\Tag:BUART:pollcount_1\/main_0        macrocell152   4711   6651  1073172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_1\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Tag:BUART:txn\/main_3
Capture Clock  : \Tag:BUART:txn\/clock_0
Path slack     : 1073220p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6604
-------------------------------------   ---- 
End-of-path arrival time (ps)           6604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:TxShifter:u0\/clock                         datapathcell16      0      0  RISE       1

Data path
pin name                              model name      delay     AT    slack  edge  Fanout
------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:sTX:TxShifter:u0\/so_comb  datapathcell16   4370   4370  1073220  RISE       1
\Tag:BUART:txn\/main_3                macrocell140     2234   6604  1073220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:txn\/clock_0                                    macrocell140        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_1
Path End       : \Tag:BUART:pollcount_1\/main_1
Capture Clock  : \Tag:BUART:pollcount_1\/clock_0
Path slack     : 1073314p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6509
-------------------------------------   ---- 
End-of-path arrival time (ps)           6509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1073314  RISE       1
\Tag:BUART:pollcount_1\/main_1        macrocell152   4569   6509  1073314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_1\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:pollcount_0\/q
Path End       : \Tag:BUART:pollcount_1\/main_3
Capture Clock  : \Tag:BUART:pollcount_1\/clock_0
Path slack     : 1073343p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_0\/clock_0                            macrocell153        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:pollcount_0\/q       macrocell153   1250   1250  1069139  RISE       1
\Tag:BUART:pollcount_1\/main_3  macrocell152   5231   6481  1073343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_1\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_0\/q
Path End       : \LCD1:BUART:txn\/main_2
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1073548p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6275
-------------------------------------   ---- 
End-of-path arrival time (ps)           6275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_0\/q  macrocell78   1250   1250  1061313  RISE       1
\LCD1:BUART:txn\/main_2    macrocell76   5025   6275  1073548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell76         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_2\/q
Path End       : \Tag:BUART:rx_status_3\/main_4
Capture Clock  : \Tag:BUART:rx_status_3\/clock_0
Path slack     : 1073574p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6249
-------------------------------------   ---- 
End-of-path arrival time (ps)           6249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_2\/q        macrocell149   1250   1250  1066533  RISE       1
\Tag:BUART:rx_status_3\/main_4  macrocell154   4999   6249  1073574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_status_3\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_6
Path End       : \Beagle:BUART:rx_load_fifo\/main_5
Capture Clock  : \Beagle:BUART:rx_load_fifo\/clock_0
Path slack     : 1073637p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6187
-------------------------------------   ---- 
End-of-path arrival time (ps)           6187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1073637  RISE       1
\Beagle:BUART:rx_load_fifo\/main_5       macrocell131   4247   6187  1073637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_load_fifo\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_5
Path End       : \Tag:BUART:rx_state_0\/main_6
Capture Clock  : \Tag:BUART:rx_state_0\/clock_0
Path slack     : 1073662p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1073662  RISE       1
\Tag:BUART:rx_state_0\/main_6         macrocell146   4221   6161  1073662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_5
Path End       : \Tag:BUART:rx_state_2\/main_6
Capture Clock  : \Tag:BUART:rx_state_2\/clock_0
Path slack     : 1073662p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6161
-------------------------------------   ---- 
End-of-path arrival time (ps)           6161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1073662  RISE       1
\Tag:BUART:rx_state_2\/main_6         macrocell149   4221   6161  1073662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_0\/q
Path End       : \Tag:BUART:rx_load_fifo\/main_1
Capture Clock  : \Tag:BUART:rx_load_fifo\/clock_0
Path slack     : 1073809p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_0\/q         macrocell146   1250   1250  1064384  RISE       1
\Tag:BUART:rx_load_fifo\/main_1  macrocell147   4764   6014  1073809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_load_fifo\/clock_0                           macrocell147        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_0\/q
Path End       : \Tag:BUART:rx_state_3\/main_1
Capture Clock  : \Tag:BUART:rx_state_3\/clock_0
Path slack     : 1073809p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_0\/q       macrocell146   1250   1250  1064384  RISE       1
\Tag:BUART:rx_state_3\/main_1  macrocell148   4764   6014  1073809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_bitclk_enable\/q
Path End       : \LCD2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LCD2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073833p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell118        0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_bitclk_enable\/q          macrocell118     1250   1250  1073833  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   2241   3491  1073833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : \Beagle:BUART:rx_state_0\/main_6
Capture Clock  : \Beagle:BUART:rx_state_0\/clock_0
Path slack     : 1073915p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell137        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q                       macrocell137   1250   1250  1068787  RISE       1
\Beagle:BUART:rx_state_0\/main_6  macrocell130   4658   5908  1073915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LCD1:BUART:tx_state_0\/main_2
Capture Clock  : \LCD1:BUART:tx_state_0\/clock_0
Path slack     : 1073940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5883
-------------------------------------   ---- 
End-of-path arrival time (ps)           5883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sTX:TxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1071289  RISE       1
\LCD1:BUART:tx_state_0\/main_2                  macrocell78     2303   5883  1073940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_status_3\/q
Path End       : \LCD1:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD1:BUART:sRX:RxSts\/clock
Path slack     : 1073993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8840
-------------------------------------   ---- 
End-of-path arrival time (ps)           8840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_status_3\/q       macrocell90    1250   1250  1073993  RISE       1
\LCD1:BUART:sRX:RxSts\/status_3  statusicell4   7590   8840  1073993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \LCD2:BUART:rx_status_3\/main_5
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1074082p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell120        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                      macrocell120   1250   1250  1069998  RISE       1
\LCD2:BUART:rx_status_3\/main_5  macrocell122   4492   5742  1074082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : \LCD2:BUART:rx_state_0\/main_5
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1074097p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5726
-------------------------------------   ---- 
End-of-path arrival time (ps)           5726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell120        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q                     macrocell120   1250   1250  1069998  RISE       1
\LCD2:BUART:rx_state_0\/main_5  macrocell114   4476   5726  1074097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_3\/q
Path End       : \LCD1:BUART:rx_state_0\/main_3
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1074113p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_3\/q       macrocell84   1250   1250  1067589  RISE       1
\LCD1:BUART:rx_state_0\/main_3  macrocell82   4460   5710  1074113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_3\/q
Path End       : \LCD1:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1074113p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_3\/q         macrocell84   1250   1250  1067589  RISE       1
\LCD1:BUART:rx_load_fifo\/main_3  macrocell83   4460   5710  1074113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_3\/q
Path End       : \LCD1:BUART:rx_state_3\/main_3
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1074113p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_3\/q       macrocell84   1250   1250  1067589  RISE       1
\LCD1:BUART:rx_state_3\/main_3  macrocell84   4460   5710  1074113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_3\/q
Path End       : \LCD1:BUART:rx_status_3\/main_3
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1074113p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_3\/q        macrocell84   1250   1250  1067589  RISE       1
\LCD1:BUART:rx_status_3\/main_3  macrocell90   4460   5710  1074113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_bitclk_enable\/q
Path End       : \Beagle:BUART:rx_load_fifo\/main_2
Capture Clock  : \Beagle:BUART:rx_load_fifo\/clock_0
Path slack     : 1074114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_bitclk_enable\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_bitclk_enable\/q   macrocell134   1250   1250  1071666  RISE       1
\Beagle:BUART:rx_load_fifo\/main_2  macrocell131   4460   5710  1074114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_load_fifo\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_bitclk_enable\/q
Path End       : \Beagle:BUART:rx_status_3\/main_2
Capture Clock  : \Beagle:BUART:rx_status_3\/clock_0
Path slack     : 1074114p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5710
-------------------------------------   ---- 
End-of-path arrival time (ps)           5710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_bitclk_enable\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_bitclk_enable\/q  macrocell134   1250   1250  1071666  RISE       1
\Beagle:BUART:rx_status_3\/main_2  macrocell138   4460   5710  1074114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_status_3\/clock_0                         macrocell138        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_bitclk\/q
Path End       : \Tag:BUART:tx_state_2\/main_3
Capture Clock  : \Tag:BUART:tx_state_2\/clock_0
Path slack     : 1074129p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_bitclk\/clock_0                              macrocell144        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_bitclk\/q        macrocell144   1250   1250  1065026  RISE       1
\Tag:BUART:tx_state_2\/main_3  macrocell143   4445   5695  1074129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_2\/clock_0                             macrocell143        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:rx_load_fifo\/main_0
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1074184p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q  macrocell113   1250   1250  1066681  RISE       1
\LCD2:BUART:rx_load_fifo\/main_0  macrocell115   4389   5639  1074184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LCD2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074184p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q        macrocell113   1250   1250  1066681  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/main_0  macrocell119   4389   5639  1074184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_ctrl_mark_last\/q
Path End       : \LCD2:BUART:rx_status_3\/main_0
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1074184p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_ctrl_mark_last\/clock_0                     macrocell113        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_ctrl_mark_last\/q  macrocell113   1250   1250  1066681  RISE       1
\LCD2:BUART:rx_status_3\/main_0   macrocell122   4389   5639  1074184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_last\/q
Path End       : \Beagle:BUART:rx_state_2\/main_5
Capture Clock  : \Beagle:BUART:rx_state_2\/clock_0
Path slack     : 1074187p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_last\/clock_0                             macrocell139        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_last\/q          macrocell139   1250   1250  1074187  RISE       1
\Beagle:BUART:rx_state_2\/main_5  macrocell133   4387   5637  1074187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_6
Path End       : \Beagle:BUART:rx_state_0\/main_7
Capture Clock  : \Beagle:BUART:rx_state_0\/clock_0
Path slack     : 1074224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1073637  RISE       1
\Beagle:BUART:rx_state_0\/main_7         macrocell130   3660   5600  1074224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_6
Path End       : \Beagle:BUART:rx_state_3\/main_5
Capture Clock  : \Beagle:BUART:rx_state_3\/clock_0
Path slack     : 1074224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1073637  RISE       1
\Beagle:BUART:rx_state_3\/main_5         macrocell132   3660   5600  1074224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_6
Path End       : \Beagle:BUART:rx_state_2\/main_6
Capture Clock  : \Beagle:BUART:rx_state_2\/clock_0
Path slack     : 1074224p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5600
-------------------------------------   ---- 
End-of-path arrival time (ps)           5600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1073637  RISE       1
\Beagle:BUART:rx_state_2\/main_6         macrocell133   3660   5600  1074224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_5
Path End       : \Tag:BUART:rx_load_fifo\/main_6
Capture Clock  : \Tag:BUART:rx_load_fifo\/clock_0
Path slack     : 1074226p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1073662  RISE       1
\Tag:BUART:rx_load_fifo\/main_6       macrocell147   3657   5597  1074226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_load_fifo\/clock_0                           macrocell147        0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_5
Path End       : \Tag:BUART:rx_state_3\/main_6
Capture Clock  : \Tag:BUART:rx_state_3\/clock_0
Path slack     : 1074226p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1073662  RISE       1
\Tag:BUART:rx_state_3\/main_6         macrocell148   3657   5597  1074226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Tag:BUART:tx_bitclk\/main_0
Capture Clock  : \Tag:BUART:tx_bitclk\/clock_0
Path slack     : 1074381p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell17      0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell17   2510   2510  1060477  RISE       1
\Tag:BUART:tx_bitclk\/main_0                 macrocell144     2932   5442  1074381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_bitclk\/clock_0                              macrocell144        0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_0\/q
Path End       : \Beagle:BUART:rx_state_0\/main_1
Capture Clock  : \Beagle:BUART:rx_state_0\/clock_0
Path slack     : 1074403p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_0\/q       macrocell130   1250   1250  1067469  RISE       1
\Beagle:BUART:rx_state_0\/main_1  macrocell130   4171   5421  1074403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_0\/q
Path End       : \Beagle:BUART:rx_state_3\/main_1
Capture Clock  : \Beagle:BUART:rx_state_3\/clock_0
Path slack     : 1074403p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_0\/q       macrocell130   1250   1250  1067469  RISE       1
\Beagle:BUART:rx_state_3\/main_1  macrocell132   4171   5421  1074403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_0\/q
Path End       : \Beagle:BUART:rx_state_2\/main_1
Capture Clock  : \Beagle:BUART:rx_state_2\/clock_0
Path slack     : 1074403p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_0\/q       macrocell130   1250   1250  1067469  RISE       1
\Beagle:BUART:rx_state_2\/main_1  macrocell133   4171   5421  1074403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_ctrl_mark_last\/q
Path End       : \Beagle:BUART:rx_state_0\/main_0
Capture Clock  : \Beagle:BUART:rx_state_0\/clock_0
Path slack     : 1074406p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_ctrl_mark_last\/clock_0                   macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_ctrl_mark_last\/q  macrocell129   1250   1250  1067473  RISE       1
\Beagle:BUART:rx_state_0\/main_0    macrocell130   4168   5418  1074406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_ctrl_mark_last\/q
Path End       : \Beagle:BUART:rx_state_3\/main_0
Capture Clock  : \Beagle:BUART:rx_state_3\/clock_0
Path slack     : 1074406p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_ctrl_mark_last\/clock_0                   macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_ctrl_mark_last\/q  macrocell129   1250   1250  1067473  RISE       1
\Beagle:BUART:rx_state_3\/main_0    macrocell132   4168   5418  1074406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_ctrl_mark_last\/q
Path End       : \Beagle:BUART:rx_state_2\/main_0
Capture Clock  : \Beagle:BUART:rx_state_2\/clock_0
Path slack     : 1074406p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_ctrl_mark_last\/clock_0                   macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_ctrl_mark_last\/q  macrocell129   1250   1250  1067473  RISE       1
\Beagle:BUART:rx_state_2\/main_0    macrocell133   4168   5418  1074406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:pollcount_1\/q
Path End       : \Tag:BUART:pollcount_1\/main_2
Capture Clock  : \Tag:BUART:pollcount_1\/clock_0
Path slack     : 1074460p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_1\/clock_0                            macrocell152        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:pollcount_1\/q       macrocell152   1250   1250  1066008  RISE       1
\Tag:BUART:pollcount_1\/main_2  macrocell152   4114   5364  1074460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_1\/clock_0                            macrocell152        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : \Beagle:BUART:rx_status_3\/main_6
Capture Clock  : \Beagle:BUART:rx_status_3\/clock_0
Path slack     : 1074474p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5349
-------------------------------------   ---- 
End-of-path arrival time (ps)           5349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell137        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q                        macrocell137   1250   1250  1068787  RISE       1
\Beagle:BUART:rx_status_3\/main_6  macrocell138   4099   5349  1074474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_status_3\/clock_0                         macrocell138        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:txn\/main_2
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1074495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell110        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q  macrocell110   1250   1250  1066173  RISE       1
\LCD2:BUART:txn\/main_2    macrocell108   4079   5329  1074495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell108        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:tx_state_1\/main_1
Capture Clock  : \LCD2:BUART:tx_state_1\/clock_0
Path slack     : 1074495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell110        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q       macrocell110   1250   1250  1066173  RISE       1
\LCD2:BUART:tx_state_1\/main_1  macrocell109   4079   5329  1074495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_bitclk\/q
Path End       : \Beagle:BUART:txn\/main_5
Capture Clock  : \Beagle:BUART:txn\/clock_0
Path slack     : 1074569p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5255
-------------------------------------   ---- 
End-of-path arrival time (ps)           5255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_bitclk\/clock_0                           macrocell128        0      0  RISE       1

Data path
pin name                    model name    delay     AT    slack  edge  Fanout
--------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_bitclk\/q  macrocell128   1250   1250  1066385  RISE       1
\Beagle:BUART:txn\/main_5   macrocell124   4005   5255  1074569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:txn\/clock_0                                 macrocell124        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_2
Path End       : \Tag:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Tag:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074631p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1073172  RISE       1
\Tag:BUART:rx_bitclk_enable\/main_0   macrocell150   3253   5193  1074631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_bitclk_enable\/clock_0                       macrocell150        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_2
Path End       : \Tag:BUART:pollcount_0\/main_0
Capture Clock  : \Tag:BUART:pollcount_0\/clock_0
Path slack     : 1074631p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1073172  RISE       1
\Tag:BUART:pollcount_0\/main_0        macrocell153   3253   5193  1074631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_0\/clock_0                            macrocell153        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_bitclk\/q
Path End       : \Tag:BUART:tx_state_0\/main_4
Capture Clock  : \Tag:BUART:tx_state_0\/clock_0
Path slack     : 1074657p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_bitclk\/clock_0                              macrocell144        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_bitclk\/q        macrocell144   1250   1250  1065026  RISE       1
\Tag:BUART:tx_state_0\/main_4  macrocell142   3916   5166  1074657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_0\/clock_0                             macrocell142        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:pollcount_0\/q
Path End       : \Tag:BUART:rx_state_0\/main_9
Capture Clock  : \Tag:BUART:rx_state_0\/clock_0
Path slack     : 1074768p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5056
-------------------------------------   ---- 
End-of-path arrival time (ps)           5056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_0\/clock_0                            macrocell153        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:pollcount_0\/q      macrocell153   1250   1250  1069139  RISE       1
\Tag:BUART:rx_state_0\/main_9  macrocell146   3806   5056  1074768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:txn\/q
Path End       : \Tag:BUART:txn\/main_0
Capture Clock  : \Tag:BUART:txn\/clock_0
Path slack     : 1074796p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:txn\/clock_0                                    macrocell140        0      0  RISE       1

Data path
pin name                model name    delay     AT    slack  edge  Fanout
----------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:txn\/q       macrocell140   1250   1250  1074796  RISE       1
\Tag:BUART:txn\/main_0  macrocell140   3777   5027  1074796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:txn\/clock_0                                    macrocell140        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_status_3\/q
Path End       : \Beagle:BUART:sRX:RxSts\/status_3
Capture Clock  : \Beagle:BUART:sRX:RxSts\/clock
Path slack     : 1074818p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8016
-------------------------------------   ---- 
End-of-path arrival time (ps)           8016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_status_3\/clock_0                         macrocell138        0      0  RISE       1

Data path
pin name                           model name     delay     AT    slack  edge  Fanout
---------------------------------  -------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_status_3\/q       macrocell138    1250   1250  1074818  RISE       1
\Beagle:BUART:sRX:RxSts\/status_3  statusicell10   6766   8016  1074818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxSts\/clock                             statusicell10       0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_3\/q
Path End       : \Tag:BUART:rx_status_3\/main_3
Capture Clock  : \Tag:BUART:rx_status_3\/clock_0
Path slack     : 1074873p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_3\/q        macrocell148   1250   1250  1066371  RISE       1
\Tag:BUART:rx_status_3\/main_3  macrocell154   3700   4950  1074873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_status_3\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_1\/q
Path End       : \LCD2:BUART:tx_state_0\/main_0
Capture Clock  : \LCD2:BUART:tx_state_0\/clock_0
Path slack     : 1074881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_1\/q       macrocell109   1250   1250  1067465  RISE       1
\LCD2:BUART:tx_state_0\/main_0  macrocell110   3693   4943  1074881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell110        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_1\/q
Path End       : \LCD2:BUART:tx_state_2\/main_0
Capture Clock  : \LCD2:BUART:tx_state_2\/clock_0
Path slack     : 1074881p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4943
-------------------------------------   ---- 
End-of-path arrival time (ps)           4943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_1\/q       macrocell109   1250   1250  1067465  RISE       1
\LCD2:BUART:tx_state_2\/main_0  macrocell111   3693   4943  1074881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell111        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_last\/q
Path End       : \LCD2:BUART:rx_state_2\/main_5
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1074894p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_last\/clock_0                               macrocell123        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_last\/q          macrocell123   1250   1250  1074894  RISE       1
\LCD2:BUART:rx_state_2\/main_5  macrocell117   3679   4929  1074894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_1
Path End       : \Tag:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Tag:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074952p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1073314  RISE       1
\Tag:BUART:rx_bitclk_enable\/main_1   macrocell150   2931   4871  1074952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_bitclk_enable\/clock_0                       macrocell150        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_1
Path End       : \Tag:BUART:pollcount_0\/main_1
Capture Clock  : \Tag:BUART:pollcount_0\/clock_0
Path slack     : 1074952p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1073314  RISE       1
\Tag:BUART:pollcount_0\/main_1        macrocell153   2931   4871  1074952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_0\/clock_0                            macrocell153        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_0
Path End       : \Tag:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Tag:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074958p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1074958  RISE       1
\Tag:BUART:rx_bitclk_enable\/main_2   macrocell150   2925   4865  1074958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_bitclk_enable\/clock_0                       macrocell150        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_0\/q
Path End       : \Beagle:BUART:rx_load_fifo\/main_1
Capture Clock  : \Beagle:BUART:rx_load_fifo\/clock_0
Path slack     : 1074981p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_0\/q         macrocell130   1250   1250  1067469  RISE       1
\Beagle:BUART:rx_load_fifo\/main_1  macrocell131   3592   4842  1074981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_load_fifo\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_0\/q
Path End       : \Beagle:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Beagle:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074981p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_0\/q               macrocell130   1250   1250  1067469  RISE       1
\Beagle:BUART:rx_state_stop1_reg\/main_1  macrocell135   3592   4842  1074981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_stop1_reg\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_0\/q
Path End       : \Beagle:BUART:rx_status_3\/main_1
Capture Clock  : \Beagle:BUART:rx_status_3\/clock_0
Path slack     : 1074981p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_0\/q        macrocell130   1250   1250  1067469  RISE       1
\Beagle:BUART:rx_status_3\/main_1  macrocell138   3592   4842  1074981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_status_3\/clock_0                         macrocell138        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_ctrl_mark_last\/q
Path End       : \Beagle:BUART:rx_load_fifo\/main_0
Capture Clock  : \Beagle:BUART:rx_load_fifo\/clock_0
Path slack     : 1074985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_ctrl_mark_last\/clock_0                   macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_ctrl_mark_last\/q  macrocell129   1250   1250  1067473  RISE       1
\Beagle:BUART:rx_load_fifo\/main_0  macrocell131   3588   4838  1074985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_load_fifo\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_ctrl_mark_last\/q
Path End       : \Beagle:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Beagle:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_ctrl_mark_last\/clock_0                   macrocell129        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_ctrl_mark_last\/q        macrocell129   1250   1250  1067473  RISE       1
\Beagle:BUART:rx_state_stop1_reg\/main_0  macrocell135   3588   4838  1074985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_stop1_reg\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_ctrl_mark_last\/q
Path End       : \Beagle:BUART:rx_status_3\/main_0
Capture Clock  : \Beagle:BUART:rx_status_3\/clock_0
Path slack     : 1074985p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_ctrl_mark_last\/clock_0                   macrocell129        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_ctrl_mark_last\/q  macrocell129   1250   1250  1067473  RISE       1
\Beagle:BUART:rx_status_3\/main_0   macrocell138   3588   4838  1074985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_status_3\/clock_0                         macrocell138        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_0
Path End       : \LCD2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LCD2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1074988  RISE       1
\LCD2:BUART:rx_bitclk_enable\/main_2   macrocell118   2896   4836  1074988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell118        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_2
Path End       : \LCD2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LCD2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074990  RISE       1
\LCD2:BUART:rx_bitclk_enable\/main_0   macrocell118   2893   4833  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell118        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_1/main_0
Capture Clock  : MODIN13_1/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074990  RISE       1
MODIN13_1/main_0                       macrocell120   2893   4833  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell120        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN13_0/main_0
Capture Clock  : MODIN13_0/clock_0
Path slack     : 1074990p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1074990  RISE       1
MODIN13_0/main_0                       macrocell121   2893   4833  1074990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell121        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_1
Path End       : \LCD2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LCD2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074993  RISE       1
\LCD2:BUART:rx_bitclk_enable\/main_1   macrocell118   2890   4830  1074993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell118        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_1/main_1
Capture Clock  : MODIN13_1/clock_0
Path slack     : 1074993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074993  RISE       1
MODIN13_1/main_1                       macrocell120   2890   4830  1074993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell120        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN13_0/main_1
Capture Clock  : MODIN13_0/clock_0
Path slack     : 1074993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1074993  RISE       1
MODIN13_0/main_1                       macrocell121   2890   4830  1074993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell121        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Beagle:BUART:tx_bitclk\/main_0
Capture Clock  : \Beagle:BUART:tx_bitclk\/clock_0
Path slack     : 1074996p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell14      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\Beagle:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell14   2510   2510  1065473  RISE       1
\Beagle:BUART:tx_bitclk\/main_0                 macrocell128     2317   4827  1074996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_bitclk\/clock_0                           macrocell128        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LCD2:BUART:tx_bitclk\/main_0
Capture Clock  : \LCD2:BUART:tx_bitclk\/clock_0
Path slack     : 1075000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT    slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   2510   2510  1066227  RISE       1
\LCD2:BUART:tx_bitclk\/main_0                 macrocell112     2313   4823  1075000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell112        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_bitclk_enable\/q
Path End       : \Tag:BUART:rx_load_fifo\/main_2
Capture Clock  : \Tag:BUART:rx_load_fifo\/clock_0
Path slack     : 1075021p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_bitclk_enable\/clock_0                       macrocell150        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_bitclk_enable\/q   macrocell150   1250   1250  1072509  RISE       1
\Tag:BUART:rx_load_fifo\/main_2  macrocell147   3552   4802  1075021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_load_fifo\/clock_0                           macrocell147        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_bitclk_enable\/q
Path End       : \Tag:BUART:rx_state_3\/main_2
Capture Clock  : \Tag:BUART:rx_state_3\/clock_0
Path slack     : 1075021p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_bitclk_enable\/clock_0                       macrocell150        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_bitclk_enable\/q  macrocell150   1250   1250  1072509  RISE       1
\Tag:BUART:rx_state_3\/main_2   macrocell148   3552   4802  1075021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_bitclk\/q
Path End       : \Tag:BUART:txn\/main_5
Capture Clock  : \Tag:BUART:txn\/clock_0
Path slack     : 1075038p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_bitclk\/clock_0                              macrocell144        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_bitclk\/q  macrocell144   1250   1250  1065026  RISE       1
\Tag:BUART:txn\/main_5   macrocell140   3535   4785  1075038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:txn\/clock_0                                    macrocell140        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_bitclk\/q
Path End       : \Tag:BUART:tx_state_1\/main_3
Capture Clock  : \Tag:BUART:tx_state_1\/clock_0
Path slack     : 1075038p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_bitclk\/clock_0                              macrocell144        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_bitclk\/q        macrocell144   1250   1250  1065026  RISE       1
\Tag:BUART:tx_state_1\/main_3  macrocell141   3535   4785  1075038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_1\/clock_0                             macrocell141        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_bitclk_enable\/q
Path End       : \Tag:BUART:rx_state_0\/main_2
Capture Clock  : \Tag:BUART:rx_state_0\/clock_0
Path slack     : 1075041p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_bitclk_enable\/clock_0                       macrocell150        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_bitclk_enable\/q  macrocell150   1250   1250  1072509  RISE       1
\Tag:BUART:rx_state_0\/main_2   macrocell146   3532   4782  1075041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_bitclk_enable\/q
Path End       : \Tag:BUART:rx_state_2\/main_2
Capture Clock  : \Tag:BUART:rx_state_2\/clock_0
Path slack     : 1075041p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_bitclk_enable\/clock_0                       macrocell150        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_bitclk_enable\/q  macrocell150   1250   1250  1072509  RISE       1
\Tag:BUART:rx_state_2\/main_2   macrocell149   3532   4782  1075041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD2:BUART:rx_state_0\/main_7
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1075042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075042  RISE       1
\LCD2:BUART:rx_state_0\/main_7         macrocell114   2841   4781  1075042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD2:BUART:rx_state_3\/main_5
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1075042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075042  RISE       1
\LCD2:BUART:rx_state_3\/main_5         macrocell116   2841   4781  1075042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD2:BUART:rx_state_2\/main_6
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1075042p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075042  RISE       1
\LCD2:BUART:rx_state_2\/main_6         macrocell117   2841   4781  1075042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD2:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075054p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075042  RISE       1
\LCD2:BUART:rx_load_fifo\/main_5       macrocell115   2829   4769  1075054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_5
Path End       : \Beagle:BUART:rx_state_0\/main_8
Capture Clock  : \Beagle:BUART:rx_state_0\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075066  RISE       1
\Beagle:BUART:rx_state_0\/main_8         macrocell130   2817   4757  1075066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_5
Path End       : \Beagle:BUART:rx_state_3\/main_6
Capture Clock  : \Beagle:BUART:rx_state_3\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075066  RISE       1
\Beagle:BUART:rx_state_3\/main_6         macrocell132   2817   4757  1075066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_5
Path End       : \Beagle:BUART:rx_state_2\/main_7
Capture Clock  : \Beagle:BUART:rx_state_2\/clock_0
Path slack     : 1075066p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4757
-------------------------------------   ---- 
End-of-path arrival time (ps)           4757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075066  RISE       1
\Beagle:BUART:rx_state_2\/main_7         macrocell133   2817   4757  1075066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD2:BUART:rx_state_0\/main_8
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1075067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075067  RISE       1
\LCD2:BUART:rx_state_0\/main_8         macrocell114   2816   4756  1075067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD2:BUART:rx_state_3\/main_6
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1075067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075067  RISE       1
\LCD2:BUART:rx_state_3\/main_6         macrocell116   2816   4756  1075067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD2:BUART:rx_state_2\/main_7
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1075067p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075067  RISE       1
\LCD2:BUART:rx_state_2\/main_7         macrocell117   2816   4756  1075067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD2:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075067  RISE       1
\LCD2:BUART:rx_load_fifo\/main_6       macrocell115   2812   4752  1075071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD1:BUART:rx_state_0\/main_9
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1075077p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075077  RISE       1
\LCD1:BUART:rx_state_0\/main_9         macrocell82   2806   4746  1075077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD1:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075077p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075077  RISE       1
\LCD1:BUART:rx_load_fifo\/main_7       macrocell83   2806   4746  1075077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD1:BUART:rx_state_3\/main_7
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1075077p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075077  RISE       1
\LCD1:BUART:rx_state_3\/main_7         macrocell84   2806   4746  1075077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_bitclk\/q
Path End       : \LCD2:BUART:tx_state_0\/main_4
Capture Clock  : \LCD2:BUART:tx_state_0\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_bitclk\/q        macrocell112   1250   1250  1067660  RISE       1
\LCD2:BUART:tx_state_0\/main_4  macrocell110   3496   4746  1075078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell110        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_bitclk\/q
Path End       : \LCD2:BUART:tx_state_2\/main_3
Capture Clock  : \LCD2:BUART:tx_state_2\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_bitclk\/q        macrocell112   1250   1250  1067660  RISE       1
\LCD2:BUART:tx_state_2\/main_3  macrocell111   3496   4746  1075078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell111        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_bitclk_enable\/q
Path End       : \Beagle:BUART:rx_state_0\/main_2
Capture Clock  : \Beagle:BUART:rx_state_0\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_bitclk_enable\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_bitclk_enable\/q  macrocell134   1250   1250  1071666  RISE       1
\Beagle:BUART:rx_state_0\/main_2   macrocell130   3495   4745  1075078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_bitclk_enable\/q
Path End       : \Beagle:BUART:rx_state_3\/main_2
Capture Clock  : \Beagle:BUART:rx_state_3\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_bitclk_enable\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_bitclk_enable\/q  macrocell134   1250   1250  1071666  RISE       1
\Beagle:BUART:rx_state_3\/main_2   macrocell132   3495   4745  1075078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_bitclk_enable\/q
Path End       : \Beagle:BUART:rx_state_2\/main_2
Capture Clock  : \Beagle:BUART:rx_state_2\/clock_0
Path slack     : 1075078p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4745
-------------------------------------   ---- 
End-of-path arrival time (ps)           4745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_bitclk_enable\/clock_0                    macrocell134        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_bitclk_enable\/q  macrocell134   1250   1250  1071666  RISE       1
\Beagle:BUART:rx_state_2\/main_2   macrocell133   3495   4745  1075078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD1:BUART:rx_state_2\/main_8
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1075081p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075077  RISE       1
\LCD1:BUART:rx_state_2\/main_8         macrocell85   2803   4743  1075081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_5
Path End       : \Beagle:BUART:rx_load_fifo\/main_6
Capture Clock  : \Beagle:BUART:rx_load_fifo\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  1075066  RISE       1
\Beagle:BUART:rx_load_fifo\/main_6       macrocell131   2801   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_load_fifo\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD1:BUART:rx_state_2\/main_7
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\LCD1:BUART:rx_state_2\/main_7         macrocell85   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD1:BUART:rx_state_0\/main_8
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\LCD1:BUART:rx_state_0\/main_8         macrocell82   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD1:BUART:rx_load_fifo\/main_6
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\LCD1:BUART:rx_load_fifo\/main_6       macrocell83   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_5
Path End       : \LCD1:BUART:rx_state_3\/main_6
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\LCD1:BUART:rx_state_3\/main_6         macrocell84   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_3\/q
Path End       : \LCD1:BUART:rx_state_2\/main_3
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_3\/q       macrocell84   1250   1250  1067589  RISE       1
\LCD1:BUART:rx_state_2\/main_3  macrocell85   3472   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_3\/q
Path End       : \LCD1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075101p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_3\/q               macrocell84   1250   1250  1067589  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/main_2  macrocell87   3472   4722  1075101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_2\/q
Path End       : \LCD2:BUART:txn\/main_4
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell111        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_2\/q  macrocell111   1250   1250  1066867  RISE       1
\LCD2:BUART:txn\/main_4    macrocell108   3387   4637  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell108        0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_2\/q
Path End       : \LCD2:BUART:tx_state_1\/main_2
Capture Clock  : \LCD2:BUART:tx_state_1\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell111        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_2\/q       macrocell111   1250   1250  1066867  RISE       1
\LCD2:BUART:tx_state_1\/main_2  macrocell109   3387   4637  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:tx_state_1\/main_0
Capture Clock  : \LCD1:BUART:tx_state_1\/clock_0
Path slack     : 1075189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q       macrocell77   1250   1250  1062904  RISE       1
\LCD1:BUART:tx_state_1\/main_0  macrocell77   3384   4634  1075189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:tx_state_0\/main_0
Capture Clock  : \LCD1:BUART:tx_state_0\/clock_0
Path slack     : 1075189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q       macrocell77   1250   1250  1062904  RISE       1
\LCD1:BUART:tx_state_0\/main_0  macrocell78   3384   4634  1075189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:tx_state_2\/main_0
Capture Clock  : \LCD1:BUART:tx_state_2\/clock_0
Path slack     : 1075189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q       macrocell77   1250   1250  1062904  RISE       1
\LCD1:BUART:tx_state_2\/main_0  macrocell79   3384   4634  1075189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_6
Path End       : \Tag:BUART:rx_state_0\/main_5
Capture Clock  : \Tag:BUART:rx_state_0\/clock_0
Path slack     : 1075227p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075227  RISE       1
\Tag:BUART:rx_state_0\/main_5         macrocell146   2656   4596  1075227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_6
Path End       : \Tag:BUART:rx_state_2\/main_5
Capture Clock  : \Tag:BUART:rx_state_2\/clock_0
Path slack     : 1075227p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4596
-------------------------------------   ---- 
End-of-path arrival time (ps)           4596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075227  RISE       1
\Tag:BUART:rx_state_2\/main_5         macrocell149   2656   4596  1075227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_6
Path End       : \Tag:BUART:rx_load_fifo\/main_5
Capture Clock  : \Tag:BUART:rx_load_fifo\/clock_0
Path slack     : 1075240p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075227  RISE       1
\Tag:BUART:rx_load_fifo\/main_5       macrocell147   2644   4584  1075240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_load_fifo\/clock_0                           macrocell147        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_6
Path End       : \Tag:BUART:rx_state_3\/main_5
Capture Clock  : \Tag:BUART:rx_state_3\/clock_0
Path slack     : 1075240p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  1075227  RISE       1
\Tag:BUART:rx_state_3\/main_5         macrocell148   2644   4584  1075240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD2:BUART:rx_state_0\/main_9
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1075250p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075250  RISE       1
\LCD2:BUART:rx_state_0\/main_9         macrocell114   2634   4574  1075250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD2:BUART:rx_state_3\/main_7
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1075250p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075250  RISE       1
\LCD2:BUART:rx_state_3\/main_7         macrocell116   2634   4574  1075250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD2:BUART:rx_state_2\/main_8
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1075250p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4574
-------------------------------------   ---- 
End-of-path arrival time (ps)           4574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075250  RISE       1
\LCD2:BUART:rx_state_2\/main_8         macrocell117   2634   4574  1075250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_bitclk_enable\/q
Path End       : \LCD2:BUART:rx_load_fifo\/main_2
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell118        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_bitclk_enable\/q   macrocell118   1250   1250  1073833  RISE       1
\LCD2:BUART:rx_load_fifo\/main_2  macrocell115   3317   4567  1075256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_bitclk_enable\/q
Path End       : \LCD2:BUART:rx_status_3\/main_2
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1075256p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4567
-------------------------------------   ---- 
End-of-path arrival time (ps)           4567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell118        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_bitclk_enable\/q  macrocell118   1250   1250  1073833  RISE       1
\LCD2:BUART:rx_status_3\/main_2  macrocell122   3317   4567  1075256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_4
Path End       : \Tag:BUART:rx_state_0\/main_7
Capture Clock  : \Tag:BUART:rx_state_0\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075259  RISE       1
\Tag:BUART:rx_state_0\/main_7         macrocell146   2625   4565  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_4
Path End       : \Tag:BUART:rx_state_2\/main_7
Capture Clock  : \Tag:BUART:rx_state_2\/clock_0
Path slack     : 1075259p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075259  RISE       1
\Tag:BUART:rx_state_2\/main_7         macrocell149   2625   4565  1075259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:sRX:RxBitCounter\/count_4
Path End       : \LCD2:BUART:rx_load_fifo\/main_7
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075262p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075250  RISE       1
\LCD2:BUART:rx_load_fifo\/main_7       macrocell115   2622   4562  1075262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD1:BUART:rx_state_2\/main_6
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1075264p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\LCD1:BUART:rx_state_2\/main_6         macrocell85   2619   4559  1075264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_4
Path End       : \Tag:BUART:rx_load_fifo\/main_7
Capture Clock  : \Tag:BUART:rx_load_fifo\/clock_0
Path slack     : 1075265p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075259  RISE       1
\Tag:BUART:rx_load_fifo\/main_7       macrocell147   2619   4559  1075265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_load_fifo\/clock_0                           macrocell147        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:sRX:RxBitCounter\/count_4
Path End       : \Tag:BUART:rx_state_3\/main_7
Capture Clock  : \Tag:BUART:rx_state_3\/clock_0
Path slack     : 1075265p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  1075259  RISE       1
\Tag:BUART:rx_state_3\/main_7         macrocell148   2619   4559  1075265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_bitclk_enable\/q
Path End       : \LCD2:BUART:rx_state_0\/main_2
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1075272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell118        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_bitclk_enable\/q  macrocell118   1250   1250  1073833  RISE       1
\LCD2:BUART:rx_state_0\/main_2   macrocell114   3302   4552  1075272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_bitclk_enable\/q
Path End       : \LCD2:BUART:rx_state_3\/main_2
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1075272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell118        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_bitclk_enable\/q  macrocell118   1250   1250  1073833  RISE       1
\LCD2:BUART:rx_state_3\/main_2   macrocell116   3302   4552  1075272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_bitclk_enable\/q
Path End       : \LCD2:BUART:rx_state_2\/main_2
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1075272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_bitclk_enable\/clock_0                      macrocell118        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_bitclk_enable\/q  macrocell118   1250   1250  1073833  RISE       1
\LCD2:BUART:rx_state_2\/main_2   macrocell117   3302   4552  1075272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD1:BUART:rx_state_0\/main_7
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1075273p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\LCD1:BUART:rx_state_0\/main_7         macrocell82   2610   4550  1075273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD1:BUART:rx_load_fifo\/main_5
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075273p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\LCD1:BUART:rx_load_fifo\/main_5       macrocell83   2610   4550  1075273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:sRX:RxBitCounter\/count_6
Path End       : \LCD1:BUART:rx_state_3\/main_5
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1075273p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075264  RISE       1
\LCD1:BUART:rx_state_3\/main_5         macrocell84   2610   4550  1075273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : MODIN17_1/main_3
Capture Clock  : MODIN17_1/clock_0
Path slack     : 1075315p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell137        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q       macrocell137   1250   1250  1068787  RISE       1
MODIN17_1/main_3  macrocell136   3258   4508  1075315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell136        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_0/q
Path End       : MODIN17_0/main_2
Capture Clock  : MODIN17_0/clock_0
Path slack     : 1075315p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4508
-------------------------------------   ---- 
End-of-path arrival time (ps)           4508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell137        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN17_0/q       macrocell137   1250   1250  1068787  RISE       1
MODIN17_0/main_2  macrocell137   3258   4508  1075315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell137        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_bitclk\/q
Path End       : \Beagle:BUART:tx_state_1\/main_3
Capture Clock  : \Beagle:BUART:tx_state_1\/clock_0
Path slack     : 1075343p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_bitclk\/clock_0                           macrocell128        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_bitclk\/q        macrocell128   1250   1250  1066385  RISE       1
\Beagle:BUART:tx_state_1\/main_3  macrocell125   3230   4480  1075343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_1\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_bitclk\/q
Path End       : \Beagle:BUART:tx_state_0\/main_4
Capture Clock  : \Beagle:BUART:tx_state_0\/clock_0
Path slack     : 1075343p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_bitclk\/clock_0                           macrocell128        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_bitclk\/q        macrocell128   1250   1250  1066385  RISE       1
\Beagle:BUART:tx_state_0\/main_4  macrocell126   3230   4480  1075343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_bitclk\/q
Path End       : \Beagle:BUART:tx_state_2\/main_3
Capture Clock  : \Beagle:BUART:tx_state_2\/clock_0
Path slack     : 1075343p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_bitclk\/clock_0                           macrocell128        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_bitclk\/q        macrocell128   1250   1250  1066385  RISE       1
\Beagle:BUART:tx_state_2\/main_3  macrocell127   3230   4480  1075343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_2\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:pollcount_0\/q
Path End       : \Tag:BUART:pollcount_0\/main_2
Capture Clock  : \Tag:BUART:pollcount_0\/clock_0
Path slack     : 1075386p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_0\/clock_0                            macrocell153        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:pollcount_0\/q       macrocell153   1250   1250  1069139  RISE       1
\Tag:BUART:pollcount_0\/main_2  macrocell153   3187   4437  1075386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_0\/clock_0                            macrocell153        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:pollcount_0\/q
Path End       : \Tag:BUART:rx_status_3\/main_6
Capture Clock  : \Tag:BUART:rx_status_3\/clock_0
Path slack     : 1075386p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:pollcount_0\/clock_0                            macrocell153        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:pollcount_0\/q       macrocell153   1250   1250  1069139  RISE       1
\Tag:BUART:rx_status_3\/main_6  macrocell154   3187   4437  1075386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_status_3\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_1\/q
Path End       : \Tag:BUART:tx_state_0\/main_0
Capture Clock  : \Tag:BUART:tx_state_0\/clock_0
Path slack     : 1075412p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4411
-------------------------------------   ---- 
End-of-path arrival time (ps)           4411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_1\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_1\/q       macrocell141   1250   1250  1065781  RISE       1
\Tag:BUART:tx_state_0\/main_0  macrocell142   3161   4411  1075412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_0\/clock_0                             macrocell142        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_1\/q
Path End       : \Tag:BUART:txn\/main_1
Capture Clock  : \Tag:BUART:txn\/clock_0
Path slack     : 1075426p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_1\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_1\/q  macrocell141   1250   1250  1065781  RISE       1
\Tag:BUART:txn\/main_1    macrocell140   3148   4398  1075426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:txn\/clock_0                                    macrocell140        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_1\/q
Path End       : \Tag:BUART:tx_state_1\/main_0
Capture Clock  : \Tag:BUART:tx_state_1\/clock_0
Path slack     : 1075426p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_1\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_1\/q       macrocell141   1250   1250  1065781  RISE       1
\Tag:BUART:tx_state_1\/main_0  macrocell141   3148   4398  1075426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_1\/clock_0                             macrocell141        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_1\/q
Path End       : \Tag:BUART:tx_state_2\/main_0
Capture Clock  : \Tag:BUART:tx_state_2\/clock_0
Path slack     : 1075426p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4397
-------------------------------------   ---- 
End-of-path arrival time (ps)           4397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_1\/clock_0                             macrocell141        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_1\/q       macrocell141   1250   1250  1065781  RISE       1
\Tag:BUART:tx_state_2\/main_0  macrocell143   3147   4397  1075426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_2\/clock_0                             macrocell143        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:tx_state_0\/main_1
Capture Clock  : \LCD2:BUART:tx_state_0\/clock_0
Path slack     : 1075446p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell110        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q       macrocell110   1250   1250  1066173  RISE       1
\LCD2:BUART:tx_state_0\/main_1  macrocell110   3127   4377  1075446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell110        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_0\/q
Path End       : \LCD2:BUART:tx_state_2\/main_1
Capture Clock  : \LCD2:BUART:tx_state_2\/clock_0
Path slack     : 1075446p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4377
-------------------------------------   ---- 
End-of-path arrival time (ps)           4377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell110        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_0\/q       macrocell110   1250   1250  1066173  RISE       1
\LCD2:BUART:tx_state_2\/main_1  macrocell111   3127   4377  1075446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell111        0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_0\/q
Path End       : \Tag:BUART:tx_state_2\/main_1
Capture Clock  : \Tag:BUART:tx_state_2\/clock_0
Path slack     : 1075462p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_0\/clock_0                             macrocell142        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_0\/q       macrocell142   1250   1250  1065836  RISE       1
\Tag:BUART:tx_state_2\/main_1  macrocell143   3111   4361  1075462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_2\/clock_0                             macrocell143        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_0\/q
Path End       : \Tag:BUART:txn\/main_2
Capture Clock  : \Tag:BUART:txn\/clock_0
Path slack     : 1075464p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_0\/clock_0                             macrocell142        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_0\/q  macrocell142   1250   1250  1065836  RISE       1
\Tag:BUART:txn\/main_2    macrocell140   3110   4360  1075464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:txn\/clock_0                                    macrocell140        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_0\/q
Path End       : \Tag:BUART:tx_state_1\/main_1
Capture Clock  : \Tag:BUART:tx_state_1\/clock_0
Path slack     : 1075464p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_0\/clock_0                             macrocell142        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_0\/q       macrocell142   1250   1250  1065836  RISE       1
\Tag:BUART:tx_state_1\/main_1  macrocell141   3110   4360  1075464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_1\/clock_0                             macrocell141        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_0\/q
Path End       : \Tag:BUART:tx_state_0\/main_1
Capture Clock  : \Tag:BUART:tx_state_0\/clock_0
Path slack     : 1075467p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_0\/clock_0                             macrocell142        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_0\/q       macrocell142   1250   1250  1065836  RISE       1
\Tag:BUART:tx_state_0\/main_1  macrocell142   3106   4356  1075467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_0\/clock_0                             macrocell142        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : MODIN17_1/main_2
Capture Clock  : MODIN17_1/clock_0
Path slack     : 1075485p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell136        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN17_1/q       macrocell136   1250   1250  1069105  RISE       1
MODIN17_1/main_2  macrocell136   3088   4338  1075485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell136        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : \Beagle:BUART:rx_status_3\/main_5
Capture Clock  : \Beagle:BUART:rx_status_3\/clock_0
Path slack     : 1075485p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell136        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_1/q                        macrocell136   1250   1250  1069105  RISE       1
\Beagle:BUART:rx_status_3\/main_5  macrocell138   3088   4338  1075485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_status_3\/clock_0                         macrocell138        0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_1\/q
Path End       : \LCD1:BUART:txn\/main_1
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1075486p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell77         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_1\/q  macrocell77   1250   1250  1062904  RISE       1
\LCD1:BUART:txn\/main_1    macrocell76   3087   4337  1075486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell76         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_2\/q
Path End       : \LCD1:BUART:txn\/main_4
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1075491p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_2\/q  macrocell79   1250   1250  1063364  RISE       1
\LCD1:BUART:txn\/main_4    macrocell76   3083   4333  1075491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell76         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_2\/q
Path End       : \LCD1:BUART:tx_state_1\/main_2
Capture Clock  : \LCD1:BUART:tx_state_1\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_2\/q       macrocell79   1250   1250  1063364  RISE       1
\LCD1:BUART:tx_state_1\/main_2  macrocell77   3075   4325  1075499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_2\/q
Path End       : \LCD1:BUART:tx_state_0\/main_3
Capture Clock  : \LCD1:BUART:tx_state_0\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_2\/q       macrocell79   1250   1250  1063364  RISE       1
\LCD1:BUART:tx_state_0\/main_3  macrocell78   3075   4325  1075499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_state_2\/q
Path End       : \LCD1:BUART:tx_state_2\/main_2
Capture Clock  : \LCD1:BUART:tx_state_2\/clock_0
Path slack     : 1075499p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell79         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_state_2\/q       macrocell79   1250   1250  1063364  RISE       1
\LCD1:BUART:tx_state_2\/main_2  macrocell79   3075   4325  1075499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_bitclk\/q
Path End       : \LCD1:BUART:txn\/main_5
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1075503p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_bitclk\/q  macrocell80   1250   1250  1063346  RISE       1
\LCD1:BUART:txn\/main_5   macrocell76   3071   4321  1075503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell76         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_bitclk\/q
Path End       : \LCD1:BUART:tx_state_1\/main_3
Capture Clock  : \LCD1:BUART:tx_state_1\/clock_0
Path slack     : 1075505p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_bitclk\/q        macrocell80   1250   1250  1063346  RISE       1
\LCD1:BUART:tx_state_1\/main_3  macrocell77   3068   4318  1075505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_1\/clock_0                            macrocell77         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_bitclk\/q
Path End       : \LCD1:BUART:tx_state_0\/main_4
Capture Clock  : \LCD1:BUART:tx_state_0\/clock_0
Path slack     : 1075505p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_bitclk\/q        macrocell80   1250   1250  1063346  RISE       1
\LCD1:BUART:tx_state_0\/main_4  macrocell78   3068   4318  1075505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_0\/clock_0                            macrocell78         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:tx_bitclk\/q
Path End       : \LCD1:BUART:tx_state_2\/main_3
Capture Clock  : \LCD1:BUART:tx_state_2\/clock_0
Path slack     : 1075505p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_bitclk\/clock_0                             macrocell80         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:tx_bitclk\/q        macrocell80   1250   1250  1063346  RISE       1
\LCD1:BUART:tx_state_2\/main_3  macrocell79   3068   4318  1075505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:tx_state_2\/clock_0                            macrocell79         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_0
Path End       : \Beagle:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Beagle:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075558p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  1075558  RISE       1
\Beagle:BUART:rx_bitclk_enable\/main_2   macrocell134   2325   4265  1075558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_bitclk_enable\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_1
Path End       : \Beagle:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Beagle:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075558p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075558  RISE       1
\Beagle:BUART:rx_bitclk_enable\/main_1   macrocell134   2325   4265  1075558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_bitclk_enable\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN17_1/main_1
Capture Clock  : MODIN17_1/clock_0
Path slack     : 1075558p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075558  RISE       1
MODIN17_1/main_1                         macrocell136   2325   4265  1075558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell136        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN17_0/main_1
Capture Clock  : MODIN17_0/clock_0
Path slack     : 1075558p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4265
-------------------------------------   ---- 
End-of-path arrival time (ps)           4265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  1075558  RISE       1
MODIN17_0/main_1                         macrocell137   2325   4265  1075558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell137        0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_1/q
Path End       : MODIN13_1/main_2
Capture Clock  : MODIN13_1/clock_0
Path slack     : 1075560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell120        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_1/q       macrocell120   1250   1250  1069998  RISE       1
MODIN13_1/main_2  macrocell120   3014   4264  1075560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell120        0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_2
Path End       : \Beagle:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Beagle:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075576  RISE       1
\Beagle:BUART:rx_bitclk_enable\/main_0   macrocell134   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_bitclk_enable\/clock_0                    macrocell134        0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN17_1/main_0
Capture Clock  : MODIN17_1/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075576  RISE       1
MODIN17_1/main_0                         macrocell136   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell136        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN17_0/main_0
Capture Clock  : MODIN17_0/clock_0
Path slack     : 1075576p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4247
-------------------------------------   ---- 
End-of-path arrival time (ps)           4247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  1075576  RISE       1
MODIN17_0/main_0                         macrocell137   2307   4247  1075576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_0/clock_0                                          macrocell137        0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_2\/q
Path End       : \Tag:BUART:tx_state_0\/main_3
Capture Clock  : \Tag:BUART:tx_state_0\/clock_0
Path slack     : 1075577p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4246
-------------------------------------   ---- 
End-of-path arrival time (ps)           4246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_2\/clock_0                             macrocell143        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_2\/q       macrocell143   1250   1250  1065946  RISE       1
\Tag:BUART:tx_state_0\/main_3  macrocell142   2996   4246  1075577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_0\/clock_0                             macrocell142        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_2\/q
Path End       : \Tag:BUART:txn\/main_4
Capture Clock  : \Tag:BUART:txn\/clock_0
Path slack     : 1075579p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_2\/clock_0                             macrocell143        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_2\/q  macrocell143   1250   1250  1065946  RISE       1
\Tag:BUART:txn\/main_4    macrocell140   2995   4245  1075579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:txn\/clock_0                                    macrocell140        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_2\/q
Path End       : \Tag:BUART:tx_state_1\/main_2
Capture Clock  : \Tag:BUART:tx_state_1\/clock_0
Path slack     : 1075579p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_2\/clock_0                             macrocell143        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_2\/q       macrocell143   1250   1250  1065946  RISE       1
\Tag:BUART:tx_state_1\/main_2  macrocell141   2995   4245  1075579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_1\/clock_0                             macrocell141        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN17_1/q
Path End       : \Beagle:BUART:rx_state_0\/main_5
Capture Clock  : \Beagle:BUART:rx_state_0\/clock_0
Path slack     : 1075632p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN17_1/clock_0                                          macrocell136        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
MODIN17_1/q                       macrocell136   1250   1250  1069105  RISE       1
\Beagle:BUART:rx_state_0\/main_5  macrocell130   2942   4192  1075632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_ctrl_mark_last\/q
Path End       : \Tag:BUART:rx_status_3\/main_0
Capture Clock  : \Tag:BUART:rx_status_3\/clock_0
Path slack     : 1075669p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_ctrl_mark_last\/clock_0                      macrocell145        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_ctrl_mark_last\/q  macrocell145   1250   1250  1063280  RISE       1
\Tag:BUART:rx_status_3\/main_0   macrocell154   2904   4154  1075669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_status_3\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:tx_state_2\/q
Path End       : \Tag:BUART:tx_state_2\/main_2
Capture Clock  : \Tag:BUART:tx_state_2\/clock_0
Path slack     : 1075717p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4107
-------------------------------------   ---- 
End-of-path arrival time (ps)           4107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_2\/clock_0                             macrocell143        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:tx_state_2\/q       macrocell143   1250   1250  1065946  RISE       1
\Tag:BUART:tx_state_2\/main_2  macrocell143   2857   4107  1075717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:tx_state_2\/clock_0                             macrocell143        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_load_fifo\/q
Path End       : \LCD2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075746p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell115        0      0  RISE       1

Data path
pin name                               model name      delay     AT    slack  edge  Fanout
-------------------------------------  --------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_load_fifo\/q            macrocell115     1250   1250  1072130  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   3208   4458  1075746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxShifter:u0\/clock                        datapathcell12      0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_3\/q
Path End       : \LCD2:BUART:rx_load_fifo\/main_3
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075758p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_3\/q         macrocell116   1250   1250  1068254  RISE       1
\LCD2:BUART:rx_load_fifo\/main_3  macrocell115   2816   4066  1075758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_3\/q
Path End       : \LCD2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LCD2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075758p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_3\/q               macrocell116   1250   1250  1068254  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/main_2  macrocell119   2816   4066  1075758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_3\/q
Path End       : \LCD2:BUART:rx_status_3\/main_3
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1075758p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4066
-------------------------------------   ---- 
End-of-path arrival time (ps)           4066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_3\/q        macrocell116   1250   1250  1068254  RISE       1
\LCD2:BUART:rx_status_3\/main_3  macrocell122   2816   4066  1075758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_3\/q
Path End       : \LCD2:BUART:rx_state_0\/main_3
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_3\/q       macrocell116   1250   1250  1068254  RISE       1
\LCD2:BUART:rx_state_0\/main_3  macrocell114   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_3\/q
Path End       : \LCD2:BUART:rx_state_3\/main_3
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_3\/q       macrocell116   1250   1250  1068254  RISE       1
\LCD2:BUART:rx_state_3\/main_3  macrocell116   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_3\/q
Path End       : \LCD2:BUART:rx_state_2\/main_3
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1075766p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_3\/q       macrocell116   1250   1250  1068254  RISE       1
\LCD2:BUART:rx_state_2\/main_3  macrocell117   2807   4057  1075766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_3\/q
Path End       : \Beagle:BUART:rx_state_0\/main_3
Capture Clock  : \Beagle:BUART:rx_state_0\/clock_0
Path slack     : 1075779p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_3\/q       macrocell132   1250   1250  1068287  RISE       1
\Beagle:BUART:rx_state_0\/main_3  macrocell130   2794   4044  1075779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_3\/q
Path End       : \Beagle:BUART:rx_state_3\/main_3
Capture Clock  : \Beagle:BUART:rx_state_3\/clock_0
Path slack     : 1075779p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_3\/q       macrocell132   1250   1250  1068287  RISE       1
\Beagle:BUART:rx_state_3\/main_3  macrocell132   2794   4044  1075779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_3\/q
Path End       : \Beagle:BUART:rx_state_2\/main_3
Capture Clock  : \Beagle:BUART:rx_state_2\/clock_0
Path slack     : 1075779p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_3\/q       macrocell132   1250   1250  1068287  RISE       1
\Beagle:BUART:rx_state_2\/main_3  macrocell133   2794   4044  1075779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_3\/q
Path End       : \Tag:BUART:rx_state_0\/main_3
Capture Clock  : \Tag:BUART:rx_state_0\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_3\/q       macrocell148   1250   1250  1066371  RISE       1
\Tag:BUART:rx_state_0\/main_3  macrocell146   2786   4036  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_3\/q
Path End       : \Tag:BUART:rx_state_2\/main_3
Capture Clock  : \Tag:BUART:rx_state_2\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_3\/q       macrocell148   1250   1250  1066371  RISE       1
\Tag:BUART:rx_state_2\/main_3  macrocell149   2786   4036  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_3\/q
Path End       : \Tag:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Tag:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075788p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_3\/q               macrocell148   1250   1250  1066371  RISE       1
\Tag:BUART:rx_state_stop1_reg\/main_2  macrocell151   2786   4036  1075788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_stop1_reg\/clock_0                     macrocell151        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:rx_state_2\/main_1
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1075795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q       macrocell82   1250   1250  1068283  RISE       1
\LCD1:BUART:rx_state_2\/main_1  macrocell85   2778   4028  1075795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LCD1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075795p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q               macrocell82   1250   1250  1068283  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/main_1  macrocell87   2778   4028  1075795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_3\/q
Path End       : \Tag:BUART:rx_load_fifo\/main_3
Capture Clock  : \Tag:BUART:rx_load_fifo\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_3\/q         macrocell148   1250   1250  1066371  RISE       1
\Tag:BUART:rx_load_fifo\/main_3  macrocell147   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_load_fifo\/clock_0                           macrocell147        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_3\/q
Path End       : \Tag:BUART:rx_state_3\/main_3
Capture Clock  : \Tag:BUART:rx_state_3\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4027
-------------------------------------   ---- 
End-of-path arrival time (ps)           4027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_3\/q       macrocell148   1250   1250  1066371  RISE       1
\Tag:BUART:rx_state_3\/main_3  macrocell148   2777   4027  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_2\/q
Path End       : \Beagle:BUART:rx_state_0\/main_4
Capture Clock  : \Beagle:BUART:rx_state_0\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_2\/q       macrocell133   1250   1250  1068292  RISE       1
\Beagle:BUART:rx_state_0\/main_4  macrocell130   2776   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_0\/clock_0                          macrocell130        0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_2\/q
Path End       : \Beagle:BUART:rx_state_3\/main_4
Capture Clock  : \Beagle:BUART:rx_state_3\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_2\/q       macrocell133   1250   1250  1068292  RISE       1
\Beagle:BUART:rx_state_3\/main_4  macrocell132   2776   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_2\/q
Path End       : \Beagle:BUART:rx_state_2\/main_4
Capture Clock  : \Beagle:BUART:rx_state_2\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_2\/q       macrocell133   1250   1250  1068292  RISE       1
\Beagle:BUART:rx_state_2\/main_4  macrocell133   2776   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_3\/q
Path End       : \Beagle:BUART:rx_load_fifo\/main_3
Capture Clock  : \Beagle:BUART:rx_load_fifo\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_3\/q         macrocell132   1250   1250  1068287  RISE       1
\Beagle:BUART:rx_load_fifo\/main_3  macrocell131   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_load_fifo\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_3\/q
Path End       : \Beagle:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Beagle:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_3\/q               macrocell132   1250   1250  1068287  RISE       1
\Beagle:BUART:rx_state_stop1_reg\/main_2  macrocell135   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_stop1_reg\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_3\/q
Path End       : \Beagle:BUART:rx_status_3\/main_3
Capture Clock  : \Beagle:BUART:rx_status_3\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_3\/clock_0                          macrocell132        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_3\/q        macrocell132   1250   1250  1068287  RISE       1
\Beagle:BUART:rx_status_3\/main_3  macrocell138   2775   4025  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_status_3\/clock_0                         macrocell138        0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:rx_state_0\/main_1
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1075801p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q       macrocell82   1250   1250  1068283  RISE       1
\LCD1:BUART:rx_state_0\/main_1  macrocell82   2773   4023  1075801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:rx_load_fifo\/main_1
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075801p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q         macrocell82   1250   1250  1068283  RISE       1
\LCD1:BUART:rx_load_fifo\/main_1  macrocell83   2773   4023  1075801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:rx_state_3\/main_1
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1075801p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q       macrocell82   1250   1250  1068283  RISE       1
\LCD1:BUART:rx_state_3\/main_1  macrocell84   2773   4023  1075801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_0\/q
Path End       : \LCD1:BUART:rx_status_3\/main_1
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1075801p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_0\/q        macrocell82   1250   1250  1068283  RISE       1
\LCD1:BUART:rx_status_3\/main_1  macrocell90   2773   4023  1075801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_2\/q
Path End       : \Beagle:BUART:rx_load_fifo\/main_4
Capture Clock  : \Beagle:BUART:rx_load_fifo\/clock_0
Path slack     : 1075804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_2\/q         macrocell133   1250   1250  1068292  RISE       1
\Beagle:BUART:rx_load_fifo\/main_4  macrocell131   2770   4020  1075804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_load_fifo\/clock_0                        macrocell131        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_2\/q
Path End       : \Beagle:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Beagle:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_2\/q               macrocell133   1250   1250  1068292  RISE       1
\Beagle:BUART:rx_state_stop1_reg\/main_3  macrocell135   2770   4020  1075804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_stop1_reg\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:rx_state_2\/q
Path End       : \Beagle:BUART:rx_status_3\/main_4
Capture Clock  : \Beagle:BUART:rx_status_3\/clock_0
Path slack     : 1075804p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_state_2\/clock_0                          macrocell133        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:rx_state_2\/q        macrocell133   1250   1250  1068292  RISE       1
\Beagle:BUART:rx_status_3\/main_4  macrocell138   2770   4020  1075804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:rx_status_3\/clock_0                         macrocell138        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_1\/q
Path End       : \LCD2:BUART:txn\/main_1
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1075809p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_1\/q  macrocell109   1250   1250  1067465  RISE       1
\LCD2:BUART:txn\/main_1    macrocell108   2765   4015  1075809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell108        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_1\/q
Path End       : \LCD2:BUART:tx_state_1\/main_0
Capture Clock  : \LCD2:BUART:tx_state_1\/clock_0
Path slack     : 1075809p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell109        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_1\/q       macrocell109   1250   1250  1067465  RISE       1
\LCD2:BUART:tx_state_1\/main_0  macrocell109   2765   4015  1075809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:txn\/q
Path End       : \LCD2:BUART:txn\/main_0
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1075942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell108        0      0  RISE       1

Data path
pin name                 model name    delay     AT    slack  edge  Fanout
-----------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:txn\/q       macrocell108   1250   1250  1075942  RISE       1
\LCD2:BUART:txn\/main_0  macrocell108   2631   3881  1075942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell108        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_2\/q
Path End       : \Tag:BUART:rx_state_0\/main_4
Capture Clock  : \Tag:BUART:rx_state_0\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_2\/q       macrocell149   1250   1250  1066533  RISE       1
\Tag:BUART:rx_state_0\/main_4  macrocell146   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_0\/clock_0                             macrocell146        0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_2\/q
Path End       : \Tag:BUART:rx_state_2\/main_4
Capture Clock  : \Tag:BUART:rx_state_2\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_2\/q       macrocell149   1250   1250  1066533  RISE       1
\Tag:BUART:rx_state_2\/main_4  macrocell149   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_2\/q
Path End       : \Tag:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Tag:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075955p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_2\/q               macrocell149   1250   1250  1066533  RISE       1
\Tag:BUART:rx_state_stop1_reg\/main_3  macrocell151   2618   3868  1075955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_stop1_reg\/clock_0                     macrocell151        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_2\/q
Path End       : \Tag:BUART:rx_load_fifo\/main_4
Capture Clock  : \Tag:BUART:rx_load_fifo\/clock_0
Path slack     : 1075958p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_2\/q         macrocell149   1250   1250  1066533  RISE       1
\Tag:BUART:rx_load_fifo\/main_4  macrocell147   2615   3865  1075958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_load_fifo\/clock_0                           macrocell147        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_state_2\/q
Path End       : \Tag:BUART:rx_state_3\/main_4
Capture Clock  : \Tag:BUART:rx_state_3\/clock_0
Path slack     : 1075958p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_2\/clock_0                             macrocell149        0      0  RISE       1

Data path
pin name                       model name    delay     AT    slack  edge  Fanout
-----------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_state_2\/q       macrocell149   1250   1250  1066533  RISE       1
\Tag:BUART:rx_state_3\/main_4  macrocell148   2615   3865  1075958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_state_3\/clock_0                             macrocell148        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:rx_state_0\/main_4
Capture Clock  : \LCD1:BUART:rx_state_0\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q       macrocell85   1250   1250  1068465  RISE       1
\LCD1:BUART:rx_state_0\/main_4  macrocell82   2599   3849  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_0\/clock_0                            macrocell82         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD1:BUART:rx_load_fifo\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q         macrocell85   1250   1250  1068465  RISE       1
\LCD1:BUART:rx_load_fifo\/main_4  macrocell83   2599   3849  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell83         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:rx_state_3\/main_4
Capture Clock  : \LCD1:BUART:rx_state_3\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q       macrocell85   1250   1250  1068465  RISE       1
\LCD1:BUART:rx_state_3\/main_4  macrocell84   2599   3849  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_3\/clock_0                            macrocell84         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:rx_status_3\/main_4
Capture Clock  : \LCD1:BUART:rx_status_3\/clock_0
Path slack     : 1075974p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q        macrocell85   1250   1250  1068465  RISE       1
\LCD1:BUART:rx_status_3\/main_4  macrocell90   2599   3849  1075974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_status_3\/clock_0                           macrocell90         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:rx_state_2\/main_4
Capture Clock  : \LCD1:BUART:rx_state_2\/clock_0
Path slack     : 1075976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q       macrocell85   1250   1250  1068465  RISE       1
\LCD1:BUART:rx_state_2\/main_4  macrocell85   2597   3847  1075976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_state_2\/q
Path End       : \LCD1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075976p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_2\/clock_0                            macrocell85         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_state_2\/q               macrocell85   1250   1250  1068465  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/main_3  macrocell87   2597   3847  1075976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_state_stop1_reg\/clock_0                    macrocell87         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_2\/q
Path End       : \LCD2:BUART:rx_load_fifo\/main_4
Capture Clock  : \LCD2:BUART:rx_load_fifo\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_2\/q         macrocell117   1250   1250  1068476  RISE       1
\LCD2:BUART:rx_load_fifo\/main_4  macrocell115   2594   3844  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_load_fifo\/clock_0                          macrocell115        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_2\/q
Path End       : \LCD2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LCD2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_2\/q               macrocell117   1250   1250  1068476  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/main_3  macrocell119   2594   3844  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_stop1_reg\/clock_0                    macrocell119        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_2\/q
Path End       : \LCD2:BUART:rx_status_3\/main_4
Capture Clock  : \LCD2:BUART:rx_status_3\/clock_0
Path slack     : 1075980p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_2\/q        macrocell117   1250   1250  1068476  RISE       1
\LCD2:BUART:rx_status_3\/main_4  macrocell122   2594   3844  1075980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell122        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_2\/q
Path End       : \LCD2:BUART:rx_state_0\/main_4
Capture Clock  : \LCD2:BUART:rx_state_0\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_2\/q       macrocell117   1250   1250  1068476  RISE       1
\LCD2:BUART:rx_state_0\/main_4  macrocell114   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_0\/clock_0                            macrocell114        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_2\/q
Path End       : \LCD2:BUART:rx_state_3\/main_4
Capture Clock  : \LCD2:BUART:rx_state_3\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_2\/q       macrocell117   1250   1250  1068476  RISE       1
\LCD2:BUART:rx_state_3\/main_4  macrocell116   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_3\/clock_0                            macrocell116        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_state_2\/q
Path End       : \LCD2:BUART:rx_state_2\/main_4
Capture Clock  : \LCD2:BUART:rx_state_2\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_state_2\/q       macrocell117   1250   1250  1068476  RISE       1
\LCD2:BUART:rx_state_2\/main_4  macrocell117   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_state_2\/clock_0                            macrocell117        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_bitclk\/q
Path End       : \LCD2:BUART:txn\/main_5
Capture Clock  : \LCD2:BUART:txn\/clock_0
Path slack     : 1075991p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell112        0      0  RISE       1

Data path
pin name                  model name    delay     AT    slack  edge  Fanout
------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_bitclk\/q  macrocell112   1250   1250  1067660  RISE       1
\LCD2:BUART:txn\/main_5   macrocell108   2582   3832  1075991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:txn\/clock_0                                   macrocell108        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_bitclk\/q
Path End       : \LCD2:BUART:tx_state_1\/main_3
Capture Clock  : \LCD2:BUART:tx_state_1\/clock_0
Path slack     : 1075991p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_bitclk\/clock_0                             macrocell112        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_bitclk\/q        macrocell112   1250   1250  1067660  RISE       1
\LCD2:BUART:tx_state_1\/main_3  macrocell109   2582   3832  1075991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_1\/clock_0                            macrocell109        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:rx_load_fifo\/q
Path End       : \LCD1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LCD1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076052p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:rx_load_fifo\/clock_0                          macrocell83         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\LCD1:BUART:rx_load_fifo\/q            macrocell83     1250   1250  1068156  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2902   4152  1076052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:sRX:RxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_bitclk_enable\/q
Path End       : \Tag:BUART:rx_status_3\/main_2
Capture Clock  : \Tag:BUART:rx_status_3\/clock_0
Path slack     : 1076259p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_bitclk_enable\/clock_0                       macrocell150        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_bitclk_enable\/q  macrocell150   1250   1250  1072509  RISE       1
\Tag:BUART:rx_status_3\/main_2  macrocell154   2314   3564  1076259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_status_3\/clock_0                            macrocell154        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD1:BUART:txn\/q
Path End       : \LCD1:BUART:txn\/main_0
Capture Clock  : \LCD1:BUART:txn\/clock_0
Path slack     : 1076277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell76         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\LCD1:BUART:txn\/q       macrocell76   1250   1250  1076277  RISE       1
\LCD1:BUART:txn\/main_0  macrocell76   2297   3547  1076277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LCD1:BUART:txn\/clock_0                                   macrocell76         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_2\/q
Path End       : \LCD2:BUART:tx_state_0\/main_3
Capture Clock  : \LCD2:BUART:tx_state_0\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell111        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_2\/q       macrocell111   1250   1250  1066867  RISE       1
\LCD2:BUART:tx_state_0\/main_3  macrocell110   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_0\/clock_0                            macrocell110        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:tx_state_2\/q
Path End       : \LCD2:BUART:tx_state_2\/main_2
Capture Clock  : \LCD2:BUART:tx_state_2\/clock_0
Path slack     : 1076282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell111        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:tx_state_2\/q       macrocell111   1250   1250  1066867  RISE       1
\LCD2:BUART:tx_state_2\/main_2  macrocell111   2291   3541  1076282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:tx_state_2\/clock_0                            macrocell111        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:txn\/q
Path End       : \Beagle:BUART:txn\/main_0
Capture Clock  : \Beagle:BUART:txn\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:txn\/clock_0                                 macrocell124        0      0  RISE       1

Data path
pin name                   model name    delay     AT    slack  edge  Fanout
-------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:txn\/q       macrocell124   1250   1250  1076283  RISE       1
\Beagle:BUART:txn\/main_0  macrocell124   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:txn\/clock_0                                 macrocell124        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_load_fifo\/q
Path End       : \Tag:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Tag:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076309p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                               -3130
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_load_fifo\/clock_0                           macrocell147        0      0  RISE       1

Data path
pin name                              model name      delay     AT    slack  edge  Fanout
------------------------------------  --------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_load_fifo\/q            macrocell147     1250   1250  1072523  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/f0_load  datapathcell18   2644   3894  1076309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxShifter:u0\/clock                         datapathcell18      0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_1\/q
Path End       : \Beagle:BUART:tx_state_1\/main_0
Capture Clock  : \Beagle:BUART:tx_state_1\/clock_0
Path slack     : 1076314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_1\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_1\/q       macrocell125   1250   1250  1064767  RISE       1
\Beagle:BUART:tx_state_1\/main_0  macrocell125   2259   3509  1076314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_1\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_1\/q
Path End       : \Beagle:BUART:tx_state_0\/main_0
Capture Clock  : \Beagle:BUART:tx_state_0\/clock_0
Path slack     : 1076314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_1\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_1\/q       macrocell125   1250   1250  1064767  RISE       1
\Beagle:BUART:tx_state_0\/main_0  macrocell126   2259   3509  1076314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_1\/q
Path End       : \Beagle:BUART:tx_state_2\/main_0
Capture Clock  : \Beagle:BUART:tx_state_2\/clock_0
Path slack     : 1076314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_1\/clock_0                          macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_1\/q       macrocell125   1250   1250  1064767  RISE       1
\Beagle:BUART:tx_state_2\/main_0  macrocell127   2259   3509  1076314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_2\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_1/main_3
Capture Clock  : MODIN13_1/clock_0
Path slack     : 1076332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell121        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell121   1250   1250  1070771  RISE       1
MODIN13_1/main_3  macrocell120   2241   3491  1076332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_1/clock_0                                          macrocell120        0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN13_0/q
Path End       : MODIN13_0/main_2
Capture Clock  : MODIN13_0/clock_0
Path slack     : 1076332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell121        0      0  RISE       1

Data path
pin name          model name    delay     AT    slack  edge  Fanout
----------------  ------------  -----  -----  -------  ----  ------
MODIN13_0/q       macrocell121   1250   1250  1070771  RISE       1
MODIN13_0/main_2  macrocell121   2241   3491  1076332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN13_0/clock_0                                          macrocell121        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 1076339p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD1_IntClock:R#1 vs. LCD1_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell88         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN5_1/q       macrocell88   1250   1250  1067370  RISE       1
MODIN5_1/main_2  macrocell88   2234   3484  1076339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_0\/q
Path End       : \Beagle:BUART:tx_state_1\/main_1
Capture Clock  : \Beagle:BUART:tx_state_1\/clock_0
Path slack     : 1076339p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_0\/q       macrocell126   1250   1250  1065258  RISE       1
\Beagle:BUART:tx_state_1\/main_1  macrocell125   2234   3484  1076339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_1\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_0\/q
Path End       : \Beagle:BUART:tx_state_0\/main_1
Capture Clock  : \Beagle:BUART:tx_state_0\/clock_0
Path slack     : 1076339p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_0\/q       macrocell126   1250   1250  1065258  RISE       1
\Beagle:BUART:tx_state_0\/main_1  macrocell126   2234   3484  1076339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_0\/q
Path End       : \Beagle:BUART:tx_state_2\/main_1
Capture Clock  : \Beagle:BUART:tx_state_2\/clock_0
Path slack     : 1076339p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_0\/clock_0                          macrocell126        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_0\/q       macrocell126   1250   1250  1065258  RISE       1
\Beagle:BUART:tx_state_2\/main_1  macrocell127   2234   3484  1076339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_2\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_2\/q
Path End       : \Beagle:BUART:tx_state_1\/main_2
Capture Clock  : \Beagle:BUART:tx_state_1\/clock_0
Path slack     : 1076341p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_2\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_2\/q       macrocell127   1250   1250  1065149  RISE       1
\Beagle:BUART:tx_state_1\/main_2  macrocell125   2233   3483  1076341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_1\/clock_0                          macrocell125        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_2\/q
Path End       : \Beagle:BUART:tx_state_0\/main_3
Capture Clock  : \Beagle:BUART:tx_state_0\/clock_0
Path slack     : 1076341p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_2\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_2\/q       macrocell127   1250   1250  1065149  RISE       1
\Beagle:BUART:tx_state_0\/main_3  macrocell126   2233   3483  1076341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_0\/clock_0                          macrocell126        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Beagle:BUART:tx_state_2\/q
Path End       : \Beagle:BUART:tx_state_2\/main_2
Capture Clock  : \Beagle:BUART:tx_state_2\/clock_0
Path slack     : 1076341p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (Beagle_IntClock:R#1 vs. Beagle_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_2\/clock_0                          macrocell127        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\Beagle:BUART:tx_state_2\/q       macrocell127   1250   1250  1065149  RISE       1
\Beagle:BUART:tx_state_2\/main_2  macrocell127   2233   3483  1076341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Beagle:BUART:tx_state_2\/clock_0                          macrocell127        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Tag:BUART:rx_status_3\/q
Path End       : \Tag:BUART:sRX:RxSts\/status_3
Capture Clock  : \Tag:BUART:sRX:RxSts\/clock
Path slack     : 1077909p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (Tag_IntClock:R#1 vs. Tag_IntClock:R#2)   1083333
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                           1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:rx_status_3\/clock_0                            macrocell154        0      0  RISE       1

Data path
pin name                        model name     delay     AT    slack  edge  Fanout
------------------------------  -------------  -----  -----  -------  ----  ------
\Tag:BUART:rx_status_3\/q       macrocell154    1250   1250  1077909  RISE       1
\Tag:BUART:sRX:RxSts\/status_3  statusicell12   3674   4924  1077909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Tag:BUART:sRX:RxSts\/clock                                statusicell12       0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LCD2:BUART:rx_status_3\/q
Path End       : \LCD2:BUART:sRX:RxSts\/status_3
Capture Clock  : \LCD2:BUART:sRX:RxSts\/clock
Path slack     : 1079277p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (LCD2_IntClock:R#1 vs. LCD2_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:rx_status_3\/clock_0                           macrocell122        0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\LCD2:BUART:rx_status_3\/q       macrocell122   1250   1250  1079277  RISE       1
\LCD2:BUART:sRX:RxSts\/status_3  statusicell8   2306   3556  1079277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LCD2:BUART:sRX:RxSts\/clock                               statusicell8        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Code_Bar:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Code_Bar:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3231400p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12590
-------------------------------------   ----- 
End-of-path arrival time (ps)           12590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   2510   2510  3231400  RISE       1
\Code_Bar:BUART:tx_bitclk_enable_pre\/main_0      macrocell21     3823   6333  3231400  RISE       1
\Code_Bar:BUART:tx_bitclk_enable_pre\/q           macrocell21     3350   9683  3231400  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell7   2908  12590  3231400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_2\/q
Path End       : \Code_Bar:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Code_Bar:BUART:sRX:RxBitCounter\/clock
Path slack     : 3232212p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12428
-------------------------------------   ----- 
End-of-path arrival time (ps)           12428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_2\/q            macrocell101   1250   1250  3232212  RISE       1
\Code_Bar:BUART:rx_counter_load\/main_3  macrocell24    4147   5397  3232212  RISE       1
\Code_Bar:BUART:rx_counter_load\/q       macrocell24    3350   8747  3232212  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/load   count7cell     3681  12428  3232212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_0\/q
Path End       : \Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3232439p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11371
-------------------------------------   ----- 
End-of-path arrival time (ps)           11371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_0\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_0\/q                      macrocell94     1250   1250  3232439  RISE       1
\Code_Bar:BUART:counter_load_not\/main_1           macrocell20     4447   5697  3232439  RISE       1
\Code_Bar:BUART:counter_load_not\/q                macrocell20     3350   9047  3232439  RISE       1
\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell8   2324  11371  3232439  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_load_fifo\/q
Path End       : \Code_Bar:BUART:sRX:RxSts\/status_4
Capture Clock  : \Code_Bar:BUART:sRX:RxSts\/clock
Path slack     : 3235201p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14299
-------------------------------------   ----- 
End-of-path arrival time (ps)           14299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_load_fifo\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_load_fifo\/q      macrocell99    1250   1250  3235201  RISE       1
\Code_Bar:BUART:rx_status_4\/main_0  macrocell26    5527   6777  3235201  RISE       1
\Code_Bar:BUART:rx_status_4\/q       macrocell26    3350  10127  3235201  RISE       1
\Code_Bar:BUART:sRX:RxSts\/status_4  statusicell6   4172  14299  3235201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxSts\/clock                           statusicell6        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Code_Bar:BUART:sTX:TxSts\/status_0
Capture Clock  : \Code_Bar:BUART:sTX:TxSts\/clock
Path slack     : 3236396p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13104
-------------------------------------   ----- 
End-of-path arrival time (ps)           13104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  3236396  RISE       1
\Code_Bar:BUART:tx_status_0\/main_2                 macrocell22     3244   6824  3236396  RISE       1
\Code_Bar:BUART:tx_status_0\/q                      macrocell22     3350  10174  3236396  RISE       1
\Code_Bar:BUART:sTX:TxSts\/status_0                 statusicell5    2931  13104  3236396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:TxSts\/clock                           statusicell5        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_ctrl_mark_last\/q
Path End       : \Code_Bar:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Code_Bar:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3236578p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7412
-------------------------------------   ---- 
End-of-path arrival time (ps)           7412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_ctrl_mark_last\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_ctrl_mark_last\/q         macrocell97     1250   1250  3233435  RISE       1
\Code_Bar:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell9   6162   7412  3236578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_1/main_1
Capture Clock  : MODIN9_1/clock_0
Path slack     : 3236922p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9568
-------------------------------------   ---- 
End-of-path arrival time (ps)           9568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  3236922  RISE       1
MODIN9_1/main_1                            macrocell104   7628   9568  3236922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN9_0/main_1
Capture Clock  : MODIN9_0/clock_0
Path slack     : 3236922p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9568
-------------------------------------   ---- 
End-of-path arrival time (ps)           9568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  3236922  RISE       1
MODIN9_0/main_1                            macrocell105   7628   9568  3236922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_0\/q
Path End       : \Code_Bar:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Code_Bar:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238234p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5756
-------------------------------------   ---- 
End-of-path arrival time (ps)           5756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_0\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_0\/q                macrocell94     1250   1250  3232439  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell7   4506   5756  3238234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_1
Path End       : \Code_Bar:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Code_Bar:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3238584p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7906
-------------------------------------   ---- 
End-of-path arrival time (ps)           7906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  3236922  RISE       1
\Code_Bar:BUART:rx_bitclk_enable\/main_1   macrocell102   5966   7906  3238584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_bitclk_enable\/q
Path End       : \Code_Bar:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Code_Bar:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238589p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_bitclk_enable\/q          macrocell102    1250   1250  3238589  RISE       1
\Code_Bar:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell9   4151   5401  3238589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_load_fifo\/q
Path End       : \Code_Bar:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Code_Bar:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238732p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_load_fifo\/clock_0                      macrocell99         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_load_fifo\/q            macrocell99     1250   1250  3235201  RISE       1
\Code_Bar:BUART:sRX:RxShifter:u0\/f0_load  datapathcell9   6888   8138  3238732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_0\/q
Path End       : \Code_Bar:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Code_Bar:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239351p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_0\/q                macrocell98     1250   1250  3233716  RISE       1
\Code_Bar:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell9   3389   4639  3239351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxShifter:u0\/clock                    datapathcell9       0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Code_Bar:BUART:tx_state_0\/main_2
Capture Clock  : \Code_Bar:BUART:tx_state_0\/clock_0
Path slack     : 3239666p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6824
-------------------------------------   ---- 
End-of-path arrival time (ps)           6824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  3236396  RISE       1
\Code_Bar:BUART:tx_state_0\/main_2                  macrocell94     3244   6824  3239666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_0\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Code_Bar:BUART:txn\/main_3
Capture Clock  : \Code_Bar:BUART:txn\/clock_0
Path slack     : 3239828p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6662
-------------------------------------   ---- 
End-of-path arrival time (ps)           6662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sTX:TxShifter:u0\/so_comb  datapathcell7   4370   4370  3239828  RISE       1
\Code_Bar:BUART:txn\/main_3                macrocell92     2292   6662  3239828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:txn\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_1\/q
Path End       : \Code_Bar:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Code_Bar:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239854p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_1\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_1\/q                macrocell93     1250   1250  3233086  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell7   2886   4136  3239854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:TxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_1/main_0
Capture Clock  : MODIN9_1/clock_0
Path slack     : 3239963p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  3239963  RISE       1
MODIN9_1/main_0                            macrocell104   4587   6527  3239963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN9_0/main_0
Capture Clock  : MODIN9_0/clock_0
Path slack     : 3239963p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6527
-------------------------------------   ---- 
End-of-path arrival time (ps)           6527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  3239963  RISE       1
MODIN9_0/main_0                            macrocell105   4587   6527  3239963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_4
Path End       : \Code_Bar:BUART:rx_state_0\/main_9
Capture Clock  : \Code_Bar:BUART:rx_state_0\/clock_0
Path slack     : 3240379p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240379  RISE       1
\Code_Bar:BUART:rx_state_0\/main_9         macrocell98   4171   6111  3240379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_6
Path End       : \Code_Bar:BUART:rx_state_0\/main_7
Capture Clock  : \Code_Bar:BUART:rx_state_0\/clock_0
Path slack     : 3240388p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240388  RISE       1
\Code_Bar:BUART:rx_state_0\/main_7         macrocell98   4162   6102  3240388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_5
Path End       : \Code_Bar:BUART:rx_state_0\/main_8
Capture Clock  : \Code_Bar:BUART:rx_state_0\/clock_0
Path slack     : 3240402p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240402  RISE       1
\Code_Bar:BUART:rx_state_0\/main_8         macrocell98   4148   6088  3240402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \Code_Bar:BUART:rx_state_0\/main_5
Capture Clock  : \Code_Bar:BUART:rx_state_0\/clock_0
Path slack     : 3240709p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell104        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_1/q                          macrocell104   1250   1250  3236426  RISE       1
\Code_Bar:BUART:rx_state_0\/main_5  macrocell98    4531   5781  3240709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : \Code_Bar:BUART:rx_status_3\/main_5
Capture Clock  : \Code_Bar:BUART:rx_status_3\/clock_0
Path slack     : 3240709p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell104        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_1/q                           macrocell104   1250   1250  3236426  RISE       1
\Code_Bar:BUART:rx_status_3\/main_5  macrocell106   4531   5781  3240709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_status_3\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_last\/q
Path End       : \Code_Bar:BUART:rx_state_2\/main_5
Capture Clock  : \Code_Bar:BUART:rx_state_2\/clock_0
Path slack     : 3240836p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5654
-------------------------------------   ---- 
End-of-path arrival time (ps)           5654
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_last\/clock_0                           macrocell107        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_last\/q          macrocell107   1250   1250  3240836  RISE       1
\Code_Bar:BUART:rx_state_2\/main_5  macrocell101   4404   5654  3240836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_0\/q
Path End       : \Code_Bar:BUART:rx_load_fifo\/main_1
Capture Clock  : \Code_Bar:BUART:rx_load_fifo\/clock_0
Path slack     : 3240948p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_0\/q         macrocell98   1250   1250  3233716  RISE       1
\Code_Bar:BUART:rx_load_fifo\/main_1  macrocell99   4292   5542  3240948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_load_fifo\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_0\/q
Path End       : \Code_Bar:BUART:rx_state_3\/main_1
Capture Clock  : \Code_Bar:BUART:rx_state_3\/clock_0
Path slack     : 3240948p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_0\/q       macrocell98    1250   1250  3233716  RISE       1
\Code_Bar:BUART:rx_state_3\/main_1  macrocell100   4292   5542  3240948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_0\/q
Path End       : \Code_Bar:BUART:rx_state_2\/main_1
Capture Clock  : \Code_Bar:BUART:rx_state_2\/clock_0
Path slack     : 3240948p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5542
-------------------------------------   ---- 
End-of-path arrival time (ps)           5542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_0\/q       macrocell98    1250   1250  3233716  RISE       1
\Code_Bar:BUART:rx_state_2\/main_1  macrocell101   4292   5542  3240948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Code_Bar:BUART:tx_bitclk\/main_0
Capture Clock  : \Code_Bar:BUART:tx_bitclk\/clock_0
Path slack     : 3241078p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell8   2510   2510  3231400  RISE       1
\Code_Bar:BUART:tx_bitclk\/main_0                 macrocell96     2902   5412  3241078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_bitclk\/clock_0                         macrocell96         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_2\/q
Path End       : \Code_Bar:BUART:rx_state_0\/main_4
Capture Clock  : \Code_Bar:BUART:rx_state_0\/clock_0
Path slack     : 3241093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_2\/q       macrocell101   1250   1250  3232212  RISE       1
\Code_Bar:BUART:rx_state_0\/main_4  macrocell98    4147   5397  3241093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_2\/q
Path End       : \Code_Bar:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Code_Bar:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_2\/q               macrocell101   1250   1250  3232212  RISE       1
\Code_Bar:BUART:rx_state_stop1_reg\/main_3  macrocell103   4147   5397  3241093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_stop1_reg\/clock_0                macrocell103        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_2\/q
Path End       : \Code_Bar:BUART:rx_status_3\/main_4
Capture Clock  : \Code_Bar:BUART:rx_status_3\/clock_0
Path slack     : 3241093p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5397
-------------------------------------   ---- 
End-of-path arrival time (ps)           5397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_2\/q        macrocell101   1250   1250  3232212  RISE       1
\Code_Bar:BUART:rx_status_3\/main_4  macrocell106   4147   5397  3241093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_status_3\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_3\/q
Path End       : \Code_Bar:BUART:rx_state_0\/main_3
Capture Clock  : \Code_Bar:BUART:rx_state_0\/clock_0
Path slack     : 3241268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_3\/q       macrocell100   1250   1250  3232386  RISE       1
\Code_Bar:BUART:rx_state_0\/main_3  macrocell98    3972   5222  3241268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_3\/q
Path End       : \Code_Bar:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Code_Bar:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_3\/q               macrocell100   1250   1250  3232386  RISE       1
\Code_Bar:BUART:rx_state_stop1_reg\/main_2  macrocell103   3972   5222  3241268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_stop1_reg\/clock_0                macrocell103        0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_3\/q
Path End       : \Code_Bar:BUART:rx_status_3\/main_3
Capture Clock  : \Code_Bar:BUART:rx_status_3\/clock_0
Path slack     : 3241268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_3\/q        macrocell100   1250   1250  3232386  RISE       1
\Code_Bar:BUART:rx_status_3\/main_3  macrocell106   3972   5222  3241268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_status_3\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_0\/q
Path End       : \Code_Bar:BUART:tx_state_1\/main_1
Capture Clock  : \Code_Bar:BUART:tx_state_1\/clock_0
Path slack     : 3241312p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_0\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_0\/q       macrocell94   1250   1250  3232439  RISE       1
\Code_Bar:BUART:tx_state_1\/main_1  macrocell93   3928   5178  3241312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_1\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_0\/q
Path End       : \Code_Bar:BUART:tx_state_0\/main_1
Capture Clock  : \Code_Bar:BUART:tx_state_0\/clock_0
Path slack     : 3241312p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5178
-------------------------------------   ---- 
End-of-path arrival time (ps)           5178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_0\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_0\/q       macrocell94   1250   1250  3232439  RISE       1
\Code_Bar:BUART:tx_state_0\/main_1  macrocell94   3928   5178  3241312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_0\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_2
Path End       : \Code_Bar:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Code_Bar:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241628p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  3239963  RISE       1
\Code_Bar:BUART:rx_bitclk_enable\/main_0   macrocell102   2922   4862  3241628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_0
Path End       : \Code_Bar:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Code_Bar:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  3241634  RISE       1
\Code_Bar:BUART:rx_bitclk_enable\/main_2   macrocell102   2916   4856  3241634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_0\/q
Path End       : \Code_Bar:BUART:txn\/main_2
Capture Clock  : \Code_Bar:BUART:txn\/clock_0
Path slack     : 3241723p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_0\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_0\/q  macrocell94   1250   1250  3232439  RISE       1
\Code_Bar:BUART:txn\/main_2    macrocell92   3517   4767  3241723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:txn\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_0\/q
Path End       : \Code_Bar:BUART:tx_state_2\/main_1
Capture Clock  : \Code_Bar:BUART:tx_state_2\/clock_0
Path slack     : 3241723p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4767
-------------------------------------   ---- 
End-of-path arrival time (ps)           4767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_0\/clock_0                        macrocell94         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_0\/q       macrocell94   1250   1250  3232439  RISE       1
\Code_Bar:BUART:tx_state_2\/main_1  macrocell95   3517   4767  3241723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_6
Path End       : \Code_Bar:BUART:rx_load_fifo\/main_5
Capture Clock  : \Code_Bar:BUART:rx_load_fifo\/clock_0
Path slack     : 3241882p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3240388  RISE       1
\Code_Bar:BUART:rx_load_fifo\/main_5       macrocell99   2668   4608  3241882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_load_fifo\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_6
Path End       : \Code_Bar:BUART:rx_state_3\/main_5
Capture Clock  : \Code_Bar:BUART:rx_state_3\/clock_0
Path slack     : 3241882p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  3240388  RISE       1
\Code_Bar:BUART:rx_state_3\/main_5         macrocell100   2668   4608  3241882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_6
Path End       : \Code_Bar:BUART:rx_state_2\/main_6
Capture Clock  : \Code_Bar:BUART:rx_state_2\/clock_0
Path slack     : 3241882p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4608
-------------------------------------   ---- 
End-of-path arrival time (ps)           4608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_6  count7cell     1940   1940  3240388  RISE       1
\Code_Bar:BUART:rx_state_2\/main_6         macrocell101   2668   4608  3241882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_5
Path End       : \Code_Bar:BUART:rx_load_fifo\/main_6
Capture Clock  : \Code_Bar:BUART:rx_load_fifo\/clock_0
Path slack     : 3241888p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3240402  RISE       1
\Code_Bar:BUART:rx_load_fifo\/main_6       macrocell99   2662   4602  3241888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_load_fifo\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_5
Path End       : \Code_Bar:BUART:rx_state_3\/main_6
Capture Clock  : \Code_Bar:BUART:rx_state_3\/clock_0
Path slack     : 3241888p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  3240402  RISE       1
\Code_Bar:BUART:rx_state_3\/main_6         macrocell100   2662   4602  3241888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_5
Path End       : \Code_Bar:BUART:rx_state_2\/main_7
Capture Clock  : \Code_Bar:BUART:rx_state_2\/clock_0
Path slack     : 3241888p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_5  count7cell     1940   1940  3240402  RISE       1
\Code_Bar:BUART:rx_state_2\/main_7         macrocell101   2662   4602  3241888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_4
Path End       : \Code_Bar:BUART:rx_load_fifo\/main_7
Capture Clock  : \Code_Bar:BUART:rx_load_fifo\/clock_0
Path slack     : 3241893p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3240379  RISE       1
\Code_Bar:BUART:rx_load_fifo\/main_7       macrocell99   2657   4597  3241893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_load_fifo\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_4
Path End       : \Code_Bar:BUART:rx_state_3\/main_7
Capture Clock  : \Code_Bar:BUART:rx_state_3\/clock_0
Path slack     : 3241893p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  3240379  RISE       1
\Code_Bar:BUART:rx_state_3\/main_7         macrocell100   2657   4597  3241893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:sRX:RxBitCounter\/count_4
Path End       : \Code_Bar:BUART:rx_state_2\/main_8
Capture Clock  : \Code_Bar:BUART:rx_state_2\/clock_0
Path slack     : 3241893p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4597
-------------------------------------   ---- 
End-of-path arrival time (ps)           4597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:sRX:RxBitCounter\/count_4  count7cell     1940   1940  3240379  RISE       1
\Code_Bar:BUART:rx_state_2\/main_8         macrocell101   2657   4597  3241893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_bitclk_enable\/q
Path End       : \Code_Bar:BUART:rx_state_0\/main_2
Capture Clock  : \Code_Bar:BUART:rx_state_0\/clock_0
Path slack     : 3242005p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_bitclk_enable\/q  macrocell102   1250   1250  3238589  RISE       1
\Code_Bar:BUART:rx_state_0\/main_2   macrocell98    3235   4485  3242005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_bitclk_enable\/q
Path End       : \Code_Bar:BUART:rx_status_3\/main_2
Capture Clock  : \Code_Bar:BUART:rx_status_3\/clock_0
Path slack     : 3242005p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_bitclk_enable\/q  macrocell102   1250   1250  3238589  RISE       1
\Code_Bar:BUART:rx_status_3\/main_2  macrocell106   3235   4485  3242005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_status_3\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_bitclk_enable\/q
Path End       : \Code_Bar:BUART:rx_load_fifo\/main_2
Capture Clock  : \Code_Bar:BUART:rx_load_fifo\/clock_0
Path slack     : 3242010p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_bitclk_enable\/q   macrocell102   1250   1250  3238589  RISE       1
\Code_Bar:BUART:rx_load_fifo\/main_2  macrocell99    3230   4480  3242010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_load_fifo\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_bitclk_enable\/q
Path End       : \Code_Bar:BUART:rx_state_3\/main_2
Capture Clock  : \Code_Bar:BUART:rx_state_3\/clock_0
Path slack     : 3242010p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_bitclk_enable\/q  macrocell102   1250   1250  3238589  RISE       1
\Code_Bar:BUART:rx_state_3\/main_2   macrocell100   3230   4480  3242010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_bitclk_enable\/q
Path End       : \Code_Bar:BUART:rx_state_2\/main_2
Capture Clock  : \Code_Bar:BUART:rx_state_2\/clock_0
Path slack     : 3242010p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_bitclk_enable\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_bitclk_enable\/q  macrocell102   1250   1250  3238589  RISE       1
\Code_Bar:BUART:rx_state_2\/main_2   macrocell101   3230   4480  3242010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \Code_Bar:BUART:rx_state_0\/main_6
Capture Clock  : \Code_Bar:BUART:rx_state_0\/clock_0
Path slack     : 3242027p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q                          macrocell105   1250   1250  3237341  RISE       1
\Code_Bar:BUART:rx_state_0\/main_6  macrocell98    3213   4463  3242027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : \Code_Bar:BUART:rx_status_3\/main_6
Capture Clock  : \Code_Bar:BUART:rx_status_3\/clock_0
Path slack     : 3242027p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q                           macrocell105   1250   1250  3237341  RISE       1
\Code_Bar:BUART:rx_status_3\/main_6  macrocell106   3213   4463  3242027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_status_3\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_1/q
Path End       : MODIN9_1/main_2
Capture Clock  : MODIN9_1/clock_0
Path slack     : 3242027p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell104        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
MODIN9_1/q       macrocell104   1250   1250  3236426  RISE       1
MODIN9_1/main_2  macrocell104   3213   4463  3242027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:txn\/q
Path End       : \Code_Bar:BUART:txn\/main_0
Capture Clock  : \Code_Bar:BUART:txn\/clock_0
Path slack     : 3242043p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:txn\/clock_0                               macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:txn\/q       macrocell92   1250   1250  3242043  RISE       1
\Code_Bar:BUART:txn\/main_0  macrocell92   3197   4447  3242043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:txn\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_ctrl_mark_last\/q
Path End       : \Code_Bar:BUART:rx_state_0\/main_0
Capture Clock  : \Code_Bar:BUART:rx_state_0\/clock_0
Path slack     : 3242317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_ctrl_mark_last\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_ctrl_mark_last\/q  macrocell97   1250   1250  3233435  RISE       1
\Code_Bar:BUART:rx_state_0\/main_0    macrocell98   2923   4173  3242317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_ctrl_mark_last\/q
Path End       : \Code_Bar:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Code_Bar:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_ctrl_mark_last\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_ctrl_mark_last\/q        macrocell97    1250   1250  3233435  RISE       1
\Code_Bar:BUART:rx_state_stop1_reg\/main_0  macrocell103   2923   4173  3242317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_stop1_reg\/clock_0                macrocell103        0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_ctrl_mark_last\/q
Path End       : \Code_Bar:BUART:rx_status_3\/main_0
Capture Clock  : \Code_Bar:BUART:rx_status_3\/clock_0
Path slack     : 3242317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_ctrl_mark_last\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_ctrl_mark_last\/q  macrocell97    1250   1250  3233435  RISE       1
\Code_Bar:BUART:rx_status_3\/main_0   macrocell106   2923   4173  3242317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_status_3\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_ctrl_mark_last\/q
Path End       : \Code_Bar:BUART:rx_load_fifo\/main_0
Capture Clock  : \Code_Bar:BUART:rx_load_fifo\/clock_0
Path slack     : 3242333p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_ctrl_mark_last\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_ctrl_mark_last\/q  macrocell97   1250   1250  3233435  RISE       1
\Code_Bar:BUART:rx_load_fifo\/main_0  macrocell99   2907   4157  3242333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_load_fifo\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_ctrl_mark_last\/q
Path End       : \Code_Bar:BUART:rx_state_3\/main_0
Capture Clock  : \Code_Bar:BUART:rx_state_3\/clock_0
Path slack     : 3242333p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_ctrl_mark_last\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_ctrl_mark_last\/q  macrocell97    1250   1250  3233435  RISE       1
\Code_Bar:BUART:rx_state_3\/main_0    macrocell100   2907   4157  3242333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_ctrl_mark_last\/q
Path End       : \Code_Bar:BUART:rx_state_2\/main_0
Capture Clock  : \Code_Bar:BUART:rx_state_2\/clock_0
Path slack     : 3242333p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_ctrl_mark_last\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_ctrl_mark_last\/q  macrocell97    1250   1250  3233435  RISE       1
\Code_Bar:BUART:rx_state_2\/main_0    macrocell101   2907   4157  3242333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_1\/q
Path End       : \Code_Bar:BUART:txn\/main_1
Capture Clock  : \Code_Bar:BUART:txn\/clock_0
Path slack     : 3242356p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_1\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_1\/q  macrocell93   1250   1250  3233086  RISE       1
\Code_Bar:BUART:txn\/main_1    macrocell92   2884   4134  3242356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:txn\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_1\/q
Path End       : \Code_Bar:BUART:tx_state_2\/main_0
Capture Clock  : \Code_Bar:BUART:tx_state_2\/clock_0
Path slack     : 3242356p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4134
-------------------------------------   ---- 
End-of-path arrival time (ps)           4134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_1\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_1\/q       macrocell93   1250   1250  3233086  RISE       1
\Code_Bar:BUART:tx_state_2\/main_0  macrocell95   2884   4134  3242356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_1\/q
Path End       : \Code_Bar:BUART:tx_state_1\/main_0
Capture Clock  : \Code_Bar:BUART:tx_state_1\/clock_0
Path slack     : 3242368p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_1\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_1\/q       macrocell93   1250   1250  3233086  RISE       1
\Code_Bar:BUART:tx_state_1\/main_0  macrocell93   2872   4122  3242368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_1\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_1\/q
Path End       : \Code_Bar:BUART:tx_state_0\/main_0
Capture Clock  : \Code_Bar:BUART:tx_state_0\/clock_0
Path slack     : 3242368p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4122
-------------------------------------   ---- 
End-of-path arrival time (ps)           4122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_1\/clock_0                        macrocell93         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_1\/q       macrocell93   1250   1250  3233086  RISE       1
\Code_Bar:BUART:tx_state_0\/main_0  macrocell94   2872   4122  3242368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_0\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_2\/q
Path End       : \Code_Bar:BUART:tx_state_1\/main_2
Capture Clock  : \Code_Bar:BUART:tx_state_1\/clock_0
Path slack     : 3242433p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_2\/q       macrocell95   1250   1250  3233154  RISE       1
\Code_Bar:BUART:tx_state_1\/main_2  macrocell93   2807   4057  3242433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_1\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_2\/q
Path End       : \Code_Bar:BUART:tx_state_0\/main_3
Capture Clock  : \Code_Bar:BUART:tx_state_0\/clock_0
Path slack     : 3242433p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_2\/q       macrocell95   1250   1250  3233154  RISE       1
\Code_Bar:BUART:tx_state_0\/main_3  macrocell94   2807   4057  3242433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_0\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_2\/q
Path End       : \Code_Bar:BUART:txn\/main_4
Capture Clock  : \Code_Bar:BUART:txn\/clock_0
Path slack     : 3242446p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_2\/q  macrocell95   1250   1250  3233154  RISE       1
\Code_Bar:BUART:txn\/main_4    macrocell92   2794   4044  3242446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:txn\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_state_2\/q
Path End       : \Code_Bar:BUART:tx_state_2\/main_2
Capture Clock  : \Code_Bar:BUART:tx_state_2\/clock_0
Path slack     : 3242446p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_2\/clock_0                        macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_state_2\/q       macrocell95   1250   1250  3233154  RISE       1
\Code_Bar:BUART:tx_state_2\/main_2  macrocell95   2794   4044  3242446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_2\/q
Path End       : \Code_Bar:BUART:rx_load_fifo\/main_4
Capture Clock  : \Code_Bar:BUART:rx_load_fifo\/clock_0
Path slack     : 3242596p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_2\/q         macrocell101   1250   1250  3232212  RISE       1
\Code_Bar:BUART:rx_load_fifo\/main_4  macrocell99    2644   3894  3242596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_load_fifo\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_2\/q
Path End       : \Code_Bar:BUART:rx_state_3\/main_4
Capture Clock  : \Code_Bar:BUART:rx_state_3\/clock_0
Path slack     : 3242596p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_2\/q       macrocell101   1250   1250  3232212  RISE       1
\Code_Bar:BUART:rx_state_3\/main_4  macrocell100   2644   3894  3242596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_2\/q
Path End       : \Code_Bar:BUART:rx_state_2\/main_4
Capture Clock  : \Code_Bar:BUART:rx_state_2\/clock_0
Path slack     : 3242596p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_2\/q       macrocell101   1250   1250  3232212  RISE       1
\Code_Bar:BUART:rx_state_2\/main_4  macrocell101   2644   3894  3242596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_0\/q
Path End       : \Code_Bar:BUART:rx_state_0\/main_1
Capture Clock  : \Code_Bar:BUART:rx_state_0\/clock_0
Path slack     : 3242597p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_0\/q       macrocell98   1250   1250  3233716  RISE       1
\Code_Bar:BUART:rx_state_0\/main_1  macrocell98   2643   3893  3242597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_0\/q
Path End       : \Code_Bar:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Code_Bar:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242597p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_0\/q               macrocell98    1250   1250  3233716  RISE       1
\Code_Bar:BUART:rx_state_stop1_reg\/main_1  macrocell103   2643   3893  3242597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_stop1_reg\/clock_0                macrocell103        0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_0\/q
Path End       : \Code_Bar:BUART:rx_status_3\/main_1
Capture Clock  : \Code_Bar:BUART:rx_status_3\/clock_0
Path slack     : 3242597p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3893
-------------------------------------   ---- 
End-of-path arrival time (ps)           3893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_0\/clock_0                        macrocell98         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_0\/q        macrocell98    1250   1250  3233716  RISE       1
\Code_Bar:BUART:rx_status_3\/main_1  macrocell106   2643   3893  3242597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_status_3\/clock_0                       macrocell106        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_bitclk\/q
Path End       : \Code_Bar:BUART:txn\/main_5
Capture Clock  : \Code_Bar:BUART:txn\/clock_0
Path slack     : 3242631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_bitclk\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_bitclk\/q  macrocell96   1250   1250  3233355  RISE       1
\Code_Bar:BUART:txn\/main_5   macrocell92   2609   3859  3242631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:txn\/clock_0                               macrocell92         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_bitclk\/q
Path End       : \Code_Bar:BUART:tx_state_2\/main_3
Capture Clock  : \Code_Bar:BUART:tx_state_2\/clock_0
Path slack     : 3242631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_bitclk\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_bitclk\/q        macrocell96   1250   1250  3233355  RISE       1
\Code_Bar:BUART:tx_state_2\/main_3  macrocell95   2609   3859  3242631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_2\/clock_0                        macrocell95         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_bitclk\/q
Path End       : \Code_Bar:BUART:tx_state_1\/main_3
Capture Clock  : \Code_Bar:BUART:tx_state_1\/clock_0
Path slack     : 3242636p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_bitclk\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_bitclk\/q        macrocell96   1250   1250  3233355  RISE       1
\Code_Bar:BUART:tx_state_1\/main_3  macrocell93   2604   3854  3242636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_1\/clock_0                        macrocell93         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:tx_bitclk\/q
Path End       : \Code_Bar:BUART:tx_state_0\/main_4
Capture Clock  : \Code_Bar:BUART:tx_state_0\/clock_0
Path slack     : 3242636p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_bitclk\/clock_0                         macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Code_Bar:BUART:tx_bitclk\/q        macrocell96   1250   1250  3233355  RISE       1
\Code_Bar:BUART:tx_state_0\/main_4  macrocell94   2604   3854  3242636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:tx_state_0\/clock_0                        macrocell94         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_status_3\/q
Path End       : \Code_Bar:BUART:sRX:RxSts\/status_3
Capture Clock  : \Code_Bar:BUART:sRX:RxSts\/clock
Path slack     : 3242780p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6720
-------------------------------------   ---- 
End-of-path arrival time (ps)           6720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_status_3\/clock_0                       macrocell106        0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_status_3\/q       macrocell106   1250   1250  3242780  RISE       1
\Code_Bar:BUART:sRX:RxSts\/status_3  statusicell6   5470   6720  3242780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:sRX:RxSts\/clock                           statusicell6        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_3\/q
Path End       : \Code_Bar:BUART:rx_load_fifo\/main_3
Capture Clock  : \Code_Bar:BUART:rx_load_fifo\/clock_0
Path slack     : 3242929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_3\/q         macrocell100   1250   1250  3232386  RISE       1
\Code_Bar:BUART:rx_load_fifo\/main_3  macrocell99    2311   3561  3242929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_load_fifo\/clock_0                      macrocell99         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_3\/q
Path End       : \Code_Bar:BUART:rx_state_3\/main_3
Capture Clock  : \Code_Bar:BUART:rx_state_3\/clock_0
Path slack     : 3242929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_3\/q       macrocell100   1250   1250  3232386  RISE       1
\Code_Bar:BUART:rx_state_3\/main_3  macrocell100   2311   3561  3242929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Code_Bar:BUART:rx_state_3\/q
Path End       : \Code_Bar:BUART:rx_state_2\/main_3
Capture Clock  : \Code_Bar:BUART:rx_state_2\/clock_0
Path slack     : 3242929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_3\/clock_0                        macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\Code_Bar:BUART:rx_state_3\/q       macrocell100   1250   1250  3232386  RISE       1
\Code_Bar:BUART:rx_state_2\/main_3  macrocell101   2311   3561  3242929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Code_Bar:BUART:rx_state_2\/clock_0                        macrocell101        0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_1/main_3
Capture Clock  : MODIN9_1/clock_0
Path slack     : 3242943p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell105   1250   1250  3237341  RISE       1
MODIN9_1/main_3  macrocell104   2297   3547  3242943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_1/clock_0                                           macrocell104        0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN9_0/q
Path End       : MODIN9_0/main_2
Capture Clock  : MODIN9_0/clock_0
Path slack     : 3242943p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (Code_Bar_IntClock:R#1 vs. Code_Bar_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell105        0      0  RISE       1

Data path
pin name         model name    delay     AT    slack  edge  Fanout
---------------  ------------  -----  -----  -------  ----  ------
MODIN9_0/q       macrocell105   1250   1250  3237341  RISE       1
MODIN9_0/main_2  macrocell105   2297   3547  3242943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN9_0/clock_0                                           macrocell105        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Pump_AL:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Pump_AL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21713196p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14128
-------------------------------------   ----- 
End-of-path arrival time (ps)           14128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   2510   2510  21713196  RISE       1
\Pump_AL:BUART:tx_bitclk_enable_pre\/main_0      macrocell3      2288   4798  21713196  RISE       1
\Pump_AL:BUART:tx_bitclk_enable_pre\/q           macrocell3      3350   8148  21713196  RISE       1
\Pump_AL:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell1   5980  14128  21713196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump_AL:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Pump_AL:BUART:sRX:RxBitCounter\/clock
Path slack     : 21713199p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -5360
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14774
-------------------------------------   ----- 
End-of-path arrival time (ps)           14774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_ctrl_mark_last\/q     macrocell61   1250   1250  21713199  RISE       1
\Pump_AL:BUART:rx_counter_load\/main_0  macrocell6    7316   8566  21713199  RISE       1
\Pump_AL:BUART:rx_counter_load\/q       macrocell6    3350  11916  21713199  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/load   count7cell    2858  14774  21713199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_1\/q
Path End       : \Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 21715238p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11906
-------------------------------------   ----- 
End-of-path arrival time (ps)           11906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_1\/q                      macrocell57     1250   1250  21715238  RISE       1
\Pump_AL:BUART:counter_load_not\/main_0           macrocell2      4994   6244  21715238  RISE       1
\Pump_AL:BUART:counter_load_not\/q                macrocell2      3350   9594  21715238  RISE       1
\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2311  11906  21715238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_0\/q
Path End       : \Pump_AL:BUART:sTX:TxSts\/status_0
Capture Clock  : \Pump_AL:BUART:sTX:TxSts\/clock
Path slack     : 21718693p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14141
-------------------------------------   ----- 
End-of-path arrival time (ps)           14141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_0\/q        macrocell58    1250   1250  21716145  RISE       1
\Pump_AL:BUART:tx_status_0\/main_1  macrocell4     7275   8525  21718693  RISE       1
\Pump_AL:BUART:tx_status_0\/q       macrocell4     3350  11875  21718693  RISE       1
\Pump_AL:BUART:sTX:TxSts\/status_0  statusicell1   2266  14141  21718693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:TxSts\/clock                            statusicell1        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump_AL:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Pump_AL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21718762p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8562
-------------------------------------   ---- 
End-of-path arrival time (ps)           8562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_ctrl_mark_last\/q         macrocell61     1250   1250  21713199  RISE       1
\Pump_AL:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7312   8562  21718762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_0\/q
Path End       : \Pump_AL:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Pump_AL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21718817p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8506
-------------------------------------   ---- 
End-of-path arrival time (ps)           8506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_0\/q                macrocell58     1250   1250  21716145  RISE       1
\Pump_AL:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   7256   8506  21718817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump_AL:BUART:tx_state_0\/main_2
Capture Clock  : \Pump_AL:BUART:tx_state_0\/clock_0
Path slack     : 21720208p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9615
-------------------------------------   ---- 
End-of-path arrival time (ps)           9615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  21718789  RISE       1
\Pump_AL:BUART:tx_state_0\/main_2                  macrocell58     6035   9615  21720208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_0\/q
Path End       : \Pump_AL:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Pump_AL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21720395p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6928
-------------------------------------   ---- 
End-of-path arrival time (ps)           6928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_0\/q                macrocell63     1250   1250  21715851  RISE       1
\Pump_AL:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5678   6928  21720395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Pump_AL:BUART:sRX:RxSts\/status_4
Capture Clock  : \Pump_AL:BUART:sRX:RxSts\/clock
Path slack     : 21720778p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12056
-------------------------------------   ----- 
End-of-path arrival time (ps)           12056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  21720778  RISE       1
\Pump_AL:BUART:rx_status_4\/main_1                 macrocell8      2875   6455  21720778  RISE       1
\Pump_AL:BUART:rx_status_4\/q                      macrocell8      3350   9805  21720778  RISE       1
\Pump_AL:BUART:sRX:RxSts\/status_4                 statusicell2    2251  12056  21720778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_bitclk_enable\/q
Path End       : \Pump_AL:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Pump_AL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21721067p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6256
-------------------------------------   ---- 
End-of-path arrival time (ps)           6256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_bitclk_enable\/q          macrocell67     1250   1250  21721067  RISE       1
\Pump_AL:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   5006   6256  21721067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump_AL:BUART:rx_state_0\/main_0
Capture Clock  : \Pump_AL:BUART:rx_state_0\/clock_0
Path slack     : 21721242p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  21713199  RISE       1
\Pump_AL:BUART:rx_state_0\/main_0    macrocell63   7331   8581  21721242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump_AL:BUART:rx_load_fifo\/main_0
Capture Clock  : \Pump_AL:BUART:rx_load_fifo\/clock_0
Path slack     : 21721242p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  21713199  RISE       1
\Pump_AL:BUART:rx_load_fifo\/main_0  macrocell64   7331   8581  21721242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump_AL:BUART:rx_state_3\/main_0
Capture Clock  : \Pump_AL:BUART:rx_state_3\/clock_0
Path slack     : 21721242p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  21713199  RISE       1
\Pump_AL:BUART:rx_state_3\/main_0    macrocell65   7331   8581  21721242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump_AL:BUART:rx_state_2\/main_0
Capture Clock  : \Pump_AL:BUART:rx_state_2\/clock_0
Path slack     : 21721242p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8581
-------------------------------------   ---- 
End-of-path arrival time (ps)           8581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  21713199  RISE       1
\Pump_AL:BUART:rx_state_2\/main_0    macrocell66   7331   8581  21721242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump_AL:BUART:rx_status_2\/main_0
Capture Clock  : \Pump_AL:BUART:rx_status_2\/clock_0
Path slack     : 21721254p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  21713199  RISE       1
\Pump_AL:BUART:rx_status_2\/main_0   macrocell71   7319   8569  21721254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump_AL:BUART:rx_status_3\/main_0
Capture Clock  : \Pump_AL:BUART:rx_status_3\/clock_0
Path slack     : 21721254p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_ctrl_mark_last\/q  macrocell61   1250   1250  21713199  RISE       1
\Pump_AL:BUART:rx_status_3\/main_0   macrocell72   7319   8569  21721254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump_AL:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \Pump_AL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21721254p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_ctrl_mark_last\/q         macrocell61   1250   1250  21713199  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/main_0  macrocell73   7319   8569  21721254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/clock_0                macrocell73         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump_AL:BUART:rx_parity_bit\/main_0
Capture Clock  : \Pump_AL:BUART:rx_parity_bit\/clock_0
Path slack     : 21721254p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8569
-------------------------------------   ---- 
End-of-path arrival time (ps)           8569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_ctrl_mark_last\/q   macrocell61   1250   1250  21713199  RISE       1
\Pump_AL:BUART:rx_parity_bit\/main_0  macrocell75   7319   8569  21721254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_bit\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_ctrl_mark_last\/q
Path End       : \Pump_AL:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Pump_AL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21721257p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8566
-------------------------------------   ---- 
End-of-path arrival time (ps)           8566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_ctrl_mark_last\/clock_0                  macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_ctrl_mark_last\/q        macrocell61   1250   1250  21713199  RISE       1
\Pump_AL:BUART:rx_state_stop1_reg\/main_0  macrocell68   7316   8566  21721257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_0\/q
Path End       : \Pump_AL:BUART:txn\/main_2
Capture Clock  : \Pump_AL:BUART:txn\/clock_0
Path slack     : 21721299p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8525
-------------------------------------   ---- 
End-of-path arrival time (ps)           8525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_0\/q  macrocell58   1250   1250  21716145  RISE       1
\Pump_AL:BUART:txn\/main_2    macrocell56   7275   8525  21721299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_0\/q
Path End       : \Pump_AL:BUART:tx_state_1\/main_1
Capture Clock  : \Pump_AL:BUART:tx_state_1\/clock_0
Path slack     : 21721307p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_0\/q       macrocell58   1250   1250  21716145  RISE       1
\Pump_AL:BUART:tx_state_1\/main_1  macrocell57   7267   8517  21721307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_0\/q
Path End       : \Pump_AL:BUART:tx_state_2\/main_1
Capture Clock  : \Pump_AL:BUART:tx_state_2\/clock_0
Path slack     : 21721307p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_0\/q       macrocell58   1250   1250  21716145  RISE       1
\Pump_AL:BUART:tx_state_2\/main_1  macrocell59   7267   8517  21721307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_0\/q
Path End       : \Pump_AL:BUART:tx_parity_bit\/main_2
Capture Clock  : \Pump_AL:BUART:tx_parity_bit\/clock_0
Path slack     : 21721307p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8517
-------------------------------------   ---- 
End-of-path arrival time (ps)           8517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_0\/q          macrocell58   1250   1250  21716145  RISE       1
\Pump_AL:BUART:tx_parity_bit\/main_2  macrocell62   7267   8517  21721307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_parity_bit\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_bitclk\/q
Path End       : \Pump_AL:BUART:tx_state_1\/main_3
Capture Clock  : \Pump_AL:BUART:tx_state_1\/clock_0
Path slack     : 21721588p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_bitclk\/q        macrocell60   1250   1250  21716735  RISE       1
\Pump_AL:BUART:tx_state_1\/main_3  macrocell57   6985   8235  21721588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_bitclk\/q
Path End       : \Pump_AL:BUART:tx_state_2\/main_3
Capture Clock  : \Pump_AL:BUART:tx_state_2\/clock_0
Path slack     : 21721588p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_bitclk\/q        macrocell60   1250   1250  21716735  RISE       1
\Pump_AL:BUART:tx_state_2\/main_3  macrocell59   6985   8235  21721588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_bitclk\/q
Path End       : \Pump_AL:BUART:tx_parity_bit\/main_4
Capture Clock  : \Pump_AL:BUART:tx_parity_bit\/clock_0
Path slack     : 21721588p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_bitclk\/q           macrocell60   1250   1250  21716735  RISE       1
\Pump_AL:BUART:tx_parity_bit\/main_4  macrocell62   6985   8235  21721588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_parity_bit\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_bitclk\/q
Path End       : \Pump_AL:BUART:txn\/main_5
Capture Clock  : \Pump_AL:BUART:txn\/clock_0
Path slack     : 21722127p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7696
-------------------------------------   ---- 
End-of-path arrival time (ps)           7696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_bitclk\/q  macrocell60   1250   1250  21716735  RISE       1
\Pump_AL:BUART:txn\/main_5   macrocell56   6446   7696  21722127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_2\/q
Path End       : \Pump_AL:BUART:tx_state_0\/main_3
Capture Clock  : \Pump_AL:BUART:tx_state_0\/clock_0
Path slack     : 21722215p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7609
-------------------------------------   ---- 
End-of-path arrival time (ps)           7609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_2\/q       macrocell59   1250   1250  21715514  RISE       1
\Pump_AL:BUART:tx_state_0\/main_3  macrocell58   6359   7609  21722215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_1\/q
Path End       : \Pump_AL:BUART:tx_state_0\/main_0
Capture Clock  : \Pump_AL:BUART:tx_state_0\/clock_0
Path slack     : 21722253p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_1\/q       macrocell57   1250   1250  21715238  RISE       1
\Pump_AL:BUART:tx_state_0\/main_0  macrocell58   6321   7571  21722253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_0\/q
Path End       : \Pump_AL:BUART:rx_state_0\/main_1
Capture Clock  : \Pump_AL:BUART:rx_state_0\/clock_0
Path slack     : 21722913p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_0\/q       macrocell63   1250   1250  21715851  RISE       1
\Pump_AL:BUART:rx_state_0\/main_1  macrocell63   5661   6911  21722913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_0\/q
Path End       : \Pump_AL:BUART:rx_load_fifo\/main_1
Capture Clock  : \Pump_AL:BUART:rx_load_fifo\/clock_0
Path slack     : 21722913p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_0\/q         macrocell63   1250   1250  21715851  RISE       1
\Pump_AL:BUART:rx_load_fifo\/main_1  macrocell64   5661   6911  21722913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_0\/q
Path End       : \Pump_AL:BUART:rx_state_3\/main_1
Capture Clock  : \Pump_AL:BUART:rx_state_3\/clock_0
Path slack     : 21722913p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_0\/q       macrocell63   1250   1250  21715851  RISE       1
\Pump_AL:BUART:rx_state_3\/main_1  macrocell65   5661   6911  21722913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_0\/q
Path End       : \Pump_AL:BUART:rx_state_2\/main_1
Capture Clock  : \Pump_AL:BUART:rx_state_2\/clock_0
Path slack     : 21722913p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_0\/q       macrocell63   1250   1250  21715851  RISE       1
\Pump_AL:BUART:rx_state_2\/main_1  macrocell66   5661   6911  21722913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_1\/q
Path End       : \Pump_AL:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Pump_AL:BUART:sTX:TxShifter:u0\/clock
Path slack     : 21722959p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -6010
--------------------------------------------   -------- 
End-of-path required time (ps)                 21727323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_1\/q                macrocell57     1250   1250  21715238  RISE       1
\Pump_AL:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3115   4365  21722959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Pump_AL:BUART:txn\/main_3
Capture Clock  : \Pump_AL:BUART:txn\/clock_0
Path slack     : 21723183p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6641
-------------------------------------   ---- 
End-of-path arrival time (ps)           6641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:TxShifter:u0\/clock                     datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  21723183  RISE       1
\Pump_AL:BUART:txn\/main_3                macrocell56     2271   6641  21723183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_1
Path End       : \Pump_AL:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Pump_AL:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21723385p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21723385  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/main_1   macrocell67   4498   6438  21723385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21723385p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6438
-------------------------------------   ---- 
End-of-path arrival time (ps)           6438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21723385  RISE       1
MODIN1_0/main_1                           macrocell70   4498   6438  21723385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_2
Path End       : \Pump_AL:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Pump_AL:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21723405p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21723405  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/main_0   macrocell67   4478   6418  21723405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21723405p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6418
-------------------------------------   ---- 
End-of-path arrival time (ps)           6418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21723405  RISE       1
MODIN1_0/main_0                           macrocell70   4478   6418  21723405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_0\/q
Path End       : \Pump_AL:BUART:rx_status_2\/main_1
Capture Clock  : \Pump_AL:BUART:rx_status_2\/clock_0
Path slack     : 21723468p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_0\/q        macrocell63   1250   1250  21715851  RISE       1
\Pump_AL:BUART:rx_status_2\/main_1  macrocell71   5105   6355  21723468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_0\/q
Path End       : \Pump_AL:BUART:rx_status_3\/main_1
Capture Clock  : \Pump_AL:BUART:rx_status_3\/clock_0
Path slack     : 21723468p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_0\/q        macrocell63   1250   1250  21715851  RISE       1
\Pump_AL:BUART:rx_status_3\/main_1  macrocell72   5105   6355  21723468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_0\/q
Path End       : \Pump_AL:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \Pump_AL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21723468p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_0\/q                macrocell63   1250   1250  21715851  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/main_1  macrocell73   5105   6355  21723468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/clock_0                macrocell73         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_0\/q
Path End       : \Pump_AL:BUART:rx_parity_bit\/main_1
Capture Clock  : \Pump_AL:BUART:rx_parity_bit\/clock_0
Path slack     : 21723468p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_0\/q          macrocell63   1250   1250  21715851  RISE       1
\Pump_AL:BUART:rx_parity_bit\/main_1  macrocell75   5105   6355  21723468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_bit\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_0
Path End       : \Pump_AL:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Pump_AL:BUART:rx_bitclk_enable\/clock_0
Path slack     : 21723553p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  21723553  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/main_2   macrocell67   4330   6270  21723553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_bitclk_enable\/q
Path End       : \Pump_AL:BUART:rx_state_0\/main_2
Capture Clock  : \Pump_AL:BUART:rx_state_0\/clock_0
Path slack     : 21723554p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  21721067  RISE       1
\Pump_AL:BUART:rx_state_0\/main_2   macrocell63   5020   6270  21723554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_bitclk_enable\/q
Path End       : \Pump_AL:BUART:rx_load_fifo\/main_2
Capture Clock  : \Pump_AL:BUART:rx_load_fifo\/clock_0
Path slack     : 21723554p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_bitclk_enable\/q   macrocell67   1250   1250  21721067  RISE       1
\Pump_AL:BUART:rx_load_fifo\/main_2  macrocell64   5020   6270  21723554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_bitclk_enable\/q
Path End       : \Pump_AL:BUART:rx_state_3\/main_2
Capture Clock  : \Pump_AL:BUART:rx_state_3\/clock_0
Path slack     : 21723554p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  21721067  RISE       1
\Pump_AL:BUART:rx_state_3\/main_2   macrocell65   5020   6270  21723554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_bitclk_enable\/q
Path End       : \Pump_AL:BUART:rx_state_2\/main_2
Capture Clock  : \Pump_AL:BUART:rx_state_2\/clock_0
Path slack     : 21723554p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6270
-------------------------------------   ---- 
End-of-path arrival time (ps)           6270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  21721067  RISE       1
\Pump_AL:BUART:rx_state_2\/main_2   macrocell66   5020   6270  21723554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_0\/q
Path End       : \Pump_AL:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Pump_AL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21723909p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_0\/q               macrocell63   1250   1250  21715851  RISE       1
\Pump_AL:BUART:rx_state_stop1_reg\/main_1  macrocell68   4665   5915  21723909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_3\/q
Path End       : \Pump_AL:BUART:rx_state_0\/main_4
Capture Clock  : \Pump_AL:BUART:rx_state_0\/clock_0
Path slack     : 21724100p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_3\/q       macrocell65   1250   1250  21716620  RISE       1
\Pump_AL:BUART:rx_state_0\/main_4  macrocell63   4473   5723  21724100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_3\/q
Path End       : \Pump_AL:BUART:rx_load_fifo\/main_3
Capture Clock  : \Pump_AL:BUART:rx_load_fifo\/clock_0
Path slack     : 21724100p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_3\/q         macrocell65   1250   1250  21716620  RISE       1
\Pump_AL:BUART:rx_load_fifo\/main_3  macrocell64   4473   5723  21724100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_3\/q
Path End       : \Pump_AL:BUART:rx_state_3\/main_3
Capture Clock  : \Pump_AL:BUART:rx_state_3\/clock_0
Path slack     : 21724100p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_3\/q       macrocell65   1250   1250  21716620  RISE       1
\Pump_AL:BUART:rx_state_3\/main_3  macrocell65   4473   5723  21724100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_3\/q
Path End       : \Pump_AL:BUART:rx_state_2\/main_3
Capture Clock  : \Pump_AL:BUART:rx_state_2\/clock_0
Path slack     : 21724100p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5723
-------------------------------------   ---- 
End-of-path arrival time (ps)           5723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_3\/q       macrocell65   1250   1250  21716620  RISE       1
\Pump_AL:BUART:rx_state_2\/main_3  macrocell66   4473   5723  21724100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_2\/q
Path End       : \Pump_AL:BUART:rx_state_0\/main_5
Capture Clock  : \Pump_AL:BUART:rx_state_0\/clock_0
Path slack     : 21724134p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_2\/q       macrocell66   1250   1250  21717038  RISE       1
\Pump_AL:BUART:rx_state_0\/main_5  macrocell63   4439   5689  21724134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_2\/q
Path End       : \Pump_AL:BUART:rx_load_fifo\/main_4
Capture Clock  : \Pump_AL:BUART:rx_load_fifo\/clock_0
Path slack     : 21724134p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_2\/q         macrocell66   1250   1250  21717038  RISE       1
\Pump_AL:BUART:rx_load_fifo\/main_4  macrocell64   4439   5689  21724134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_2\/q
Path End       : \Pump_AL:BUART:rx_state_3\/main_4
Capture Clock  : \Pump_AL:BUART:rx_state_3\/clock_0
Path slack     : 21724134p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_2\/q       macrocell66   1250   1250  21717038  RISE       1
\Pump_AL:BUART:rx_state_3\/main_4  macrocell65   4439   5689  21724134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_2\/q
Path End       : \Pump_AL:BUART:rx_state_2\/main_4
Capture Clock  : \Pump_AL:BUART:rx_state_2\/clock_0
Path slack     : 21724134p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5689
-------------------------------------   ---- 
End-of-path arrival time (ps)           5689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_2\/q       macrocell66   1250   1250  21717038  RISE       1
\Pump_AL:BUART:rx_state_2\/main_4  macrocell66   4439   5689  21724134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_0\/q
Path End       : \Pump_AL:BUART:tx_state_0\/main_1
Capture Clock  : \Pump_AL:BUART:tx_state_0\/clock_0
Path slack     : 21724391p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_0\/q       macrocell58   1250   1250  21716145  RISE       1
\Pump_AL:BUART:tx_state_0\/main_1  macrocell58   4182   5432  21724391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_bitclk_enable\/q
Path End       : \Pump_AL:BUART:rx_status_2\/main_2
Capture Clock  : \Pump_AL:BUART:rx_status_2\/clock_0
Path slack     : 21724422p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  21721067  RISE       1
\Pump_AL:BUART:rx_status_2\/main_2  macrocell71   4152   5402  21724422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_bitclk_enable\/q
Path End       : \Pump_AL:BUART:rx_status_3\/main_2
Capture Clock  : \Pump_AL:BUART:rx_status_3\/clock_0
Path slack     : 21724422p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_bitclk_enable\/q  macrocell67   1250   1250  21721067  RISE       1
\Pump_AL:BUART:rx_status_3\/main_2  macrocell72   4152   5402  21724422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_bitclk_enable\/q
Path End       : \Pump_AL:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \Pump_AL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21724422p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_bitclk_enable\/q          macrocell67   1250   1250  21721067  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/main_2  macrocell73   4152   5402  21724422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/clock_0                macrocell73         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_bitclk_enable\/q
Path End       : \Pump_AL:BUART:rx_parity_bit\/main_2
Capture Clock  : \Pump_AL:BUART:rx_parity_bit\/clock_0
Path slack     : 21724422p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5402
-------------------------------------   ---- 
End-of-path arrival time (ps)           5402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_bitclk_enable\/clock_0                   macrocell67         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_bitclk_enable\/q    macrocell67   1250   1250  21721067  RISE       1
\Pump_AL:BUART:rx_parity_bit\/main_2  macrocell75   4152   5402  21724422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_bit\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21724599p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell70   1250   1250  21718364  RISE       1
MODIN1_1/main_3  macrocell69   3974   5224  21724599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_3\/q
Path End       : \Pump_AL:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Pump_AL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21724678p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_3\/q               macrocell65   1250   1250  21716620  RISE       1
\Pump_AL:BUART:rx_state_stop1_reg\/main_2  macrocell68   3896   5146  21724678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_2\/q
Path End       : \Pump_AL:BUART:rx_status_2\/main_4
Capture Clock  : \Pump_AL:BUART:rx_status_2\/clock_0
Path slack     : 21724683p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_2\/q        macrocell66   1250   1250  21717038  RISE       1
\Pump_AL:BUART:rx_status_2\/main_4  macrocell71   3890   5140  21724683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_2\/q
Path End       : \Pump_AL:BUART:rx_status_3\/main_5
Capture Clock  : \Pump_AL:BUART:rx_status_3\/clock_0
Path slack     : 21724683p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_2\/q        macrocell66   1250   1250  21717038  RISE       1
\Pump_AL:BUART:rx_status_3\/main_5  macrocell72   3890   5140  21724683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_2\/q
Path End       : \Pump_AL:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \Pump_AL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21724683p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_2\/q                macrocell66   1250   1250  21717038  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/main_5  macrocell73   3890   5140  21724683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/clock_0                macrocell73         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_2\/q
Path End       : \Pump_AL:BUART:rx_parity_bit\/main_5
Capture Clock  : \Pump_AL:BUART:rx_parity_bit\/clock_0
Path slack     : 21724683p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_2\/q          macrocell66   1250   1250  21717038  RISE       1
\Pump_AL:BUART:rx_parity_bit\/main_5  macrocell75   3890   5140  21724683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_bit\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_load_fifo\/q
Path End       : \Pump_AL:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Pump_AL:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21724721p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                 21730203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5483
-------------------------------------   ---- 
End-of-path arrival time (ps)           5483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_load_fifo\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_load_fifo\/q            macrocell64     1250   1250  21721925  RISE       1
\Pump_AL:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4233   5483  21724721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxShifter:u0\/clock                     datapathcell3       0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_bitclk\/q
Path End       : \Pump_AL:BUART:tx_state_0\/main_4
Capture Clock  : \Pump_AL:BUART:tx_state_0\/clock_0
Path slack     : 21724836p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4987
-------------------------------------   ---- 
End-of-path arrival time (ps)           4987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_bitclk\/q        macrocell60   1250   1250  21716735  RISE       1
\Pump_AL:BUART:tx_state_0\/main_4  macrocell58   3737   4987  21724836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_0\/clock_0                         macrocell58         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_last\/q
Path End       : \Pump_AL:BUART:rx_state_2\/main_5
Capture Clock  : \Pump_AL:BUART:rx_state_2\/clock_0
Path slack     : 21724891p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_last\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_last\/q          macrocell74   1250   1250  21724891  RISE       1
\Pump_AL:BUART:rx_state_2\/main_5  macrocell66   3682   4932  21724891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Pump_AL:BUART:tx_bitclk\/main_0
Capture Clock  : \Pump_AL:BUART:tx_bitclk\/clock_0
Path slack     : 21725026p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell2   2510   2510  21713196  RISE       1
\Pump_AL:BUART:tx_bitclk\/main_0                 macrocell60     2288   4798  21725026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_bitclk\/clock_0                          macrocell60         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21725037p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  21723385  RISE       1
MODIN1_1/main_1                           macrocell69   2846   4786  21725037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21725047p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4776
-------------------------------------   ---- 
End-of-path arrival time (ps)           4776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  21723405  RISE       1
MODIN1_1/main_0                           macrocell69   2836   4776  21725047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pump_AL:BUART:rx_state_0\/main_6
Capture Clock  : \Pump_AL:BUART:rx_state_0\/clock_0
Path slack     : 21725054p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21725054  RISE       1
\Pump_AL:BUART:rx_state_0\/main_6         macrocell63   2829   4769  21725054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_6
Path End       : \Pump_AL:BUART:rx_state_3\/main_5
Capture Clock  : \Pump_AL:BUART:rx_state_3\/clock_0
Path slack     : 21725054p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  21725054  RISE       1
\Pump_AL:BUART:rx_state_3\/main_5         macrocell65   2829   4769  21725054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pump_AL:BUART:rx_state_0\/main_7
Capture Clock  : \Pump_AL:BUART:rx_state_0\/clock_0
Path slack     : 21725055p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21725055  RISE       1
\Pump_AL:BUART:rx_state_0\/main_7         macrocell63   2829   4769  21725055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_5
Path End       : \Pump_AL:BUART:rx_state_3\/main_6
Capture Clock  : \Pump_AL:BUART:rx_state_3\/clock_0
Path slack     : 21725055p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  21725055  RISE       1
\Pump_AL:BUART:rx_state_3\/main_6         macrocell65   2829   4769  21725055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pump_AL:BUART:rx_state_0\/main_8
Capture Clock  : \Pump_AL:BUART:rx_state_0\/clock_0
Path slack     : 21725058p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21725058  RISE       1
\Pump_AL:BUART:rx_state_0\/main_8         macrocell63   2826   4766  21725058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_0\/clock_0                         macrocell63         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:sRX:RxBitCounter\/count_4
Path End       : \Pump_AL:BUART:rx_state_3\/main_7
Capture Clock  : \Pump_AL:BUART:rx_state_3\/clock_0
Path slack     : 21725058p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4766
-------------------------------------   ---- 
End-of-path arrival time (ps)           4766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxBitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  21725058  RISE       1
\Pump_AL:BUART:rx_state_3\/main_7         macrocell65   2826   4766  21725058  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_3\/q
Path End       : \Pump_AL:BUART:rx_status_2\/main_3
Capture Clock  : \Pump_AL:BUART:rx_status_2\/clock_0
Path slack     : 21725084p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_3\/q        macrocell65   1250   1250  21716620  RISE       1
\Pump_AL:BUART:rx_status_2\/main_3  macrocell71   3489   4739  21725084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_3\/q
Path End       : \Pump_AL:BUART:rx_status_3\/main_4
Capture Clock  : \Pump_AL:BUART:rx_status_3\/clock_0
Path slack     : 21725084p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_3\/q        macrocell65   1250   1250  21716620  RISE       1
\Pump_AL:BUART:rx_status_3\/main_4  macrocell72   3489   4739  21725084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_3\/q
Path End       : \Pump_AL:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \Pump_AL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21725084p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_3\/q                macrocell65   1250   1250  21716620  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/main_4  macrocell73   3489   4739  21725084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/clock_0                macrocell73         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_3\/q
Path End       : \Pump_AL:BUART:rx_parity_bit\/main_4
Capture Clock  : \Pump_AL:BUART:rx_parity_bit\/clock_0
Path slack     : 21725084p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4739
-------------------------------------   ---- 
End-of-path arrival time (ps)           4739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_3\/clock_0                         macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_3\/q          macrocell65   1250   1250  21716620  RISE       1
\Pump_AL:BUART:rx_parity_bit\/main_4  macrocell75   3489   4739  21725084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_bit\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_state_2\/q
Path End       : \Pump_AL:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Pump_AL:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 21725096p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_2\/clock_0                         macrocell66         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_state_2\/q               macrocell66   1250   1250  21717038  RISE       1
\Pump_AL:BUART:rx_state_stop1_reg\/main_3  macrocell68   3477   4727  21725096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_state_stop1_reg\/clock_0                 macrocell68         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:txn\/q
Path End       : \Pump_AL:BUART:txn\/main_0
Capture Clock  : \Pump_AL:BUART:txn\/clock_0
Path slack     : 21725204p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4620
-------------------------------------   ---- 
End-of-path arrival time (ps)           4620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:txn\/q       macrocell56   1250   1250  21725204  RISE       1
\Pump_AL:BUART:txn\/main_0  macrocell56   3370   4620  21725204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_1\/q
Path End       : \Pump_AL:BUART:tx_state_1\/main_0
Capture Clock  : \Pump_AL:BUART:tx_state_1\/clock_0
Path slack     : 21725462p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_1\/q       macrocell57   1250   1250  21715238  RISE       1
\Pump_AL:BUART:tx_state_1\/main_0  macrocell57   3111   4361  21725462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_1\/q
Path End       : \Pump_AL:BUART:tx_state_2\/main_0
Capture Clock  : \Pump_AL:BUART:tx_state_2\/clock_0
Path slack     : 21725462p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_1\/q       macrocell57   1250   1250  21715238  RISE       1
\Pump_AL:BUART:tx_state_2\/main_0  macrocell59   3111   4361  21725462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_1\/q
Path End       : \Pump_AL:BUART:tx_parity_bit\/main_1
Capture Clock  : \Pump_AL:BUART:tx_parity_bit\/clock_0
Path slack     : 21725462p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_1\/q          macrocell57   1250   1250  21715238  RISE       1
\Pump_AL:BUART:tx_parity_bit\/main_1  macrocell62   3111   4361  21725462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_parity_bit\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:txn\/q
Path End       : \Pump_AL:BUART:tx_parity_bit\/main_0
Capture Clock  : \Pump_AL:BUART:tx_parity_bit\/clock_0
Path slack     : 21725467p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:txn\/q                 macrocell56   1250   1250  21725204  RISE       1
\Pump_AL:BUART:tx_parity_bit\/main_0  macrocell62   3106   4356  21725467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_parity_bit\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_1\/q
Path End       : \Pump_AL:BUART:txn\/main_1
Capture Clock  : \Pump_AL:BUART:txn\/clock_0
Path slack     : 21725467p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4356
-------------------------------------   ---- 
End-of-path arrival time (ps)           4356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_1\/q  macrocell57   1250   1250  21715238  RISE       1
\Pump_AL:BUART:txn\/main_1    macrocell56   3106   4356  21725467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_2\/q
Path End       : \Pump_AL:BUART:tx_state_1\/main_2
Capture Clock  : \Pump_AL:BUART:tx_state_1\/clock_0
Path slack     : 21726027p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_2\/q       macrocell59   1250   1250  21715514  RISE       1
\Pump_AL:BUART:tx_state_1\/main_2  macrocell57   2547   3797  21726027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_1\/clock_0                         macrocell57         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_2\/q
Path End       : \Pump_AL:BUART:tx_state_2\/main_2
Capture Clock  : \Pump_AL:BUART:tx_state_2\/clock_0
Path slack     : 21726027p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_2\/q       macrocell59   1250   1250  21715514  RISE       1
\Pump_AL:BUART:tx_state_2\/main_2  macrocell59   2547   3797  21726027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_2\/q
Path End       : \Pump_AL:BUART:tx_parity_bit\/main_3
Capture Clock  : \Pump_AL:BUART:tx_parity_bit\/clock_0
Path slack     : 21726027p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_2\/q          macrocell59   1250   1250  21715514  RISE       1
\Pump_AL:BUART:tx_parity_bit\/main_3  macrocell62   2547   3797  21726027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_parity_bit\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_state_2\/q
Path End       : \Pump_AL:BUART:txn\/main_4
Capture Clock  : \Pump_AL:BUART:txn\/clock_0
Path slack     : 21726029p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3794
-------------------------------------   ---- 
End-of-path arrival time (ps)           3794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_state_2\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_state_2\/q  macrocell59   1250   1250  21715514  RISE       1
\Pump_AL:BUART:txn\/main_4    macrocell56   2544   3794  21726029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_parity_bit\/q
Path End       : \Pump_AL:BUART:tx_parity_bit\/main_5
Capture Clock  : \Pump_AL:BUART:tx_parity_bit\/clock_0
Path slack     : 21726033p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_parity_bit\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_parity_bit\/q       macrocell62   1250   1250  21726033  RISE       1
\Pump_AL:BUART:tx_parity_bit\/main_5  macrocell62   2540   3790  21726033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_parity_bit\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:tx_parity_bit\/q
Path End       : \Pump_AL:BUART:txn\/main_7
Capture Clock  : \Pump_AL:BUART:txn\/clock_0
Path slack     : 21726034p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:tx_parity_bit\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:tx_parity_bit\/q  macrocell62   1250   1250  21726033  RISE       1
\Pump_AL:BUART:txn\/main_7       macrocell56   2539   3789  21726034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:txn\/clock_0                                macrocell56         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_parity_error_pre\/q
Path End       : \Pump_AL:BUART:rx_status_2\/main_5
Capture Clock  : \Pump_AL:BUART:rx_status_2\/clock_0
Path slack     : 21726256p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/clock_0                macrocell73         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_parity_error_pre\/q  macrocell73   1250   1250  21726256  RISE       1
\Pump_AL:BUART:rx_status_2\/main_5     macrocell71   2317   3567  21726256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_2\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_parity_error_pre\/q
Path End       : \Pump_AL:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \Pump_AL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21726256p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/clock_0                macrocell73         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_parity_error_pre\/q       macrocell73   1250   1250  21726256  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/main_6  macrocell73   2317   3567  21726256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/clock_0                macrocell73         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 21726259p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell70         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell70   1250   1250  21718364  RISE       1
MODIN1_0/main_2  macrocell70   2315   3565  21726259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell70         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_parity_bit\/q
Path End       : \Pump_AL:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \Pump_AL:BUART:rx_parity_error_pre\/clock_0
Path slack     : 21726263p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_bit\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_parity_bit\/q             macrocell75   1250   1250  21726263  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/main_7  macrocell73   2310   3560  21726263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_error_pre\/clock_0                macrocell73         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_parity_bit\/q
Path End       : \Pump_AL:BUART:rx_parity_bit\/main_6
Capture Clock  : \Pump_AL:BUART:rx_parity_bit\/clock_0
Path slack     : 21726263p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_bit\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_parity_bit\/q       macrocell75   1250   1250  21726263  RISE       1
\Pump_AL:BUART:rx_parity_bit\/main_6  macrocell75   2310   3560  21726263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_parity_bit\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 21726290p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 21729823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell69         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell69   1250   1250  21720055  RISE       1
MODIN1_1/main_2  macrocell69   2284   3534  21726290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell69         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_status_2\/q
Path End       : \Pump_AL:BUART:sRX:RxSts\/status_2
Capture Clock  : \Pump_AL:BUART:sRX:RxSts\/clock
Path slack     : 21728712p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_2\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_status_2\/q       macrocell71    1250   1250  21728712  RISE       1
\Pump_AL:BUART:sRX:RxSts\/status_2  statusicell2   2871   4121  21728712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pump_AL:BUART:rx_status_3\/q
Path End       : \Pump_AL:BUART:sRX:RxSts\/status_3
Capture Clock  : \Pump_AL:BUART:sRX:RxSts\/clock
Path slack     : 21728715p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   21733333
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 21732833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:rx_status_3\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name    delay     AT     slack  edge  Fanout
----------------------------------  ------------  -----  -----  --------  ----  ------
\Pump_AL:BUART:rx_status_3\/q       macrocell72    1250   1250  21728715  RISE       1
\Pump_AL:BUART:sRX:RxSts\/status_3  statusicell2   2869   4119  21728715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Pump_AL:BUART:sRX:RxSts\/clock                            statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

