

================================================================
== Vitis HLS Report for 'create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s'
================================================================
* Date:           Tue Oct 18 21:03:05 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.664 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6754|     6754|  67.540 us|  67.540 us|  6754|  6754|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pixel_channel  |     6752|     6752|         2|          1|          1|  6752|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%channel = alloca i32 1"   --->   Operation 5 'alloca' 'channel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pixel_counter = alloca i32 1"   --->   Operation 6 'alloca' 'pixel_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%col_ptr = alloca i32 1"   --->   Operation 7 'alloca' 'col_ptr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_32_feature_map_stream124, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%line_buffer_0 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 11 'alloca' 'line_buffer_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%line_buffer_1 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 12 'alloca' 'line_buffer_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%line_buffer_0_1 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 13 'alloca' 'line_buffer_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%line_buffer_1_1 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 14 'alloca' 'line_buffer_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%line_buffer_0_2 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 15 'alloca' 'line_buffer_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%line_buffer_1_2 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 16 'alloca' 'line_buffer_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%line_buffer_0_3 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 17 'alloca' 'line_buffer_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%line_buffer_1_3 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 18 'alloca' 'line_buffer_1_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%line_buffer_0_4 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 19 'alloca' 'line_buffer_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%line_buffer_1_4 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 20 'alloca' 'line_buffer_1_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%line_buffer_0_5 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 21 'alloca' 'line_buffer_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%line_buffer_1_5 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 22 'alloca' 'line_buffer_1_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%line_buffer_0_6 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 23 'alloca' 'line_buffer_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%line_buffer_1_6 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 24 'alloca' 'line_buffer_1_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%line_buffer_0_7 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 25 'alloca' 'line_buffer_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%line_buffer_1_7 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 26 'alloca' 'line_buffer_1_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%line_buffer_0_8 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 27 'alloca' 'line_buffer_0_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%line_buffer_1_8 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 28 'alloca' 'line_buffer_1_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%line_buffer_0_9 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 29 'alloca' 'line_buffer_0_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%line_buffer_1_9 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 30 'alloca' 'line_buffer_1_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%line_buffer_0_10 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 31 'alloca' 'line_buffer_0_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%line_buffer_1_10 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 32 'alloca' 'line_buffer_1_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%line_buffer_0_11 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 33 'alloca' 'line_buffer_0_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%line_buffer_1_11 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 34 'alloca' 'line_buffer_1_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%line_buffer_0_12 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 35 'alloca' 'line_buffer_0_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%line_buffer_1_12 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 36 'alloca' 'line_buffer_1_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%line_buffer_0_13 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 37 'alloca' 'line_buffer_0_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%line_buffer_1_13 = alloca i64 1" [forward_prop/src/forward_prop.cpp:194]   --->   Operation 38 'alloca' 'line_buffer_1_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_windows_elements_0_1 = alloca i64 1" [forward_prop/src/forward_prop.cpp:197]   --->   Operation 39 'alloca' 'temp_windows_elements_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_windows_elements_0_2 = alloca i64 1" [forward_prop/src/forward_prop.cpp:197]   --->   Operation 40 'alloca' 'temp_windows_elements_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_windows_elements_1_1 = alloca i64 1" [forward_prop/src/forward_prop.cpp:197]   --->   Operation 41 'alloca' 'temp_windows_elements_1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_windows_elements_1_2 = alloca i64 1" [forward_prop/src/forward_prop.cpp:197]   --->   Operation 42 'alloca' 'temp_windows_elements_1_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_windows_elements_2_1 = alloca i64 1" [forward_prop/src/forward_prop.cpp:197]   --->   Operation 43 'alloca' 'temp_windows_elements_2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_windows_elements_2_2 = alloca i64 1" [forward_prop/src/forward_prop.cpp:197]   --->   Operation 44 'alloca' 'temp_windows_elements_2_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (0.46ns)   --->   "%store_ln203 = store i13 0, i13 %indvar_flatten" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 45 'store' 'store_ln203' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln203 = store i32 0, i32 %col_ptr" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 46 'store' 'store_ln203' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln203 = store i8 0, i8 %pixel_counter" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 47 'store' 'store_ln203' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln203 = store i6 0, i6 %channel" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 48 'store' 'store_ln203' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln203 = br void %for.body5" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 49 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 50 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.85ns)   --->   "%icmp_ln203 = icmp_eq  i13 %indvar_flatten_load, i13 6752" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 52 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.02ns)   --->   "%add_ln203 = add i13 %indvar_flatten_load, i13 1" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 53 'add' 'add_ln203' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %for.end84, void %for.end92" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 54 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%channel_load = load i6 %channel" [forward_prop/src/forward_prop.cpp:205]   --->   Operation 55 'load' 'channel_load' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%pixel_counter_load = load i8 %pixel_counter" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 56 'load' 'pixel_counter_load' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%col_ptr_load = load i32 %col_ptr" [forward_prop/src/forward_prop.cpp:235]   --->   Operation 57 'load' 'col_ptr_load' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.80ns)   --->   "%icmp_ln232 = icmp_eq  i32 %col_ptr_load, i32 13" [forward_prop/src/forward_prop.cpp:232]   --->   Operation 58 'icmp' 'icmp_ln232' <Predicate = (!icmp_ln203)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.14ns)   --->   "%col_ptr_15 = add i32 %col_ptr_load, i32 1" [forward_prop/src/forward_prop.cpp:235]   --->   Operation 59 'add' 'col_ptr_15' <Predicate = (!icmp_ln203)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln203_3)   --->   "%col_ptr_16 = select i1 %icmp_ln232, i32 0, i32 %col_ptr_15" [forward_prop/src/forward_prop.cpp:232]   --->   Operation 60 'select' 'col_ptr_16' <Predicate = (!icmp_ln203)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.87ns)   --->   "%pixel_counter_2 = add i8 %pixel_counter_load, i8 1" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 61 'add' 'pixel_counter_2' <Predicate = (!icmp_ln203)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pixel_channel_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6752, i64 6752, i64 6752"   --->   Operation 63 'speclooptripcount' 'empty' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.71ns)   --->   "%icmp_ln205 = icmp_eq  i6 %channel_load, i6 32" [forward_prop/src/forward_prop.cpp:205]   --->   Operation 64 'icmp' 'icmp_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.36ns)   --->   "%select_ln203 = select i1 %icmp_ln205, i6 0, i6 %channel_load" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 65 'select' 'select_ln203' <Predicate = (!icmp_ln203)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.70ns)   --->   "%cmp6_mid1 = icmp_ult  i8 %pixel_counter_2, i8 196" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 66 'icmp' 'cmp6_mid1' <Predicate = (!icmp_ln203)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.70ns)   --->   "%cmp6203 = icmp_ult  i8 %pixel_counter_load, i8 196" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 67 'icmp' 'cmp6203' <Predicate = (!icmp_ln203)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.34ns)   --->   "%select_ln203_1 = select i1 %icmp_ln205, i1 %cmp6_mid1, i1 %cmp6203" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 68 'select' 'select_ln203_1' <Predicate = (!icmp_ln203)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.70ns)   --->   "%cmp77_mid1 = icmp_ugt  i8 %pixel_counter_2, i8 14" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 69 'icmp' 'cmp77_mid1' <Predicate = (!icmp_ln203)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.70ns)   --->   "%cmp77202 = icmp_ugt  i8 %pixel_counter_load, i8 14" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 70 'icmp' 'cmp77202' <Predicate = (!icmp_ln203)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.34ns)   --->   "%select_ln203_2 = select i1 %icmp_ln205, i1 %cmp77_mid1, i1 %cmp77202" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 71 'select' 'select_ln203_2' <Predicate = (!icmp_ln203)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln203_3 = select i1 %icmp_ln205, i32 %col_ptr_16, i32 %col_ptr_load" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 72 'select' 'select_ln203_3' <Predicate = (!icmp_ln203)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i32 %select_ln203_3" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 73 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 74 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.40ns)   --->   "%select_ln203_4 = select i1 %icmp_ln205, i8 %pixel_counter_2, i8 %pixel_counter_load" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 75 'select' 'select_ln203_4' <Predicate = (!icmp_ln203)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%channel_1_cast = zext i6 %select_ln203" [forward_prop/src/forward_prop.cpp:203]   --->   Operation 76 'zext' 'channel_1_cast' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [forward_prop/src/forward_prop.cpp:205]   --->   Operation 77 'specloopname' 'specloopname_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.46ns)   --->   "%br_ln209 = br i1 %select_ln203_1, void %shift_firsts_cols.split.0, void %if.then" [forward_prop/src/forward_prop.cpp:209]   --->   Operation 78 'br' 'br_ln209' <Predicate = (!icmp_ln203)> <Delay = 0.46>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%temp_windows_elements_0_1_addr = getelementptr i32 %temp_windows_elements_0_1, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 79 'getelementptr' 'temp_windows_elements_0_1_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.29ns)   --->   "%temp_windows_elements_0_1_load = load i5 %temp_windows_elements_0_1_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 80 'load' 'temp_windows_elements_0_1_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%temp_windows_elements_0_2_addr = getelementptr i32 %temp_windows_elements_0_2, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 81 'getelementptr' 'temp_windows_elements_0_2_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.29ns)   --->   "%temp_windows_elements_0_2_load = load i5 %temp_windows_elements_0_2_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 82 'load' 'temp_windows_elements_0_2_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%line_buffer_0_addr = getelementptr i32 %line_buffer_0, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 83 'getelementptr' 'line_buffer_0_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%line_buffer_0_1_addr = getelementptr i32 %line_buffer_0_1, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 84 'getelementptr' 'line_buffer_0_1_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%line_buffer_0_2_addr = getelementptr i32 %line_buffer_0_2, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 85 'getelementptr' 'line_buffer_0_2_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%line_buffer_0_3_addr = getelementptr i32 %line_buffer_0_3, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 86 'getelementptr' 'line_buffer_0_3_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%line_buffer_0_4_addr = getelementptr i32 %line_buffer_0_4, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 87 'getelementptr' 'line_buffer_0_4_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%line_buffer_0_5_addr = getelementptr i32 %line_buffer_0_5, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 88 'getelementptr' 'line_buffer_0_5_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%line_buffer_0_6_addr = getelementptr i32 %line_buffer_0_6, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 89 'getelementptr' 'line_buffer_0_6_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%line_buffer_0_7_addr = getelementptr i32 %line_buffer_0_7, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 90 'getelementptr' 'line_buffer_0_7_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%line_buffer_0_8_addr = getelementptr i32 %line_buffer_0_8, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 91 'getelementptr' 'line_buffer_0_8_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%line_buffer_0_9_addr = getelementptr i32 %line_buffer_0_9, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 92 'getelementptr' 'line_buffer_0_9_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%line_buffer_0_10_addr = getelementptr i32 %line_buffer_0_10, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 93 'getelementptr' 'line_buffer_0_10_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%line_buffer_0_11_addr = getelementptr i32 %line_buffer_0_11, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 94 'getelementptr' 'line_buffer_0_11_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%line_buffer_0_12_addr = getelementptr i32 %line_buffer_0_12, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 95 'getelementptr' 'line_buffer_0_12_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%line_buffer_0_13_addr = getelementptr i32 %line_buffer_0_13, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 96 'getelementptr' 'line_buffer_0_13_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (1.29ns)   --->   "%line_buffer_0_load = load i5 %line_buffer_0_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 97 'load' 'line_buffer_0_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 98 [2/2] (1.29ns)   --->   "%line_buffer_0_1_load = load i5 %line_buffer_0_1_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 98 'load' 'line_buffer_0_1_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 99 [2/2] (1.29ns)   --->   "%line_buffer_0_2_load = load i5 %line_buffer_0_2_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 99 'load' 'line_buffer_0_2_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 100 [2/2] (1.29ns)   --->   "%line_buffer_0_3_load = load i5 %line_buffer_0_3_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 100 'load' 'line_buffer_0_3_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 101 [2/2] (1.29ns)   --->   "%line_buffer_0_4_load = load i5 %line_buffer_0_4_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 101 'load' 'line_buffer_0_4_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 102 [2/2] (1.29ns)   --->   "%line_buffer_0_5_load = load i5 %line_buffer_0_5_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 102 'load' 'line_buffer_0_5_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 103 [2/2] (1.29ns)   --->   "%line_buffer_0_6_load = load i5 %line_buffer_0_6_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 103 'load' 'line_buffer_0_6_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 104 [2/2] (1.29ns)   --->   "%line_buffer_0_7_load = load i5 %line_buffer_0_7_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 104 'load' 'line_buffer_0_7_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 105 [2/2] (1.29ns)   --->   "%line_buffer_0_8_load = load i5 %line_buffer_0_8_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 105 'load' 'line_buffer_0_8_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 106 [2/2] (1.29ns)   --->   "%line_buffer_0_9_load = load i5 %line_buffer_0_9_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 106 'load' 'line_buffer_0_9_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 107 [2/2] (1.29ns)   --->   "%line_buffer_0_10_load = load i5 %line_buffer_0_10_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 107 'load' 'line_buffer_0_10_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 108 [2/2] (1.29ns)   --->   "%line_buffer_0_11_load = load i5 %line_buffer_0_11_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 108 'load' 'line_buffer_0_11_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 109 [2/2] (1.29ns)   --->   "%line_buffer_0_12_load = load i5 %line_buffer_0_12_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 109 'load' 'line_buffer_0_12_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 110 [2/2] (1.29ns)   --->   "%line_buffer_0_13_load = load i5 %line_buffer_0_13_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 110 'load' 'line_buffer_0_13_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%temp_windows_elements_1_1_addr = getelementptr i32 %temp_windows_elements_1_1, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 111 'getelementptr' 'temp_windows_elements_1_1_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 112 [2/2] (1.29ns)   --->   "%temp_windows_elements_1_1_load = load i5 %temp_windows_elements_1_1_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 112 'load' 'temp_windows_elements_1_1_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%temp_windows_elements_1_2_addr = getelementptr i32 %temp_windows_elements_1_2, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 113 'getelementptr' 'temp_windows_elements_1_2_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (1.29ns)   --->   "%temp_windows_elements_1_2_load = load i5 %temp_windows_elements_1_2_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 114 'load' 'temp_windows_elements_1_2_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%line_buffer_1_addr = getelementptr i32 %line_buffer_1, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 115 'getelementptr' 'line_buffer_1_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%line_buffer_1_1_addr = getelementptr i32 %line_buffer_1_1, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 116 'getelementptr' 'line_buffer_1_1_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%line_buffer_1_2_addr = getelementptr i32 %line_buffer_1_2, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 117 'getelementptr' 'line_buffer_1_2_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%line_buffer_1_3_addr = getelementptr i32 %line_buffer_1_3, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 118 'getelementptr' 'line_buffer_1_3_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%line_buffer_1_4_addr = getelementptr i32 %line_buffer_1_4, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 119 'getelementptr' 'line_buffer_1_4_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%line_buffer_1_5_addr = getelementptr i32 %line_buffer_1_5, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 120 'getelementptr' 'line_buffer_1_5_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%line_buffer_1_6_addr = getelementptr i32 %line_buffer_1_6, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 121 'getelementptr' 'line_buffer_1_6_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%line_buffer_1_7_addr = getelementptr i32 %line_buffer_1_7, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 122 'getelementptr' 'line_buffer_1_7_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%line_buffer_1_8_addr = getelementptr i32 %line_buffer_1_8, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 123 'getelementptr' 'line_buffer_1_8_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%line_buffer_1_9_addr = getelementptr i32 %line_buffer_1_9, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 124 'getelementptr' 'line_buffer_1_9_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%line_buffer_1_10_addr = getelementptr i32 %line_buffer_1_10, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 125 'getelementptr' 'line_buffer_1_10_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%line_buffer_1_11_addr = getelementptr i32 %line_buffer_1_11, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 126 'getelementptr' 'line_buffer_1_11_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%line_buffer_1_12_addr = getelementptr i32 %line_buffer_1_12, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 127 'getelementptr' 'line_buffer_1_12_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%line_buffer_1_13_addr = getelementptr i32 %line_buffer_1_13, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 128 'getelementptr' 'line_buffer_1_13_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (1.29ns)   --->   "%line_buffer_1_load = load i5 %line_buffer_1_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 129 'load' 'line_buffer_1_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 130 [2/2] (1.29ns)   --->   "%line_buffer_1_1_load = load i5 %line_buffer_1_1_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 130 'load' 'line_buffer_1_1_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 131 [2/2] (1.29ns)   --->   "%line_buffer_1_2_load = load i5 %line_buffer_1_2_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 131 'load' 'line_buffer_1_2_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 132 [2/2] (1.29ns)   --->   "%line_buffer_1_3_load = load i5 %line_buffer_1_3_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 132 'load' 'line_buffer_1_3_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 133 [2/2] (1.29ns)   --->   "%line_buffer_1_4_load = load i5 %line_buffer_1_4_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 133 'load' 'line_buffer_1_4_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 134 [2/2] (1.29ns)   --->   "%line_buffer_1_5_load = load i5 %line_buffer_1_5_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 134 'load' 'line_buffer_1_5_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 135 [2/2] (1.29ns)   --->   "%line_buffer_1_6_load = load i5 %line_buffer_1_6_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 135 'load' 'line_buffer_1_6_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 136 [2/2] (1.29ns)   --->   "%line_buffer_1_7_load = load i5 %line_buffer_1_7_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 136 'load' 'line_buffer_1_7_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 137 [2/2] (1.29ns)   --->   "%line_buffer_1_8_load = load i5 %line_buffer_1_8_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 137 'load' 'line_buffer_1_8_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 138 [2/2] (1.29ns)   --->   "%line_buffer_1_9_load = load i5 %line_buffer_1_9_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 138 'load' 'line_buffer_1_9_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 139 [2/2] (1.29ns)   --->   "%line_buffer_1_10_load = load i5 %line_buffer_1_10_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 139 'load' 'line_buffer_1_10_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 140 [2/2] (1.29ns)   --->   "%line_buffer_1_11_load = load i5 %line_buffer_1_11_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 140 'load' 'line_buffer_1_11_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 141 [2/2] (1.29ns)   --->   "%line_buffer_1_12_load = load i5 %line_buffer_1_12_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 141 'load' 'line_buffer_1_12_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 142 [2/2] (1.29ns)   --->   "%line_buffer_1_13_load = load i5 %line_buffer_1_13_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 142 'load' 'line_buffer_1_13_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%temp_windows_elements_2_1_addr = getelementptr i32 %temp_windows_elements_2_1, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 143 'getelementptr' 'temp_windows_elements_2_1_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 144 [2/2] (1.29ns)   --->   "%temp_windows_elements_2_1_load = load i5 %temp_windows_elements_2_1_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 144 'load' 'temp_windows_elements_2_1_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%temp_windows_elements_2_2_addr = getelementptr i32 %temp_windows_elements_2_2, i64 0, i64 %channel_1_cast" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 145 'getelementptr' 'temp_windows_elements_2_2_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 146 [2/2] (1.29ns)   --->   "%temp_windows_elements_2_2_load = load i5 %temp_windows_elements_2_2_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 146 'load' 'temp_windows_elements_2_2_load' <Predicate = (!icmp_ln203)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 147 [1/1] (0.39ns)   --->   "%switch_ln225 = switch i4 %trunc_ln203, void %arrayidx686.case.13, i4 0, void %arrayidx686.case.0, i4 1, void %arrayidx686.case.1, i4 2, void %arrayidx686.case.2, i4 3, void %arrayidx686.case.3, i4 4, void %arrayidx686.case.4, i4 5, void %arrayidx686.case.5, i4 6, void %arrayidx686.case.6, i4 7, void %arrayidx686.case.7, i4 8, void %arrayidx686.case.8, i4 9, void %arrayidx686.case.9, i4 10, void %arrayidx686.case.10, i4 11, void %arrayidx686.case.11, i4 12, void %arrayidx686.case.12" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 147 'switch' 'switch_ln225' <Predicate = (!icmp_ln203)> <Delay = 0.39>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 148 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 12)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 11)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 150 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 10)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 151 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 9)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 152 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 8)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 153 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 7)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 154 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 6)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 5)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 156 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 4)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 3)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 158 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 2)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 1)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 160 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 0)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx624.exit"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!icmp_ln203 & trunc_ln203 == 15) | (!icmp_ln203 & trunc_ln203 == 14) | (!icmp_ln203 & trunc_ln203 == 13)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.84ns)   --->   "%add_ln205 = add i6 %select_ln203, i6 1" [forward_prop/src/forward_prop.cpp:205]   --->   Operation 162 'add' 'add_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.46ns)   --->   "%store_ln205 = store i13 %add_ln203, i13 %indvar_flatten" [forward_prop/src/forward_prop.cpp:205]   --->   Operation 163 'store' 'store_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.46>
ST_1 : Operation 164 [1/1] (0.46ns)   --->   "%store_ln205 = store i32 %select_ln203_3, i32 %col_ptr" [forward_prop/src/forward_prop.cpp:205]   --->   Operation 164 'store' 'store_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.46>
ST_1 : Operation 165 [1/1] (0.46ns)   --->   "%store_ln205 = store i8 %select_ln203_4, i8 %pixel_counter" [forward_prop/src/forward_prop.cpp:205]   --->   Operation 165 'store' 'store_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.46>
ST_1 : Operation 166 [1/1] (0.46ns)   --->   "%store_ln205 = store i6 %add_ln205, i6 %channel" [forward_prop/src/forward_prop.cpp:205]   --->   Operation 166 'store' 'store_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.46>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln205 = br void %for.body5" [forward_prop/src/forward_prop.cpp:205]   --->   Operation 167 'br' 'br_ln205' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%ret_ln237 = ret" [forward_prop/src/forward_prop.cpp:237]   --->   Operation 255 'ret' 'ret_ln237' <Predicate = (icmp_ln203)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.66>
ST_2 : Operation 168 [1/1] (2.10ns)   --->   "%maxp2d_32_feature_map_stream124_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %maxp2d_32_feature_map_stream124" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 168 'read' 'maxp2d_32_feature_map_stream124_read' <Predicate = (!icmp_ln203 & select_ln203_1)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %maxp2d_32_feature_map_stream124_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 169 'bitcast' 'tmp' <Predicate = (!icmp_ln203 & select_ln203_1)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.46ns)   --->   "%br_ln210 = br void %shift_firsts_cols.split.0" [forward_prop/src/forward_prop.cpp:210]   --->   Operation 170 'br' 'br_ln210' <Predicate = (!icmp_ln203 & select_ln203_1)> <Delay = 0.46>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%new_pixel_1 = phi i32 %tmp, void %if.then, i32 0, void %for.end84"   --->   Operation 171 'phi' 'new_pixel_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/2] (1.29ns)   --->   "%temp_windows_elements_0_1_load = load i5 %temp_windows_elements_0_1_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 172 'load' 'temp_windows_elements_0_1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 173 [1/2] (1.29ns)   --->   "%temp_windows_elements_0_2_load = load i5 %temp_windows_elements_0_2_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 173 'load' 'temp_windows_elements_0_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 174 [1/1] (1.29ns)   --->   "%store_ln217 = store i32 %temp_windows_elements_0_2_load, i5 %temp_windows_elements_0_1_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 174 'store' 'store_ln217' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 175 [1/2] (1.29ns)   --->   "%line_buffer_0_load = load i5 %line_buffer_0_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 175 'load' 'line_buffer_0_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 176 [1/2] (1.29ns)   --->   "%line_buffer_0_1_load = load i5 %line_buffer_0_1_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 176 'load' 'line_buffer_0_1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 177 [1/2] (1.29ns)   --->   "%line_buffer_0_2_load = load i5 %line_buffer_0_2_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 177 'load' 'line_buffer_0_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 178 [1/2] (1.29ns)   --->   "%line_buffer_0_3_load = load i5 %line_buffer_0_3_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 178 'load' 'line_buffer_0_3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 179 [1/2] (1.29ns)   --->   "%line_buffer_0_4_load = load i5 %line_buffer_0_4_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 179 'load' 'line_buffer_0_4_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 180 [1/2] (1.29ns)   --->   "%line_buffer_0_5_load = load i5 %line_buffer_0_5_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 180 'load' 'line_buffer_0_5_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 181 [1/2] (1.29ns)   --->   "%line_buffer_0_6_load = load i5 %line_buffer_0_6_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 181 'load' 'line_buffer_0_6_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 182 [1/2] (1.29ns)   --->   "%line_buffer_0_7_load = load i5 %line_buffer_0_7_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 182 'load' 'line_buffer_0_7_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 183 [1/2] (1.29ns)   --->   "%line_buffer_0_8_load = load i5 %line_buffer_0_8_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 183 'load' 'line_buffer_0_8_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 184 [1/2] (1.29ns)   --->   "%line_buffer_0_9_load = load i5 %line_buffer_0_9_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 184 'load' 'line_buffer_0_9_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 185 [1/2] (1.29ns)   --->   "%line_buffer_0_10_load = load i5 %line_buffer_0_10_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 185 'load' 'line_buffer_0_10_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 186 [1/2] (1.29ns)   --->   "%line_buffer_0_11_load = load i5 %line_buffer_0_11_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 186 'load' 'line_buffer_0_11_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 187 [1/2] (1.29ns)   --->   "%line_buffer_0_12_load = load i5 %line_buffer_0_12_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 187 'load' 'line_buffer_0_12_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 188 [1/2] (1.29ns)   --->   "%line_buffer_0_13_load = load i5 %line_buffer_0_13_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 188 'load' 'line_buffer_0_13_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 189 [1/1] (0.65ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.14f32.i32, i32 %line_buffer_0_load, i32 %line_buffer_0_1_load, i32 %line_buffer_0_2_load, i32 %line_buffer_0_3_load, i32 %line_buffer_0_4_load, i32 %line_buffer_0_5_load, i32 %line_buffer_0_6_load, i32 %line_buffer_0_7_load, i32 %line_buffer_0_8_load, i32 %line_buffer_0_9_load, i32 %line_buffer_0_10_load, i32 %line_buffer_0_11_load, i32 %line_buffer_0_12_load, i32 %line_buffer_0_13_load, i32 %select_ln203_3" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 189 'mux' 'tmp_s' <Predicate = true> <Delay = 0.65> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (1.29ns)   --->   "%store_ln220 = store i32 %tmp_s, i5 %temp_windows_elements_0_2_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 190 'store' 'store_ln220' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 191 [1/2] (1.29ns)   --->   "%temp_windows_elements_1_1_load = load i5 %temp_windows_elements_1_1_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 191 'load' 'temp_windows_elements_1_1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 192 [1/2] (1.29ns)   --->   "%temp_windows_elements_1_2_load = load i5 %temp_windows_elements_1_2_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 192 'load' 'temp_windows_elements_1_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 193 [1/1] (1.29ns)   --->   "%store_ln217 = store i32 %temp_windows_elements_1_2_load, i5 %temp_windows_elements_1_1_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 193 'store' 'store_ln217' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 194 [1/2] (1.29ns)   --->   "%line_buffer_1_load = load i5 %line_buffer_1_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 194 'load' 'line_buffer_1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 195 [1/2] (1.29ns)   --->   "%line_buffer_1_1_load = load i5 %line_buffer_1_1_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 195 'load' 'line_buffer_1_1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 196 [1/2] (1.29ns)   --->   "%line_buffer_1_2_load = load i5 %line_buffer_1_2_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 196 'load' 'line_buffer_1_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 197 [1/2] (1.29ns)   --->   "%line_buffer_1_3_load = load i5 %line_buffer_1_3_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 197 'load' 'line_buffer_1_3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 198 [1/2] (1.29ns)   --->   "%line_buffer_1_4_load = load i5 %line_buffer_1_4_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 198 'load' 'line_buffer_1_4_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 199 [1/2] (1.29ns)   --->   "%line_buffer_1_5_load = load i5 %line_buffer_1_5_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 199 'load' 'line_buffer_1_5_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 200 [1/2] (1.29ns)   --->   "%line_buffer_1_6_load = load i5 %line_buffer_1_6_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 200 'load' 'line_buffer_1_6_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 201 [1/2] (1.29ns)   --->   "%line_buffer_1_7_load = load i5 %line_buffer_1_7_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 201 'load' 'line_buffer_1_7_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 202 [1/2] (1.29ns)   --->   "%line_buffer_1_8_load = load i5 %line_buffer_1_8_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 202 'load' 'line_buffer_1_8_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 203 [1/2] (1.29ns)   --->   "%line_buffer_1_9_load = load i5 %line_buffer_1_9_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 203 'load' 'line_buffer_1_9_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 204 [1/2] (1.29ns)   --->   "%line_buffer_1_10_load = load i5 %line_buffer_1_10_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 204 'load' 'line_buffer_1_10_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 205 [1/2] (1.29ns)   --->   "%line_buffer_1_11_load = load i5 %line_buffer_1_11_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 205 'load' 'line_buffer_1_11_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 206 [1/2] (1.29ns)   --->   "%line_buffer_1_12_load = load i5 %line_buffer_1_12_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 206 'load' 'line_buffer_1_12_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 207 [1/2] (1.29ns)   --->   "%line_buffer_1_13_load = load i5 %line_buffer_1_13_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 207 'load' 'line_buffer_1_13_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 208 [1/1] (0.65ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.14f32.i32, i32 %line_buffer_1_load, i32 %line_buffer_1_1_load, i32 %line_buffer_1_2_load, i32 %line_buffer_1_3_load, i32 %line_buffer_1_4_load, i32 %line_buffer_1_5_load, i32 %line_buffer_1_6_load, i32 %line_buffer_1_7_load, i32 %line_buffer_1_8_load, i32 %line_buffer_1_9_load, i32 %line_buffer_1_10_load, i32 %line_buffer_1_11_load, i32 %line_buffer_1_12_load, i32 %line_buffer_1_13_load, i32 %select_ln203_3" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 208 'mux' 'tmp_1' <Predicate = true> <Delay = 0.65> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (1.29ns)   --->   "%store_ln220 = store i32 %tmp_1, i5 %temp_windows_elements_1_2_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 209 'store' 'store_ln220' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 210 [1/2] (1.29ns)   --->   "%temp_windows_elements_2_1_load = load i5 %temp_windows_elements_2_1_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 210 'load' 'temp_windows_elements_2_1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 211 [1/2] (1.29ns)   --->   "%temp_windows_elements_2_2_load = load i5 %temp_windows_elements_2_2_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 211 'load' 'temp_windows_elements_2_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 212 [1/1] (1.29ns)   --->   "%store_ln217 = store i32 %temp_windows_elements_2_2_load, i5 %temp_windows_elements_2_1_addr" [forward_prop/src/forward_prop.cpp:217]   --->   Operation 212 'store' 'store_ln217' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 213 [1/1] (1.29ns)   --->   "%store_ln220 = store i32 %new_pixel_1, i5 %temp_windows_elements_2_2_addr" [forward_prop/src/forward_prop.cpp:220]   --->   Operation 213 'store' 'store_ln220' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 214 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_12_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 214 'store' 'store_ln225' <Predicate = (trunc_ln203 == 12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 215 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_12_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 215 'store' 'store_ln227' <Predicate = (trunc_ln203 == 12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 216 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_11_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 216 'store' 'store_ln225' <Predicate = (trunc_ln203 == 11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 217 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_11_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 217 'store' 'store_ln227' <Predicate = (trunc_ln203 == 11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 218 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_10_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 218 'store' 'store_ln225' <Predicate = (trunc_ln203 == 10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 219 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_10_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 219 'store' 'store_ln227' <Predicate = (trunc_ln203 == 10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 220 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_9_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 220 'store' 'store_ln225' <Predicate = (trunc_ln203 == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 221 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_9_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 221 'store' 'store_ln227' <Predicate = (trunc_ln203 == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 222 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_8_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 222 'store' 'store_ln225' <Predicate = (trunc_ln203 == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 223 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_8_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 223 'store' 'store_ln227' <Predicate = (trunc_ln203 == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 224 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_7_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 224 'store' 'store_ln225' <Predicate = (trunc_ln203 == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 225 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_7_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 225 'store' 'store_ln227' <Predicate = (trunc_ln203 == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 226 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_6_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 226 'store' 'store_ln225' <Predicate = (trunc_ln203 == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 227 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_6_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 227 'store' 'store_ln227' <Predicate = (trunc_ln203 == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 228 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_5_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 228 'store' 'store_ln225' <Predicate = (trunc_ln203 == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 229 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_5_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 229 'store' 'store_ln227' <Predicate = (trunc_ln203 == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 230 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_4_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 230 'store' 'store_ln225' <Predicate = (trunc_ln203 == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 231 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_4_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 231 'store' 'store_ln227' <Predicate = (trunc_ln203 == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 232 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_3_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 232 'store' 'store_ln225' <Predicate = (trunc_ln203 == 3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 233 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_3_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 233 'store' 'store_ln227' <Predicate = (trunc_ln203 == 3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 234 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_2_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 234 'store' 'store_ln225' <Predicate = (trunc_ln203 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 235 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_2_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 235 'store' 'store_ln227' <Predicate = (trunc_ln203 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 236 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_1_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 236 'store' 'store_ln225' <Predicate = (trunc_ln203 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 237 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_1_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 237 'store' 'store_ln227' <Predicate = (trunc_ln203 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 238 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 238 'store' 'store_ln225' <Predicate = (trunc_ln203 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 239 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 239 'store' 'store_ln227' <Predicate = (trunc_ln203 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 240 [1/1] (1.29ns)   --->   "%store_ln225 = store i32 %tmp_1, i5 %line_buffer_0_13_addr" [forward_prop/src/forward_prop.cpp:225]   --->   Operation 240 'store' 'store_ln225' <Predicate = (trunc_ln203 == 15) | (trunc_ln203 == 14) | (trunc_ln203 == 13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 241 [1/1] (1.29ns)   --->   "%store_ln227 = store i32 %new_pixel_1, i5 %line_buffer_1_13_addr" [forward_prop/src/forward_prop.cpp:227]   --->   Operation 241 'store' 'store_ln227' <Predicate = (trunc_ln203 == 15) | (trunc_ln203 == 14) | (trunc_ln203 == 13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln229 = br i1 %select_ln203_2, void %for.inc82, void %if.then78" [forward_prop/src/forward_prop.cpp:229]   --->   Operation 242 'br' 'br_ln229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %temp_windows_elements_0_1_load" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 243 'bitcast' 'bitcast_ln174' <Predicate = (select_ln203_2)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%bitcast_ln174_262 = bitcast i32 %temp_windows_elements_0_2_load" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 244 'bitcast' 'bitcast_ln174_262' <Predicate = (select_ln203_2)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln174_263 = bitcast i32 %tmp_s" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 245 'bitcast' 'bitcast_ln174_263' <Predicate = (select_ln203_2)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%bitcast_ln174_264 = bitcast i32 %temp_windows_elements_1_1_load" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 246 'bitcast' 'bitcast_ln174_264' <Predicate = (select_ln203_2)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln174_265 = bitcast i32 %temp_windows_elements_1_2_load" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 247 'bitcast' 'bitcast_ln174_265' <Predicate = (select_ln203_2)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%bitcast_ln174_266 = bitcast i32 %tmp_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 248 'bitcast' 'bitcast_ln174_266' <Predicate = (select_ln203_2)> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%bitcast_ln174_267 = bitcast i32 %temp_windows_elements_2_1_load" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 249 'bitcast' 'bitcast_ln174_267' <Predicate = (select_ln203_2)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln174_268 = bitcast i32 %temp_windows_elements_2_2_load" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 250 'bitcast' 'bitcast_ln174_268' <Predicate = (select_ln203_2)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln174_269 = bitcast i32 %new_pixel_1" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 251 'bitcast' 'bitcast_ln174_269' <Predicate = (select_ln203_2)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%or_ln174_s = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_269, i32 %bitcast_ln174_268, i32 %bitcast_ln174_267, i32 %bitcast_ln174_266, i32 %bitcast_ln174_265, i32 %bitcast_ln174_264, i32 %bitcast_ln174_263, i32 %bitcast_ln174_262, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 252 'bitconcatenate' 'or_ln174_s' <Predicate = (select_ln203_2)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_window_stream, i288 %or_ln174_s" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 253 'write' 'write_ln174' <Predicate = (select_ln203_2)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 3> <FIFO>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln230 = br void %for.inc82" [forward_prop/src/forward_prop.cpp:230]   --->   Operation 254 'br' 'br_ln230' <Predicate = (select_ln203_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.39ns
The critical path consists of the following:
	'alloca' operation ('pixel_counter') [4]  (0 ns)
	'load' operation ('pixel_counter_load', forward_prop/src/forward_prop.cpp:203) on local variable 'pixel_counter' [56]  (0 ns)
	'add' operation ('pixel_counter', forward_prop/src/forward_prop.cpp:203) [61]  (0.871 ns)
	'icmp' operation ('cmp6_mid1', forward_prop/src/forward_prop.cpp:203) [66]  (0.709 ns)
	'select' operation ('select_ln203_1', forward_prop/src/forward_prop.cpp:203) [68]  (0.345 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [84]  (0.46 ns)

 <State 2>: 4.66ns
The critical path consists of the following:
	fifo read operation ('maxp2d_32_feature_map_stream124_read', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'maxp2d_32_feature_map_stream124' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [80]  (2.1 ns)
	multiplexor before 'phi' operation ('tmp') with incoming values : ('tmp', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [84]  (0.46 ns)
	'phi' operation ('tmp') with incoming values : ('tmp', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [84]  (0 ns)
	fifo write operation ('write_ln174', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'conv2d_64_window_stream' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [231]  (2.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
