Drill report for LogicBoard 3GE.kicad_pcb
Created on 2024-09-09T17:53:22+0200

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'LogicBoard 3GE-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (331 holes)
    T2  0.700mm  0.0276"  (2 holes)  (with 2 slots)
    T3  0.800mm  0.0315"  (108 holes)
    T4  0.900mm  0.0354"  (18 holes)
    T5  0.950mm  0.0374"  (3 holes)
    T6  1.000mm  0.0394"  (4 holes)
    T7  1.016mm  0.0400"  (36 holes)
    T8  1.190mm  0.0469"  (4 holes)
    T9  1.300mm  0.0512"  (9 holes)
    T10  1.700mm  0.0669"  (4 holes)
    T11  2.200mm  0.0866"  (4 holes)
    T12  3.500mm  0.1378"  (4 holes)

    Total plated holes count 527


Drill file 'LogicBoard 3GE-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
