{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 22 11:52:47 2020 " "Info: Processing started: Mon Jun 22 11:52:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_1 -c lab4_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_1 -c lab4_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_1.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file lab4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_1 " "Info: Found entity 1: lab4_1" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rom_char " "Info: Found entity 2: rom_char" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 idx_gen " "Info: Found entity 3: idx_gen" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 row_gen " "Info: Found entity 4: row_gen" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 101 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 freq_div " "Info: Found entity 5: freq_div" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 125 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_idx lab4_1.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at lab4_1.v(12): created implicit net for \"clk_idx\"" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_row lab4_1.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at lab4_1.v(13): created implicit net for \"clk_row\"" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_1 " "Info: Elaborating entity \"lab4_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:M1 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:M1\"" {  } { { "lab4_1.v" "M1" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab4_1.v(135) " "Warning (10240): Verilog HDL Always Construct warning at lab4_1.v(135): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:M2 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:M2\"" {  } { { "lab4_1.v" "M2" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab4_1.v(135) " "Warning (10240): Verilog HDL Always Construct warning at lab4_1.v(135): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx_gen idx_gen:M3 " "Info: Elaborating entity \"idx_gen\" for hierarchy \"idx_gen:M3\"" {  } { { "lab4_1.v" "M3" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_gen row_gen:M4 " "Info: Elaborating entity \"row_gen\" for hierarchy \"row_gen:M4\"" {  } { { "lab4_1.v" "M4" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_char rom_char:M5 " "Info: Elaborating entity \"rom_char\" for hierarchy \"rom_char:M5\"" {  } { { "lab4_1.v" "M5" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab4_1.v(24) " "Warning (10270): Verilog HDL Case Statement warning at lab4_1.v(24): incomplete case statement has no default case item" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data lab4_1.v(23) " "Warning (10240): Verilog HDL Always Construct warning at lab4_1.v(23): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] lab4_1.v(23) " "Info (10041): Inferred latch for \"data\[0\]\" at lab4_1.v(23)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] lab4_1.v(23) " "Info (10041): Inferred latch for \"data\[1\]\" at lab4_1.v(23)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] lab4_1.v(23) " "Info (10041): Inferred latch for \"data\[2\]\" at lab4_1.v(23)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] lab4_1.v(23) " "Info (10041): Inferred latch for \"data\[3\]\" at lab4_1.v(23)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] lab4_1.v(23) " "Info (10041): Inferred latch for \"data\[4\]\" at lab4_1.v(23)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] lab4_1.v(23) " "Info (10041): Inferred latch for \"data\[5\]\" at lab4_1.v(23)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] lab4_1.v(23) " "Info (10041): Inferred latch for \"data\[6\]\" at lab4_1.v(23)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] lab4_1.v(23) " "Info (10041): Inferred latch for \"data\[7\]\" at lab4_1.v(23)" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx_cnt\[7\] " "Warning (12110): Net \"idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx\[7\] " "Warning (12110): Net \"idx\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx_cnt\[7\] " "Warning (12110): Net \"idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx\[7\] " "Warning (12110): Net \"idx\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx_cnt\[7\] " "Warning (12110): Net \"idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx\[7\] " "Warning (12110): Net \"idx\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "idx_cnt\[7\] " "Warning (12110): Net \"idx_cnt\[7\]\" is missing source, defaulting to GND" {  } { { "lab4_1.v" "idx_cnt\[7\]" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:M2\|divider\[0\]~0 12 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=12) from the following logic: \"freq_div:M2\|divider\[0\]~0\"" {  } { { "lab4_1.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 141 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:M1\|divider\[0\]~0 22 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=22) from the following logic: \"freq_div:M1\|divider\[0\]~0\"" {  } { { "lab4_1.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 141 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "row_gen:M4\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"row_gen:M4\|Add1\"" {  } { { "lab4_1.v" "Add1" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 120 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "idx_gen:M3\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"idx_gen:M3\|Add0\"" {  } { { "lab4_1.v" "Add0" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 97 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:M2\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:M2\|lpm_counter:divider_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:M2\|lpm_counter:divider_rtl_0 " "Info: Instantiated megafunction \"freq_div:M2\|lpm_counter:divider_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter freq_div:M2\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:M2\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:M2\|lpm_counter:divider_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:M1\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:M1\|lpm_counter:divider_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:M1\|lpm_counter:divider_rtl_1 " "Info: Instantiated megafunction \"freq_div:M1\|lpm_counter:divider_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 22 " "Info: Parameter \"LPM_WIDTH\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:M1\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter freq_div:M1\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:M1\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:M1\|lpm_counter:divider_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "row_gen:M4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"row_gen:M4\|lpm_add_sub:Add1\"" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 120 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "row_gen:M4\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"row_gen:M4\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 120 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "row_gen:M4\|lpm_add_sub:Add1\|addcore:adder row_gen:M4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"row_gen:M4\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"row_gen:M4\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 120 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "row_gen:M4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node row_gen:M4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"row_gen:M4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"row_gen:M4\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 120 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "row_gen:M4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node row_gen:M4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"row_gen:M4\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"row_gen:M4\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 120 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "row_gen:M4\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs row_gen:M4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"row_gen:M4\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"row_gen:M4\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 120 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "row_gen:M4\|lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs row_gen:M4\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"row_gen:M4\|lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"row_gen:M4\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 120 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "idx_gen:M3\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"idx_gen:M3\|lpm_add_sub:Add0\"" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 97 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "idx_gen:M3\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"idx_gen:M3\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 97 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[1\] " "Warning: Latch rom_char:M5\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[5\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[2\] " "Warning: Latch rom_char:M5\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[3\] " "Warning: Latch rom_char:M5\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[4\] " "Warning: Latch rom_char:M5\|data\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[5\] " "Warning: Latch rom_char:M5\|data\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "rom_char:M5\|data\[6\] " "Warning: Latch rom_char:M5\|data\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA row_gen:M4\|idx_cnt\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal row_gen:M4\|idx_cnt\[6\]" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 118 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 23 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "column_green\[0\] GND " "Warning (13410): Pin \"column_green\[0\]\" is stuck at GND" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "column_green\[7\] GND " "Warning (13410): Pin \"column_green\[7\]\" is stuck at GND" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "column_red\[0\] GND " "Warning (13410): Pin \"column_red\[0\]\" is stuck at GND" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "column_red\[7\] GND " "Warning (13410): Pin \"column_red\[7\]\" is stuck at GND" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab4_1.v" "" { Text "C:/altera/90sp2/quartus/lab4/lab4_1/lab4_1.v" 118 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Info: Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Info: Implemented 149 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Info: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 22 11:52:51 2020 " "Info: Processing ended: Mon Jun 22 11:52:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
