INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.sim/sim_1/impl/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/project/project.sim/sim_1/impl/func/xsim/top_module_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_vga_generator_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'display_controller'
INFO: [VRFC 10-3107] analyzing entity 'display_ram_bindec'
INFO: [VRFC 10-3107] analyzing entity 'display_ram_bindec_0'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_mux__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'display_ram_blk_mem_gen_prim_wrapper_init'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized10\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized12\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized18\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized22\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_wrapper_init__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'clk_vga_generator'
INFO: [VRFC 10-3107] analyzing entity 'display_ram_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized10\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized12\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized18\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized22\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\display_ram_blk_mem_gen_prim_width__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'display_ram_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'display_ram_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'display_ram_blk_mem_gen_v8_4_5_synth'
INFO: [VRFC 10-3107] analyzing entity 'display_ram_blk_mem_gen_v8_4_5'
INFO: [VRFC 10-3107] analyzing entity 'display_ram'
INFO: [VRFC 10-3107] analyzing entity 'top_module'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/tb/plane_collision_tb.vhd" into library xil_defaultlib
ERROR: [VRFC 10-2987] 'types' is not compiled in library 'xil_defaultlib' [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/tb/plane_collision_tb.vhd:4]
INFO: [VRFC 10-3107] analyzing entity 'plane_collision_tb'
ERROR: [VRFC 10-9458] unit 'plane_collision_tb' is ignored due to previous errors [/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/tb/plane_collision_tb.vhd:7]
INFO: [VRFC 10-8704] VHDL file '/home/gralerfics/MyFiles/Workspace/SUSTech-EE332-Digital-System-Designing-Project/src/tb/plane_collision_tb.vhd' is ignored due to errors
