#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Thu Feb 25 09:33:49 2016
# Process ID: 4343
# Log file: /home/cyrille/projetS4/clock_vhdl/planAhead_run_4/planAhead.log
# Journal file: /home/cyrille/projetS4/clock_vhdl/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/cyrille/projetS4/clock_vhdl/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin L14 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin H12 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin L13 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin M12 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {an[0]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {an[3]}]
endgroup
startgroup
set_property package_pin B8 [get_ports clk1]
endgroup
save_constraints
