//----------------------------------------------------------------------------
// Title : Address Decode
// Project : Ultrascale+ RF Data Converter Subsystem
//----------------------------------------------------------------------------
// File : design_1_usp_rf_data_converter_0_0"_register_decode.v
//----------------------------------------------------------------------------
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES. 

`timescale 1ns / 1ps

module design_1_usp_rf_data_converter_0_0_register_decode (
  input      [17:0]  bus2ip_addr,
  input              bus2ip_rdce,
  input              bus2ip_wrce,
  output reg [17:0]  chip_select,
  output     [65:0]  bank0_read,
  output    [200:0]  bank1_read,
  output             bank2_read,
  output    [200:0]  bank3_read,
  output             bank4_read,
  output    [200:0]  bank5_read,
  output             bank6_read,
  output    [200:0]  bank7_read,
  output             bank8_read,
  output    [200:0]  bank9_read,
  output             bank10_read,
  output    [200:0]  bank11_read,
  output             bank12_read,
  output    [200:0]  bank13_read,
  output             bank14_read,
  output    [200:0]  bank15_read,
  output             bank16_read,
  output     [65:0]  bank0_write,
  output    [200:0]  bank1_write,
  output             bank2_write,
  output    [200:0]  bank3_write,
  output             bank4_write,
  output    [200:0]  bank5_write,
  output             bank6_write,
  output    [200:0]  bank7_write,
  output             bank8_write,
  output    [200:0]  bank9_write,
  output             bank10_write,
  output    [200:0]  bank11_write,
  output             bank12_write,
  output    [200:0]  bank13_write,
  output             bank14_write,
  output    [200:0]  bank15_write,
  output             bank16_write,
  output             axi_rdce,
  output             axi_wrce
);

  reg  [2047:0] reg_select;

// Decode 18 banks:
// Bank 1 start at 0x00000
// Bank 2 start at 0x02000
// Bank 3 start at 0x04000
// Bank 4 start at 0x08000

always @(bus2ip_addr)
begin

  //Generate 4 top level chip selects
  if (bus2ip_addr[17:13] == 5'h00)
    chip_select <= 18'h00001;
  else if (bus2ip_addr[17:13] == 5'h01)
    chip_select <= 18'h00002;
  else if (bus2ip_addr[17:13] == 5'h02)
    chip_select <= 18'h00004;
  else if (bus2ip_addr[17:13] == 5'h03)
    chip_select <= 18'h00008;
  else if (bus2ip_addr[17:13] == 5'h04)
    chip_select <= 18'h00010;
  else if (bus2ip_addr[17:13] == 5'h05)
    chip_select <= 18'h00020;
  else if (bus2ip_addr[17:13] == 5'h06)
    chip_select <= 18'h00040;
  else if (bus2ip_addr[17:13] == 5'h07)
    chip_select <= 18'h00080;
  else if (bus2ip_addr[17:13] == 5'h08)
    chip_select <= 18'h00100;
  else if (bus2ip_addr[17:13] == 5'h09)
    chip_select <= 18'h00200;
  else if (bus2ip_addr[17:13] == 5'h0A)
    chip_select <= 18'h00400;
  else if (bus2ip_addr[17:13] == 5'h0B)
    chip_select <= 18'h00800;
  else if (bus2ip_addr[17:13] == 5'h0C)
    chip_select <= 18'h01000;
  else if (bus2ip_addr[17:13] == 5'h0D)
    chip_select <= 18'h02000;
  else if (bus2ip_addr[17:13] == 5'h0E)
    chip_select <= 18'h04000;
  else if (bus2ip_addr[17:13] == 5'h0F)
    chip_select <= 18'h08000;
  else if (bus2ip_addr[17:13] == 5'h10)
    chip_select <= 18'h10000;
  else if (bus2ip_addr[17:13] == 5'h11)
    chip_select <= 18'h20000;
  else
    chip_select <= 18'h00000;

  //Generate a maximum of 2048 low level register selects (32bit registers)
  reg_select[2047:0] = 2048'h0;   //This is the maximum we can get out of 2K

  case (bus2ip_addr[11:2])
    10'd0     : reg_select[0]   = 1'b1;
    10'd1     : reg_select[1]   = 1'b1;
    10'd2     : reg_select[2]   = 1'b1;
    10'd3     : reg_select[3]   = 1'b1;
    10'd4     : reg_select[4]   = 1'b1;
    10'd5     : reg_select[5]   = 1'b1;
    10'd6     : reg_select[6]   = 1'b1;
    10'd7     : reg_select[7]   = 1'b1;
    10'd8     : reg_select[8]   = 1'b1;
    10'd9     : reg_select[9]   = 1'b1;
    10'd10     : reg_select[10]   = 1'b1;
    10'd11     : reg_select[11]   = 1'b1;
    10'd12     : reg_select[12]   = 1'b1;
    10'd13     : reg_select[13]   = 1'b1;
    10'd14     : reg_select[14]   = 1'b1;
    10'd15     : reg_select[15]   = 1'b1;
    10'd16     : reg_select[16]   = 1'b1;
    10'd17     : reg_select[17]   = 1'b1;
    10'd18     : reg_select[18]   = 1'b1;
    10'd19     : reg_select[19]   = 1'b1;
    10'd20     : reg_select[20]   = 1'b1;
    10'd21     : reg_select[21]   = 1'b1;
    10'd22     : reg_select[22]   = 1'b1;
    10'd23     : reg_select[23]   = 1'b1;
    10'd24     : reg_select[24]   = 1'b1;
    10'd25     : reg_select[25]   = 1'b1;
    10'd26     : reg_select[26]   = 1'b1;
    10'd27     : reg_select[27]   = 1'b1;
    10'd28     : reg_select[28]   = 1'b1;
    10'd29     : reg_select[29]   = 1'b1;
    10'd30     : reg_select[30]   = 1'b1;
    10'd31     : reg_select[31]   = 1'b1;
    10'd32     : reg_select[32]   = 1'b1;
    10'd33     : reg_select[33]   = 1'b1;
    10'd34     : reg_select[34]   = 1'b1;
    10'd35     : reg_select[35]   = 1'b1;
    10'd36     : reg_select[36]   = 1'b1;
    10'd37     : reg_select[37]   = 1'b1;
    10'd38     : reg_select[38]   = 1'b1;
    10'd39     : reg_select[39]   = 1'b1;
    10'd40     : reg_select[40]   = 1'b1;
    10'd41     : reg_select[41]   = 1'b1;
    10'd42     : reg_select[42]   = 1'b1;
    10'd43     : reg_select[43]   = 1'b1;
    10'd44     : reg_select[44]   = 1'b1;
    10'd45     : reg_select[45]   = 1'b1;
    10'd46     : reg_select[46]   = 1'b1;
    10'd47     : reg_select[47]   = 1'b1;
    10'd48     : reg_select[48]   = 1'b1;
    10'd49     : reg_select[49]   = 1'b1;
    10'd50     : reg_select[50]   = 1'b1;
    10'd51     : reg_select[51]   = 1'b1;
    10'd52     : reg_select[52]   = 1'b1;
    10'd53     : reg_select[53]   = 1'b1;
    10'd54     : reg_select[54]   = 1'b1;
    10'd55     : reg_select[55]   = 1'b1;
    10'd56     : reg_select[56]   = 1'b1;
    10'd57     : reg_select[57]   = 1'b1;
    10'd58     : reg_select[58]   = 1'b1;
    10'd59     : reg_select[59]   = 1'b1;
    10'd60     : reg_select[60]   = 1'b1;
    10'd61     : reg_select[61]   = 1'b1;
    10'd62     : reg_select[62]   = 1'b1;
    10'd63     : reg_select[63]   = 1'b1;
    10'd64     : reg_select[64]   = 1'b1;
    10'd65     : reg_select[65]   = 1'b1;
    10'd66     : reg_select[66]   = 1'b1;
    10'd67     : reg_select[67]   = 1'b1;
    10'd68     : reg_select[68]   = 1'b1;
    10'd69     : reg_select[69]   = 1'b1;
    10'd70     : reg_select[70]   = 1'b1;
    10'd71     : reg_select[71]   = 1'b1;
    10'd72     : reg_select[72]   = 1'b1;
    10'd73     : reg_select[73]   = 1'b1;
    10'd74     : reg_select[74]   = 1'b1;
    10'd75     : reg_select[75]   = 1'b1;
    10'd76     : reg_select[76]   = 1'b1;
    10'd77     : reg_select[77]   = 1'b1;
    10'd78     : reg_select[78]   = 1'b1;
    10'd79     : reg_select[79]   = 1'b1;
    10'd80     : reg_select[80]   = 1'b1;
    10'd81     : reg_select[81]   = 1'b1;
    10'd82     : reg_select[82]   = 1'b1;
    10'd83     : reg_select[83]   = 1'b1;
    10'd84     : reg_select[84]   = 1'b1;
    10'd85     : reg_select[85]   = 1'b1;
    10'd86     : reg_select[86]   = 1'b1;
    10'd87     : reg_select[87]   = 1'b1;
    10'd88     : reg_select[88]   = 1'b1;
    10'd89     : reg_select[89]   = 1'b1;
    10'd90     : reg_select[90]   = 1'b1;
    10'd91     : reg_select[91]   = 1'b1;
    10'd92     : reg_select[92]   = 1'b1;
    10'd93     : reg_select[93]   = 1'b1;
    10'd94     : reg_select[94]   = 1'b1;
    10'd95     : reg_select[95]   = 1'b1;
    10'd96     : reg_select[96]   = 1'b1;
    10'd97     : reg_select[97]   = 1'b1;
    10'd98     : reg_select[98]   = 1'b1;
    10'd99     : reg_select[99]   = 1'b1;
    10'd100     : reg_select[100]   = 1'b1;
    10'd101     : reg_select[101]   = 1'b1;
    10'd102     : reg_select[102]   = 1'b1;
    10'd103     : reg_select[103]   = 1'b1;
    10'd104     : reg_select[104]   = 1'b1;
    10'd105     : reg_select[105]   = 1'b1;
    10'd106     : reg_select[106]   = 1'b1;
    10'd107     : reg_select[107]   = 1'b1;
    10'd108     : reg_select[108]   = 1'b1;
    10'd109     : reg_select[109]   = 1'b1;
    10'd110     : reg_select[110]   = 1'b1;
    10'd111     : reg_select[111]   = 1'b1;
    10'd112     : reg_select[112]   = 1'b1;
    10'd113     : reg_select[113]   = 1'b1;
    10'd114     : reg_select[114]   = 1'b1;
    10'd115     : reg_select[115]   = 1'b1;
    10'd116     : reg_select[116]   = 1'b1;
    10'd117     : reg_select[117]   = 1'b1;
    10'd118     : reg_select[118]   = 1'b1;
    10'd119     : reg_select[119]   = 1'b1;
    10'd120     : reg_select[120]   = 1'b1;
    10'd121     : reg_select[121]   = 1'b1;
    10'd122     : reg_select[122]   = 1'b1;
    10'd123     : reg_select[123]   = 1'b1;
    10'd124     : reg_select[124]   = 1'b1;
    10'd125     : reg_select[125]   = 1'b1;
    10'd126     : reg_select[126]   = 1'b1;
    10'd127     : reg_select[127]   = 1'b1;
    10'd128     : reg_select[128]   = 1'b1;
    10'd129     : reg_select[129]   = 1'b1;
    10'd130     : reg_select[130]   = 1'b1;
    10'd131     : reg_select[131]   = 1'b1;
    10'd132     : reg_select[132]   = 1'b1;
    10'd133     : reg_select[133]   = 1'b1;
    10'd134     : reg_select[134]   = 1'b1;
    10'd135     : reg_select[135]   = 1'b1;
    10'd136     : reg_select[136]   = 1'b1;
    10'd137     : reg_select[137]   = 1'b1;
    10'd138     : reg_select[138]   = 1'b1;
    10'd139     : reg_select[139]   = 1'b1;
    10'd140     : reg_select[140]   = 1'b1;
    10'd141     : reg_select[141]   = 1'b1;
    10'd142     : reg_select[142]   = 1'b1;
    10'd143     : reg_select[143]   = 1'b1;
    10'd144     : reg_select[144]   = 1'b1;
    10'd145     : reg_select[145]   = 1'b1;
    10'd146     : reg_select[146]   = 1'b1;
    10'd147     : reg_select[147]   = 1'b1;
    10'd148     : reg_select[148]   = 1'b1;
    10'd149     : reg_select[149]   = 1'b1;
    10'd150     : reg_select[150]   = 1'b1;
    10'd151     : reg_select[151]   = 1'b1;
    10'd152     : reg_select[152]   = 1'b1;
    10'd153     : reg_select[153]   = 1'b1;
    10'd154     : reg_select[154]   = 1'b1;
    10'd155     : reg_select[155]   = 1'b1;
    10'd156     : reg_select[156]   = 1'b1;
    10'd157     : reg_select[157]   = 1'b1;
    10'd158     : reg_select[158]   = 1'b1;
    10'd159     : reg_select[159]   = 1'b1;
    10'd160     : reg_select[160]   = 1'b1;
    10'd161     : reg_select[161]   = 1'b1;
    10'd162     : reg_select[162]   = 1'b1;
    10'd163     : reg_select[163]   = 1'b1;
    10'd164     : reg_select[164]   = 1'b1;
    10'd165     : reg_select[165]   = 1'b1;
    10'd166     : reg_select[166]   = 1'b1;
    10'd167     : reg_select[167]   = 1'b1;
    10'd168     : reg_select[168]   = 1'b1;
    10'd169     : reg_select[169]   = 1'b1;
    10'd170     : reg_select[170]   = 1'b1;
    10'd171     : reg_select[171]   = 1'b1;
    10'd172     : reg_select[172]   = 1'b1;
    10'd173     : reg_select[173]   = 1'b1;
    10'd174     : reg_select[174]   = 1'b1;
    10'd175     : reg_select[175]   = 1'b1;
    10'd176     : reg_select[176]   = 1'b1;
    10'd177     : reg_select[177]   = 1'b1;
    10'd178     : reg_select[178]   = 1'b1;
    10'd179     : reg_select[179]   = 1'b1;
    10'd180     : reg_select[180]   = 1'b1;
    10'd181     : reg_select[181]   = 1'b1;
    10'd182     : reg_select[182]   = 1'b1;
    10'd183     : reg_select[183]   = 1'b1;
    10'd184     : reg_select[184]   = 1'b1;
    10'd185     : reg_select[185]   = 1'b1;
    10'd186     : reg_select[186]   = 1'b1;
    10'd187     : reg_select[187]   = 1'b1;
    10'd188     : reg_select[188]   = 1'b1;
    10'd189     : reg_select[189]   = 1'b1;
    10'd190     : reg_select[190]   = 1'b1;
    10'd191     : reg_select[191]   = 1'b1;
    10'd192     : reg_select[192]   = 1'b1;
    10'd193     : reg_select[193]   = 1'b1;
    10'd194     : reg_select[194]   = 1'b1;
    10'd195     : reg_select[195]   = 1'b1;
    10'd196     : reg_select[196]   = 1'b1;
    10'd197     : reg_select[197]   = 1'b1;
    10'd198     : reg_select[198]   = 1'b1;
    10'd199     : reg_select[199]   = 1'b1;
    10'd200     : reg_select[200]   = 1'b1;
  endcase
end
  // ------------------------------------------------------------
  // Current decoding will never use chip_select <= 18'h00002; //
  // ------------------------------------------------------------
  // Control/Status: 0x00-0x01FFF gives a max of 32 registers
  assign bank0_write[0]  = (reg_select[0]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[1]  = (reg_select[1]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[2]  = (reg_select[2]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[3]  = (reg_select[3]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[4]  = (reg_select[4]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[5]  = (reg_select[5]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[6]  = (reg_select[6]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[7]  = (reg_select[7]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[8]  = (reg_select[8]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[9]  = (reg_select[9]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[10]  = (reg_select[10]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[11]  = (reg_select[11]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[12]  = (reg_select[12]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[13]  = (reg_select[13]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[14]  = (reg_select[14]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[15]  = (reg_select[15]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[16]  = (reg_select[16]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[17]  = (reg_select[17]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[18]  = (reg_select[18]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[19]  = (reg_select[19]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[20]  = (reg_select[20]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[21]  = (reg_select[21]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[22]  = (reg_select[22]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[23]  = (reg_select[23]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[24]  = (reg_select[24]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[25]  = (reg_select[25]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[26]  = (reg_select[26]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[27]  = (reg_select[27]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[28]  = (reg_select[28]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[29]  = (reg_select[29]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[30]  = (reg_select[30]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[31]  = (reg_select[31]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[32]  = (reg_select[32]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[33]  = (reg_select[33]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[34]  = (reg_select[34]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[35]  = (reg_select[35]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[36]  = (reg_select[36]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[37]  = (reg_select[37]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[38]  = (reg_select[38]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[39]  = (reg_select[39]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[40]  = (reg_select[40]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[41]  = (reg_select[41]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[42]  = (reg_select[42]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[43]  = (reg_select[43]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[44]  = (reg_select[44]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[45]  = (reg_select[45]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[46]  = (reg_select[46]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[47]  = (reg_select[47]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[48]  = (reg_select[48]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[49]  = (reg_select[49]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[50]  = (reg_select[50]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[51]  = (reg_select[51]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[52]  = (reg_select[52]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[53]  = (reg_select[53]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[54]  = (reg_select[54]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[55]  = (reg_select[55]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[56]  = (reg_select[56]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[57]  = (reg_select[57]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[58]  = (reg_select[58]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[59]  = (reg_select[59]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[60]  = (reg_select[60]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[61]  = (reg_select[61]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[62]  = (reg_select[62]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[63]  = (reg_select[63]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[64]  = (reg_select[64]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank0_write[65]  = (reg_select[65]  & chip_select[0] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // DAC 0 Control Status: 0x04000-0x05FFF
  assign bank1_write[0]  = (reg_select[0]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[1]  = (reg_select[1]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[2]  = (reg_select[2]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[3]  = (reg_select[3]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[4]  = (reg_select[4]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[5]  = (reg_select[5]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[6]  = (reg_select[6]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[7]  = (reg_select[7]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[8]  = (reg_select[8]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[9]  = (reg_select[9]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[10]  = (reg_select[10]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[11]  = (reg_select[11]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[12]  = (reg_select[12]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[13]  = (reg_select[13]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[14]  = (reg_select[14]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[15]  = (reg_select[15]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[16]  = (reg_select[16]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[17]  = (reg_select[17]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[18]  = (reg_select[18]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[19]  = (reg_select[19]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[20]  = (reg_select[20]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[21]  = (reg_select[21]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[22]  = (reg_select[22]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[23]  = (reg_select[23]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[24]  = (reg_select[24]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[25]  = (reg_select[25]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[26]  = (reg_select[26]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[27]  = (reg_select[27]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[28]  = (reg_select[28]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[29]  = (reg_select[29]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[30]  = (reg_select[30]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[31]  = (reg_select[31]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[32]  = (reg_select[32]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[33]  = (reg_select[33]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[34]  = (reg_select[34]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[35]  = (reg_select[35]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[36]  = (reg_select[36]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[37]  = (reg_select[37]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[38]  = (reg_select[38]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[39]  = (reg_select[39]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[40]  = (reg_select[40]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[41]  = (reg_select[41]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[42]  = (reg_select[42]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[43]  = (reg_select[43]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[44]  = (reg_select[44]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[45]  = (reg_select[45]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[46]  = (reg_select[46]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[47]  = (reg_select[47]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[48]  = (reg_select[48]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[49]  = (reg_select[49]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[50]  = (reg_select[50]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[51]  = (reg_select[51]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[52]  = (reg_select[52]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[53]  = (reg_select[53]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[54]  = (reg_select[54]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[55]  = (reg_select[55]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[56]  = (reg_select[56]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[57]  = (reg_select[57]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[58]  = (reg_select[58]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[59]  = (reg_select[59]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[60]  = (reg_select[60]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[61]  = (reg_select[61]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[62]  = (reg_select[62]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[63]  = (reg_select[63]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[64]  = (reg_select[64]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[65]  = (reg_select[65]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[66]  = (reg_select[66]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[67]  = (reg_select[67]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[68]  = (reg_select[68]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[69]  = (reg_select[69]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[70]  = (reg_select[70]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[71]  = (reg_select[71]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[72]  = (reg_select[72]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[73]  = (reg_select[73]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[74]  = (reg_select[74]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[75]  = (reg_select[75]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[76]  = (reg_select[76]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[77]  = (reg_select[77]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[78]  = (reg_select[78]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[79]  = (reg_select[79]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[80]  = (reg_select[80]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[81]  = (reg_select[81]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[82]  = (reg_select[82]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[83]  = (reg_select[83]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[84]  = (reg_select[84]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[85]  = (reg_select[85]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[86]  = (reg_select[86]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[87]  = (reg_select[87]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[88]  = (reg_select[88]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[89]  = (reg_select[89]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[90]  = (reg_select[90]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[91]  = (reg_select[91]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[92]  = (reg_select[92]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[93]  = (reg_select[93]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[94]  = (reg_select[94]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[95]  = (reg_select[95]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[96]  = (reg_select[96]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[97]  = (reg_select[97]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[98]  = (reg_select[98]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[99]  = (reg_select[99]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[100]  = (reg_select[100]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[101]  = (reg_select[101]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[102]  = (reg_select[102]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[103]  = (reg_select[103]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[104]  = (reg_select[104]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[105]  = (reg_select[105]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[106]  = (reg_select[106]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[107]  = (reg_select[107]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[108]  = (reg_select[108]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[109]  = (reg_select[109]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[110]  = (reg_select[110]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[111]  = (reg_select[111]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[112]  = (reg_select[112]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[113]  = (reg_select[113]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[114]  = (reg_select[114]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[115]  = (reg_select[115]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[116]  = (reg_select[116]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[117]  = (reg_select[117]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[118]  = (reg_select[118]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[119]  = (reg_select[119]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[120]  = (reg_select[120]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[121]  = (reg_select[121]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[122]  = (reg_select[122]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[123]  = (reg_select[123]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[124]  = (reg_select[124]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[125]  = (reg_select[125]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[126]  = (reg_select[126]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[127]  = (reg_select[127]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[128]  = (reg_select[128]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[129]  = (reg_select[129]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[130]  = (reg_select[130]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[131]  = (reg_select[131]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[132]  = (reg_select[132]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[133]  = (reg_select[133]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[134]  = (reg_select[134]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[135]  = (reg_select[135]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[136]  = (reg_select[136]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[137]  = (reg_select[137]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[138]  = (reg_select[138]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[139]  = (reg_select[139]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[140]  = (reg_select[140]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[141]  = (reg_select[141]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[142]  = (reg_select[142]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[143]  = (reg_select[143]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[144]  = (reg_select[144]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[145]  = (reg_select[145]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[146]  = (reg_select[146]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[147]  = (reg_select[147]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[148]  = (reg_select[148]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[149]  = (reg_select[149]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[150]  = (reg_select[150]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[151]  = (reg_select[151]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[152]  = (reg_select[152]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[153]  = (reg_select[153]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[154]  = (reg_select[154]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[155]  = (reg_select[155]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[156]  = (reg_select[156]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[157]  = (reg_select[157]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[158]  = (reg_select[158]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[159]  = (reg_select[159]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[160]  = (reg_select[160]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[161]  = (reg_select[161]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[162]  = (reg_select[162]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[163]  = (reg_select[163]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[164]  = (reg_select[164]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[165]  = (reg_select[165]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[166]  = (reg_select[166]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[167]  = (reg_select[167]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[168]  = (reg_select[168]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[169]  = (reg_select[169]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[170]  = (reg_select[170]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[171]  = (reg_select[171]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[172]  = (reg_select[172]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[173]  = (reg_select[173]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[174]  = (reg_select[174]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[175]  = (reg_select[175]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[176]  = (reg_select[176]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[177]  = (reg_select[177]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[178]  = (reg_select[178]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[179]  = (reg_select[179]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[180]  = (reg_select[180]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[181]  = (reg_select[181]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[182]  = (reg_select[182]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[183]  = (reg_select[183]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[184]  = (reg_select[184]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[185]  = (reg_select[185]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[186]  = (reg_select[186]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[187]  = (reg_select[187]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[188]  = (reg_select[188]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[189]  = (reg_select[189]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[190]  = (reg_select[190]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[191]  = (reg_select[191]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[192]  = (reg_select[192]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[193]  = (reg_select[193]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[194]  = (reg_select[194]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[195]  = (reg_select[195]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[196]  = (reg_select[196]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[197]  = (reg_select[197]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[198]  = (reg_select[198]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[199]  = (reg_select[199]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank1_write[200]  = (reg_select[200]  & chip_select[2] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // DAC 0: DRP 0x06000-0x07FFF
  assign bank2_write = (chip_select[3] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // DAC 1 Control Status: 0x08000-0x09FFF
  assign bank3_write[0]  = (reg_select[0]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[1]  = (reg_select[1]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[2]  = (reg_select[2]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[3]  = (reg_select[3]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[4]  = (reg_select[4]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[5]  = (reg_select[5]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[6]  = (reg_select[6]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[7]  = (reg_select[7]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[8]  = (reg_select[8]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[9]  = (reg_select[9]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[10]  = (reg_select[10]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[11]  = (reg_select[11]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[12]  = (reg_select[12]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[13]  = (reg_select[13]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[14]  = (reg_select[14]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[15]  = (reg_select[15]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[16]  = (reg_select[16]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[17]  = (reg_select[17]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[18]  = (reg_select[18]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[19]  = (reg_select[19]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[20]  = (reg_select[20]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[21]  = (reg_select[21]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[22]  = (reg_select[22]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[23]  = (reg_select[23]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[24]  = (reg_select[24]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[25]  = (reg_select[25]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[26]  = (reg_select[26]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[27]  = (reg_select[27]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[28]  = (reg_select[28]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[29]  = (reg_select[29]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[30]  = (reg_select[30]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[31]  = (reg_select[31]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[32]  = (reg_select[32]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[33]  = (reg_select[33]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[34]  = (reg_select[34]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[35]  = (reg_select[35]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[36]  = (reg_select[36]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[37]  = (reg_select[37]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[38]  = (reg_select[38]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[39]  = (reg_select[39]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[40]  = (reg_select[40]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[41]  = (reg_select[41]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[42]  = (reg_select[42]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[43]  = (reg_select[43]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[44]  = (reg_select[44]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[45]  = (reg_select[45]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[46]  = (reg_select[46]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[47]  = (reg_select[47]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[48]  = (reg_select[48]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[49]  = (reg_select[49]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[50]  = (reg_select[50]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[51]  = (reg_select[51]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[52]  = (reg_select[52]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[53]  = (reg_select[53]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[54]  = (reg_select[54]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[55]  = (reg_select[55]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[56]  = (reg_select[56]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[57]  = (reg_select[57]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[58]  = (reg_select[58]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[59]  = (reg_select[59]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[60]  = (reg_select[60]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[61]  = (reg_select[61]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[62]  = (reg_select[62]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[63]  = (reg_select[63]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[64]  = (reg_select[64]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[65]  = (reg_select[65]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[66]  = (reg_select[66]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[67]  = (reg_select[67]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[68]  = (reg_select[68]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[69]  = (reg_select[69]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[70]  = (reg_select[70]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[71]  = (reg_select[71]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[72]  = (reg_select[72]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[73]  = (reg_select[73]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[74]  = (reg_select[74]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[75]  = (reg_select[75]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[76]  = (reg_select[76]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[77]  = (reg_select[77]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[78]  = (reg_select[78]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[79]  = (reg_select[79]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[80]  = (reg_select[80]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[81]  = (reg_select[81]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[82]  = (reg_select[82]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[83]  = (reg_select[83]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[84]  = (reg_select[84]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[85]  = (reg_select[85]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[86]  = (reg_select[86]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[87]  = (reg_select[87]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[88]  = (reg_select[88]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[89]  = (reg_select[89]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[90]  = (reg_select[90]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[91]  = (reg_select[91]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[92]  = (reg_select[92]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[93]  = (reg_select[93]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[94]  = (reg_select[94]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[95]  = (reg_select[95]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[96]  = (reg_select[96]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[97]  = (reg_select[97]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[98]  = (reg_select[98]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[99]  = (reg_select[99]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[100]  = (reg_select[100]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[101]  = (reg_select[101]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[102]  = (reg_select[102]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[103]  = (reg_select[103]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[104]  = (reg_select[104]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[105]  = (reg_select[105]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[106]  = (reg_select[106]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[107]  = (reg_select[107]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[108]  = (reg_select[108]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[109]  = (reg_select[109]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[110]  = (reg_select[110]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[111]  = (reg_select[111]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[112]  = (reg_select[112]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[113]  = (reg_select[113]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[114]  = (reg_select[114]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[115]  = (reg_select[115]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[116]  = (reg_select[116]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[117]  = (reg_select[117]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[118]  = (reg_select[118]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[119]  = (reg_select[119]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[120]  = (reg_select[120]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[121]  = (reg_select[121]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[122]  = (reg_select[122]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[123]  = (reg_select[123]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[124]  = (reg_select[124]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[125]  = (reg_select[125]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[126]  = (reg_select[126]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[127]  = (reg_select[127]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[128]  = (reg_select[128]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[129]  = (reg_select[129]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[130]  = (reg_select[130]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[131]  = (reg_select[131]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[132]  = (reg_select[132]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[133]  = (reg_select[133]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[134]  = (reg_select[134]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[135]  = (reg_select[135]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[136]  = (reg_select[136]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[137]  = (reg_select[137]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[138]  = (reg_select[138]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[139]  = (reg_select[139]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[140]  = (reg_select[140]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[141]  = (reg_select[141]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[142]  = (reg_select[142]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[143]  = (reg_select[143]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[144]  = (reg_select[144]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[145]  = (reg_select[145]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[146]  = (reg_select[146]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[147]  = (reg_select[147]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[148]  = (reg_select[148]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[149]  = (reg_select[149]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[150]  = (reg_select[150]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[151]  = (reg_select[151]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[152]  = (reg_select[152]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[153]  = (reg_select[153]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[154]  = (reg_select[154]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[155]  = (reg_select[155]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[156]  = (reg_select[156]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[157]  = (reg_select[157]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[158]  = (reg_select[158]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[159]  = (reg_select[159]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[160]  = (reg_select[160]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[161]  = (reg_select[161]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[162]  = (reg_select[162]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[163]  = (reg_select[163]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[164]  = (reg_select[164]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[165]  = (reg_select[165]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[166]  = (reg_select[166]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[167]  = (reg_select[167]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[168]  = (reg_select[168]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[169]  = (reg_select[169]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[170]  = (reg_select[170]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[171]  = (reg_select[171]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[172]  = (reg_select[172]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[173]  = (reg_select[173]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[174]  = (reg_select[174]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[175]  = (reg_select[175]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[176]  = (reg_select[176]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[177]  = (reg_select[177]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[178]  = (reg_select[178]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[179]  = (reg_select[179]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[180]  = (reg_select[180]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[181]  = (reg_select[181]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[182]  = (reg_select[182]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[183]  = (reg_select[183]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[184]  = (reg_select[184]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[185]  = (reg_select[185]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[186]  = (reg_select[186]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[187]  = (reg_select[187]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[188]  = (reg_select[188]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[189]  = (reg_select[189]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[190]  = (reg_select[190]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[191]  = (reg_select[191]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[192]  = (reg_select[192]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[193]  = (reg_select[193]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[194]  = (reg_select[194]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[195]  = (reg_select[195]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[196]  = (reg_select[196]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[197]  = (reg_select[197]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[198]  = (reg_select[198]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[199]  = (reg_select[199]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank3_write[200]  = (reg_select[200]  & chip_select[4] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // DAC 1 DRP: 0x0A000-0x0BFFF
  assign bank4_write  = (chip_select[5] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // DAC 2 Control Status: 0x0C000-0x0DFFF
  assign bank5_write[0]  = (reg_select[0]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[1]  = (reg_select[1]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[2]  = (reg_select[2]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[3]  = (reg_select[3]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[4]  = (reg_select[4]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[5]  = (reg_select[5]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[6]  = (reg_select[6]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[7]  = (reg_select[7]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[8]  = (reg_select[8]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[9]  = (reg_select[9]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[10]  = (reg_select[10]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[11]  = (reg_select[11]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[12]  = (reg_select[12]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[13]  = (reg_select[13]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[14]  = (reg_select[14]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[15]  = (reg_select[15]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[16]  = (reg_select[16]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[17]  = (reg_select[17]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[18]  = (reg_select[18]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[19]  = (reg_select[19]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[20]  = (reg_select[20]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[21]  = (reg_select[21]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[22]  = (reg_select[22]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[23]  = (reg_select[23]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[24]  = (reg_select[24]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[25]  = (reg_select[25]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[26]  = (reg_select[26]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[27]  = (reg_select[27]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[28]  = (reg_select[28]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[29]  = (reg_select[29]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[30]  = (reg_select[30]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[31]  = (reg_select[31]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[32]  = (reg_select[32]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[33]  = (reg_select[33]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[34]  = (reg_select[34]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[35]  = (reg_select[35]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[36]  = (reg_select[36]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[37]  = (reg_select[37]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[38]  = (reg_select[38]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[39]  = (reg_select[39]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[40]  = (reg_select[40]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[41]  = (reg_select[41]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[42]  = (reg_select[42]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[43]  = (reg_select[43]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[44]  = (reg_select[44]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[45]  = (reg_select[45]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[46]  = (reg_select[46]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[47]  = (reg_select[47]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[48]  = (reg_select[48]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[49]  = (reg_select[49]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[50]  = (reg_select[50]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[51]  = (reg_select[51]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[52]  = (reg_select[52]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[53]  = (reg_select[53]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[54]  = (reg_select[54]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[55]  = (reg_select[55]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[56]  = (reg_select[56]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[57]  = (reg_select[57]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[58]  = (reg_select[58]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[59]  = (reg_select[59]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[60]  = (reg_select[60]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[61]  = (reg_select[61]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[62]  = (reg_select[62]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[63]  = (reg_select[63]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[64]  = (reg_select[64]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[65]  = (reg_select[65]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[66]  = (reg_select[66]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[67]  = (reg_select[67]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[68]  = (reg_select[68]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[69]  = (reg_select[69]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[70]  = (reg_select[70]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[71]  = (reg_select[71]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[72]  = (reg_select[72]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[73]  = (reg_select[73]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[74]  = (reg_select[74]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[75]  = (reg_select[75]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[76]  = (reg_select[76]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[77]  = (reg_select[77]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[78]  = (reg_select[78]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[79]  = (reg_select[79]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[80]  = (reg_select[80]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[81]  = (reg_select[81]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[82]  = (reg_select[82]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[83]  = (reg_select[83]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[84]  = (reg_select[84]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[85]  = (reg_select[85]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[86]  = (reg_select[86]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[87]  = (reg_select[87]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[88]  = (reg_select[88]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[89]  = (reg_select[89]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[90]  = (reg_select[90]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[91]  = (reg_select[91]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[92]  = (reg_select[92]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[93]  = (reg_select[93]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[94]  = (reg_select[94]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[95]  = (reg_select[95]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[96]  = (reg_select[96]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[97]  = (reg_select[97]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[98]  = (reg_select[98]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[99]  = (reg_select[99]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[100]  = (reg_select[100]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[101]  = (reg_select[101]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[102]  = (reg_select[102]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[103]  = (reg_select[103]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[104]  = (reg_select[104]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[105]  = (reg_select[105]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[106]  = (reg_select[106]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[107]  = (reg_select[107]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[108]  = (reg_select[108]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[109]  = (reg_select[109]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[110]  = (reg_select[110]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[111]  = (reg_select[111]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[112]  = (reg_select[112]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[113]  = (reg_select[113]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[114]  = (reg_select[114]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[115]  = (reg_select[115]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[116]  = (reg_select[116]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[117]  = (reg_select[117]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[118]  = (reg_select[118]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[119]  = (reg_select[119]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[120]  = (reg_select[120]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[121]  = (reg_select[121]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[122]  = (reg_select[122]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[123]  = (reg_select[123]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[124]  = (reg_select[124]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[125]  = (reg_select[125]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[126]  = (reg_select[126]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[127]  = (reg_select[127]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[128]  = (reg_select[128]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[129]  = (reg_select[129]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[130]  = (reg_select[130]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[131]  = (reg_select[131]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[132]  = (reg_select[132]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[133]  = (reg_select[133]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[134]  = (reg_select[134]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[135]  = (reg_select[135]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[136]  = (reg_select[136]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[137]  = (reg_select[137]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[138]  = (reg_select[138]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[139]  = (reg_select[139]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[140]  = (reg_select[140]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[141]  = (reg_select[141]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[142]  = (reg_select[142]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[143]  = (reg_select[143]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[144]  = (reg_select[144]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[145]  = (reg_select[145]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[146]  = (reg_select[146]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[147]  = (reg_select[147]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[148]  = (reg_select[148]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[149]  = (reg_select[149]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[150]  = (reg_select[150]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[151]  = (reg_select[151]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[152]  = (reg_select[152]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[153]  = (reg_select[153]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[154]  = (reg_select[154]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[155]  = (reg_select[155]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[156]  = (reg_select[156]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[157]  = (reg_select[157]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[158]  = (reg_select[158]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[159]  = (reg_select[159]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[160]  = (reg_select[160]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[161]  = (reg_select[161]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[162]  = (reg_select[162]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[163]  = (reg_select[163]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[164]  = (reg_select[164]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[165]  = (reg_select[165]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[166]  = (reg_select[166]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[167]  = (reg_select[167]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[168]  = (reg_select[168]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[169]  = (reg_select[169]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[170]  = (reg_select[170]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[171]  = (reg_select[171]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[172]  = (reg_select[172]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[173]  = (reg_select[173]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[174]  = (reg_select[174]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[175]  = (reg_select[175]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[176]  = (reg_select[176]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[177]  = (reg_select[177]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[178]  = (reg_select[178]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[179]  = (reg_select[179]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[180]  = (reg_select[180]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[181]  = (reg_select[181]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[182]  = (reg_select[182]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[183]  = (reg_select[183]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[184]  = (reg_select[184]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[185]  = (reg_select[185]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[186]  = (reg_select[186]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[187]  = (reg_select[187]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[188]  = (reg_select[188]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[189]  = (reg_select[189]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[190]  = (reg_select[190]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[191]  = (reg_select[191]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[192]  = (reg_select[192]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[193]  = (reg_select[193]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[194]  = (reg_select[194]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[195]  = (reg_select[195]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[196]  = (reg_select[196]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[197]  = (reg_select[197]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[198]  = (reg_select[198]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[199]  = (reg_select[199]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank5_write[200]  = (reg_select[200]  & chip_select[6] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // DAC 2 DRP: 0x0E000-0x0FFFF
  assign bank6_write  = (chip_select[7] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // DAC 3 Control Status: 0x10000-0x1FFFF
  assign bank7_write[0]  = (reg_select[0]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[1]  = (reg_select[1]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[2]  = (reg_select[2]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[3]  = (reg_select[3]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[4]  = (reg_select[4]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[5]  = (reg_select[5]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[6]  = (reg_select[6]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[7]  = (reg_select[7]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[8]  = (reg_select[8]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[9]  = (reg_select[9]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[10]  = (reg_select[10]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[11]  = (reg_select[11]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[12]  = (reg_select[12]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[13]  = (reg_select[13]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[14]  = (reg_select[14]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[15]  = (reg_select[15]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[16]  = (reg_select[16]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[17]  = (reg_select[17]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[18]  = (reg_select[18]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[19]  = (reg_select[19]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[20]  = (reg_select[20]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[21]  = (reg_select[21]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[22]  = (reg_select[22]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[23]  = (reg_select[23]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[24]  = (reg_select[24]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[25]  = (reg_select[25]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[26]  = (reg_select[26]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[27]  = (reg_select[27]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[28]  = (reg_select[28]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[29]  = (reg_select[29]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[30]  = (reg_select[30]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[31]  = (reg_select[31]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[32]  = (reg_select[32]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[33]  = (reg_select[33]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[34]  = (reg_select[34]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[35]  = (reg_select[35]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[36]  = (reg_select[36]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[37]  = (reg_select[37]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[38]  = (reg_select[38]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[39]  = (reg_select[39]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[40]  = (reg_select[40]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[41]  = (reg_select[41]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[42]  = (reg_select[42]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[43]  = (reg_select[43]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[44]  = (reg_select[44]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[45]  = (reg_select[45]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[46]  = (reg_select[46]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[47]  = (reg_select[47]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[48]  = (reg_select[48]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[49]  = (reg_select[49]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[50]  = (reg_select[50]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[51]  = (reg_select[51]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[52]  = (reg_select[52]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[53]  = (reg_select[53]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[54]  = (reg_select[54]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[55]  = (reg_select[55]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[56]  = (reg_select[56]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[57]  = (reg_select[57]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[58]  = (reg_select[58]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[59]  = (reg_select[59]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[60]  = (reg_select[60]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[61]  = (reg_select[61]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[62]  = (reg_select[62]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[63]  = (reg_select[63]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[64]  = (reg_select[64]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[65]  = (reg_select[65]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[66]  = (reg_select[66]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[67]  = (reg_select[67]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[68]  = (reg_select[68]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[69]  = (reg_select[69]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[70]  = (reg_select[70]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[71]  = (reg_select[71]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[72]  = (reg_select[72]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[73]  = (reg_select[73]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[74]  = (reg_select[74]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[75]  = (reg_select[75]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[76]  = (reg_select[76]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[77]  = (reg_select[77]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[78]  = (reg_select[78]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[79]  = (reg_select[79]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[80]  = (reg_select[80]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[81]  = (reg_select[81]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[82]  = (reg_select[82]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[83]  = (reg_select[83]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[84]  = (reg_select[84]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[85]  = (reg_select[85]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[86]  = (reg_select[86]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[87]  = (reg_select[87]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[88]  = (reg_select[88]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[89]  = (reg_select[89]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[90]  = (reg_select[90]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[91]  = (reg_select[91]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[92]  = (reg_select[92]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[93]  = (reg_select[93]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[94]  = (reg_select[94]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[95]  = (reg_select[95]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[96]  = (reg_select[96]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[97]  = (reg_select[97]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[98]  = (reg_select[98]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[99]  = (reg_select[99]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[100]  = (reg_select[100]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[101]  = (reg_select[101]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[102]  = (reg_select[102]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[103]  = (reg_select[103]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[104]  = (reg_select[104]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[105]  = (reg_select[105]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[106]  = (reg_select[106]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[107]  = (reg_select[107]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[108]  = (reg_select[108]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[109]  = (reg_select[109]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[110]  = (reg_select[110]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[111]  = (reg_select[111]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[112]  = (reg_select[112]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[113]  = (reg_select[113]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[114]  = (reg_select[114]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[115]  = (reg_select[115]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[116]  = (reg_select[116]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[117]  = (reg_select[117]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[118]  = (reg_select[118]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[119]  = (reg_select[119]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[120]  = (reg_select[120]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[121]  = (reg_select[121]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[122]  = (reg_select[122]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[123]  = (reg_select[123]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[124]  = (reg_select[124]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[125]  = (reg_select[125]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[126]  = (reg_select[126]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[127]  = (reg_select[127]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[128]  = (reg_select[128]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[129]  = (reg_select[129]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[130]  = (reg_select[130]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[131]  = (reg_select[131]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[132]  = (reg_select[132]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[133]  = (reg_select[133]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[134]  = (reg_select[134]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[135]  = (reg_select[135]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[136]  = (reg_select[136]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[137]  = (reg_select[137]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[138]  = (reg_select[138]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[139]  = (reg_select[139]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[140]  = (reg_select[140]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[141]  = (reg_select[141]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[142]  = (reg_select[142]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[143]  = (reg_select[143]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[144]  = (reg_select[144]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[145]  = (reg_select[145]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[146]  = (reg_select[146]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[147]  = (reg_select[147]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[148]  = (reg_select[148]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[149]  = (reg_select[149]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[150]  = (reg_select[150]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[151]  = (reg_select[151]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[152]  = (reg_select[152]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[153]  = (reg_select[153]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[154]  = (reg_select[154]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[155]  = (reg_select[155]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[156]  = (reg_select[156]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[157]  = (reg_select[157]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[158]  = (reg_select[158]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[159]  = (reg_select[159]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[160]  = (reg_select[160]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[161]  = (reg_select[161]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[162]  = (reg_select[162]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[163]  = (reg_select[163]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[164]  = (reg_select[164]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[165]  = (reg_select[165]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[166]  = (reg_select[166]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[167]  = (reg_select[167]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[168]  = (reg_select[168]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[169]  = (reg_select[169]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[170]  = (reg_select[170]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[171]  = (reg_select[171]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[172]  = (reg_select[172]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[173]  = (reg_select[173]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[174]  = (reg_select[174]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[175]  = (reg_select[175]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[176]  = (reg_select[176]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[177]  = (reg_select[177]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[178]  = (reg_select[178]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[179]  = (reg_select[179]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[180]  = (reg_select[180]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[181]  = (reg_select[181]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[182]  = (reg_select[182]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[183]  = (reg_select[183]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[184]  = (reg_select[184]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[185]  = (reg_select[185]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[186]  = (reg_select[186]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[187]  = (reg_select[187]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[188]  = (reg_select[188]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[189]  = (reg_select[189]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[190]  = (reg_select[190]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[191]  = (reg_select[191]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[192]  = (reg_select[192]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[193]  = (reg_select[193]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[194]  = (reg_select[194]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[195]  = (reg_select[195]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[196]  = (reg_select[196]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[197]  = (reg_select[197]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[198]  = (reg_select[198]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[199]  = (reg_select[199]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank7_write[200]  = (reg_select[200]  & chip_select[8] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // DAC 3 DRP: 0x12000-0x13FFF
  assign bank8_write = (chip_select[9] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // ADC 0 Control Status: 0x14000-0x15FFF
  assign bank9_write[0]  = (reg_select[0]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[1]  = (reg_select[1]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[2]  = (reg_select[2]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[3]  = (reg_select[3]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[4]  = (reg_select[4]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[5]  = (reg_select[5]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[6]  = (reg_select[6]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[7]  = (reg_select[7]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[8]  = (reg_select[8]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[9]  = (reg_select[9]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[10]  = (reg_select[10]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[11]  = (reg_select[11]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[12]  = (reg_select[12]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[13]  = (reg_select[13]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[14]  = (reg_select[14]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[15]  = (reg_select[15]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[16]  = (reg_select[16]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[17]  = (reg_select[17]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[18]  = (reg_select[18]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[19]  = (reg_select[19]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[20]  = (reg_select[20]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[21]  = (reg_select[21]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[22]  = (reg_select[22]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[23]  = (reg_select[23]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[24]  = (reg_select[24]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[25]  = (reg_select[25]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[26]  = (reg_select[26]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[27]  = (reg_select[27]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[28]  = (reg_select[28]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[29]  = (reg_select[29]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[30]  = (reg_select[30]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[31]  = (reg_select[31]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[32]  = (reg_select[32]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[33]  = (reg_select[33]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[34]  = (reg_select[34]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[35]  = (reg_select[35]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[36]  = (reg_select[36]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[37]  = (reg_select[37]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[38]  = (reg_select[38]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[39]  = (reg_select[39]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[40]  = (reg_select[40]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[41]  = (reg_select[41]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[42]  = (reg_select[42]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[43]  = (reg_select[43]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[44]  = (reg_select[44]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[45]  = (reg_select[45]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[46]  = (reg_select[46]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[47]  = (reg_select[47]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[48]  = (reg_select[48]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[49]  = (reg_select[49]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[50]  = (reg_select[50]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[51]  = (reg_select[51]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[52]  = (reg_select[52]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[53]  = (reg_select[53]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[54]  = (reg_select[54]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[55]  = (reg_select[55]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[56]  = (reg_select[56]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[57]  = (reg_select[57]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[58]  = (reg_select[58]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[59]  = (reg_select[59]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[60]  = (reg_select[60]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[61]  = (reg_select[61]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[62]  = (reg_select[62]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[63]  = (reg_select[63]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[64]  = (reg_select[64]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[65]  = (reg_select[65]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[66]  = (reg_select[66]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[67]  = (reg_select[67]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[68]  = (reg_select[68]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[69]  = (reg_select[69]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[70]  = (reg_select[70]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[71]  = (reg_select[71]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[72]  = (reg_select[72]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[73]  = (reg_select[73]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[74]  = (reg_select[74]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[75]  = (reg_select[75]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[76]  = (reg_select[76]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[77]  = (reg_select[77]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[78]  = (reg_select[78]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[79]  = (reg_select[79]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[80]  = (reg_select[80]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[81]  = (reg_select[81]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[82]  = (reg_select[82]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[83]  = (reg_select[83]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[84]  = (reg_select[84]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[85]  = (reg_select[85]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[86]  = (reg_select[86]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[87]  = (reg_select[87]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[88]  = (reg_select[88]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[89]  = (reg_select[89]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[90]  = (reg_select[90]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[91]  = (reg_select[91]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[92]  = (reg_select[92]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[93]  = (reg_select[93]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[94]  = (reg_select[94]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[95]  = (reg_select[95]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[96]  = (reg_select[96]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[97]  = (reg_select[97]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[98]  = (reg_select[98]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[99]  = (reg_select[99]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[100]  = (reg_select[100]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[101]  = (reg_select[101]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[102]  = (reg_select[102]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[103]  = (reg_select[103]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[104]  = (reg_select[104]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[105]  = (reg_select[105]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[106]  = (reg_select[106]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[107]  = (reg_select[107]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[108]  = (reg_select[108]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[109]  = (reg_select[109]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[110]  = (reg_select[110]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[111]  = (reg_select[111]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[112]  = (reg_select[112]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[113]  = (reg_select[113]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[114]  = (reg_select[114]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[115]  = (reg_select[115]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[116]  = (reg_select[116]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[117]  = (reg_select[117]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[118]  = (reg_select[118]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[119]  = (reg_select[119]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[120]  = (reg_select[120]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[121]  = (reg_select[121]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[122]  = (reg_select[122]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[123]  = (reg_select[123]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[124]  = (reg_select[124]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[125]  = (reg_select[125]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[126]  = (reg_select[126]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[127]  = (reg_select[127]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[128]  = (reg_select[128]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[129]  = (reg_select[129]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[130]  = (reg_select[130]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[131]  = (reg_select[131]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[132]  = (reg_select[132]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[133]  = (reg_select[133]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[134]  = (reg_select[134]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[135]  = (reg_select[135]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[136]  = (reg_select[136]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[137]  = (reg_select[137]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[138]  = (reg_select[138]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[139]  = (reg_select[139]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[140]  = (reg_select[140]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[141]  = (reg_select[141]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[142]  = (reg_select[142]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[143]  = (reg_select[143]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[144]  = (reg_select[144]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[145]  = (reg_select[145]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[146]  = (reg_select[146]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[147]  = (reg_select[147]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[148]  = (reg_select[148]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[149]  = (reg_select[149]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[150]  = (reg_select[150]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[151]  = (reg_select[151]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[152]  = (reg_select[152]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[153]  = (reg_select[153]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[154]  = (reg_select[154]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[155]  = (reg_select[155]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[156]  = (reg_select[156]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[157]  = (reg_select[157]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[158]  = (reg_select[158]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[159]  = (reg_select[159]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[160]  = (reg_select[160]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[161]  = (reg_select[161]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[162]  = (reg_select[162]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[163]  = (reg_select[163]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[164]  = (reg_select[164]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[165]  = (reg_select[165]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[166]  = (reg_select[166]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[167]  = (reg_select[167]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[168]  = (reg_select[168]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[169]  = (reg_select[169]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[170]  = (reg_select[170]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[171]  = (reg_select[171]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[172]  = (reg_select[172]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[173]  = (reg_select[173]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[174]  = (reg_select[174]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[175]  = (reg_select[175]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[176]  = (reg_select[176]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[177]  = (reg_select[177]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[178]  = (reg_select[178]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[179]  = (reg_select[179]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[180]  = (reg_select[180]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[181]  = (reg_select[181]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[182]  = (reg_select[182]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[183]  = (reg_select[183]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[184]  = (reg_select[184]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[185]  = (reg_select[185]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[186]  = (reg_select[186]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[187]  = (reg_select[187]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[188]  = (reg_select[188]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[189]  = (reg_select[189]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[190]  = (reg_select[190]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[191]  = (reg_select[191]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[192]  = (reg_select[192]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[193]  = (reg_select[193]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[194]  = (reg_select[194]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[195]  = (reg_select[195]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[196]  = (reg_select[196]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[197]  = (reg_select[197]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[198]  = (reg_select[198]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[199]  = (reg_select[199]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank9_write[200]  = (reg_select[200]  & chip_select[10] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // ADC 0 DRP: 0x16000-0x17FFF
  assign bank10_write = (chip_select[11] & bus2ip_wrce) ? 1'b1 : 1'b0;

 // ADC 1 Control Status: 0x18000-0x19FFF
  assign bank11_write[0]  = (reg_select[0]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[1]  = (reg_select[1]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[2]  = (reg_select[2]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[3]  = (reg_select[3]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[4]  = (reg_select[4]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[5]  = (reg_select[5]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[6]  = (reg_select[6]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[7]  = (reg_select[7]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[8]  = (reg_select[8]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[9]  = (reg_select[9]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[10]  = (reg_select[10]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[11]  = (reg_select[11]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[12]  = (reg_select[12]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[13]  = (reg_select[13]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[14]  = (reg_select[14]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[15]  = (reg_select[15]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[16]  = (reg_select[16]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[17]  = (reg_select[17]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[18]  = (reg_select[18]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[19]  = (reg_select[19]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[20]  = (reg_select[20]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[21]  = (reg_select[21]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[22]  = (reg_select[22]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[23]  = (reg_select[23]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[24]  = (reg_select[24]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[25]  = (reg_select[25]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[26]  = (reg_select[26]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[27]  = (reg_select[27]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[28]  = (reg_select[28]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[29]  = (reg_select[29]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[30]  = (reg_select[30]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[31]  = (reg_select[31]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[32]  = (reg_select[32]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[33]  = (reg_select[33]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[34]  = (reg_select[34]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[35]  = (reg_select[35]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[36]  = (reg_select[36]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[37]  = (reg_select[37]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[38]  = (reg_select[38]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[39]  = (reg_select[39]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[40]  = (reg_select[40]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[41]  = (reg_select[41]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[42]  = (reg_select[42]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[43]  = (reg_select[43]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[44]  = (reg_select[44]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[45]  = (reg_select[45]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[46]  = (reg_select[46]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[47]  = (reg_select[47]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[48]  = (reg_select[48]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[49]  = (reg_select[49]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[50]  = (reg_select[50]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[51]  = (reg_select[51]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[52]  = (reg_select[52]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[53]  = (reg_select[53]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[54]  = (reg_select[54]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[55]  = (reg_select[55]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[56]  = (reg_select[56]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[57]  = (reg_select[57]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[58]  = (reg_select[58]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[59]  = (reg_select[59]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[60]  = (reg_select[60]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[61]  = (reg_select[61]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[62]  = (reg_select[62]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[63]  = (reg_select[63]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[64]  = (reg_select[64]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[65]  = (reg_select[65]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[66]  = (reg_select[66]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[67]  = (reg_select[67]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[68]  = (reg_select[68]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[69]  = (reg_select[69]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[70]  = (reg_select[70]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[71]  = (reg_select[71]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[72]  = (reg_select[72]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[73]  = (reg_select[73]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[74]  = (reg_select[74]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[75]  = (reg_select[75]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[76]  = (reg_select[76]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[77]  = (reg_select[77]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[78]  = (reg_select[78]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[79]  = (reg_select[79]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[80]  = (reg_select[80]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[81]  = (reg_select[81]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[82]  = (reg_select[82]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[83]  = (reg_select[83]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[84]  = (reg_select[84]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[85]  = (reg_select[85]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[86]  = (reg_select[86]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[87]  = (reg_select[87]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[88]  = (reg_select[88]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[89]  = (reg_select[89]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[90]  = (reg_select[90]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[91]  = (reg_select[91]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[92]  = (reg_select[92]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[93]  = (reg_select[93]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[94]  = (reg_select[94]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[95]  = (reg_select[95]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[96]  = (reg_select[96]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[97]  = (reg_select[97]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[98]  = (reg_select[98]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[99]  = (reg_select[99]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[100]  = (reg_select[100]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[101]  = (reg_select[101]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[102]  = (reg_select[102]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[103]  = (reg_select[103]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[104]  = (reg_select[104]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[105]  = (reg_select[105]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[106]  = (reg_select[106]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[107]  = (reg_select[107]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[108]  = (reg_select[108]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[109]  = (reg_select[109]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[110]  = (reg_select[110]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[111]  = (reg_select[111]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[112]  = (reg_select[112]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[113]  = (reg_select[113]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[114]  = (reg_select[114]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[115]  = (reg_select[115]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[116]  = (reg_select[116]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[117]  = (reg_select[117]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[118]  = (reg_select[118]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[119]  = (reg_select[119]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[120]  = (reg_select[120]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[121]  = (reg_select[121]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[122]  = (reg_select[122]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[123]  = (reg_select[123]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[124]  = (reg_select[124]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[125]  = (reg_select[125]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[126]  = (reg_select[126]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[127]  = (reg_select[127]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[128]  = (reg_select[128]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[129]  = (reg_select[129]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[130]  = (reg_select[130]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[131]  = (reg_select[131]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[132]  = (reg_select[132]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[133]  = (reg_select[133]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[134]  = (reg_select[134]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[135]  = (reg_select[135]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[136]  = (reg_select[136]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[137]  = (reg_select[137]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[138]  = (reg_select[138]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[139]  = (reg_select[139]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[140]  = (reg_select[140]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[141]  = (reg_select[141]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[142]  = (reg_select[142]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[143]  = (reg_select[143]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[144]  = (reg_select[144]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[145]  = (reg_select[145]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[146]  = (reg_select[146]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[147]  = (reg_select[147]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[148]  = (reg_select[148]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[149]  = (reg_select[149]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[150]  = (reg_select[150]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[151]  = (reg_select[151]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[152]  = (reg_select[152]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[153]  = (reg_select[153]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[154]  = (reg_select[154]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[155]  = (reg_select[155]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[156]  = (reg_select[156]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[157]  = (reg_select[157]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[158]  = (reg_select[158]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[159]  = (reg_select[159]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[160]  = (reg_select[160]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[161]  = (reg_select[161]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[162]  = (reg_select[162]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[163]  = (reg_select[163]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[164]  = (reg_select[164]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[165]  = (reg_select[165]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[166]  = (reg_select[166]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[167]  = (reg_select[167]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[168]  = (reg_select[168]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[169]  = (reg_select[169]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[170]  = (reg_select[170]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[171]  = (reg_select[171]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[172]  = (reg_select[172]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[173]  = (reg_select[173]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[174]  = (reg_select[174]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[175]  = (reg_select[175]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[176]  = (reg_select[176]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[177]  = (reg_select[177]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[178]  = (reg_select[178]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[179]  = (reg_select[179]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[180]  = (reg_select[180]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[181]  = (reg_select[181]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[182]  = (reg_select[182]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[183]  = (reg_select[183]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[184]  = (reg_select[184]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[185]  = (reg_select[185]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[186]  = (reg_select[186]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[187]  = (reg_select[187]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[188]  = (reg_select[188]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[189]  = (reg_select[189]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[190]  = (reg_select[190]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[191]  = (reg_select[191]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[192]  = (reg_select[192]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[193]  = (reg_select[193]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[194]  = (reg_select[194]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[195]  = (reg_select[195]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[196]  = (reg_select[196]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[197]  = (reg_select[197]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[198]  = (reg_select[198]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[199]  = (reg_select[199]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank11_write[200]  = (reg_select[200]  & chip_select[12] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // ADC 1 DRP: 0x1A000-0x1BFFF
  assign bank12_write = (chip_select[13] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // ADC 2 Control Status: 0x1C000-0x1DFFF
  assign bank13_write[0]  = (reg_select[0]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[1]  = (reg_select[1]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[2]  = (reg_select[2]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[3]  = (reg_select[3]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[4]  = (reg_select[4]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[5]  = (reg_select[5]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[6]  = (reg_select[6]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[7]  = (reg_select[7]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[8]  = (reg_select[8]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[9]  = (reg_select[9]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[10]  = (reg_select[10]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[11]  = (reg_select[11]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[12]  = (reg_select[12]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[13]  = (reg_select[13]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[14]  = (reg_select[14]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[15]  = (reg_select[15]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[16]  = (reg_select[16]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[17]  = (reg_select[17]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[18]  = (reg_select[18]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[19]  = (reg_select[19]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[20]  = (reg_select[20]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[21]  = (reg_select[21]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[22]  = (reg_select[22]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[23]  = (reg_select[23]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[24]  = (reg_select[24]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[25]  = (reg_select[25]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[26]  = (reg_select[26]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[27]  = (reg_select[27]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[28]  = (reg_select[28]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[29]  = (reg_select[29]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[30]  = (reg_select[30]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[31]  = (reg_select[31]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[32]  = (reg_select[32]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[33]  = (reg_select[33]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[34]  = (reg_select[34]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[35]  = (reg_select[35]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[36]  = (reg_select[36]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[37]  = (reg_select[37]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[38]  = (reg_select[38]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[39]  = (reg_select[39]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[40]  = (reg_select[40]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[41]  = (reg_select[41]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[42]  = (reg_select[42]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[43]  = (reg_select[43]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[44]  = (reg_select[44]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[45]  = (reg_select[45]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[46]  = (reg_select[46]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[47]  = (reg_select[47]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[48]  = (reg_select[48]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[49]  = (reg_select[49]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[50]  = (reg_select[50]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[51]  = (reg_select[51]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[52]  = (reg_select[52]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[53]  = (reg_select[53]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[54]  = (reg_select[54]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[55]  = (reg_select[55]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[56]  = (reg_select[56]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[57]  = (reg_select[57]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[58]  = (reg_select[58]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[59]  = (reg_select[59]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[60]  = (reg_select[60]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[61]  = (reg_select[61]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[62]  = (reg_select[62]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[63]  = (reg_select[63]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[64]  = (reg_select[64]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[65]  = (reg_select[65]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[66]  = (reg_select[66]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[67]  = (reg_select[67]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[68]  = (reg_select[68]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[69]  = (reg_select[69]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[70]  = (reg_select[70]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[71]  = (reg_select[71]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[72]  = (reg_select[72]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[73]  = (reg_select[73]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[74]  = (reg_select[74]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[75]  = (reg_select[75]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[76]  = (reg_select[76]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[77]  = (reg_select[77]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[78]  = (reg_select[78]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[79]  = (reg_select[79]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[80]  = (reg_select[80]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[81]  = (reg_select[81]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[82]  = (reg_select[82]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[83]  = (reg_select[83]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[84]  = (reg_select[84]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[85]  = (reg_select[85]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[86]  = (reg_select[86]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[87]  = (reg_select[87]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[88]  = (reg_select[88]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[89]  = (reg_select[89]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[90]  = (reg_select[90]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[91]  = (reg_select[91]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[92]  = (reg_select[92]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[93]  = (reg_select[93]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[94]  = (reg_select[94]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[95]  = (reg_select[95]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[96]  = (reg_select[96]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[97]  = (reg_select[97]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[98]  = (reg_select[98]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[99]  = (reg_select[99]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[100]  = (reg_select[100]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[101]  = (reg_select[101]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[102]  = (reg_select[102]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[103]  = (reg_select[103]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[104]  = (reg_select[104]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[105]  = (reg_select[105]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[106]  = (reg_select[106]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[107]  = (reg_select[107]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[108]  = (reg_select[108]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[109]  = (reg_select[109]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[110]  = (reg_select[110]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[111]  = (reg_select[111]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[112]  = (reg_select[112]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[113]  = (reg_select[113]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[114]  = (reg_select[114]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[115]  = (reg_select[115]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[116]  = (reg_select[116]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[117]  = (reg_select[117]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[118]  = (reg_select[118]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[119]  = (reg_select[119]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[120]  = (reg_select[120]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[121]  = (reg_select[121]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[122]  = (reg_select[122]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[123]  = (reg_select[123]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[124]  = (reg_select[124]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[125]  = (reg_select[125]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[126]  = (reg_select[126]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[127]  = (reg_select[127]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[128]  = (reg_select[128]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[129]  = (reg_select[129]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[130]  = (reg_select[130]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[131]  = (reg_select[131]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[132]  = (reg_select[132]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[133]  = (reg_select[133]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[134]  = (reg_select[134]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[135]  = (reg_select[135]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[136]  = (reg_select[136]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[137]  = (reg_select[137]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[138]  = (reg_select[138]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[139]  = (reg_select[139]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[140]  = (reg_select[140]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[141]  = (reg_select[141]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[142]  = (reg_select[142]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[143]  = (reg_select[143]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[144]  = (reg_select[144]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[145]  = (reg_select[145]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[146]  = (reg_select[146]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[147]  = (reg_select[147]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[148]  = (reg_select[148]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[149]  = (reg_select[149]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[150]  = (reg_select[150]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[151]  = (reg_select[151]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[152]  = (reg_select[152]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[153]  = (reg_select[153]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[154]  = (reg_select[154]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[155]  = (reg_select[155]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[156]  = (reg_select[156]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[157]  = (reg_select[157]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[158]  = (reg_select[158]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[159]  = (reg_select[159]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[160]  = (reg_select[160]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[161]  = (reg_select[161]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[162]  = (reg_select[162]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[163]  = (reg_select[163]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[164]  = (reg_select[164]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[165]  = (reg_select[165]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[166]  = (reg_select[166]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[167]  = (reg_select[167]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[168]  = (reg_select[168]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[169]  = (reg_select[169]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[170]  = (reg_select[170]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[171]  = (reg_select[171]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[172]  = (reg_select[172]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[173]  = (reg_select[173]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[174]  = (reg_select[174]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[175]  = (reg_select[175]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[176]  = (reg_select[176]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[177]  = (reg_select[177]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[178]  = (reg_select[178]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[179]  = (reg_select[179]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[180]  = (reg_select[180]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[181]  = (reg_select[181]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[182]  = (reg_select[182]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[183]  = (reg_select[183]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[184]  = (reg_select[184]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[185]  = (reg_select[185]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[186]  = (reg_select[186]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[187]  = (reg_select[187]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[188]  = (reg_select[188]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[189]  = (reg_select[189]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[190]  = (reg_select[190]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[191]  = (reg_select[191]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[192]  = (reg_select[192]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[193]  = (reg_select[193]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[194]  = (reg_select[194]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[195]  = (reg_select[195]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[196]  = (reg_select[196]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[197]  = (reg_select[197]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[198]  = (reg_select[198]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[199]  = (reg_select[199]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank13_write[200]  = (reg_select[200]  & chip_select[14] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // ADC 2 DRP: 0x1E000-0x1FFFF
  assign bank14_write = (chip_select[15] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // ADC 3 Control Status: 0x20000-0x21FFF
  assign bank15_write[0]  = (reg_select[0]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[1]  = (reg_select[1]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[2]  = (reg_select[2]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[3]  = (reg_select[3]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[4]  = (reg_select[4]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[5]  = (reg_select[5]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[6]  = (reg_select[6]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[7]  = (reg_select[7]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[8]  = (reg_select[8]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[9]  = (reg_select[9]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[10]  = (reg_select[10]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[11]  = (reg_select[11]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[12]  = (reg_select[12]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[13]  = (reg_select[13]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[14]  = (reg_select[14]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[15]  = (reg_select[15]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[16]  = (reg_select[16]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[17]  = (reg_select[17]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[18]  = (reg_select[18]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[19]  = (reg_select[19]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[20]  = (reg_select[20]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[21]  = (reg_select[21]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[22]  = (reg_select[22]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[23]  = (reg_select[23]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[24]  = (reg_select[24]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[25]  = (reg_select[25]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[26]  = (reg_select[26]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[27]  = (reg_select[27]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[28]  = (reg_select[28]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[29]  = (reg_select[29]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[30]  = (reg_select[30]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[31]  = (reg_select[31]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[32]  = (reg_select[32]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[33]  = (reg_select[33]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[34]  = (reg_select[34]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[35]  = (reg_select[35]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[36]  = (reg_select[36]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[37]  = (reg_select[37]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[38]  = (reg_select[38]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[39]  = (reg_select[39]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[40]  = (reg_select[40]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[41]  = (reg_select[41]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[42]  = (reg_select[42]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[43]  = (reg_select[43]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[44]  = (reg_select[44]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[45]  = (reg_select[45]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[46]  = (reg_select[46]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[47]  = (reg_select[47]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[48]  = (reg_select[48]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[49]  = (reg_select[49]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[50]  = (reg_select[50]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[51]  = (reg_select[51]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[52]  = (reg_select[52]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[53]  = (reg_select[53]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[54]  = (reg_select[54]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[55]  = (reg_select[55]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[56]  = (reg_select[56]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[57]  = (reg_select[57]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[58]  = (reg_select[58]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[59]  = (reg_select[59]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[60]  = (reg_select[60]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[61]  = (reg_select[61]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[62]  = (reg_select[62]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[63]  = (reg_select[63]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[64]  = (reg_select[64]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[65]  = (reg_select[65]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[66]  = (reg_select[66]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[67]  = (reg_select[67]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[68]  = (reg_select[68]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[69]  = (reg_select[69]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[70]  = (reg_select[70]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[71]  = (reg_select[71]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[72]  = (reg_select[72]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[73]  = (reg_select[73]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[74]  = (reg_select[74]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[75]  = (reg_select[75]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[76]  = (reg_select[76]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[77]  = (reg_select[77]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[78]  = (reg_select[78]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[79]  = (reg_select[79]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[80]  = (reg_select[80]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[81]  = (reg_select[81]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[82]  = (reg_select[82]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[83]  = (reg_select[83]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[84]  = (reg_select[84]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[85]  = (reg_select[85]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[86]  = (reg_select[86]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[87]  = (reg_select[87]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[88]  = (reg_select[88]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[89]  = (reg_select[89]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[90]  = (reg_select[90]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[91]  = (reg_select[91]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[92]  = (reg_select[92]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[93]  = (reg_select[93]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[94]  = (reg_select[94]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[95]  = (reg_select[95]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[96]  = (reg_select[96]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[97]  = (reg_select[97]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[98]  = (reg_select[98]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[99]  = (reg_select[99]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[100]  = (reg_select[100]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[101]  = (reg_select[101]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[102]  = (reg_select[102]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[103]  = (reg_select[103]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[104]  = (reg_select[104]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[105]  = (reg_select[105]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[106]  = (reg_select[106]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[107]  = (reg_select[107]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[108]  = (reg_select[108]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[109]  = (reg_select[109]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[110]  = (reg_select[110]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[111]  = (reg_select[111]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[112]  = (reg_select[112]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[113]  = (reg_select[113]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[114]  = (reg_select[114]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[115]  = (reg_select[115]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[116]  = (reg_select[116]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[117]  = (reg_select[117]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[118]  = (reg_select[118]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[119]  = (reg_select[119]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[120]  = (reg_select[120]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[121]  = (reg_select[121]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[122]  = (reg_select[122]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[123]  = (reg_select[123]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[124]  = (reg_select[124]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[125]  = (reg_select[125]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[126]  = (reg_select[126]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[127]  = (reg_select[127]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[128]  = (reg_select[128]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[129]  = (reg_select[129]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[130]  = (reg_select[130]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[131]  = (reg_select[131]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[132]  = (reg_select[132]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[133]  = (reg_select[133]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[134]  = (reg_select[134]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[135]  = (reg_select[135]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[136]  = (reg_select[136]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[137]  = (reg_select[137]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[138]  = (reg_select[138]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[139]  = (reg_select[139]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[140]  = (reg_select[140]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[141]  = (reg_select[141]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[142]  = (reg_select[142]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[143]  = (reg_select[143]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[144]  = (reg_select[144]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[145]  = (reg_select[145]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[146]  = (reg_select[146]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[147]  = (reg_select[147]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[148]  = (reg_select[148]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[149]  = (reg_select[149]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[150]  = (reg_select[150]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[151]  = (reg_select[151]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[152]  = (reg_select[152]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[153]  = (reg_select[153]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[154]  = (reg_select[154]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[155]  = (reg_select[155]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[156]  = (reg_select[156]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[157]  = (reg_select[157]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[158]  = (reg_select[158]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[159]  = (reg_select[159]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[160]  = (reg_select[160]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[161]  = (reg_select[161]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[162]  = (reg_select[162]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[163]  = (reg_select[163]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[164]  = (reg_select[164]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[165]  = (reg_select[165]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[166]  = (reg_select[166]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[167]  = (reg_select[167]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[168]  = (reg_select[168]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[169]  = (reg_select[169]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[170]  = (reg_select[170]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[171]  = (reg_select[171]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[172]  = (reg_select[172]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[173]  = (reg_select[173]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[174]  = (reg_select[174]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[175]  = (reg_select[175]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[176]  = (reg_select[176]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[177]  = (reg_select[177]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[178]  = (reg_select[178]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[179]  = (reg_select[179]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[180]  = (reg_select[180]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[181]  = (reg_select[181]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[182]  = (reg_select[182]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[183]  = (reg_select[183]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[184]  = (reg_select[184]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[185]  = (reg_select[185]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[186]  = (reg_select[186]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[187]  = (reg_select[187]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[188]  = (reg_select[188]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[189]  = (reg_select[189]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[190]  = (reg_select[190]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[191]  = (reg_select[191]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[192]  = (reg_select[192]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[193]  = (reg_select[193]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[194]  = (reg_select[194]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[195]  = (reg_select[195]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[196]  = (reg_select[196]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[197]  = (reg_select[197]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[198]  = (reg_select[198]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[199]  = (reg_select[199]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;
  assign bank15_write[200]  = (reg_select[200]  & chip_select[16] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // ADC 3 DRP: 0x22000-0x23FFF
  assign bank16_write  = (chip_select[17] & bus2ip_wrce) ? 1'b1 : 1'b0;

  // Control Status: 0x00000-0x01FFF
  assign bank0_read[0]  = (reg_select[0]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[1]  = (reg_select[1]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[2]  = (reg_select[2]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[3]  = (reg_select[3]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[4]  = (reg_select[4]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[5]  = (reg_select[5]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[6]  = (reg_select[6]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[7]  = (reg_select[7]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[8]  = (reg_select[8]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[9]  = (reg_select[9]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[10]  = (reg_select[10]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[11]  = (reg_select[11]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[12]  = (reg_select[12]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[13]  = (reg_select[13]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[14]  = (reg_select[14]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[15]  = (reg_select[15]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[16]  = (reg_select[16]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[17]  = (reg_select[17]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[18]  = (reg_select[18]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[19]  = (reg_select[19]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[20]  = (reg_select[20]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[21]  = (reg_select[21]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[22]  = (reg_select[22]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[23]  = (reg_select[23]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[24]  = (reg_select[24]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[25]  = (reg_select[25]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[26]  = (reg_select[26]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[27]  = (reg_select[27]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[28]  = (reg_select[28]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[29]  = (reg_select[29]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[30]  = (reg_select[30]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[31]  = (reg_select[31]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[32]  = (reg_select[32]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[33]  = (reg_select[33]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[34]  = (reg_select[34]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[35]  = (reg_select[35]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[36]  = (reg_select[36]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[37]  = (reg_select[37]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[38]  = (reg_select[38]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[39]  = (reg_select[39]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[40]  = (reg_select[40]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[41]  = (reg_select[41]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[42]  = (reg_select[42]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[43]  = (reg_select[43]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[44]  = (reg_select[44]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[45]  = (reg_select[45]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[46]  = (reg_select[46]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[47]  = (reg_select[47]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[48]  = (reg_select[48]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[49]  = (reg_select[49]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[50]  = (reg_select[50]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[51]  = (reg_select[51]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[52]  = (reg_select[52]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[53]  = (reg_select[53]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[54]  = (reg_select[54]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[55]  = (reg_select[55]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[56]  = (reg_select[56]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[57]  = (reg_select[57]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[58]  = (reg_select[58]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[59]  = (reg_select[59]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[60]  = (reg_select[60]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[61]  = (reg_select[61]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[62]  = (reg_select[62]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[63]  = (reg_select[63]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[64]  = (reg_select[64]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank0_read[65]  = (reg_select[65]  & chip_select[0] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // DAC 0 Control Status: 0x04000-0x05FFF
  assign bank1_read[0]  = (reg_select[0]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[1]  = (reg_select[1]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[2]  = (reg_select[2]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[3]  = (reg_select[3]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[4]  = (reg_select[4]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[5]  = (reg_select[5]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[6]  = (reg_select[6]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[7]  = (reg_select[7]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[8]  = (reg_select[8]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[9]  = (reg_select[9]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[10]  = (reg_select[10]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[11]  = (reg_select[11]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[12]  = (reg_select[12]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[13]  = (reg_select[13]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[14]  = (reg_select[14]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[15]  = (reg_select[15]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[16]  = (reg_select[16]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[17]  = (reg_select[17]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[18]  = (reg_select[18]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[19]  = (reg_select[19]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[20]  = (reg_select[20]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[21]  = (reg_select[21]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[22]  = (reg_select[22]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[23]  = (reg_select[23]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[24]  = (reg_select[24]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[25]  = (reg_select[25]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[26]  = (reg_select[26]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[27]  = (reg_select[27]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[28]  = (reg_select[28]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[29]  = (reg_select[29]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[30]  = (reg_select[30]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[31]  = (reg_select[31]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[32]  = (reg_select[32]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[33]  = (reg_select[33]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[34]  = (reg_select[34]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[35]  = (reg_select[35]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[36]  = (reg_select[36]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[37]  = (reg_select[37]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[38]  = (reg_select[38]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[39]  = (reg_select[39]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[40]  = (reg_select[40]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[41]  = (reg_select[41]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[42]  = (reg_select[42]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[43]  = (reg_select[43]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[44]  = (reg_select[44]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[45]  = (reg_select[45]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[46]  = (reg_select[46]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[47]  = (reg_select[47]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[48]  = (reg_select[48]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[49]  = (reg_select[49]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[50]  = (reg_select[50]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[51]  = (reg_select[51]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[52]  = (reg_select[52]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[53]  = (reg_select[53]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[54]  = (reg_select[54]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[55]  = (reg_select[55]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[56]  = (reg_select[56]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[57]  = (reg_select[57]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[58]  = (reg_select[58]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[59]  = (reg_select[59]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[60]  = (reg_select[60]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[61]  = (reg_select[61]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[62]  = (reg_select[62]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[63]  = (reg_select[63]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[64]  = (reg_select[64]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[65]  = (reg_select[65]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[66]  = (reg_select[66]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[67]  = (reg_select[67]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[68]  = (reg_select[68]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[69]  = (reg_select[69]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[70]  = (reg_select[70]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[71]  = (reg_select[71]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[72]  = (reg_select[72]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[73]  = (reg_select[73]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[74]  = (reg_select[74]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[75]  = (reg_select[75]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[76]  = (reg_select[76]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[77]  = (reg_select[77]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[78]  = (reg_select[78]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[79]  = (reg_select[79]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[80]  = (reg_select[80]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[81]  = (reg_select[81]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[82]  = (reg_select[82]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[83]  = (reg_select[83]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[84]  = (reg_select[84]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[85]  = (reg_select[85]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[86]  = (reg_select[86]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[87]  = (reg_select[87]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[88]  = (reg_select[88]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[89]  = (reg_select[89]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[90]  = (reg_select[90]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[91]  = (reg_select[91]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[92]  = (reg_select[92]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[93]  = (reg_select[93]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[94]  = (reg_select[94]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[95]  = (reg_select[95]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[96]  = (reg_select[96]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[97]  = (reg_select[97]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[98]  = (reg_select[98]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[99]  = (reg_select[99]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[100]  = (reg_select[100]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[101]  = (reg_select[101]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[102]  = (reg_select[102]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[103]  = (reg_select[103]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[104]  = (reg_select[104]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[105]  = (reg_select[105]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[106]  = (reg_select[106]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[107]  = (reg_select[107]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[108]  = (reg_select[108]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[109]  = (reg_select[109]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[110]  = (reg_select[110]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[111]  = (reg_select[111]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[112]  = (reg_select[112]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[113]  = (reg_select[113]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[114]  = (reg_select[114]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[115]  = (reg_select[115]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[116]  = (reg_select[116]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[117]  = (reg_select[117]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[118]  = (reg_select[118]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[119]  = (reg_select[119]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[120]  = (reg_select[120]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[121]  = (reg_select[121]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[122]  = (reg_select[122]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[123]  = (reg_select[123]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[124]  = (reg_select[124]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[125]  = (reg_select[125]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[126]  = (reg_select[126]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[127]  = (reg_select[127]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[128]  = (reg_select[128]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[129]  = (reg_select[129]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[130]  = (reg_select[130]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[131]  = (reg_select[131]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[132]  = (reg_select[132]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[133]  = (reg_select[133]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[134]  = (reg_select[134]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[135]  = (reg_select[135]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[136]  = (reg_select[136]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[137]  = (reg_select[137]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[138]  = (reg_select[138]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[139]  = (reg_select[139]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[140]  = (reg_select[140]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[141]  = (reg_select[141]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[142]  = (reg_select[142]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[143]  = (reg_select[143]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[144]  = (reg_select[144]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[145]  = (reg_select[145]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[146]  = (reg_select[146]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[147]  = (reg_select[147]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[148]  = (reg_select[148]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[149]  = (reg_select[149]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[150]  = (reg_select[150]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[151]  = (reg_select[151]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[152]  = (reg_select[152]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[153]  = (reg_select[153]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[154]  = (reg_select[154]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[155]  = (reg_select[155]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[156]  = (reg_select[156]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[157]  = (reg_select[157]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[158]  = (reg_select[158]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[159]  = (reg_select[159]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[160]  = (reg_select[160]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[161]  = (reg_select[161]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[162]  = (reg_select[162]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[163]  = (reg_select[163]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[164]  = (reg_select[164]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[165]  = (reg_select[165]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[166]  = (reg_select[166]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[167]  = (reg_select[167]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[168]  = (reg_select[168]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[169]  = (reg_select[169]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[170]  = (reg_select[170]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[171]  = (reg_select[171]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[172]  = (reg_select[172]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[173]  = (reg_select[173]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[174]  = (reg_select[174]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[175]  = (reg_select[175]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[176]  = (reg_select[176]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[177]  = (reg_select[177]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[178]  = (reg_select[178]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[179]  = (reg_select[179]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[180]  = (reg_select[180]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[181]  = (reg_select[181]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[182]  = (reg_select[182]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[183]  = (reg_select[183]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[184]  = (reg_select[184]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[185]  = (reg_select[185]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[186]  = (reg_select[186]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[187]  = (reg_select[187]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[188]  = (reg_select[188]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[189]  = (reg_select[189]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[190]  = (reg_select[190]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[191]  = (reg_select[191]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[192]  = (reg_select[192]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[193]  = (reg_select[193]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[194]  = (reg_select[194]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[195]  = (reg_select[195]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[196]  = (reg_select[196]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[197]  = (reg_select[197]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[198]  = (reg_select[198]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[199]  = (reg_select[199]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank1_read[200]  = (reg_select[200]  & chip_select[2] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // DAC 0: DRP 0x06000-0x07FFF
  assign bank2_read = (chip_select[3] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // DAC 1 Control Status: 0x08000-0x09FFF
  assign bank3_read[0]  = (reg_select[0]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[1]  = (reg_select[1]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[2]  = (reg_select[2]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[3]  = (reg_select[3]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[4]  = (reg_select[4]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[5]  = (reg_select[5]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[6]  = (reg_select[6]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[7]  = (reg_select[7]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[8]  = (reg_select[8]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[9]  = (reg_select[9]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[10]  = (reg_select[10]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[11]  = (reg_select[11]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[12]  = (reg_select[12]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[13]  = (reg_select[13]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[14]  = (reg_select[14]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[15]  = (reg_select[15]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[16]  = (reg_select[16]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[17]  = (reg_select[17]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[18]  = (reg_select[18]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[19]  = (reg_select[19]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[20]  = (reg_select[20]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[21]  = (reg_select[21]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[22]  = (reg_select[22]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[23]  = (reg_select[23]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[24]  = (reg_select[24]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[25]  = (reg_select[25]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[26]  = (reg_select[26]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[27]  = (reg_select[27]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[28]  = (reg_select[28]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[29]  = (reg_select[29]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[30]  = (reg_select[30]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[31]  = (reg_select[31]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[32]  = (reg_select[32]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[33]  = (reg_select[33]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[34]  = (reg_select[34]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[35]  = (reg_select[35]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[36]  = (reg_select[36]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[37]  = (reg_select[37]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[38]  = (reg_select[38]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[39]  = (reg_select[39]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[40]  = (reg_select[40]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[41]  = (reg_select[41]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[42]  = (reg_select[42]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[43]  = (reg_select[43]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[44]  = (reg_select[44]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[45]  = (reg_select[45]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[46]  = (reg_select[46]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[47]  = (reg_select[47]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[48]  = (reg_select[48]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[49]  = (reg_select[49]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[50]  = (reg_select[50]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[51]  = (reg_select[51]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[52]  = (reg_select[52]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[53]  = (reg_select[53]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[54]  = (reg_select[54]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[55]  = (reg_select[55]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[56]  = (reg_select[56]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[57]  = (reg_select[57]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[58]  = (reg_select[58]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[59]  = (reg_select[59]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[60]  = (reg_select[60]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[61]  = (reg_select[61]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[62]  = (reg_select[62]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[63]  = (reg_select[63]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[64]  = (reg_select[64]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[65]  = (reg_select[65]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[66]  = (reg_select[66]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[67]  = (reg_select[67]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[68]  = (reg_select[68]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[69]  = (reg_select[69]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[70]  = (reg_select[70]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[71]  = (reg_select[71]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[72]  = (reg_select[72]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[73]  = (reg_select[73]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[74]  = (reg_select[74]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[75]  = (reg_select[75]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[76]  = (reg_select[76]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[77]  = (reg_select[77]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[78]  = (reg_select[78]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[79]  = (reg_select[79]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[80]  = (reg_select[80]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[81]  = (reg_select[81]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[82]  = (reg_select[82]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[83]  = (reg_select[83]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[84]  = (reg_select[84]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[85]  = (reg_select[85]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[86]  = (reg_select[86]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[87]  = (reg_select[87]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[88]  = (reg_select[88]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[89]  = (reg_select[89]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[90]  = (reg_select[90]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[91]  = (reg_select[91]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[92]  = (reg_select[92]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[93]  = (reg_select[93]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[94]  = (reg_select[94]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[95]  = (reg_select[95]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[96]  = (reg_select[96]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[97]  = (reg_select[97]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[98]  = (reg_select[98]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[99]  = (reg_select[99]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[100]  = (reg_select[100]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[101]  = (reg_select[101]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[102]  = (reg_select[102]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[103]  = (reg_select[103]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[104]  = (reg_select[104]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[105]  = (reg_select[105]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[106]  = (reg_select[106]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[107]  = (reg_select[107]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[108]  = (reg_select[108]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[109]  = (reg_select[109]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[110]  = (reg_select[110]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[111]  = (reg_select[111]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[112]  = (reg_select[112]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[113]  = (reg_select[113]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[114]  = (reg_select[114]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[115]  = (reg_select[115]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[116]  = (reg_select[116]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[117]  = (reg_select[117]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[118]  = (reg_select[118]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[119]  = (reg_select[119]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[120]  = (reg_select[120]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[121]  = (reg_select[121]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[122]  = (reg_select[122]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[123]  = (reg_select[123]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[124]  = (reg_select[124]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[125]  = (reg_select[125]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[126]  = (reg_select[126]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[127]  = (reg_select[127]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[128]  = (reg_select[128]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[129]  = (reg_select[129]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[130]  = (reg_select[130]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[131]  = (reg_select[131]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[132]  = (reg_select[132]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[133]  = (reg_select[133]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[134]  = (reg_select[134]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[135]  = (reg_select[135]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[136]  = (reg_select[136]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[137]  = (reg_select[137]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[138]  = (reg_select[138]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[139]  = (reg_select[139]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[140]  = (reg_select[140]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[141]  = (reg_select[141]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[142]  = (reg_select[142]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[143]  = (reg_select[143]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[144]  = (reg_select[144]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[145]  = (reg_select[145]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[146]  = (reg_select[146]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[147]  = (reg_select[147]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[148]  = (reg_select[148]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[149]  = (reg_select[149]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[150]  = (reg_select[150]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[151]  = (reg_select[151]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[152]  = (reg_select[152]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[153]  = (reg_select[153]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[154]  = (reg_select[154]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[155]  = (reg_select[155]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[156]  = (reg_select[156]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[157]  = (reg_select[157]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[158]  = (reg_select[158]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[159]  = (reg_select[159]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[160]  = (reg_select[160]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[161]  = (reg_select[161]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[162]  = (reg_select[162]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[163]  = (reg_select[163]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[164]  = (reg_select[164]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[165]  = (reg_select[165]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[166]  = (reg_select[166]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[167]  = (reg_select[167]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[168]  = (reg_select[168]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[169]  = (reg_select[169]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[170]  = (reg_select[170]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[171]  = (reg_select[171]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[172]  = (reg_select[172]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[173]  = (reg_select[173]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[174]  = (reg_select[174]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[175]  = (reg_select[175]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[176]  = (reg_select[176]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[177]  = (reg_select[177]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[178]  = (reg_select[178]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[179]  = (reg_select[179]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[180]  = (reg_select[180]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[181]  = (reg_select[181]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[182]  = (reg_select[182]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[183]  = (reg_select[183]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[184]  = (reg_select[184]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[185]  = (reg_select[185]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[186]  = (reg_select[186]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[187]  = (reg_select[187]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[188]  = (reg_select[188]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[189]  = (reg_select[189]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[190]  = (reg_select[190]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[191]  = (reg_select[191]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[192]  = (reg_select[192]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[193]  = (reg_select[193]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[194]  = (reg_select[194]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[195]  = (reg_select[195]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[196]  = (reg_select[196]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[197]  = (reg_select[197]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[198]  = (reg_select[198]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[199]  = (reg_select[199]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank3_read[200]  = (reg_select[200]  & chip_select[4] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // DAC 1 DRP: 0x0A000-0x0BFFF
  assign bank4_read = (chip_select[5] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // DAC 2 Control Status: 0x0C000-0x0DFFF
  assign bank5_read[0]  = (reg_select[0]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[1]  = (reg_select[1]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[2]  = (reg_select[2]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[3]  = (reg_select[3]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[4]  = (reg_select[4]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[5]  = (reg_select[5]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[6]  = (reg_select[6]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[7]  = (reg_select[7]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[8]  = (reg_select[8]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[9]  = (reg_select[9]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[10]  = (reg_select[10]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[11]  = (reg_select[11]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[12]  = (reg_select[12]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[13]  = (reg_select[13]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[14]  = (reg_select[14]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[15]  = (reg_select[15]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[16]  = (reg_select[16]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[17]  = (reg_select[17]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[18]  = (reg_select[18]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[19]  = (reg_select[19]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[20]  = (reg_select[20]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[21]  = (reg_select[21]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[22]  = (reg_select[22]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[23]  = (reg_select[23]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[24]  = (reg_select[24]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[25]  = (reg_select[25]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[26]  = (reg_select[26]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[27]  = (reg_select[27]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[28]  = (reg_select[28]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[29]  = (reg_select[29]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[30]  = (reg_select[30]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[31]  = (reg_select[31]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[32]  = (reg_select[32]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[33]  = (reg_select[33]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[34]  = (reg_select[34]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[35]  = (reg_select[35]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[36]  = (reg_select[36]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[37]  = (reg_select[37]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[38]  = (reg_select[38]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[39]  = (reg_select[39]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[40]  = (reg_select[40]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[41]  = (reg_select[41]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[42]  = (reg_select[42]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[43]  = (reg_select[43]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[44]  = (reg_select[44]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[45]  = (reg_select[45]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[46]  = (reg_select[46]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[47]  = (reg_select[47]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[48]  = (reg_select[48]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[49]  = (reg_select[49]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[50]  = (reg_select[50]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[51]  = (reg_select[51]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[52]  = (reg_select[52]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[53]  = (reg_select[53]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[54]  = (reg_select[54]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[55]  = (reg_select[55]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[56]  = (reg_select[56]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[57]  = (reg_select[57]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[58]  = (reg_select[58]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[59]  = (reg_select[59]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[60]  = (reg_select[60]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[61]  = (reg_select[61]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[62]  = (reg_select[62]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[63]  = (reg_select[63]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[64]  = (reg_select[64]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[65]  = (reg_select[65]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[66]  = (reg_select[66]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[67]  = (reg_select[67]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[68]  = (reg_select[68]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[69]  = (reg_select[69]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[70]  = (reg_select[70]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[71]  = (reg_select[71]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[72]  = (reg_select[72]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[73]  = (reg_select[73]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[74]  = (reg_select[74]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[75]  = (reg_select[75]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[76]  = (reg_select[76]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[77]  = (reg_select[77]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[78]  = (reg_select[78]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[79]  = (reg_select[79]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[80]  = (reg_select[80]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[81]  = (reg_select[81]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[82]  = (reg_select[82]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[83]  = (reg_select[83]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[84]  = (reg_select[84]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[85]  = (reg_select[85]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[86]  = (reg_select[86]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[87]  = (reg_select[87]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[88]  = (reg_select[88]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[89]  = (reg_select[89]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[90]  = (reg_select[90]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[91]  = (reg_select[91]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[92]  = (reg_select[92]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[93]  = (reg_select[93]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[94]  = (reg_select[94]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[95]  = (reg_select[95]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[96]  = (reg_select[96]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[97]  = (reg_select[97]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[98]  = (reg_select[98]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[99]  = (reg_select[99]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[100]  = (reg_select[100]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[101]  = (reg_select[101]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[102]  = (reg_select[102]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[103]  = (reg_select[103]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[104]  = (reg_select[104]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[105]  = (reg_select[105]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[106]  = (reg_select[106]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[107]  = (reg_select[107]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[108]  = (reg_select[108]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[109]  = (reg_select[109]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[110]  = (reg_select[110]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[111]  = (reg_select[111]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[112]  = (reg_select[112]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[113]  = (reg_select[113]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[114]  = (reg_select[114]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[115]  = (reg_select[115]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[116]  = (reg_select[116]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[117]  = (reg_select[117]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[118]  = (reg_select[118]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[119]  = (reg_select[119]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[120]  = (reg_select[120]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[121]  = (reg_select[121]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[122]  = (reg_select[122]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[123]  = (reg_select[123]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[124]  = (reg_select[124]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[125]  = (reg_select[125]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[126]  = (reg_select[126]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[127]  = (reg_select[127]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[128]  = (reg_select[128]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[129]  = (reg_select[129]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[130]  = (reg_select[130]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[131]  = (reg_select[131]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[132]  = (reg_select[132]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[133]  = (reg_select[133]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[134]  = (reg_select[134]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[135]  = (reg_select[135]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[136]  = (reg_select[136]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[137]  = (reg_select[137]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[138]  = (reg_select[138]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[139]  = (reg_select[139]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[140]  = (reg_select[140]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[141]  = (reg_select[141]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[142]  = (reg_select[142]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[143]  = (reg_select[143]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[144]  = (reg_select[144]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[145]  = (reg_select[145]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[146]  = (reg_select[146]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[147]  = (reg_select[147]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[148]  = (reg_select[148]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[149]  = (reg_select[149]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[150]  = (reg_select[150]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[151]  = (reg_select[151]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[152]  = (reg_select[152]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[153]  = (reg_select[153]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[154]  = (reg_select[154]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[155]  = (reg_select[155]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[156]  = (reg_select[156]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[157]  = (reg_select[157]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[158]  = (reg_select[158]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[159]  = (reg_select[159]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[160]  = (reg_select[160]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[161]  = (reg_select[161]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[162]  = (reg_select[162]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[163]  = (reg_select[163]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[164]  = (reg_select[164]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[165]  = (reg_select[165]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[166]  = (reg_select[166]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[167]  = (reg_select[167]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[168]  = (reg_select[168]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[169]  = (reg_select[169]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[170]  = (reg_select[170]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[171]  = (reg_select[171]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[172]  = (reg_select[172]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[173]  = (reg_select[173]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[174]  = (reg_select[174]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[175]  = (reg_select[175]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[176]  = (reg_select[176]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[177]  = (reg_select[177]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[178]  = (reg_select[178]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[179]  = (reg_select[179]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[180]  = (reg_select[180]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[181]  = (reg_select[181]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[182]  = (reg_select[182]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[183]  = (reg_select[183]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[184]  = (reg_select[184]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[185]  = (reg_select[185]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[186]  = (reg_select[186]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[187]  = (reg_select[187]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[188]  = (reg_select[188]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[189]  = (reg_select[189]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[190]  = (reg_select[190]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[191]  = (reg_select[191]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[192]  = (reg_select[192]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[193]  = (reg_select[193]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[194]  = (reg_select[194]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[195]  = (reg_select[195]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[196]  = (reg_select[196]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[197]  = (reg_select[197]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[198]  = (reg_select[198]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[199]  = (reg_select[199]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank5_read[200]  = (reg_select[200]  & chip_select[6] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // DAC 2 DRP: 0x0E000-0x0FFFF
  assign bank6_read  = (chip_select[7] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // DAC 3 Control Status: 0x10000-0x11FFF
  assign bank7_read[0]  = (reg_select[0]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[1]  = (reg_select[1]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[2]  = (reg_select[2]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[3]  = (reg_select[3]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[4]  = (reg_select[4]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[5]  = (reg_select[5]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[6]  = (reg_select[6]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[7]  = (reg_select[7]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[8]  = (reg_select[8]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[9]  = (reg_select[9]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[10]  = (reg_select[10]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[11]  = (reg_select[11]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[12]  = (reg_select[12]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[13]  = (reg_select[13]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[14]  = (reg_select[14]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[15]  = (reg_select[15]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[16]  = (reg_select[16]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[17]  = (reg_select[17]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[18]  = (reg_select[18]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[19]  = (reg_select[19]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[20]  = (reg_select[20]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[21]  = (reg_select[21]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[22]  = (reg_select[22]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[23]  = (reg_select[23]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[24]  = (reg_select[24]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[25]  = (reg_select[25]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[26]  = (reg_select[26]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[27]  = (reg_select[27]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[28]  = (reg_select[28]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[29]  = (reg_select[29]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[30]  = (reg_select[30]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[31]  = (reg_select[31]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[32]  = (reg_select[32]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[33]  = (reg_select[33]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[34]  = (reg_select[34]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[35]  = (reg_select[35]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[36]  = (reg_select[36]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[37]  = (reg_select[37]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[38]  = (reg_select[38]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[39]  = (reg_select[39]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[40]  = (reg_select[40]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[41]  = (reg_select[41]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[42]  = (reg_select[42]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[43]  = (reg_select[43]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[44]  = (reg_select[44]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[45]  = (reg_select[45]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[46]  = (reg_select[46]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[47]  = (reg_select[47]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[48]  = (reg_select[48]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[49]  = (reg_select[49]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[50]  = (reg_select[50]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[51]  = (reg_select[51]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[52]  = (reg_select[52]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[53]  = (reg_select[53]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[54]  = (reg_select[54]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[55]  = (reg_select[55]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[56]  = (reg_select[56]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[57]  = (reg_select[57]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[58]  = (reg_select[58]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[59]  = (reg_select[59]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[60]  = (reg_select[60]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[61]  = (reg_select[61]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[62]  = (reg_select[62]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[63]  = (reg_select[63]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[64]  = (reg_select[64]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[65]  = (reg_select[65]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[66]  = (reg_select[66]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[67]  = (reg_select[67]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[68]  = (reg_select[68]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[69]  = (reg_select[69]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[70]  = (reg_select[70]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[71]  = (reg_select[71]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[72]  = (reg_select[72]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[73]  = (reg_select[73]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[74]  = (reg_select[74]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[75]  = (reg_select[75]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[76]  = (reg_select[76]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[77]  = (reg_select[77]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[78]  = (reg_select[78]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[79]  = (reg_select[79]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[80]  = (reg_select[80]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[81]  = (reg_select[81]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[82]  = (reg_select[82]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[83]  = (reg_select[83]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[84]  = (reg_select[84]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[85]  = (reg_select[85]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[86]  = (reg_select[86]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[87]  = (reg_select[87]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[88]  = (reg_select[88]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[89]  = (reg_select[89]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[90]  = (reg_select[90]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[91]  = (reg_select[91]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[92]  = (reg_select[92]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[93]  = (reg_select[93]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[94]  = (reg_select[94]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[95]  = (reg_select[95]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[96]  = (reg_select[96]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[97]  = (reg_select[97]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[98]  = (reg_select[98]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[99]  = (reg_select[99]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[100]  = (reg_select[100]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[101]  = (reg_select[101]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[102]  = (reg_select[102]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[103]  = (reg_select[103]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[104]  = (reg_select[104]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[105]  = (reg_select[105]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[106]  = (reg_select[106]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[107]  = (reg_select[107]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[108]  = (reg_select[108]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[109]  = (reg_select[109]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[110]  = (reg_select[110]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[111]  = (reg_select[111]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[112]  = (reg_select[112]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[113]  = (reg_select[113]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[114]  = (reg_select[114]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[115]  = (reg_select[115]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[116]  = (reg_select[116]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[117]  = (reg_select[117]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[118]  = (reg_select[118]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[119]  = (reg_select[119]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[120]  = (reg_select[120]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[121]  = (reg_select[121]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[122]  = (reg_select[122]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[123]  = (reg_select[123]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[124]  = (reg_select[124]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[125]  = (reg_select[125]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[126]  = (reg_select[126]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[127]  = (reg_select[127]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[128]  = (reg_select[128]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[129]  = (reg_select[129]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[130]  = (reg_select[130]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[131]  = (reg_select[131]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[132]  = (reg_select[132]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[133]  = (reg_select[133]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[134]  = (reg_select[134]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[135]  = (reg_select[135]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[136]  = (reg_select[136]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[137]  = (reg_select[137]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[138]  = (reg_select[138]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[139]  = (reg_select[139]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[140]  = (reg_select[140]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[141]  = (reg_select[141]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[142]  = (reg_select[142]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[143]  = (reg_select[143]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[144]  = (reg_select[144]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[145]  = (reg_select[145]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[146]  = (reg_select[146]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[147]  = (reg_select[147]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[148]  = (reg_select[148]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[149]  = (reg_select[149]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[150]  = (reg_select[150]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[151]  = (reg_select[151]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[152]  = (reg_select[152]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[153]  = (reg_select[153]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[154]  = (reg_select[154]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[155]  = (reg_select[155]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[156]  = (reg_select[156]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[157]  = (reg_select[157]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[158]  = (reg_select[158]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[159]  = (reg_select[159]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[160]  = (reg_select[160]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[161]  = (reg_select[161]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[162]  = (reg_select[162]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[163]  = (reg_select[163]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[164]  = (reg_select[164]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[165]  = (reg_select[165]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[166]  = (reg_select[166]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[167]  = (reg_select[167]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[168]  = (reg_select[168]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[169]  = (reg_select[169]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[170]  = (reg_select[170]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[171]  = (reg_select[171]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[172]  = (reg_select[172]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[173]  = (reg_select[173]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[174]  = (reg_select[174]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[175]  = (reg_select[175]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[176]  = (reg_select[176]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[177]  = (reg_select[177]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[178]  = (reg_select[178]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[179]  = (reg_select[179]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[180]  = (reg_select[180]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[181]  = (reg_select[181]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[182]  = (reg_select[182]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[183]  = (reg_select[183]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[184]  = (reg_select[184]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[185]  = (reg_select[185]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[186]  = (reg_select[186]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[187]  = (reg_select[187]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[188]  = (reg_select[188]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[189]  = (reg_select[189]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[190]  = (reg_select[190]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[191]  = (reg_select[191]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[192]  = (reg_select[192]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[193]  = (reg_select[193]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[194]  = (reg_select[194]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[195]  = (reg_select[195]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[196]  = (reg_select[196]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[197]  = (reg_select[197]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[198]  = (reg_select[198]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[199]  = (reg_select[199]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank7_read[200]  = (reg_select[200]  & chip_select[8] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // DAC 3 DRP: 0x12000-0x13FFF
  assign bank8_read = (chip_select[9] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // ADC 0 Control Status: 0x14000-0x15FFF
  assign bank9_read[0]  = (reg_select[0]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[1]  = (reg_select[1]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[2]  = (reg_select[2]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[3]  = (reg_select[3]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[4]  = (reg_select[4]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[5]  = (reg_select[5]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[6]  = (reg_select[6]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[7]  = (reg_select[7]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[8]  = (reg_select[8]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[9]  = (reg_select[9]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[10]  = (reg_select[10]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[11]  = (reg_select[11]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[12]  = (reg_select[12]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[13]  = (reg_select[13]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[14]  = (reg_select[14]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[15]  = (reg_select[15]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[16]  = (reg_select[16]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[17]  = (reg_select[17]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[18]  = (reg_select[18]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[19]  = (reg_select[19]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[20]  = (reg_select[20]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[21]  = (reg_select[21]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[22]  = (reg_select[22]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[23]  = (reg_select[23]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[24]  = (reg_select[24]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[25]  = (reg_select[25]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[26]  = (reg_select[26]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[27]  = (reg_select[27]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[28]  = (reg_select[28]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[29]  = (reg_select[29]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[30]  = (reg_select[30]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[31]  = (reg_select[31]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[32]  = (reg_select[32]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[33]  = (reg_select[33]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[34]  = (reg_select[34]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[35]  = (reg_select[35]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[36]  = (reg_select[36]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[37]  = (reg_select[37]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[38]  = (reg_select[38]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[39]  = (reg_select[39]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[40]  = (reg_select[40]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[41]  = (reg_select[41]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[42]  = (reg_select[42]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[43]  = (reg_select[43]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[44]  = (reg_select[44]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[45]  = (reg_select[45]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[46]  = (reg_select[46]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[47]  = (reg_select[47]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[48]  = (reg_select[48]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[49]  = (reg_select[49]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[50]  = (reg_select[50]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[51]  = (reg_select[51]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[52]  = (reg_select[52]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[53]  = (reg_select[53]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[54]  = (reg_select[54]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[55]  = (reg_select[55]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[56]  = (reg_select[56]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[57]  = (reg_select[57]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[58]  = (reg_select[58]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[59]  = (reg_select[59]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[60]  = (reg_select[60]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[61]  = (reg_select[61]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[62]  = (reg_select[62]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[63]  = (reg_select[63]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[64]  = (reg_select[64]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[65]  = (reg_select[65]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[66]  = (reg_select[66]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[67]  = (reg_select[67]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[68]  = (reg_select[68]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[69]  = (reg_select[69]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[70]  = (reg_select[70]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[71]  = (reg_select[71]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[72]  = (reg_select[72]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[73]  = (reg_select[73]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[74]  = (reg_select[74]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[75]  = (reg_select[75]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[76]  = (reg_select[76]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[77]  = (reg_select[77]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[78]  = (reg_select[78]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[79]  = (reg_select[79]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[80]  = (reg_select[80]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[81]  = (reg_select[81]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[82]  = (reg_select[82]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[83]  = (reg_select[83]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[84]  = (reg_select[84]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[85]  = (reg_select[85]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[86]  = (reg_select[86]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[87]  = (reg_select[87]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[88]  = (reg_select[88]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[89]  = (reg_select[89]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[90]  = (reg_select[90]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[91]  = (reg_select[91]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[92]  = (reg_select[92]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[93]  = (reg_select[93]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[94]  = (reg_select[94]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[95]  = (reg_select[95]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[96]  = (reg_select[96]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[97]  = (reg_select[97]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[98]  = (reg_select[98]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[99]  = (reg_select[99]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[100]  = (reg_select[100]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[101]  = (reg_select[101]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[102]  = (reg_select[102]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[103]  = (reg_select[103]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[104]  = (reg_select[104]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[105]  = (reg_select[105]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[106]  = (reg_select[106]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[107]  = (reg_select[107]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[108]  = (reg_select[108]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[109]  = (reg_select[109]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[110]  = (reg_select[110]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[111]  = (reg_select[111]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[112]  = (reg_select[112]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[113]  = (reg_select[113]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[114]  = (reg_select[114]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[115]  = (reg_select[115]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[116]  = (reg_select[116]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[117]  = (reg_select[117]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[118]  = (reg_select[118]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[119]  = (reg_select[119]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[120]  = (reg_select[120]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[121]  = (reg_select[121]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[122]  = (reg_select[122]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[123]  = (reg_select[123]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[124]  = (reg_select[124]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[125]  = (reg_select[125]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[126]  = (reg_select[126]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[127]  = (reg_select[127]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[128]  = (reg_select[128]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[129]  = (reg_select[129]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[130]  = (reg_select[130]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[131]  = (reg_select[131]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[132]  = (reg_select[132]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[133]  = (reg_select[133]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[134]  = (reg_select[134]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[135]  = (reg_select[135]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[136]  = (reg_select[136]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[137]  = (reg_select[137]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[138]  = (reg_select[138]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[139]  = (reg_select[139]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[140]  = (reg_select[140]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[141]  = (reg_select[141]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[142]  = (reg_select[142]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[143]  = (reg_select[143]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[144]  = (reg_select[144]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[145]  = (reg_select[145]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[146]  = (reg_select[146]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[147]  = (reg_select[147]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[148]  = (reg_select[148]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[149]  = (reg_select[149]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[150]  = (reg_select[150]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[151]  = (reg_select[151]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[152]  = (reg_select[152]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[153]  = (reg_select[153]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[154]  = (reg_select[154]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[155]  = (reg_select[155]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[156]  = (reg_select[156]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[157]  = (reg_select[157]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[158]  = (reg_select[158]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[159]  = (reg_select[159]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[160]  = (reg_select[160]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[161]  = (reg_select[161]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[162]  = (reg_select[162]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[163]  = (reg_select[163]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[164]  = (reg_select[164]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[165]  = (reg_select[165]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[166]  = (reg_select[166]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[167]  = (reg_select[167]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[168]  = (reg_select[168]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[169]  = (reg_select[169]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[170]  = (reg_select[170]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[171]  = (reg_select[171]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[172]  = (reg_select[172]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[173]  = (reg_select[173]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[174]  = (reg_select[174]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[175]  = (reg_select[175]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[176]  = (reg_select[176]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[177]  = (reg_select[177]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[178]  = (reg_select[178]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[179]  = (reg_select[179]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[180]  = (reg_select[180]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[181]  = (reg_select[181]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[182]  = (reg_select[182]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[183]  = (reg_select[183]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[184]  = (reg_select[184]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[185]  = (reg_select[185]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[186]  = (reg_select[186]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[187]  = (reg_select[187]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[188]  = (reg_select[188]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[189]  = (reg_select[189]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[190]  = (reg_select[190]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[191]  = (reg_select[191]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[192]  = (reg_select[192]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[193]  = (reg_select[193]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[194]  = (reg_select[194]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[195]  = (reg_select[195]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[196]  = (reg_select[196]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[197]  = (reg_select[197]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[198]  = (reg_select[198]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[199]  = (reg_select[199]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank9_read[200]  = (reg_select[200]  & chip_select[10] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // ADC 0 DRP: 0x16000-0x17FFF
  assign bank10_read = (chip_select[11] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // ADC 1 Control Status: 0x18000-0x19FFF
  assign bank11_read[0]  = (reg_select[0]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[1]  = (reg_select[1]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[2]  = (reg_select[2]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[3]  = (reg_select[3]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[4]  = (reg_select[4]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[5]  = (reg_select[5]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[6]  = (reg_select[6]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[7]  = (reg_select[7]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[8]  = (reg_select[8]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[9]  = (reg_select[9]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[10]  = (reg_select[10]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[11]  = (reg_select[11]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[12]  = (reg_select[12]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[13]  = (reg_select[13]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[14]  = (reg_select[14]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[15]  = (reg_select[15]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[16]  = (reg_select[16]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[17]  = (reg_select[17]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[18]  = (reg_select[18]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[19]  = (reg_select[19]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[20]  = (reg_select[20]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[21]  = (reg_select[21]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[22]  = (reg_select[22]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[23]  = (reg_select[23]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[24]  = (reg_select[24]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[25]  = (reg_select[25]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[26]  = (reg_select[26]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[27]  = (reg_select[27]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[28]  = (reg_select[28]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[29]  = (reg_select[29]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[30]  = (reg_select[30]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[31]  = (reg_select[31]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[32]  = (reg_select[32]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[33]  = (reg_select[33]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[34]  = (reg_select[34]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[35]  = (reg_select[35]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[36]  = (reg_select[36]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[37]  = (reg_select[37]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[38]  = (reg_select[38]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[39]  = (reg_select[39]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[40]  = (reg_select[40]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[41]  = (reg_select[41]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[42]  = (reg_select[42]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[43]  = (reg_select[43]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[44]  = (reg_select[44]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[45]  = (reg_select[45]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[46]  = (reg_select[46]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[47]  = (reg_select[47]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[48]  = (reg_select[48]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[49]  = (reg_select[49]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[50]  = (reg_select[50]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[51]  = (reg_select[51]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[52]  = (reg_select[52]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[53]  = (reg_select[53]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[54]  = (reg_select[54]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[55]  = (reg_select[55]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[56]  = (reg_select[56]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[57]  = (reg_select[57]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[58]  = (reg_select[58]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[59]  = (reg_select[59]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[60]  = (reg_select[60]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[61]  = (reg_select[61]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[62]  = (reg_select[62]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[63]  = (reg_select[63]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[64]  = (reg_select[64]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[65]  = (reg_select[65]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[66]  = (reg_select[66]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[67]  = (reg_select[67]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[68]  = (reg_select[68]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[69]  = (reg_select[69]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[70]  = (reg_select[70]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[71]  = (reg_select[71]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[72]  = (reg_select[72]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[73]  = (reg_select[73]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[74]  = (reg_select[74]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[75]  = (reg_select[75]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[76]  = (reg_select[76]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[77]  = (reg_select[77]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[78]  = (reg_select[78]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[79]  = (reg_select[79]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[80]  = (reg_select[80]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[81]  = (reg_select[81]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[82]  = (reg_select[82]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[83]  = (reg_select[83]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[84]  = (reg_select[84]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[85]  = (reg_select[85]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[86]  = (reg_select[86]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[87]  = (reg_select[87]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[88]  = (reg_select[88]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[89]  = (reg_select[89]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[90]  = (reg_select[90]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[91]  = (reg_select[91]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[92]  = (reg_select[92]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[93]  = (reg_select[93]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[94]  = (reg_select[94]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[95]  = (reg_select[95]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[96]  = (reg_select[96]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[97]  = (reg_select[97]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[98]  = (reg_select[98]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[99]  = (reg_select[99]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[100]  = (reg_select[100]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[101]  = (reg_select[101]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[102]  = (reg_select[102]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[103]  = (reg_select[103]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[104]  = (reg_select[104]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[105]  = (reg_select[105]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[106]  = (reg_select[106]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[107]  = (reg_select[107]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[108]  = (reg_select[108]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[109]  = (reg_select[109]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[110]  = (reg_select[110]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[111]  = (reg_select[111]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[112]  = (reg_select[112]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[113]  = (reg_select[113]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[114]  = (reg_select[114]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[115]  = (reg_select[115]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[116]  = (reg_select[116]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[117]  = (reg_select[117]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[118]  = (reg_select[118]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[119]  = (reg_select[119]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[120]  = (reg_select[120]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[121]  = (reg_select[121]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[122]  = (reg_select[122]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[123]  = (reg_select[123]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[124]  = (reg_select[124]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[125]  = (reg_select[125]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[126]  = (reg_select[126]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[127]  = (reg_select[127]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[128]  = (reg_select[128]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[129]  = (reg_select[129]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[130]  = (reg_select[130]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[131]  = (reg_select[131]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[132]  = (reg_select[132]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[133]  = (reg_select[133]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[134]  = (reg_select[134]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[135]  = (reg_select[135]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[136]  = (reg_select[136]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[137]  = (reg_select[137]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[138]  = (reg_select[138]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[139]  = (reg_select[139]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[140]  = (reg_select[140]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[141]  = (reg_select[141]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[142]  = (reg_select[142]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[143]  = (reg_select[143]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[144]  = (reg_select[144]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[145]  = (reg_select[145]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[146]  = (reg_select[146]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[147]  = (reg_select[147]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[148]  = (reg_select[148]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[149]  = (reg_select[149]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[150]  = (reg_select[150]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[151]  = (reg_select[151]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[152]  = (reg_select[152]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[153]  = (reg_select[153]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[154]  = (reg_select[154]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[155]  = (reg_select[155]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[156]  = (reg_select[156]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[157]  = (reg_select[157]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[158]  = (reg_select[158]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[159]  = (reg_select[159]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[160]  = (reg_select[160]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[161]  = (reg_select[161]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[162]  = (reg_select[162]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[163]  = (reg_select[163]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[164]  = (reg_select[164]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[165]  = (reg_select[165]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[166]  = (reg_select[166]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[167]  = (reg_select[167]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[168]  = (reg_select[168]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[169]  = (reg_select[169]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[170]  = (reg_select[170]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[171]  = (reg_select[171]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[172]  = (reg_select[172]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[173]  = (reg_select[173]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[174]  = (reg_select[174]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[175]  = (reg_select[175]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[176]  = (reg_select[176]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[177]  = (reg_select[177]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[178]  = (reg_select[178]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[179]  = (reg_select[179]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[180]  = (reg_select[180]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[181]  = (reg_select[181]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[182]  = (reg_select[182]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[183]  = (reg_select[183]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[184]  = (reg_select[184]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[185]  = (reg_select[185]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[186]  = (reg_select[186]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[187]  = (reg_select[187]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[188]  = (reg_select[188]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[189]  = (reg_select[189]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[190]  = (reg_select[190]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[191]  = (reg_select[191]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[192]  = (reg_select[192]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[193]  = (reg_select[193]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[194]  = (reg_select[194]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[195]  = (reg_select[195]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[196]  = (reg_select[196]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[197]  = (reg_select[197]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[198]  = (reg_select[198]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[199]  = (reg_select[199]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank11_read[200]  = (reg_select[200]  & chip_select[12] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // ADC 1 DRP: 0x1A000-0x1BFFF
  assign bank12_read = (chip_select[13] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // ADC 2 Control Status: 0x1C000-0x1DFFF
  assign bank13_read[0]  = (reg_select[0]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[1]  = (reg_select[1]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[2]  = (reg_select[2]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[3]  = (reg_select[3]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[4]  = (reg_select[4]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[5]  = (reg_select[5]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[6]  = (reg_select[6]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[7]  = (reg_select[7]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[8]  = (reg_select[8]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[9]  = (reg_select[9]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[10]  = (reg_select[10]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[11]  = (reg_select[11]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[12]  = (reg_select[12]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[13]  = (reg_select[13]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[14]  = (reg_select[14]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[15]  = (reg_select[15]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[16]  = (reg_select[16]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[17]  = (reg_select[17]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[18]  = (reg_select[18]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[19]  = (reg_select[19]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[20]  = (reg_select[20]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[21]  = (reg_select[21]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[22]  = (reg_select[22]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[23]  = (reg_select[23]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[24]  = (reg_select[24]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[25]  = (reg_select[25]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[26]  = (reg_select[26]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[27]  = (reg_select[27]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[28]  = (reg_select[28]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[29]  = (reg_select[29]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[30]  = (reg_select[30]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[31]  = (reg_select[31]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[32]  = (reg_select[32]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[33]  = (reg_select[33]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[34]  = (reg_select[34]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[35]  = (reg_select[35]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[36]  = (reg_select[36]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[37]  = (reg_select[37]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[38]  = (reg_select[38]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[39]  = (reg_select[39]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[40]  = (reg_select[40]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[41]  = (reg_select[41]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[42]  = (reg_select[42]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[43]  = (reg_select[43]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[44]  = (reg_select[44]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[45]  = (reg_select[45]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[46]  = (reg_select[46]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[47]  = (reg_select[47]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[48]  = (reg_select[48]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[49]  = (reg_select[49]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[50]  = (reg_select[50]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[51]  = (reg_select[51]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[52]  = (reg_select[52]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[53]  = (reg_select[53]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[54]  = (reg_select[54]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[55]  = (reg_select[55]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[56]  = (reg_select[56]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[57]  = (reg_select[57]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[58]  = (reg_select[58]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[59]  = (reg_select[59]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[60]  = (reg_select[60]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[61]  = (reg_select[61]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[62]  = (reg_select[62]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[63]  = (reg_select[63]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[64]  = (reg_select[64]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[65]  = (reg_select[65]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[66]  = (reg_select[66]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[67]  = (reg_select[67]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[68]  = (reg_select[68]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[69]  = (reg_select[69]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[70]  = (reg_select[70]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[71]  = (reg_select[71]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[72]  = (reg_select[72]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[73]  = (reg_select[73]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[74]  = (reg_select[74]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[75]  = (reg_select[75]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[76]  = (reg_select[76]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[77]  = (reg_select[77]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[78]  = (reg_select[78]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[79]  = (reg_select[79]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[80]  = (reg_select[80]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[81]  = (reg_select[81]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[82]  = (reg_select[82]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[83]  = (reg_select[83]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[84]  = (reg_select[84]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[85]  = (reg_select[85]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[86]  = (reg_select[86]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[87]  = (reg_select[87]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[88]  = (reg_select[88]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[89]  = (reg_select[89]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[90]  = (reg_select[90]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[91]  = (reg_select[91]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[92]  = (reg_select[92]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[93]  = (reg_select[93]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[94]  = (reg_select[94]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[95]  = (reg_select[95]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[96]  = (reg_select[96]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[97]  = (reg_select[97]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[98]  = (reg_select[98]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[99]  = (reg_select[99]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[100]  = (reg_select[100]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[101]  = (reg_select[101]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[102]  = (reg_select[102]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[103]  = (reg_select[103]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[104]  = (reg_select[104]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[105]  = (reg_select[105]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[106]  = (reg_select[106]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[107]  = (reg_select[107]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[108]  = (reg_select[108]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[109]  = (reg_select[109]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[110]  = (reg_select[110]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[111]  = (reg_select[111]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[112]  = (reg_select[112]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[113]  = (reg_select[113]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[114]  = (reg_select[114]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[115]  = (reg_select[115]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[116]  = (reg_select[116]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[117]  = (reg_select[117]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[118]  = (reg_select[118]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[119]  = (reg_select[119]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[120]  = (reg_select[120]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[121]  = (reg_select[121]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[122]  = (reg_select[122]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[123]  = (reg_select[123]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[124]  = (reg_select[124]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[125]  = (reg_select[125]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[126]  = (reg_select[126]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[127]  = (reg_select[127]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[128]  = (reg_select[128]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[129]  = (reg_select[129]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[130]  = (reg_select[130]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[131]  = (reg_select[131]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[132]  = (reg_select[132]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[133]  = (reg_select[133]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[134]  = (reg_select[134]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[135]  = (reg_select[135]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[136]  = (reg_select[136]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[137]  = (reg_select[137]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[138]  = (reg_select[138]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[139]  = (reg_select[139]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[140]  = (reg_select[140]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[141]  = (reg_select[141]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[142]  = (reg_select[142]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[143]  = (reg_select[143]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[144]  = (reg_select[144]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[145]  = (reg_select[145]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[146]  = (reg_select[146]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[147]  = (reg_select[147]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[148]  = (reg_select[148]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[149]  = (reg_select[149]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[150]  = (reg_select[150]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[151]  = (reg_select[151]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[152]  = (reg_select[152]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[153]  = (reg_select[153]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[154]  = (reg_select[154]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[155]  = (reg_select[155]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[156]  = (reg_select[156]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[157]  = (reg_select[157]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[158]  = (reg_select[158]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[159]  = (reg_select[159]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[160]  = (reg_select[160]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[161]  = (reg_select[161]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[162]  = (reg_select[162]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[163]  = (reg_select[163]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[164]  = (reg_select[164]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[165]  = (reg_select[165]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[166]  = (reg_select[166]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[167]  = (reg_select[167]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[168]  = (reg_select[168]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[169]  = (reg_select[169]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[170]  = (reg_select[170]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[171]  = (reg_select[171]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[172]  = (reg_select[172]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[173]  = (reg_select[173]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[174]  = (reg_select[174]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[175]  = (reg_select[175]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[176]  = (reg_select[176]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[177]  = (reg_select[177]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[178]  = (reg_select[178]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[179]  = (reg_select[179]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[180]  = (reg_select[180]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[181]  = (reg_select[181]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[182]  = (reg_select[182]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[183]  = (reg_select[183]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[184]  = (reg_select[184]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[185]  = (reg_select[185]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[186]  = (reg_select[186]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[187]  = (reg_select[187]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[188]  = (reg_select[188]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[189]  = (reg_select[189]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[190]  = (reg_select[190]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[191]  = (reg_select[191]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[192]  = (reg_select[192]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[193]  = (reg_select[193]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[194]  = (reg_select[194]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[195]  = (reg_select[195]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[196]  = (reg_select[196]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[197]  = (reg_select[197]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[198]  = (reg_select[198]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[199]  = (reg_select[199]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank13_read[200]  = (reg_select[200]  & chip_select[14] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // ADC 2 DRP: 0x1E000-0x1FFFF
  assign bank14_read = (chip_select[15] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // ADC 3 Control Status: 0x20000-0x21FFF
  assign bank15_read[0]  = (reg_select[0]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[1]  = (reg_select[1]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[2]  = (reg_select[2]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[3]  = (reg_select[3]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[4]  = (reg_select[4]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[5]  = (reg_select[5]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[6]  = (reg_select[6]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[7]  = (reg_select[7]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[8]  = (reg_select[8]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[9]  = (reg_select[9]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[10]  = (reg_select[10]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[11]  = (reg_select[11]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[12]  = (reg_select[12]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[13]  = (reg_select[13]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[14]  = (reg_select[14]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[15]  = (reg_select[15]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[16]  = (reg_select[16]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[17]  = (reg_select[17]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[18]  = (reg_select[18]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[19]  = (reg_select[19]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[20]  = (reg_select[20]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[21]  = (reg_select[21]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[22]  = (reg_select[22]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[23]  = (reg_select[23]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[24]  = (reg_select[24]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[25]  = (reg_select[25]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[26]  = (reg_select[26]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[27]  = (reg_select[27]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[28]  = (reg_select[28]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[29]  = (reg_select[29]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[30]  = (reg_select[30]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[31]  = (reg_select[31]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[32]  = (reg_select[32]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[33]  = (reg_select[33]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[34]  = (reg_select[34]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[35]  = (reg_select[35]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[36]  = (reg_select[36]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[37]  = (reg_select[37]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[38]  = (reg_select[38]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[39]  = (reg_select[39]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[40]  = (reg_select[40]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[41]  = (reg_select[41]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[42]  = (reg_select[42]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[43]  = (reg_select[43]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[44]  = (reg_select[44]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[45]  = (reg_select[45]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[46]  = (reg_select[46]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[47]  = (reg_select[47]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[48]  = (reg_select[48]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[49]  = (reg_select[49]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[50]  = (reg_select[50]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[51]  = (reg_select[51]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[52]  = (reg_select[52]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[53]  = (reg_select[53]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[54]  = (reg_select[54]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[55]  = (reg_select[55]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[56]  = (reg_select[56]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[57]  = (reg_select[57]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[58]  = (reg_select[58]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[59]  = (reg_select[59]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[60]  = (reg_select[60]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[61]  = (reg_select[61]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[62]  = (reg_select[62]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[63]  = (reg_select[63]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[64]  = (reg_select[64]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[65]  = (reg_select[65]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[66]  = (reg_select[66]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[67]  = (reg_select[67]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[68]  = (reg_select[68]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[69]  = (reg_select[69]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[70]  = (reg_select[70]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[71]  = (reg_select[71]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[72]  = (reg_select[72]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[73]  = (reg_select[73]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[74]  = (reg_select[74]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[75]  = (reg_select[75]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[76]  = (reg_select[76]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[77]  = (reg_select[77]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[78]  = (reg_select[78]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[79]  = (reg_select[79]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[80]  = (reg_select[80]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[81]  = (reg_select[81]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[82]  = (reg_select[82]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[83]  = (reg_select[83]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[84]  = (reg_select[84]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[85]  = (reg_select[85]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[86]  = (reg_select[86]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[87]  = (reg_select[87]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[88]  = (reg_select[88]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[89]  = (reg_select[89]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[90]  = (reg_select[90]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[91]  = (reg_select[91]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[92]  = (reg_select[92]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[93]  = (reg_select[93]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[94]  = (reg_select[94]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[95]  = (reg_select[95]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[96]  = (reg_select[96]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[97]  = (reg_select[97]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[98]  = (reg_select[98]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[99]  = (reg_select[99]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[100]  = (reg_select[100]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[101]  = (reg_select[101]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[102]  = (reg_select[102]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[103]  = (reg_select[103]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[104]  = (reg_select[104]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[105]  = (reg_select[105]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[106]  = (reg_select[106]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[107]  = (reg_select[107]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[108]  = (reg_select[108]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[109]  = (reg_select[109]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[110]  = (reg_select[110]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[111]  = (reg_select[111]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[112]  = (reg_select[112]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[113]  = (reg_select[113]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[114]  = (reg_select[114]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[115]  = (reg_select[115]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[116]  = (reg_select[116]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[117]  = (reg_select[117]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[118]  = (reg_select[118]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[119]  = (reg_select[119]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[120]  = (reg_select[120]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[121]  = (reg_select[121]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[122]  = (reg_select[122]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[123]  = (reg_select[123]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[124]  = (reg_select[124]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[125]  = (reg_select[125]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[126]  = (reg_select[126]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[127]  = (reg_select[127]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[128]  = (reg_select[128]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[129]  = (reg_select[129]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[130]  = (reg_select[130]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[131]  = (reg_select[131]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[132]  = (reg_select[132]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[133]  = (reg_select[133]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[134]  = (reg_select[134]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[135]  = (reg_select[135]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[136]  = (reg_select[136]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[137]  = (reg_select[137]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[138]  = (reg_select[138]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[139]  = (reg_select[139]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[140]  = (reg_select[140]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[141]  = (reg_select[141]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[142]  = (reg_select[142]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[143]  = (reg_select[143]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[144]  = (reg_select[144]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[145]  = (reg_select[145]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[146]  = (reg_select[146]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[147]  = (reg_select[147]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[148]  = (reg_select[148]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[149]  = (reg_select[149]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[150]  = (reg_select[150]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[151]  = (reg_select[151]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[152]  = (reg_select[152]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[153]  = (reg_select[153]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[154]  = (reg_select[154]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[155]  = (reg_select[155]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[156]  = (reg_select[156]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[157]  = (reg_select[157]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[158]  = (reg_select[158]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[159]  = (reg_select[159]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[160]  = (reg_select[160]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[161]  = (reg_select[161]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[162]  = (reg_select[162]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[163]  = (reg_select[163]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[164]  = (reg_select[164]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[165]  = (reg_select[165]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[166]  = (reg_select[166]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[167]  = (reg_select[167]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[168]  = (reg_select[168]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[169]  = (reg_select[169]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[170]  = (reg_select[170]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[171]  = (reg_select[171]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[172]  = (reg_select[172]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[173]  = (reg_select[173]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[174]  = (reg_select[174]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[175]  = (reg_select[175]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[176]  = (reg_select[176]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[177]  = (reg_select[177]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[178]  = (reg_select[178]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[179]  = (reg_select[179]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[180]  = (reg_select[180]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[181]  = (reg_select[181]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[182]  = (reg_select[182]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[183]  = (reg_select[183]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[184]  = (reg_select[184]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[185]  = (reg_select[185]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[186]  = (reg_select[186]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[187]  = (reg_select[187]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[188]  = (reg_select[188]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[189]  = (reg_select[189]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[190]  = (reg_select[190]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[191]  = (reg_select[191]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[192]  = (reg_select[192]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[193]  = (reg_select[193]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[194]  = (reg_select[194]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[195]  = (reg_select[195]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[196]  = (reg_select[196]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[197]  = (reg_select[197]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[198]  = (reg_select[198]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[199]  = (reg_select[199]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign bank15_read[200]  = (reg_select[200]  & chip_select[16] & bus2ip_rdce) ? 1'b1 : 1'b0;

  // ADC 3 DRP: 0x22000-0x23FFF
  assign bank16_read  = (chip_select[17] & bus2ip_rdce) ? 1'b1 : 1'b0;

  assign axi_rdce = ((chip_select[0] || chip_select[1] || chip_select[2] || chip_select[4] || chip_select[6] ||chip_select[8] || chip_select[10] || chip_select[12] || chip_select[14] || chip_select[16]) & bus2ip_rdce) ? 1'b1 : 1'b0;
  assign axi_wrce = ((chip_select[0] || chip_select[1] || chip_select[2] || chip_select[4] || chip_select[6] ||chip_select[8] || chip_select[10] || chip_select[12] || chip_select[14] || chip_select[16]) & bus2ip_wrce) ? 1'b1 : 1'b0;

endmodule
