# vsim "+define+SIMULATION" -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -c -do "run -all" tb 
# Start time: 21:15:12 on Nov 16,2024
# Loading work.tb
# Loading work.milestone2_desim
# Loading work.regn
# ** Warning: (vsim-3015) ../tb/tb.v(46): [PCDPC] - Port size (9) does not match connection size (8) for port 'VGA_X'. The port definition is at: ../milestone2.v(110).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: ../milestone2.v
# ** Warning: (vsim-3015) ../tb/tb.v(46): [PCDPC] - Port size (8) does not match connection size (7) for port 'VGA_Y'. The port definition is at: ../milestone2.v(110).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT File: ../milestone2.v
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# GUI has closed the connection
# ** Note: $finish    : ../tb/tb.v(24)
#    Time: 13147915 ns  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 21:16:03 on Nov 16,2024, Elapsed time: 0:00:51
# Errors: 0, Warnings: 2
