#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5623e2a8e420 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5623e2a8d6b0 .scope module, "flip_tester" "flip_tester" 3 1;
 .timescale 0 0;
v0x5623e2aabef0_0 .var "clk", 0 0;
v0x5623e2aabfb0_0 .var "d", 7 0;
v0x5623e2aac050_0 .net "q", 7 0, v0x5623e2a8d190_0;  1 drivers
v0x5623e2aac150_0 .var "reset", 0 0;
S_0x5623e2a8c8d0 .scope module, "dut" "flopr" 3 8, 4 2 0, S_0x5623e2a8d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5623e2a5e7e0 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
v0x5623e2a73520_0 .net "clk", 0 0, v0x5623e2aabef0_0;  1 drivers
v0x5623e2a6fb70_0 .net "d", 7 0, v0x5623e2aabfb0_0;  1 drivers
v0x5623e2a8d190_0 .var "q", 7 0;
v0x5623e2aabdb0_0 .net "reset", 0 0, v0x5623e2aac150_0;  1 drivers
E_0x5623e2a4b930 .event posedge, v0x5623e2aabdb0_0, v0x5623e2a73520_0;
S_0x5623e2a8d980 .scope module, "testbench" "testbench" 5 1;
 .timescale 0 0;
v0x5623e2ab9500_0 .var "clk", 0 0;
v0x5623e2ab95c0_0 .net "dataadr", 31 0, v0x5623e2ab0180_0;  1 drivers
v0x5623e2ab9680_0 .net "memwrite", 0 0, L_0x5623e2ab9c00;  1 drivers
v0x5623e2ab9720_0 .var "reset", 0 0;
v0x5623e2ab9850_0 .net "writedata", 31 0, L_0x5623e2acb5f0;  1 drivers
E_0x5623e2a4bd80 .event negedge, v0x5623e2aaca10_0;
S_0x5623e2aac240 .scope module, "dut" "top" 5 8, 6 1 0, S_0x5623e2a8d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "writedata";
    .port_info 3 /OUTPUT 32 "dataadr";
    .port_info 4 /OUTPUT 1 "memwrite";
v0x5623e2ab8d10_0 .net "clk", 0 0, v0x5623e2ab9500_0;  1 drivers
v0x5623e2ab8dd0_0 .net "dataadr", 31 0, v0x5623e2ab0180_0;  alias, 1 drivers
v0x5623e2ab8e90_0 .net "instr", 31 0, L_0x5623e2aba410;  1 drivers
v0x5623e2ab8f30_0 .net "memwrite", 0 0, L_0x5623e2ab9c00;  alias, 1 drivers
v0x5623e2ab9060_0 .net "pc", 31 0, v0x5623e2ab2980_0;  1 drivers
v0x5623e2ab91b0_0 .net "readdata", 31 0, L_0x5623e2accaf0;  1 drivers
v0x5623e2ab9300_0 .net "reset", 0 0, v0x5623e2ab9720_0;  1 drivers
v0x5623e2ab93a0_0 .net "writedata", 31 0, L_0x5623e2acb5f0;  alias, 1 drivers
L_0x5623e2acc760 .part v0x5623e2ab2980_0, 2, 6;
S_0x5623e2aac400 .scope module, "dmem" "dmem" 6 9, 7 1 0, S_0x5623e2aac240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x5623e2accaf0 .functor BUFZ 32, L_0x5623e2acc850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5623e2aac680 .array "RAM", 0 63, 31 0;
v0x5623e2aac760_0 .net *"_ivl_0", 31 0, L_0x5623e2acc850;  1 drivers
v0x5623e2aac840_0 .net *"_ivl_3", 29 0, L_0x5623e2acc8f0;  1 drivers
v0x5623e2aac930_0 .net "a", 31 0, v0x5623e2ab0180_0;  alias, 1 drivers
v0x5623e2aaca10_0 .net "clk", 0 0, v0x5623e2ab9500_0;  alias, 1 drivers
v0x5623e2aacb20_0 .net "rd", 31 0, L_0x5623e2accaf0;  alias, 1 drivers
v0x5623e2aacc00_0 .net "wd", 31 0, L_0x5623e2acb5f0;  alias, 1 drivers
v0x5623e2aacce0_0 .net "we", 0 0, L_0x5623e2ab9c00;  alias, 1 drivers
E_0x5623e2a341d0 .event posedge, v0x5623e2aaca10_0;
L_0x5623e2acc850 .array/port v0x5623e2aac680, L_0x5623e2acc8f0;
L_0x5623e2acc8f0 .part v0x5623e2ab0180_0, 2, 30;
S_0x5623e2aace40 .scope module, "imem" "imem" 6 8, 8 1 0, S_0x5623e2aac240;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x5623e2aba410 .functor BUFZ 32, L_0x5623e2acc530, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5623e2aad040 .array "RAM", 0 63, 31 0;
v0x5623e2aad120_0 .net *"_ivl_0", 31 0, L_0x5623e2acc530;  1 drivers
v0x5623e2aad200_0 .net *"_ivl_2", 7 0, L_0x5623e2acc5d0;  1 drivers
L_0x7fb8e3ae2378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5623e2aad2c0_0 .net *"_ivl_5", 1 0, L_0x7fb8e3ae2378;  1 drivers
v0x5623e2aad3a0_0 .net "a", 5 0, L_0x5623e2acc760;  1 drivers
v0x5623e2aad4d0_0 .net "rd", 31 0, L_0x5623e2aba410;  alias, 1 drivers
L_0x5623e2acc530 .array/port v0x5623e2aad040, L_0x5623e2acc5d0;
L_0x5623e2acc5d0 .concat [ 6 2 0 0], L_0x5623e2acc760, L_0x7fb8e3ae2378;
S_0x5623e2aad610 .scope module, "mips" "mips" 6 7, 9 1 0, S_0x5623e2aac240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pc";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 32 "aluout";
    .port_info 6 /OUTPUT 32 "writedata";
    .port_info 7 /INPUT 32 "readdata";
v0x5623e2ab7c40_0 .net "alucontrol", 2 0, v0x5623e2aadcb0_0;  1 drivers
v0x5623e2ab7d20_0 .net "aluout", 31 0, v0x5623e2ab0180_0;  alias, 1 drivers
v0x5623e2ab7e70_0 .net "alusrc", 0 0, L_0x5623e2ab9a30;  1 drivers
v0x5623e2ab7fa0_0 .net "clk", 0 0, v0x5623e2ab9500_0;  alias, 1 drivers
v0x5623e2ab80d0_0 .net "instr", 31 0, L_0x5623e2aba410;  alias, 1 drivers
v0x5623e2ab8170_0 .net "jump", 0 0, L_0x5623e2ab9d80;  1 drivers
v0x5623e2ab82a0_0 .net "memtoreg", 0 0, L_0x5623e2ab9ca0;  1 drivers
v0x5623e2ab83d0_0 .net "memwrite", 0 0, L_0x5623e2ab9c00;  alias, 1 drivers
v0x5623e2ab8470_0 .net "pc", 31 0, v0x5623e2ab2980_0;  alias, 1 drivers
v0x5623e2ab85c0_0 .net "pcsrc", 0 0, L_0x5623e2aba040;  1 drivers
v0x5623e2ab8660_0 .net "readdata", 31 0, L_0x5623e2accaf0;  alias, 1 drivers
v0x5623e2ab8720_0 .net "regdst", 0 0, L_0x5623e2ab9990;  1 drivers
v0x5623e2ab8850_0 .net "regwrite", 0 0, L_0x5623e2ab98f0;  1 drivers
v0x5623e2ab8980_0 .net "reset", 0 0, v0x5623e2ab9720_0;  alias, 1 drivers
v0x5623e2ab8a20_0 .net "writedata", 31 0, L_0x5623e2acb5f0;  alias, 1 drivers
L_0x7fb8e3ae2330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5623e2ab8b70_0 .net "zero", 0 0, L_0x7fb8e3ae2330;  1 drivers
L_0x5623e2aba180 .part L_0x5623e2aba410, 26, 6;
L_0x5623e2aba2d0 .part L_0x5623e2aba410, 0, 6;
S_0x5623e2aad840 .scope module, "c" "controller" 9 12, 10 1 0, S_0x5623e2aad610;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "zero";
    .port_info 3 /OUTPUT 1 "memtoreg";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "pcsrc";
    .port_info 6 /OUTPUT 1 "alusrc";
    .port_info 7 /OUTPUT 1 "regdst";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 3 "alucontrol";
L_0x5623e2aba040 .functor AND 1, L_0x5623e2ab9ad0, L_0x7fb8e3ae2330, C4<1>, C4<1>;
v0x5623e2aaed40_0 .net "alucontrol", 2 0, v0x5623e2aadcb0_0;  alias, 1 drivers
v0x5623e2aaee50_0 .net "aluop", 1 0, L_0x5623e2ab9e20;  1 drivers
v0x5623e2aaeef0_0 .net "alusrc", 0 0, L_0x5623e2ab9a30;  alias, 1 drivers
v0x5623e2aaefc0_0 .net "branch", 0 0, L_0x5623e2ab9ad0;  1 drivers
v0x5623e2aaf090_0 .net "funct", 5 0, L_0x5623e2aba2d0;  1 drivers
v0x5623e2aaf180_0 .net "jump", 0 0, L_0x5623e2ab9d80;  alias, 1 drivers
v0x5623e2aaf250_0 .net "memtoreg", 0 0, L_0x5623e2ab9ca0;  alias, 1 drivers
v0x5623e2aaf320_0 .net "memwrite", 0 0, L_0x5623e2ab9c00;  alias, 1 drivers
v0x5623e2aaf410_0 .net "op", 5 0, L_0x5623e2aba180;  1 drivers
v0x5623e2aaf540_0 .net "pcsrc", 0 0, L_0x5623e2aba040;  alias, 1 drivers
v0x5623e2aaf5e0_0 .net "regdst", 0 0, L_0x5623e2ab9990;  alias, 1 drivers
v0x5623e2aaf6b0_0 .net "regwrite", 0 0, L_0x5623e2ab98f0;  alias, 1 drivers
v0x5623e2aaf780_0 .net "zero", 0 0, L_0x7fb8e3ae2330;  alias, 1 drivers
S_0x5623e2aada20 .scope module, "ad" "aludec" 10 13, 11 2 0, S_0x5623e2aad840;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x5623e2aadcb0_0 .var "alucontrol", 2 0;
v0x5623e2aaddb0_0 .net "aluop", 1 0, L_0x5623e2ab9e20;  alias, 1 drivers
v0x5623e2aade90_0 .net "funct", 5 0, L_0x5623e2aba2d0;  alias, 1 drivers
E_0x5623e2a960d0 .event edge, v0x5623e2aaddb0_0, v0x5623e2aade90_0;
S_0x5623e2aae000 .scope module, "md" "maindec" 10 12, 12 1 0, S_0x5623e2aad840;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v0x5623e2aae330_0 .net *"_ivl_10", 8 0, v0x5623e2aae690_0;  1 drivers
v0x5623e2aae430_0 .net "aluop", 1 0, L_0x5623e2ab9e20;  alias, 1 drivers
v0x5623e2aae520_0 .net "alusrc", 0 0, L_0x5623e2ab9a30;  alias, 1 drivers
v0x5623e2aae5f0_0 .net "branch", 0 0, L_0x5623e2ab9ad0;  alias, 1 drivers
v0x5623e2aae690_0 .var "controls", 8 0;
v0x5623e2aae7c0_0 .net "jump", 0 0, L_0x5623e2ab9d80;  alias, 1 drivers
v0x5623e2aae880_0 .net "memtoreg", 0 0, L_0x5623e2ab9ca0;  alias, 1 drivers
v0x5623e2aae940_0 .net "memwrite", 0 0, L_0x5623e2ab9c00;  alias, 1 drivers
v0x5623e2aae9e0_0 .net "op", 5 0, L_0x5623e2aba180;  alias, 1 drivers
v0x5623e2aaeaa0_0 .net "regdst", 0 0, L_0x5623e2ab9990;  alias, 1 drivers
v0x5623e2aaeb60_0 .net "regwrite", 0 0, L_0x5623e2ab98f0;  alias, 1 drivers
E_0x5623e2a968e0 .event edge, v0x5623e2aae9e0_0;
L_0x5623e2ab98f0 .part v0x5623e2aae690_0, 8, 1;
L_0x5623e2ab9990 .part v0x5623e2aae690_0, 7, 1;
L_0x5623e2ab9a30 .part v0x5623e2aae690_0, 6, 1;
L_0x5623e2ab9ad0 .part v0x5623e2aae690_0, 5, 1;
L_0x5623e2ab9c00 .part v0x5623e2aae690_0, 4, 1;
L_0x5623e2ab9ca0 .part v0x5623e2aae690_0, 3, 1;
L_0x5623e2ab9d80 .part v0x5623e2aae690_0, 2, 1;
L_0x5623e2ab9e20 .part v0x5623e2aae690_0, 0, 2;
S_0x5623e2aaf940 .scope module, "dp" "datapath" 9 13, 13 1 0, S_0x5623e2aad610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoreg";
    .port_info 3 /INPUT 1 "pcsrc";
    .port_info 4 /INPUT 1 "alusrc";
    .port_info 5 /INPUT 1 "regdst";
    .port_info 6 /INPUT 1 "regwrite";
    .port_info 7 /INPUT 1 "jump";
    .port_info 8 /INPUT 3 "alucontrol";
    .port_info 9 /OUTPUT 1 "zero";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /INPUT 32 "instr";
    .port_info 12 /OUTPUT 32 "aluout";
    .port_info 13 /OUTPUT 32 "writedata";
    .port_info 14 /INPUT 32 "readdata";
v0x5623e2ab6110_0 .net *"_ivl_3", 3 0, L_0x5623e2acaa80;  1 drivers
v0x5623e2ab6210_0 .net *"_ivl_5", 25 0, L_0x5623e2acab20;  1 drivers
L_0x7fb8e3ae20a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5623e2ab62f0_0 .net/2u *"_ivl_6", 1 0, L_0x7fb8e3ae20a8;  1 drivers
v0x5623e2ab63b0_0 .net "alucontrol", 2 0, v0x5623e2aadcb0_0;  alias, 1 drivers
v0x5623e2ab6470_0 .net "aluout", 31 0, v0x5623e2ab0180_0;  alias, 1 drivers
v0x5623e2ab6580_0 .net "alusrc", 0 0, L_0x5623e2ab9a30;  alias, 1 drivers
v0x5623e2ab6620_0 .net "clk", 0 0, v0x5623e2ab9500_0;  alias, 1 drivers
v0x5623e2ab66c0_0 .net "instr", 31 0, L_0x5623e2aba410;  alias, 1 drivers
v0x5623e2ab6780_0 .net "jump", 0 0, L_0x5623e2ab9d80;  alias, 1 drivers
v0x5623e2ab6820_0 .net "memtoreg", 0 0, L_0x5623e2ab9ca0;  alias, 1 drivers
v0x5623e2ab68c0_0 .net "pc", 31 0, v0x5623e2ab2980_0;  alias, 1 drivers
v0x5623e2ab6960_0 .net "pcbranch", 31 0, L_0x5623e2aca6f0;  1 drivers
v0x5623e2ab6a70_0 .net "pcnext", 31 0, L_0x5623e2aca950;  1 drivers
v0x5623e2ab6b80_0 .net "pcnextbr", 31 0, L_0x5623e2aca820;  1 drivers
v0x5623e2ab6c90_0 .net "pcplus4", 31 0, L_0x5623e2aba370;  1 drivers
v0x5623e2ab6d50_0 .net "pcsrc", 0 0, L_0x5623e2aba040;  alias, 1 drivers
v0x5623e2ab6e40_0 .net "readdata", 31 0, L_0x5623e2accaf0;  alias, 1 drivers
v0x5623e2ab7060_0 .net "regdst", 0 0, L_0x5623e2ab9990;  alias, 1 drivers
v0x5623e2ab7100_0 .net "regwrite", 0 0, L_0x5623e2ab98f0;  alias, 1 drivers
v0x5623e2ab71a0_0 .net "reset", 0 0, v0x5623e2ab9720_0;  alias, 1 drivers
v0x5623e2ab7240_0 .net "result", 31 0, L_0x5623e2acbcd0;  1 drivers
v0x5623e2ab7330_0 .net "signimm", 31 0, L_0x5623e2acc2b0;  1 drivers
v0x5623e2ab73f0_0 .net "signimmsh", 31 0, L_0x5623e2aca650;  1 drivers
v0x5623e2ab7500_0 .net "srca", 31 0, L_0x5623e2acaf30;  1 drivers
v0x5623e2ab7610_0 .net "srcb", 31 0, L_0x5623e2acc490;  1 drivers
v0x5623e2ab7720_0 .net "writedata", 31 0, L_0x5623e2acb5f0;  alias, 1 drivers
v0x5623e2ab77e0_0 .net "writereg", 4 0, L_0x5623e2acba10;  1 drivers
v0x5623e2ab78f0_0 .net "zero", 0 0, L_0x7fb8e3ae2330;  alias, 1 drivers
L_0x5623e2acaa80 .part L_0x5623e2aba370, 28, 4;
L_0x5623e2acab20 .part L_0x5623e2aba410, 0, 26;
L_0x5623e2acabc0 .concat [ 2 26 4 0], L_0x7fb8e3ae20a8, L_0x5623e2acab20, L_0x5623e2acaa80;
L_0x5623e2acb790 .part L_0x5623e2aba410, 21, 5;
L_0x5623e2acb860 .part L_0x5623e2aba410, 16, 5;
L_0x5623e2acbab0 .part L_0x5623e2aba410, 16, 5;
L_0x5623e2acbbe0 .part L_0x5623e2aba410, 11, 5;
L_0x5623e2acc3a0 .part L_0x5623e2aba410, 0, 16;
S_0x5623e2aafb70 .scope module, "alu" "alu" 13 34, 14 2 0, S_0x5623e2aaf940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "c";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "zero";
v0x5623e2aafe80_0 .net "a", 31 0, L_0x5623e2acaf30;  alias, 1 drivers
v0x5623e2aaff80_0 .net "b", 31 0, L_0x5623e2acc490;  alias, 1 drivers
v0x5623e2ab0060_0 .net "c", 2 0, v0x5623e2aadcb0_0;  alias, 1 drivers
v0x5623e2ab0180_0 .var "y", 31 0;
v0x5623e2ab0240_0 .net "zero", 0 0, L_0x7fb8e3ae2330;  alias, 1 drivers
E_0x5623e2aafe00 .event edge, v0x5623e2aaff80_0, v0x5623e2aafe80_0, v0x5623e2aadcb0_0;
S_0x5623e2ab03c0 .scope module, "immsh" "sl2" 13 21, 15 2 0, S_0x5623e2aaf940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x5623e2ab0600_0 .net *"_ivl_1", 29 0, L_0x5623e2aca520;  1 drivers
L_0x7fb8e3ae2060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5623e2ab0700_0 .net/2u *"_ivl_2", 1 0, L_0x7fb8e3ae2060;  1 drivers
v0x5623e2ab07e0_0 .net "a", 31 0, L_0x5623e2acc2b0;  alias, 1 drivers
v0x5623e2ab08a0_0 .net "y", 31 0, L_0x5623e2aca650;  alias, 1 drivers
L_0x5623e2aca520 .part L_0x5623e2acc2b0, 0, 30;
L_0x5623e2aca650 .concat [ 2 30 0 0], L_0x7fb8e3ae2060, L_0x5623e2aca520;
S_0x5623e2ab09e0 .scope module, "pcadd1" "adder" 13 20, 16 2 0, S_0x5623e2aaf940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0x5623e2ab0c40_0 .net "a", 31 0, v0x5623e2ab2980_0;  alias, 1 drivers
L_0x7fb8e3ae2018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5623e2ab0d20_0 .net "b", 31 0, L_0x7fb8e3ae2018;  1 drivers
v0x5623e2ab0e00_0 .net "c", 31 0, L_0x5623e2aba370;  alias, 1 drivers
L_0x5623e2aba370 .arith/sum 32, v0x5623e2ab2980_0, L_0x7fb8e3ae2018;
S_0x5623e2ab0f70 .scope module, "pcadd2" "adder" 13 22, 16 2 0, S_0x5623e2aaf940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0x5623e2ab11a0_0 .net "a", 31 0, L_0x5623e2aba370;  alias, 1 drivers
v0x5623e2ab12b0_0 .net "b", 31 0, L_0x5623e2aca650;  alias, 1 drivers
v0x5623e2ab1380_0 .net "c", 31 0, L_0x5623e2aca6f0;  alias, 1 drivers
L_0x5623e2aca6f0 .arith/sum 32, L_0x5623e2aba370, L_0x5623e2aca650;
S_0x5623e2ab14d0 .scope module, "pcbrmux" "mux2" 13 23, 17 2 0, S_0x5623e2aaf940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5623e2ab1700 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x5623e2ab18d0_0 .net "d0", 31 0, L_0x5623e2aba370;  alias, 1 drivers
v0x5623e2ab19e0_0 .net "d1", 31 0, L_0x5623e2aca6f0;  alias, 1 drivers
v0x5623e2ab1aa0_0 .net "s", 0 0, L_0x5623e2aba040;  alias, 1 drivers
v0x5623e2ab1ba0_0 .net "y", 31 0, L_0x5623e2aca820;  alias, 1 drivers
L_0x5623e2aca820 .functor MUXZ 32, L_0x5623e2aba370, L_0x5623e2aca6f0, L_0x5623e2aba040, C4<>;
S_0x5623e2ab1cd0 .scope module, "pcmux" "mux2" 13 24, 17 2 0, S_0x5623e2aaf940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5623e2ab1eb0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x5623e2ab1ff0_0 .net "d0", 31 0, L_0x5623e2aca820;  alias, 1 drivers
v0x5623e2ab2100_0 .net "d1", 31 0, L_0x5623e2acabc0;  1 drivers
v0x5623e2ab21c0_0 .net "s", 0 0, L_0x5623e2ab9d80;  alias, 1 drivers
v0x5623e2ab22e0_0 .net "y", 31 0, L_0x5623e2aca950;  alias, 1 drivers
L_0x5623e2aca950 .functor MUXZ 32, L_0x5623e2aca820, L_0x5623e2acabc0, L_0x5623e2ab9d80, C4<>;
S_0x5623e2ab2420 .scope module, "pcreg" "flopr" 13 19, 4 2 0, S_0x5623e2aaf940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5623e2ab2600 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
v0x5623e2ab27c0_0 .net "clk", 0 0, v0x5623e2ab9500_0;  alias, 1 drivers
v0x5623e2ab28b0_0 .net "d", 31 0, L_0x5623e2aca950;  alias, 1 drivers
v0x5623e2ab2980_0 .var "q", 31 0;
v0x5623e2ab2a80_0 .net "reset", 0 0, v0x5623e2ab9720_0;  alias, 1 drivers
E_0x5623e2ab2740 .event posedge, v0x5623e2ab2a80_0, v0x5623e2aaca10_0;
S_0x5623e2ab2bb0 .scope module, "resmux" "mux2" 13 29, 17 2 0, S_0x5623e2aaf940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5623e2ab2d90 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x5623e2ab2ed0_0 .net "d0", 31 0, v0x5623e2ab0180_0;  alias, 1 drivers
v0x5623e2ab3000_0 .net "d1", 31 0, L_0x5623e2accaf0;  alias, 1 drivers
v0x5623e2ab30c0_0 .net "s", 0 0, L_0x5623e2ab9ca0;  alias, 1 drivers
v0x5623e2ab31e0_0 .net "y", 31 0, L_0x5623e2acbcd0;  alias, 1 drivers
L_0x5623e2acbcd0 .functor MUXZ 32, v0x5623e2ab0180_0, L_0x5623e2accaf0, L_0x5623e2ab9ca0, C4<>;
S_0x5623e2ab3300 .scope module, "rf" "regfile" 13 27, 18 1 0, S_0x5623e2aaf940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x5623e2ab35b0_0 .net *"_ivl_0", 31 0, L_0x5623e2acac60;  1 drivers
v0x5623e2ab36b0_0 .net *"_ivl_10", 6 0, L_0x5623e2acae40;  1 drivers
L_0x7fb8e3ae2180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5623e2ab3790_0 .net *"_ivl_13", 1 0, L_0x7fb8e3ae2180;  1 drivers
L_0x7fb8e3ae21c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5623e2ab3850_0 .net/2u *"_ivl_14", 31 0, L_0x7fb8e3ae21c8;  1 drivers
v0x5623e2ab3930_0 .net *"_ivl_18", 31 0, L_0x5623e2acb0c0;  1 drivers
L_0x7fb8e3ae2210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5623e2ab3a60_0 .net *"_ivl_21", 26 0, L_0x7fb8e3ae2210;  1 drivers
L_0x7fb8e3ae2258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5623e2ab3b40_0 .net/2u *"_ivl_22", 31 0, L_0x7fb8e3ae2258;  1 drivers
v0x5623e2ab3c20_0 .net *"_ivl_24", 0 0, L_0x5623e2acb280;  1 drivers
v0x5623e2ab3ce0_0 .net *"_ivl_26", 31 0, L_0x5623e2acb370;  1 drivers
v0x5623e2ab3e50_0 .net *"_ivl_28", 6 0, L_0x5623e2acb460;  1 drivers
L_0x7fb8e3ae20f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5623e2ab3f30_0 .net *"_ivl_3", 26 0, L_0x7fb8e3ae20f0;  1 drivers
L_0x7fb8e3ae22a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5623e2ab4010_0 .net *"_ivl_31", 1 0, L_0x7fb8e3ae22a0;  1 drivers
L_0x7fb8e3ae22e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5623e2ab40f0_0 .net/2u *"_ivl_32", 31 0, L_0x7fb8e3ae22e8;  1 drivers
L_0x7fb8e3ae2138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5623e2ab41d0_0 .net/2u *"_ivl_4", 31 0, L_0x7fb8e3ae2138;  1 drivers
v0x5623e2ab42b0_0 .net *"_ivl_6", 0 0, L_0x5623e2acad00;  1 drivers
v0x5623e2ab4370_0 .net *"_ivl_8", 31 0, L_0x5623e2acada0;  1 drivers
v0x5623e2ab4450_0 .net "clk", 0 0, v0x5623e2ab9500_0;  alias, 1 drivers
v0x5623e2ab44f0_0 .net "ra1", 4 0, L_0x5623e2acb790;  1 drivers
v0x5623e2ab45d0_0 .net "ra2", 4 0, L_0x5623e2acb860;  1 drivers
v0x5623e2ab46b0_0 .net "rd1", 31 0, L_0x5623e2acaf30;  alias, 1 drivers
v0x5623e2ab4770_0 .net "rd2", 31 0, L_0x5623e2acb5f0;  alias, 1 drivers
v0x5623e2ab4810 .array "rf", 0 31, 31 0;
v0x5623e2ab48b0_0 .net "wa3", 4 0, L_0x5623e2acba10;  alias, 1 drivers
v0x5623e2ab4990_0 .net "wd3", 31 0, L_0x5623e2acbcd0;  alias, 1 drivers
v0x5623e2ab4a80_0 .net "we3", 0 0, L_0x5623e2ab98f0;  alias, 1 drivers
L_0x5623e2acac60 .concat [ 5 27 0 0], L_0x5623e2acb790, L_0x7fb8e3ae20f0;
L_0x5623e2acad00 .cmp/ne 32, L_0x5623e2acac60, L_0x7fb8e3ae2138;
L_0x5623e2acada0 .array/port v0x5623e2ab4810, L_0x5623e2acae40;
L_0x5623e2acae40 .concat [ 5 2 0 0], L_0x5623e2acb790, L_0x7fb8e3ae2180;
L_0x5623e2acaf30 .functor MUXZ 32, L_0x7fb8e3ae21c8, L_0x5623e2acada0, L_0x5623e2acad00, C4<>;
L_0x5623e2acb0c0 .concat [ 5 27 0 0], L_0x5623e2acb860, L_0x7fb8e3ae2210;
L_0x5623e2acb280 .cmp/ne 32, L_0x5623e2acb0c0, L_0x7fb8e3ae2258;
L_0x5623e2acb370 .array/port v0x5623e2ab4810, L_0x5623e2acb460;
L_0x5623e2acb460 .concat [ 5 2 0 0], L_0x5623e2acb860, L_0x7fb8e3ae22a0;
L_0x5623e2acb5f0 .functor MUXZ 32, L_0x7fb8e3ae22e8, L_0x5623e2acb370, L_0x5623e2acb280, C4<>;
S_0x5623e2ab4ca0 .scope module, "se" "signext" 13 30, 19 2 0, S_0x5623e2aaf940;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x5623e2ab4e90_0 .net *"_ivl_1", 0 0, L_0x5623e2acbd70;  1 drivers
v0x5623e2ab4f90_0 .net *"_ivl_2", 15 0, L_0x5623e2acbe10;  1 drivers
v0x5623e2ab5070_0 .net "a", 15 0, L_0x5623e2acc3a0;  1 drivers
v0x5623e2ab5130_0 .net "y", 31 0, L_0x5623e2acc2b0;  alias, 1 drivers
L_0x5623e2acbd70 .part L_0x5623e2acc3a0, 15, 1;
LS_0x5623e2acbe10_0_0 .concat [ 1 1 1 1], L_0x5623e2acbd70, L_0x5623e2acbd70, L_0x5623e2acbd70, L_0x5623e2acbd70;
LS_0x5623e2acbe10_0_4 .concat [ 1 1 1 1], L_0x5623e2acbd70, L_0x5623e2acbd70, L_0x5623e2acbd70, L_0x5623e2acbd70;
LS_0x5623e2acbe10_0_8 .concat [ 1 1 1 1], L_0x5623e2acbd70, L_0x5623e2acbd70, L_0x5623e2acbd70, L_0x5623e2acbd70;
LS_0x5623e2acbe10_0_12 .concat [ 1 1 1 1], L_0x5623e2acbd70, L_0x5623e2acbd70, L_0x5623e2acbd70, L_0x5623e2acbd70;
L_0x5623e2acbe10 .concat [ 4 4 4 4], LS_0x5623e2acbe10_0_0, LS_0x5623e2acbe10_0_4, LS_0x5623e2acbe10_0_8, LS_0x5623e2acbe10_0_12;
L_0x5623e2acc2b0 .concat [ 16 16 0 0], L_0x5623e2acc3a0, L_0x5623e2acbe10;
S_0x5623e2ab5260 .scope module, "srcbmux" "mux2" 13 33, 17 2 0, S_0x5623e2aaf940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5623e2ab5440 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000100000>;
v0x5623e2ab55b0_0 .net "d0", 31 0, L_0x5623e2acb5f0;  alias, 1 drivers
v0x5623e2ab56c0_0 .net "d1", 31 0, L_0x5623e2acc2b0;  alias, 1 drivers
v0x5623e2ab57d0_0 .net "s", 0 0, L_0x5623e2ab9a30;  alias, 1 drivers
v0x5623e2ab58c0_0 .net "y", 31 0, L_0x5623e2acc490;  alias, 1 drivers
L_0x5623e2acc490 .functor MUXZ 32, L_0x5623e2acb5f0, L_0x5623e2acc2b0, L_0x5623e2ab9a30, C4<>;
S_0x5623e2ab59c0 .scope module, "wrmux" "mux2" 13 28, 17 2 0, S_0x5623e2aaf940;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x5623e2ab5ba0 .param/l "WIDTH" 0 17 2, +C4<00000000000000000000000000000101>;
v0x5623e2ab5ce0_0 .net "d0", 4 0, L_0x5623e2acbab0;  1 drivers
v0x5623e2ab5de0_0 .net "d1", 4 0, L_0x5623e2acbbe0;  1 drivers
v0x5623e2ab5ec0_0 .net "s", 0 0, L_0x5623e2ab9990;  alias, 1 drivers
v0x5623e2ab5fe0_0 .net "y", 4 0, L_0x5623e2acba10;  alias, 1 drivers
L_0x5623e2acba10 .functor MUXZ 5, L_0x5623e2acbab0, L_0x5623e2acbbe0, L_0x5623e2ab9990, C4<>;
    .scope S_0x5623e2a8c8d0;
T_0 ;
    %wait E_0x5623e2a4b930;
    %load/vec4 v0x5623e2aabdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5623e2a8d190_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5623e2a6fb70_0;
    %assign/vec4 v0x5623e2a8d190_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5623e2a8d6b0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5623e2aac150_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5623e2aac150_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5623e2aabfb0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5623e2aac150_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5623e2aac150_0, 0;
    %pushi/vec4 162, 0, 8;
    %assign/vec4 v0x5623e2aabfb0_0, 0;
    %delay 10, 0;
    %end;
    .thread T_1;
    .scope S_0x5623e2a8d6b0;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5623e2aabef0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5623e2aabef0_0, 0;
    %delay 5, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5623e2aae000;
T_3 ;
Ewait_0 .event/or E_0x5623e2a968e0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5623e2aae9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 511, 511, 9;
    %store/vec4 v0x5623e2aae690_0, 0, 9;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 386, 0, 9;
    %store/vec4 v0x5623e2aae690_0, 0, 9;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 328, 0, 9;
    %store/vec4 v0x5623e2aae690_0, 0, 9;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 80, 0, 9;
    %store/vec4 v0x5623e2aae690_0, 0, 9;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 33, 0, 9;
    %store/vec4 v0x5623e2aae690_0, 0, 9;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 320, 0, 9;
    %store/vec4 v0x5623e2aae690_0, 0, 9;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 4, 0, 9;
    %store/vec4 v0x5623e2aae690_0, 0, 9;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5623e2aada20;
T_4 ;
Ewait_1 .event/or E_0x5623e2a960d0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5623e2aaddb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v0x5623e2aade90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x5623e2aadcb0_0, 0, 3;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5623e2aadcb0_0, 0, 3;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5623e2aadcb0_0, 0, 3;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5623e2aadcb0_0, 0, 3;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5623e2aadcb0_0, 0, 3;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5623e2aadcb0_0, 0, 3;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5623e2aadcb0_0, 0, 3;
    %jmp T_4.3;
T_4.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5623e2aadcb0_0, 0, 3;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5623e2ab2420;
T_5 ;
    %wait E_0x5623e2ab2740;
    %load/vec4 v0x5623e2ab2a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5623e2ab2980_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5623e2ab28b0_0;
    %assign/vec4 v0x5623e2ab2980_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5623e2ab3300;
T_6 ;
    %wait E_0x5623e2a341d0;
    %load/vec4 v0x5623e2ab4a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5623e2ab4990_0;
    %load/vec4 v0x5623e2ab48b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5623e2ab4810, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5623e2aafb70;
T_7 ;
    %wait E_0x5623e2aafe00;
    %load/vec4 v0x5623e2ab0060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x5623e2aafe80_0;
    %load/vec4 v0x5623e2aaff80_0;
    %and;
    %store/vec4 v0x5623e2ab0180_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x5623e2aafe80_0;
    %load/vec4 v0x5623e2aaff80_0;
    %add;
    %store/vec4 v0x5623e2ab0180_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5623e2aafe80_0;
    %load/vec4 v0x5623e2aaff80_0;
    %inv;
    %and;
    %store/vec4 v0x5623e2ab0180_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x5623e2aafe80_0;
    %load/vec4 v0x5623e2aaff80_0;
    %inv;
    %or;
    %store/vec4 v0x5623e2ab0180_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5623e2aafe80_0;
    %load/vec4 v0x5623e2aaff80_0;
    %sub;
    %store/vec4 v0x5623e2ab0180_0, 0, 32;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x5623e2aafe80_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5623e2ab0180_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5623e2aace40;
T_8 ;
    %vpi_call/w 8 8 "$readmemh", "memfile.dat", v0x5623e2aad040 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x5623e2aac400;
T_9 ;
    %wait E_0x5623e2a341d0;
    %load/vec4 v0x5623e2aacce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5623e2aacc00_0;
    %load/vec4 v0x5623e2aac930_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5623e2aac680, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5623e2a8d980;
T_10 ;
    %vpi_call/w 5 12 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 5 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5623e2a8d980 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5623e2ab9720_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5623e2ab9720_0, 0;
    %end;
    .thread T_10;
    .scope S_0x5623e2a8d980;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5623e2ab9500_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5623e2ab9500_0, 0;
    %delay 5, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5623e2a8d980;
T_12 ;
    %wait E_0x5623e2a4bd80;
    %load/vec4 v0x5623e2ab9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5623e2ab95c0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5623e2ab9850_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call/w 5 24 "$display", "Simulation Succeeded" {0 0 0};
    %vpi_call/w 5 25 "$finish" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5623e2ab95c0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_12.4, 6;
    %vpi_call/w 5 27 "$display", v0x5623e2ab95c0_0 {0 0 0};
    %vpi_call/w 5 28 "$display", "Simulation Failed" {0 0 0};
    %vpi_call/w 5 29 "$finish" {0 0 0};
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "-";
    "../basic-blocks/r-flip-flop_tb.sv";
    "../basic-blocks/r-flip-flop.sv";
    "testbench.sv";
    "top.sv";
    "dmem.sv";
    "imem.sv";
    "../mips.sv";
    "../controller.sv";
    "../aludec.sv";
    "../maindec.sv";
    "../datapath.sv";
    "../basic-blocks/alu.sv";
    "../basic-blocks/left-shift.sv";
    "../basic-blocks/adder.sv";
    "../basic-blocks/multiplexer.sv";
    "../basic-blocks/register-file.sv";
    "../basic-blocks/sign-ext.sv";
