{
  "module_name": "oss_1_0_d.h",
  "hash_id": "836def39cfecdd313e3a008d55415c26e9f0036da1200f5bca9e1c48c65a1835",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/oss/oss_1_0_d.h",
  "human_readable_source": " \n\n#ifndef OSS_1_0_D_H\n#define OSS_1_0_D_H\n\n#define ixCLIENT0_BM 0x0220\n#define ixCLIENT0_CD0 0x0210\n#define ixCLIENT0_CD1 0x0214\n#define ixCLIENT0_CD2 0x0218\n#define ixCLIENT0_CD3 0x021C\n#define ixCLIENT0_CK0 0x0200\n#define ixCLIENT0_CK1 0x0204\n#define ixCLIENT0_CK2 0x0208\n#define ixCLIENT0_CK3 0x020C\n#define ixCLIENT0_K0 0x01F0\n#define ixCLIENT0_K1 0x01F4\n#define ixCLIENT0_K2 0x01F8\n#define ixCLIENT0_K3 0x01FC\n#define ixCLIENT0_OFFSET 0x0224\n#define ixCLIENT0_OFFSET_HI 0x0290\n#define ixCLIENT0_STATUS 0x0228\n#define ixCLIENT1_BM 0x025C\n#define ixCLIENT1_CD0 0x024C\n#define ixCLIENT1_CD1 0x0250\n#define ixCLIENT1_CD2 0x0254\n#define ixCLIENT1_CD3 0x0258\n#define ixCLIENT1_CK0 0x023C\n#define ixCLIENT1_CK1 0x0240\n#define ixCLIENT1_CK2 0x0244\n#define ixCLIENT1_CK3 0x0248\n#define ixCLIENT1_K0 0x022C\n#define ixCLIENT1_K1 0x0230\n#define ixCLIENT1_K2 0x0234\n#define ixCLIENT1_K3 0x0238\n#define ixCLIENT1_OFFSET 0x0260\n#define ixCLIENT1_OFFSET_HI 0x0294\n#define ixCLIENT1_PORT_STATUS 0x0264\n#define ixCLIENT2_BM 0x01E4\n#define ixCLIENT2_CD0 0x01D4\n#define ixCLIENT2_CD1 0x01D8\n#define ixCLIENT2_CD2 0x01DC\n#define ixCLIENT2_CD3 0x01E0\n#define ixCLIENT2_CK0 0x01C4\n#define ixCLIENT2_CK1 0x01C8\n#define ixCLIENT2_CK2 0x01CC\n#define ixCLIENT2_CK3 0x01D0\n#define ixCLIENT2_K0 0x01B4\n#define ixCLIENT2_K1 0x01B8\n#define ixCLIENT2_K2 0x01BC\n#define ixCLIENT2_K3 0x01C0\n#define ixCLIENT2_OFFSET 0x01E8\n#define ixCLIENT2_OFFSET_HI 0x0298\n#define ixCLIENT2_STATUS 0x01EC\n#define ixCLIENT3_BM 0x02D4\n#define ixCLIENT3_CD0 0x02C4\n#define ixCLIENT3_CD1 0x02C8\n#define ixCLIENT3_CD2 0x02CC\n#define ixCLIENT3_CD3 0x02D0\n#define ixCLIENT3_CK0 0x02B4\n#define ixCLIENT3_CK1 0x02B8\n#define ixCLIENT3_CK2 0x02BC\n#define ixCLIENT3_CK3 0x02C0\n#define ixCLIENT3_K0 0x02A4\n#define ixCLIENT3_K1 0x02A8\n#define ixCLIENT3_K2 0x02AC\n#define ixCLIENT3_K3 0x02B0\n#define ixCLIENT3_OFFSET 0x02D8\n#define ixCLIENT3_OFFSET_HI 0x02A0\n#define ixCLIENT3_STATUS 0x02DC\n#define ixDH_TEST 0x0000\n#define ixEXP0 0x0034\n#define ixEXP1 0x0038\n#define ixEXP2 0x003C\n#define ixEXP3 0x0040\n#define ixEXP4 0x0044\n#define ixEXP5 0x0048\n#define ixEXP6 0x004C\n#define ixEXP7 0x0050\n#define ixHFS_SEED0 0x0278\n#define ixHFS_SEED1 0x027C\n#define ixHFS_SEED2 0x0280\n#define ixHFS_SEED3 0x0284\n#define ixKEFUSE0 0x0268\n#define ixKEFUSE1 0x026C\n#define ixKEFUSE2 0x0270\n#define ixKEFUSE3 0x0274\n#define ixKHFS0 0x0004\n#define ixKHFS1 0x0008\n#define ixKHFS2 0x000C\n#define ixKHFS3 0x0010\n#define ixKSESSION0 0x0014\n#define ixKSESSION1 0x0018\n#define ixKSESSION2 0x001C\n#define ixKSESSION3 0x0020\n#define ixKSIG0 0x0024\n#define ixKSIG1 0x0028\n#define ixKSIG2 0x002C\n#define ixKSIG3 0x0030\n#define ixLX0 0x0054\n#define ixLX1 0x0058\n#define ixLX2 0x005C\n#define ixLX3 0x0060\n#define ixRINGOSC_MASK 0x0288\n#define ixSPU_PORT_STATUS 0x029C\n#define mmCC_DRM_ID_STRAPS 0x1559\n#define mmCC_SYS_RB_BACKEND_DISABLE 0x03A0\n#define mmCC_SYS_RB_REDUNDANCY 0x039F\n#define mmCGTT_DRM_CLK_CTRL0 0x1579\n#define mmCP_CONFIG 0x0F92\n#define mmDC_TEST_DEBUG_DATA 0x157D\n#define mmDC_TEST_DEBUG_INDEX 0x157C\n#define mmGC_USER_SYS_RB_BACKEND_DISABLE 0x03A1\n#define mmHDP_ADDR_CONFIG 0x0BD2\n#define mmHDP_DEBUG0 0x0BCC\n#define mmHDP_DEBUG1 0x0BCD\n#define mmHDP_HOST_PATH_CNTL 0x0B00\n#define mmHDP_LAST_SURFACE_HIT 0x0BCE\n#define mmHDP_MEMIO_ADDR 0x0BF7\n#define mmHDP_MEMIO_CNTL 0x0BF6\n#define mmHDP_MEMIO_RD_DATA 0x0BFA\n#define mmHDP_MEMIO_STATUS 0x0BF8\n#define mmHDP_MEMIO_WR_DATA 0x0BF9\n#define mmHDP_MEM_POWER_LS 0x0BD4\n#define mmHDP_MISC_CNTL 0x0BD3\n#define mmHDP_NONSURFACE_BASE 0x0B01\n#define mmHDP_NONSURFACE_INFO 0x0B02\n#define mmHDP_NONSURFACE_PREFETCH 0x0BD5\n#define mmHDP_NONSURFACE_SIZE 0x0B03\n#define mmHDP_NONSURF_FLAGS 0x0BC9\n#define mmHDP_NONSURF_FLAGS_CLR 0x0BCA\n#define mmHDP_OUTSTANDING_REQ 0x0BD1\n#define mmHDP_SC_MULTI_CHIP_CNTL 0x0BD0\n#define mmHDP_SW_SEMAPHORE 0x0BCB\n#define mmHDP_TILING_CONFIG 0x0BCF\n#define mmHDP_XDP_BARS_ADDR_39_36 0x0C44\n#define mmHDP_XDP_BUSY_STS 0x0C3E\n#define mmHDP_XDP_CGTT_BLK_CTRL 0x0C33\n#define mmHDP_XDP_CHKN 0x0C40\n#define mmHDP_XDP_D2H_BAR_UPDATE 0x0C02\n#define mmHDP_XDP_D2H_FLUSH 0x0C01\n#define mmHDP_XDP_D2H_RSVD_10 0x0C0A\n#define mmHDP_XDP_D2H_RSVD_11 0x0C0B\n#define mmHDP_XDP_D2H_RSVD_12 0x0C0C\n#define mmHDP_XDP_D2H_RSVD_13 0x0C0D\n#define mmHDP_XDP_D2H_RSVD_14 0x0C0E\n#define mmHDP_XDP_D2H_RSVD_15 0x0C0F\n#define mmHDP_XDP_D2H_RSVD_16 0x0C10\n#define mmHDP_XDP_D2H_RSVD_17 0x0C11\n#define mmHDP_XDP_D2H_RSVD_18 0x0C12\n#define mmHDP_XDP_D2H_RSVD_19 0x0C13\n#define mmHDP_XDP_D2H_RSVD_20 0x0C14\n#define mmHDP_XDP_D2H_RSVD_21 0x0C15\n#define mmHDP_XDP_D2H_RSVD_22 0x0C16\n#define mmHDP_XDP_D2H_RSVD_23 0x0C17\n#define mmHDP_XDP_D2H_RSVD_24 0x0C18\n#define mmHDP_XDP_D2H_RSVD_25 0x0C19\n#define mmHDP_XDP_D2H_RSVD_26 0x0C1A\n#define mmHDP_XDP_D2H_RSVD_27 0x0C1B\n#define mmHDP_XDP_D2H_RSVD_28 0x0C1C\n#define mmHDP_XDP_D2H_RSVD_29 0x0C1D\n#define mmHDP_XDP_D2H_RSVD_30 0x0C1E\n#define mmHDP_XDP_D2H_RSVD_3 0x0C03\n#define mmHDP_XDP_D2H_RSVD_31 0x0C1F\n#define mmHDP_XDP_D2H_RSVD_32 0x0C20\n#define mmHDP_XDP_D2H_RSVD_33 0x0C21\n#define mmHDP_XDP_D2H_RSVD_34 0x0C22\n#define mmHDP_XDP_D2H_RSVD_4 0x0C04\n#define mmHDP_XDP_D2H_RSVD_5 0x0C05\n#define mmHDP_XDP_D2H_RSVD_6 0x0C06\n#define mmHDP_XDP_D2H_RSVD_7 0x0C07\n#define mmHDP_XDP_D2H_RSVD_8 0x0C08\n#define mmHDP_XDP_D2H_RSVD_9 0x0C09\n#define mmHDP_XDP_DBG_ADDR 0x0C41\n#define mmHDP_XDP_DBG_DATA 0x0C42\n#define mmHDP_XDP_DBG_MASK 0x0C43\n#define mmHDP_XDP_DIRECT2HDP_FIRST 0x0C00\n#define mmHDP_XDP_DIRECT2HDP_LAST 0x0C23\n#define mmHDP_XDP_FLUSH_ARMED_STS 0x0C3C\n#define mmHDP_XDP_FLUSH_CNTR0_STS 0x0C3D\n#define mmHDP_XDP_HDP_IPH_CFG 0x0C31\n#define mmHDP_XDP_HDP_MBX_MC_CFG 0x0C2D\n#define mmHDP_XDP_HDP_MC_CFG 0x0C2E\n#define mmHDP_XDP_HST_CFG 0x0C2F\n#define mmHDP_XDP_P2P_BAR0 0x0C34\n#define mmHDP_XDP_P2P_BAR1 0x0C35\n#define mmHDP_XDP_P2P_BAR2 0x0C36\n#define mmHDP_XDP_P2P_BAR3 0x0C37\n#define mmHDP_XDP_P2P_BAR4 0x0C38\n#define mmHDP_XDP_P2P_BAR5 0x0C39\n#define mmHDP_XDP_P2P_BAR6 0x0C3A\n#define mmHDP_XDP_P2P_BAR7 0x0C3B\n#define mmHDP_XDP_P2P_BAR_CFG 0x0C24\n#define mmHDP_XDP_P2P_MBX_ADDR0 0x0C26\n#define mmHDP_XDP_P2P_MBX_ADDR1 0x0C27\n#define mmHDP_XDP_P2P_MBX_ADDR2 0x0C28\n#define mmHDP_XDP_P2P_MBX_ADDR3 0x0C29\n#define mmHDP_XDP_P2P_MBX_ADDR4 0x0C2A\n#define mmHDP_XDP_P2P_MBX_ADDR5 0x0C2B\n#define mmHDP_XDP_P2P_MBX_ADDR6 0x0C2C\n#define mmHDP_XDP_P2P_MBX_OFFSET 0x0C25\n#define mmHDP_XDP_SID_CFG 0x0C30\n#define mmHDP_XDP_SRBM_CFG 0x0C32\n#define mmHDP_XDP_STICKY 0x0C3F\n#define mmIH_ADVFAULT_CNTL 0x0F8C\n#define mmIH_CNTL 0x0F86\n#define mmIH_LEVEL_STATUS 0x0F87\n#define mmIH_PERFCOUNTER0_RESULT 0x0F8A\n#define mmIH_PERFCOUNTER1_RESULT 0x0F8B\n#define mmIH_PERFMON_CNTL 0x0F89\n#define mmIH_RB_BASE 0x0F81\n#define mmIH_RB_CNTL 0x0F80\n#define mmIH_RB_RPTR 0x0F82\n#define mmIH_RB_WPTR 0x0F83\n#define mmIH_RB_WPTR_ADDR_HI 0x0F84\n#define mmIH_RB_WPTR_ADDR_LO 0x0F85\n#define mmIH_STATUS 0x0F88\n#define mmSEM_MAILBOX 0x0F9B\n#define mmSEM_MAILBOX_CLIENTCONFIG 0x0F9A\n#define mmSEM_MAILBOX_CONTROL 0x0F9C\n#define mmSEM_MCIF_CONFIG 0x0F90\n#define mmSRBM_CAM_DATA 0x0397\n#define mmSRBM_CAM_INDEX 0x0396\n#define mmSRBM_CHIP_REVISION 0x039B\n#define mmSRBM_CNTL 0x0390\n#define mmSRBM_DEBUG 0x03A4\n#define mmSRBM_DEBUG_CNTL 0x0399\n#define mmSRBM_DEBUG_DATA 0x039A\n#define mmSRBM_DEBUG_SNAPSHOT 0x03A5\n#define mmSRBM_GFX_CNTL 0x0391\n#define mmSRBM_INT_ACK 0x03AA\n#define mmSRBM_INT_CNTL 0x03A8\n#define mmSRBM_INT_STATUS 0x03A9\n#define mmSRBM_MC_CLKEN_CNTL 0x03B3\n#define mmSRBM_PERFCOUNTER0_HI 0x0704\n#define mmSRBM_PERFCOUNTER0_LO 0x0703\n#define mmSRBM_PERFCOUNTER0_SELECT 0x0701\n#define mmSRBM_PERFCOUNTER1_HI 0x0706\n#define mmSRBM_PERFCOUNTER1_LO 0x0705\n#define mmSRBM_PERFCOUNTER1_SELECT 0x0702\n#define mmSRBM_PERFMON_CNTL 0x0700\n#define mmSRBM_READ_ERROR 0x03A6\n#define mmSRBM_SOFT_RESET 0x0398\n#define mmSRBM_STATUS 0x0394\n#define mmSRBM_STATUS2 0x0393\n#define mmSRBM_SYS_CLKEN_CNTL 0x03B4\n#define mmSRBM_UVD_CLKEN_CNTL 0x03B6\n#define mmSRBM_VCE_CLKEN_CNTL 0x03B5\n#define mmUVD_CONFIG 0x0F98\n#define mmVCE_CONFIG 0x0F94\n#define mmXDMA_MSTR_MEM_OVERFLOW_CNTL 0x03F8\n\n \n#define mmDMA_TILING_CONFIG 0x342E\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}