-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "12/03/2019 18:22:20"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(2 DOWNTO 0);
	HEX0 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX1 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX2 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX3 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX4 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX5 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX6 : BUFFER std_logic_vector(6 DOWNTO 0);
	HEX7 : BUFFER std_logic_vector(6 DOWNTO 0);
	LEDR : BUFFER std_logic_vector(16 DOWNTO 0);
	LEDG : BUFFER std_logic_vector(7 DOWNTO 0);
	entradaBanco : BUFFER std_logic_vector(31 DOWNTO 0);
	saidaBanco1 : BUFFER std_logic_vector(31 DOWNTO 0);
	saidaBanco2 : BUFFER std_logic_vector(31 DOWNTO 0);
	saidaPC : BUFFER std_logic_vector(31 DOWNTO 0);
	saidaULA : BUFFER std_logic_vector(31 DOWNTO 0);
	saidaZULA : BUFFER std_logic;
	escreveBanco : BUFFER std_logic;
	MUX_jump : BUFFER std_logic_vector(31 DOWNTO 0);
	mux_beq : BUFFER std_logic_vector(31 DOWNTO 0);
	enderecoA : BUFFER std_logic_vector(4 DOWNTO 0);
	enderecoC : BUFFER std_logic_vector(4 DOWNTO 0);
	mux_bne : BUFFER std_logic
	);
END mips;

-- Design Ports Information
-- KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[1]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[2]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[3]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[4]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[5]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[6]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDG[7]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[1]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[4]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[7]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[8]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[9]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[10]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[11]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[12]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[13]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[14]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[15]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[16]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[17]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[18]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[19]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[20]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[21]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[22]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[23]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[24]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[25]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[26]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[27]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[28]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[29]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[30]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- entradaBanco[31]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[0]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[1]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[2]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[3]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[4]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[6]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[7]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[8]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[9]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[10]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[11]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[12]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[13]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[14]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[15]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[16]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[17]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[18]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[19]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[20]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[21]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[22]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[23]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[24]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[25]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[26]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[27]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[28]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[29]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[30]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco1[31]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[0]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[1]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[2]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[3]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[4]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[5]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[6]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[7]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[8]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[9]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[11]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[12]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[13]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[14]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[15]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[16]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[17]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[18]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[19]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[20]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[21]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[22]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[23]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[24]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[25]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[26]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[27]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[28]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[29]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[30]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaBanco2[31]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[0]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[1]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[3]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[4]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[5]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[6]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[7]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[8]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[9]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[10]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[11]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[12]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[13]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[14]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[15]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[16]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[17]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[18]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[19]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[20]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[21]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[22]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[23]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[24]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[25]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[26]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[27]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[28]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[29]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[30]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaPC[31]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[0]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[1]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[2]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[3]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[4]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[5]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[6]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[7]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[8]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[9]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[10]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[11]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[12]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[13]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[14]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[15]	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[16]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[17]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[18]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[19]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[20]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[21]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[22]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[23]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[24]	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[25]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[26]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[27]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[28]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[29]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[30]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaULA[31]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- saidaZULA	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- escreveBanco	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[1]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[2]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[5]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[6]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[7]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[8]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[9]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[10]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[11]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[12]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[13]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[14]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[15]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[16]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[17]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[18]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[19]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[20]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[21]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[22]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[23]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[24]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[25]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[26]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[27]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[28]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[29]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[30]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- MUX_jump[31]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[0]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[1]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[3]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[4]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[6]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[7]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[8]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[9]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[10]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[11]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[12]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[13]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[14]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[15]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[16]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[17]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[18]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[19]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[20]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[21]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[22]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[23]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[24]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[25]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[26]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[27]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[28]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[29]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[30]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_beq[31]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoA[0]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoA[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoA[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoA[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoA[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoC[0]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoC[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoC[2]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoC[3]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- enderecoC[4]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- mux_bne	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mips IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX7 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(16 DOWNTO 0);
SIGNAL ww_LEDG : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_entradaBanco : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_saidaBanco1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_saidaBanco2 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_saidaPC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_saidaULA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_saidaZULA : std_logic;
SIGNAL ww_escreveBanco : std_logic;
SIGNAL ww_MUX_jump : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_mux_beq : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_enderecoA : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_enderecoC : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_mux_bne : std_logic;
SIGNAL \detectorDescida|saida~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \HEX6[0]~output_o\ : std_logic;
SIGNAL \HEX6[1]~output_o\ : std_logic;
SIGNAL \HEX6[2]~output_o\ : std_logic;
SIGNAL \HEX6[3]~output_o\ : std_logic;
SIGNAL \HEX6[4]~output_o\ : std_logic;
SIGNAL \HEX6[5]~output_o\ : std_logic;
SIGNAL \HEX6[6]~output_o\ : std_logic;
SIGNAL \HEX7[0]~output_o\ : std_logic;
SIGNAL \HEX7[1]~output_o\ : std_logic;
SIGNAL \HEX7[2]~output_o\ : std_logic;
SIGNAL \HEX7[3]~output_o\ : std_logic;
SIGNAL \HEX7[4]~output_o\ : std_logic;
SIGNAL \HEX7[5]~output_o\ : std_logic;
SIGNAL \HEX7[6]~output_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \LEDR[10]~output_o\ : std_logic;
SIGNAL \LEDR[11]~output_o\ : std_logic;
SIGNAL \LEDR[12]~output_o\ : std_logic;
SIGNAL \LEDR[13]~output_o\ : std_logic;
SIGNAL \LEDR[14]~output_o\ : std_logic;
SIGNAL \LEDR[15]~output_o\ : std_logic;
SIGNAL \LEDR[16]~output_o\ : std_logic;
SIGNAL \LEDG[0]~output_o\ : std_logic;
SIGNAL \LEDG[1]~output_o\ : std_logic;
SIGNAL \LEDG[2]~output_o\ : std_logic;
SIGNAL \LEDG[3]~output_o\ : std_logic;
SIGNAL \LEDG[4]~output_o\ : std_logic;
SIGNAL \LEDG[5]~output_o\ : std_logic;
SIGNAL \LEDG[6]~output_o\ : std_logic;
SIGNAL \LEDG[7]~output_o\ : std_logic;
SIGNAL \entradaBanco[0]~output_o\ : std_logic;
SIGNAL \entradaBanco[1]~output_o\ : std_logic;
SIGNAL \entradaBanco[2]~output_o\ : std_logic;
SIGNAL \entradaBanco[3]~output_o\ : std_logic;
SIGNAL \entradaBanco[4]~output_o\ : std_logic;
SIGNAL \entradaBanco[5]~output_o\ : std_logic;
SIGNAL \entradaBanco[6]~output_o\ : std_logic;
SIGNAL \entradaBanco[7]~output_o\ : std_logic;
SIGNAL \entradaBanco[8]~output_o\ : std_logic;
SIGNAL \entradaBanco[9]~output_o\ : std_logic;
SIGNAL \entradaBanco[10]~output_o\ : std_logic;
SIGNAL \entradaBanco[11]~output_o\ : std_logic;
SIGNAL \entradaBanco[12]~output_o\ : std_logic;
SIGNAL \entradaBanco[13]~output_o\ : std_logic;
SIGNAL \entradaBanco[14]~output_o\ : std_logic;
SIGNAL \entradaBanco[15]~output_o\ : std_logic;
SIGNAL \entradaBanco[16]~output_o\ : std_logic;
SIGNAL \entradaBanco[17]~output_o\ : std_logic;
SIGNAL \entradaBanco[18]~output_o\ : std_logic;
SIGNAL \entradaBanco[19]~output_o\ : std_logic;
SIGNAL \entradaBanco[20]~output_o\ : std_logic;
SIGNAL \entradaBanco[21]~output_o\ : std_logic;
SIGNAL \entradaBanco[22]~output_o\ : std_logic;
SIGNAL \entradaBanco[23]~output_o\ : std_logic;
SIGNAL \entradaBanco[24]~output_o\ : std_logic;
SIGNAL \entradaBanco[25]~output_o\ : std_logic;
SIGNAL \entradaBanco[26]~output_o\ : std_logic;
SIGNAL \entradaBanco[27]~output_o\ : std_logic;
SIGNAL \entradaBanco[28]~output_o\ : std_logic;
SIGNAL \entradaBanco[29]~output_o\ : std_logic;
SIGNAL \entradaBanco[30]~output_o\ : std_logic;
SIGNAL \entradaBanco[31]~output_o\ : std_logic;
SIGNAL \saidaBanco1[0]~output_o\ : std_logic;
SIGNAL \saidaBanco1[1]~output_o\ : std_logic;
SIGNAL \saidaBanco1[2]~output_o\ : std_logic;
SIGNAL \saidaBanco1[3]~output_o\ : std_logic;
SIGNAL \saidaBanco1[4]~output_o\ : std_logic;
SIGNAL \saidaBanco1[5]~output_o\ : std_logic;
SIGNAL \saidaBanco1[6]~output_o\ : std_logic;
SIGNAL \saidaBanco1[7]~output_o\ : std_logic;
SIGNAL \saidaBanco1[8]~output_o\ : std_logic;
SIGNAL \saidaBanco1[9]~output_o\ : std_logic;
SIGNAL \saidaBanco1[10]~output_o\ : std_logic;
SIGNAL \saidaBanco1[11]~output_o\ : std_logic;
SIGNAL \saidaBanco1[12]~output_o\ : std_logic;
SIGNAL \saidaBanco1[13]~output_o\ : std_logic;
SIGNAL \saidaBanco1[14]~output_o\ : std_logic;
SIGNAL \saidaBanco1[15]~output_o\ : std_logic;
SIGNAL \saidaBanco1[16]~output_o\ : std_logic;
SIGNAL \saidaBanco1[17]~output_o\ : std_logic;
SIGNAL \saidaBanco1[18]~output_o\ : std_logic;
SIGNAL \saidaBanco1[19]~output_o\ : std_logic;
SIGNAL \saidaBanco1[20]~output_o\ : std_logic;
SIGNAL \saidaBanco1[21]~output_o\ : std_logic;
SIGNAL \saidaBanco1[22]~output_o\ : std_logic;
SIGNAL \saidaBanco1[23]~output_o\ : std_logic;
SIGNAL \saidaBanco1[24]~output_o\ : std_logic;
SIGNAL \saidaBanco1[25]~output_o\ : std_logic;
SIGNAL \saidaBanco1[26]~output_o\ : std_logic;
SIGNAL \saidaBanco1[27]~output_o\ : std_logic;
SIGNAL \saidaBanco1[28]~output_o\ : std_logic;
SIGNAL \saidaBanco1[29]~output_o\ : std_logic;
SIGNAL \saidaBanco1[30]~output_o\ : std_logic;
SIGNAL \saidaBanco1[31]~output_o\ : std_logic;
SIGNAL \saidaBanco2[0]~output_o\ : std_logic;
SIGNAL \saidaBanco2[1]~output_o\ : std_logic;
SIGNAL \saidaBanco2[2]~output_o\ : std_logic;
SIGNAL \saidaBanco2[3]~output_o\ : std_logic;
SIGNAL \saidaBanco2[4]~output_o\ : std_logic;
SIGNAL \saidaBanco2[5]~output_o\ : std_logic;
SIGNAL \saidaBanco2[6]~output_o\ : std_logic;
SIGNAL \saidaBanco2[7]~output_o\ : std_logic;
SIGNAL \saidaBanco2[8]~output_o\ : std_logic;
SIGNAL \saidaBanco2[9]~output_o\ : std_logic;
SIGNAL \saidaBanco2[10]~output_o\ : std_logic;
SIGNAL \saidaBanco2[11]~output_o\ : std_logic;
SIGNAL \saidaBanco2[12]~output_o\ : std_logic;
SIGNAL \saidaBanco2[13]~output_o\ : std_logic;
SIGNAL \saidaBanco2[14]~output_o\ : std_logic;
SIGNAL \saidaBanco2[15]~output_o\ : std_logic;
SIGNAL \saidaBanco2[16]~output_o\ : std_logic;
SIGNAL \saidaBanco2[17]~output_o\ : std_logic;
SIGNAL \saidaBanco2[18]~output_o\ : std_logic;
SIGNAL \saidaBanco2[19]~output_o\ : std_logic;
SIGNAL \saidaBanco2[20]~output_o\ : std_logic;
SIGNAL \saidaBanco2[21]~output_o\ : std_logic;
SIGNAL \saidaBanco2[22]~output_o\ : std_logic;
SIGNAL \saidaBanco2[23]~output_o\ : std_logic;
SIGNAL \saidaBanco2[24]~output_o\ : std_logic;
SIGNAL \saidaBanco2[25]~output_o\ : std_logic;
SIGNAL \saidaBanco2[26]~output_o\ : std_logic;
SIGNAL \saidaBanco2[27]~output_o\ : std_logic;
SIGNAL \saidaBanco2[28]~output_o\ : std_logic;
SIGNAL \saidaBanco2[29]~output_o\ : std_logic;
SIGNAL \saidaBanco2[30]~output_o\ : std_logic;
SIGNAL \saidaBanco2[31]~output_o\ : std_logic;
SIGNAL \saidaPC[0]~output_o\ : std_logic;
SIGNAL \saidaPC[1]~output_o\ : std_logic;
SIGNAL \saidaPC[2]~output_o\ : std_logic;
SIGNAL \saidaPC[3]~output_o\ : std_logic;
SIGNAL \saidaPC[4]~output_o\ : std_logic;
SIGNAL \saidaPC[5]~output_o\ : std_logic;
SIGNAL \saidaPC[6]~output_o\ : std_logic;
SIGNAL \saidaPC[7]~output_o\ : std_logic;
SIGNAL \saidaPC[8]~output_o\ : std_logic;
SIGNAL \saidaPC[9]~output_o\ : std_logic;
SIGNAL \saidaPC[10]~output_o\ : std_logic;
SIGNAL \saidaPC[11]~output_o\ : std_logic;
SIGNAL \saidaPC[12]~output_o\ : std_logic;
SIGNAL \saidaPC[13]~output_o\ : std_logic;
SIGNAL \saidaPC[14]~output_o\ : std_logic;
SIGNAL \saidaPC[15]~output_o\ : std_logic;
SIGNAL \saidaPC[16]~output_o\ : std_logic;
SIGNAL \saidaPC[17]~output_o\ : std_logic;
SIGNAL \saidaPC[18]~output_o\ : std_logic;
SIGNAL \saidaPC[19]~output_o\ : std_logic;
SIGNAL \saidaPC[20]~output_o\ : std_logic;
SIGNAL \saidaPC[21]~output_o\ : std_logic;
SIGNAL \saidaPC[22]~output_o\ : std_logic;
SIGNAL \saidaPC[23]~output_o\ : std_logic;
SIGNAL \saidaPC[24]~output_o\ : std_logic;
SIGNAL \saidaPC[25]~output_o\ : std_logic;
SIGNAL \saidaPC[26]~output_o\ : std_logic;
SIGNAL \saidaPC[27]~output_o\ : std_logic;
SIGNAL \saidaPC[28]~output_o\ : std_logic;
SIGNAL \saidaPC[29]~output_o\ : std_logic;
SIGNAL \saidaPC[30]~output_o\ : std_logic;
SIGNAL \saidaPC[31]~output_o\ : std_logic;
SIGNAL \saidaULA[0]~output_o\ : std_logic;
SIGNAL \saidaULA[1]~output_o\ : std_logic;
SIGNAL \saidaULA[2]~output_o\ : std_logic;
SIGNAL \saidaULA[3]~output_o\ : std_logic;
SIGNAL \saidaULA[4]~output_o\ : std_logic;
SIGNAL \saidaULA[5]~output_o\ : std_logic;
SIGNAL \saidaULA[6]~output_o\ : std_logic;
SIGNAL \saidaULA[7]~output_o\ : std_logic;
SIGNAL \saidaULA[8]~output_o\ : std_logic;
SIGNAL \saidaULA[9]~output_o\ : std_logic;
SIGNAL \saidaULA[10]~output_o\ : std_logic;
SIGNAL \saidaULA[11]~output_o\ : std_logic;
SIGNAL \saidaULA[12]~output_o\ : std_logic;
SIGNAL \saidaULA[13]~output_o\ : std_logic;
SIGNAL \saidaULA[14]~output_o\ : std_logic;
SIGNAL \saidaULA[15]~output_o\ : std_logic;
SIGNAL \saidaULA[16]~output_o\ : std_logic;
SIGNAL \saidaULA[17]~output_o\ : std_logic;
SIGNAL \saidaULA[18]~output_o\ : std_logic;
SIGNAL \saidaULA[19]~output_o\ : std_logic;
SIGNAL \saidaULA[20]~output_o\ : std_logic;
SIGNAL \saidaULA[21]~output_o\ : std_logic;
SIGNAL \saidaULA[22]~output_o\ : std_logic;
SIGNAL \saidaULA[23]~output_o\ : std_logic;
SIGNAL \saidaULA[24]~output_o\ : std_logic;
SIGNAL \saidaULA[25]~output_o\ : std_logic;
SIGNAL \saidaULA[26]~output_o\ : std_logic;
SIGNAL \saidaULA[27]~output_o\ : std_logic;
SIGNAL \saidaULA[28]~output_o\ : std_logic;
SIGNAL \saidaULA[29]~output_o\ : std_logic;
SIGNAL \saidaULA[30]~output_o\ : std_logic;
SIGNAL \saidaULA[31]~output_o\ : std_logic;
SIGNAL \saidaZULA~output_o\ : std_logic;
SIGNAL \escreveBanco~output_o\ : std_logic;
SIGNAL \MUX_jump[0]~output_o\ : std_logic;
SIGNAL \MUX_jump[1]~output_o\ : std_logic;
SIGNAL \MUX_jump[2]~output_o\ : std_logic;
SIGNAL \MUX_jump[3]~output_o\ : std_logic;
SIGNAL \MUX_jump[4]~output_o\ : std_logic;
SIGNAL \MUX_jump[5]~output_o\ : std_logic;
SIGNAL \MUX_jump[6]~output_o\ : std_logic;
SIGNAL \MUX_jump[7]~output_o\ : std_logic;
SIGNAL \MUX_jump[8]~output_o\ : std_logic;
SIGNAL \MUX_jump[9]~output_o\ : std_logic;
SIGNAL \MUX_jump[10]~output_o\ : std_logic;
SIGNAL \MUX_jump[11]~output_o\ : std_logic;
SIGNAL \MUX_jump[12]~output_o\ : std_logic;
SIGNAL \MUX_jump[13]~output_o\ : std_logic;
SIGNAL \MUX_jump[14]~output_o\ : std_logic;
SIGNAL \MUX_jump[15]~output_o\ : std_logic;
SIGNAL \MUX_jump[16]~output_o\ : std_logic;
SIGNAL \MUX_jump[17]~output_o\ : std_logic;
SIGNAL \MUX_jump[18]~output_o\ : std_logic;
SIGNAL \MUX_jump[19]~output_o\ : std_logic;
SIGNAL \MUX_jump[20]~output_o\ : std_logic;
SIGNAL \MUX_jump[21]~output_o\ : std_logic;
SIGNAL \MUX_jump[22]~output_o\ : std_logic;
SIGNAL \MUX_jump[23]~output_o\ : std_logic;
SIGNAL \MUX_jump[24]~output_o\ : std_logic;
SIGNAL \MUX_jump[25]~output_o\ : std_logic;
SIGNAL \MUX_jump[26]~output_o\ : std_logic;
SIGNAL \MUX_jump[27]~output_o\ : std_logic;
SIGNAL \MUX_jump[28]~output_o\ : std_logic;
SIGNAL \MUX_jump[29]~output_o\ : std_logic;
SIGNAL \MUX_jump[30]~output_o\ : std_logic;
SIGNAL \MUX_jump[31]~output_o\ : std_logic;
SIGNAL \mux_beq[0]~output_o\ : std_logic;
SIGNAL \mux_beq[1]~output_o\ : std_logic;
SIGNAL \mux_beq[2]~output_o\ : std_logic;
SIGNAL \mux_beq[3]~output_o\ : std_logic;
SIGNAL \mux_beq[4]~output_o\ : std_logic;
SIGNAL \mux_beq[5]~output_o\ : std_logic;
SIGNAL \mux_beq[6]~output_o\ : std_logic;
SIGNAL \mux_beq[7]~output_o\ : std_logic;
SIGNAL \mux_beq[8]~output_o\ : std_logic;
SIGNAL \mux_beq[9]~output_o\ : std_logic;
SIGNAL \mux_beq[10]~output_o\ : std_logic;
SIGNAL \mux_beq[11]~output_o\ : std_logic;
SIGNAL \mux_beq[12]~output_o\ : std_logic;
SIGNAL \mux_beq[13]~output_o\ : std_logic;
SIGNAL \mux_beq[14]~output_o\ : std_logic;
SIGNAL \mux_beq[15]~output_o\ : std_logic;
SIGNAL \mux_beq[16]~output_o\ : std_logic;
SIGNAL \mux_beq[17]~output_o\ : std_logic;
SIGNAL \mux_beq[18]~output_o\ : std_logic;
SIGNAL \mux_beq[19]~output_o\ : std_logic;
SIGNAL \mux_beq[20]~output_o\ : std_logic;
SIGNAL \mux_beq[21]~output_o\ : std_logic;
SIGNAL \mux_beq[22]~output_o\ : std_logic;
SIGNAL \mux_beq[23]~output_o\ : std_logic;
SIGNAL \mux_beq[24]~output_o\ : std_logic;
SIGNAL \mux_beq[25]~output_o\ : std_logic;
SIGNAL \mux_beq[26]~output_o\ : std_logic;
SIGNAL \mux_beq[27]~output_o\ : std_logic;
SIGNAL \mux_beq[28]~output_o\ : std_logic;
SIGNAL \mux_beq[29]~output_o\ : std_logic;
SIGNAL \mux_beq[30]~output_o\ : std_logic;
SIGNAL \mux_beq[31]~output_o\ : std_logic;
SIGNAL \enderecoA[0]~output_o\ : std_logic;
SIGNAL \enderecoA[1]~output_o\ : std_logic;
SIGNAL \enderecoA[2]~output_o\ : std_logic;
SIGNAL \enderecoA[3]~output_o\ : std_logic;
SIGNAL \enderecoA[4]~output_o\ : std_logic;
SIGNAL \enderecoC[0]~output_o\ : std_logic;
SIGNAL \enderecoC[1]~output_o\ : std_logic;
SIGNAL \enderecoC[2]~output_o\ : std_logic;
SIGNAL \enderecoC[3]~output_o\ : std_logic;
SIGNAL \enderecoC[4]~output_o\ : std_logic;
SIGNAL \mux_bne~output_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \registradorClock|Q~feeder_combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \registradorClock|Q~q\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \detectorDescida|saidaQ~q\ : std_logic;
SIGNAL \detectorDescida|saida~combout\ : std_logic;
SIGNAL \detectorDescida|saida~clkctrl_outclk\ : std_logic;
SIGNAL \FD|ROM|memROM~28_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~35_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~36_combout\ : std_logic;
SIGNAL \UC|Equal1~3_combout\ : std_logic;
SIGNAL \UC|Equal1~12_combout\ : std_logic;
SIGNAL \FD|Somador|saida[2]~1\ : std_logic;
SIGNAL \FD|Somador|saida[3]~3\ : std_logic;
SIGNAL \FD|Somador|saida[4]~5\ : std_logic;
SIGNAL \FD|Somador|saida[5]~6_combout\ : std_logic;
SIGNAL \FD|UCULA|Mux8~4_combout\ : std_logic;
SIGNAL \FD|UCULA|Mux8~8_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~38_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~34_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~39_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~42_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~41_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~43_combout\ : std_logic;
SIGNAL \UC|pontosDeControle~87_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[15]~88_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[16]~24_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[16]~93_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[14]~33_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[14]~94_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~37_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~58_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~44_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~45_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~48_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~62_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~47_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~46_combout\ : std_logic;
SIGNAL \FD|UCULA|Mux11~9_combout\ : std_logic;
SIGNAL \FD|UCULA|Mux10~0_combout\ : std_logic;
SIGNAL \FD|UCULA|Mux10~1_combout\ : std_logic;
SIGNAL \FD|UCULA|Mux11~10_combout\ : std_logic;
SIGNAL \FD|UCULA|Mux11~11_combout\ : std_logic;
SIGNAL \FD|UCULA|Mux9~3_combout\ : std_logic;
SIGNAL \FD|UCULA|Mux9~6_combout\ : std_logic;
SIGNAL \FD|ULA|Mux12~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux12~2_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~68_combout\ : std_logic;
SIGNAL \UC|pontosDeControle~18_combout\ : std_logic;
SIGNAL \UC|pontosDeControle~92_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~55_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~67_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~49_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~63_combout\ : std_logic;
SIGNAL \UC|Mux1~0_combout\ : std_logic;
SIGNAL \UC|Mux1~1_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~59_combout\ : std_logic;
SIGNAL \UC|pontosDeControle~91_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~61_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~60_combout\ : std_logic;
SIGNAL \UC|Mux0~1_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~69_combout\ : std_logic;
SIGNAL \UC|Mux0~0_combout\ : std_logic;
SIGNAL \FD|mux_Rd_Rt|saida[4]~4_combout\ : std_logic;
SIGNAL \UC|pontosDeControle~99_combout\ : std_logic;
SIGNAL \UC|pontosDeControle~100_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~40_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[4]~90_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~52_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~53_combout\ : std_logic;
SIGNAL \FD|mux_Rd_Rt|saida[2]~2_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~50_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~64_combout\ : std_logic;
SIGNAL \FD|mux_Rd_Rt|saida[1]~1_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~51_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~65_combout\ : std_logic;
SIGNAL \FD|mux_Rd_Rt|saida[0]~0_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~54_combout\ : std_logic;
SIGNAL \FD|mux_Rd_Rt|saida[3]~3_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1967_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1997_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~107_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1963_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2009_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~363_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1950_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1969_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2007_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~491_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1965_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1995_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~235_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1951_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1977_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2003_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~427_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1975_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2001_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~43_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1971_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2005_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~299_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1943_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1973_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1999_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~171_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1944_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1991_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1996_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~139_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1993_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2010_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~523_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1987_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2008_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~395_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1945_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1989_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1998_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~267_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1946_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1985_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2006_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~459_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1979_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2004_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~331_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1947_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1983_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2000_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~75_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1981_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2002_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~203_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1948_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1949_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1952_combout\ : std_logic;
SIGNAL \FD|BR|Equal1~0_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[5]~30_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~66_combout\ : std_logic;
SIGNAL \FD|ULA|Mux12~4_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[7]~52_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[7]~96_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1000feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1970_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1000_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1994_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1032_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1964_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~872_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~904feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1988_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~904_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1114_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1115_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1976_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~552_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1984_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~584_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1109_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1982_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~712_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1974_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~680_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1110_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~57_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1978_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~936_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1986_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~968_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1972_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~808_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1980_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~840_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1111_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1112_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1113_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~744feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1966_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~744_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1990_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~776_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1968_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~616_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1992_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~648_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1107_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1108_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[2]~3_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~328_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~72_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~296_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~40_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1105_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1106_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2021_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~456_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~200_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~168_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~2020_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~424_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1103_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1104_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[2]~2_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[2]~4_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2022_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~327_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~295_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1202_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~391_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~2027_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~359_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1203_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~519_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~2023_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~455_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1200_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~487_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~423_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1201_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1204_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~39_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~71_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1198_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~103_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~135feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~135_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1199_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~199_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~2028_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~263_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1205_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~167_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~2029_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~231_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1206_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1207_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[1]~1_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~133feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~133_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~261_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~389_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~517_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1235_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1236_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~549_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~421_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~165feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~165_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1228_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~293_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1229_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~325_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~453_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1230_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~197_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~69_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1231_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~229_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~485_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~101_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~357_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1232_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1233_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1234_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1237_combout\ : std_logic;
SIGNAL \UC|pontosDeControle~72_combout\ : std_logic;
SIGNAL \UC|pontosDeControle~98_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[31]~4_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~448_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~480_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1387_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~512_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~544_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1388_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~64_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~128_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~96_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~160_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1389_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1390_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~320_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~384_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~416_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~352_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1391_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1392_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1393_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~224_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~192_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1394_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~256_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1395_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1396_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[26]~9_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~255_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~511_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~127_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~383_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1424_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1425_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~287_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~159_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~415_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~543_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1419_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1420_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~479_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~351_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1421_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~95_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~223_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1422_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1423_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~63_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~319feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~319_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1417_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~447_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~191_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1418_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1426_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[25]~10_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~190_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~222_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~286_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1454_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~254_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1455_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~478_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~542_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1449_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~510_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~446_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1450_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~414_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~382_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~350_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~318_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1451_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1452_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1453_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~158_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~126_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~62_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~94_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1447_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1448_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1456_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[24]~11_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~184_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~216_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1630_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~280_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~248_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1631_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~408_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~344_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1627_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~312feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~312_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~376_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1628_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~56_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~120_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~88_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1625_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1626_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1629_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~472feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~472_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~440_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1623_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~504_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~536_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1624_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1632_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[18]~17_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~471_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~343_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1655_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~87_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~215_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1656_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~279_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~535_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~407_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1653_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~151_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1654_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1657_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~183_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~439_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~311_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~55_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1651_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1652_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~119_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~375_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1658_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~247_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~503_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1659_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1660_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[17]~18_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~662_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~918_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1668_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1046_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~790_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1669_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~630_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~886feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~886_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1661_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1014_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~758feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~758_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1662_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~854feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~854_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~982_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~598_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~726feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~726_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1665_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1666_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~56_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~822feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~822_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~950_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~566_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~694_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1663_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1664_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1667_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1670_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~438_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1678_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~470_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~534_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1679_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~182_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1671_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~214_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~278_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1672_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~54_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~86_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1675_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~150_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1676_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~342_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~310_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1673_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1674_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1677_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1680_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[16]~29_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~341_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~85_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1713_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~469_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~213_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1714_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~181feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~181_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~53_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~309_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1711_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1712_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1715_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~373_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~501_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1716_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~117_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~245_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1717_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~277_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~405_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~149_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1709_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~533_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1710_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1718_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[15]~20_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~436_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~468_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1739_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~532_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~500_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1740_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~84_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1741_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~116_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~52feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~52_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1742_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~404_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~340_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1743_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~372_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~308feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~308_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1744_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1745_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~180_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~212_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1746_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~276_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~244_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1747_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1748_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[14]~21_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~82_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~50_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1797_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~146_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~114_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1798_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~338_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~306_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1801_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~370_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~402_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1802_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~434_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~498_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~466_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~530_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1799_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1800_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1803_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~210_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~274_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1804_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~178_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~242feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~242_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1805_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1806_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[12]~23_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~241_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~113_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~369_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~497_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1832_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1833_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~177feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~177_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~433_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1827_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~49_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1828_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~337_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~81_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1829_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~465_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~209_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1830_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1831_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~145_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~401_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1825_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~273_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~529_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1826_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1834_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[11]~24_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~175_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~431_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~47_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~303_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1883_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1884_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~271_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~143_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~527_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~399_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1885_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1886_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~463_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~335feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~335_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1887_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~79_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1888_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1889_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~239_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~495_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~111_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~367_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1890_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1891_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1892_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[9]~26_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~270_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~206_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1920_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~238_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~174_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1921_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~462_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~526_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1915_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~494_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~430_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1916_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~366_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~302_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~334_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1917_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1918_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1919_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~78_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~46_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1913_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~110_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~142_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1914_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1922_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[8]~27_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~749feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~749_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~621_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1145_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1005_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~877_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1146_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~557_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~685_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1147_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~941_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~813_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1148_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~845_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~973_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~589_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~717_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1149_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1150_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1151_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~909feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~909_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1037_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~653_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~781_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1152_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1153_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1154_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~269_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~237_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~109_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~141_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1155_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1156_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~333_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1159_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~429_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~461_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1160_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~45_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~77_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1157_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~205_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~173_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1158_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1161_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~397_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~365_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1162_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~493_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~525_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1163_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1164_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[7]~7_combout\ : std_logic;
SIGNAL \FD|Somador|saida[5]~7\ : std_logic;
SIGNAL \FD|Somador|saida[6]~8_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~11\ : std_logic;
SIGNAL \FD|ULA|Add1~12_combout\ : std_logic;
SIGNAL \FD|ULA|soma[3]~7\ : std_logic;
SIGNAL \FD|ULA|soma[4]~9\ : std_logic;
SIGNAL \FD|ULA|soma[5]~11\ : std_logic;
SIGNAL \FD|ULA|soma[6]~12_combout\ : std_logic;
SIGNAL \FD|ULA|Mux25~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux25~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux25~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux25~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[6]~6_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~236_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~268_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~204_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~172_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1940_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1941_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~76_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~140_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1935_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~108_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~44_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1936_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~300_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~364_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~396_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~332_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1937_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1938_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1939_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~524_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~492_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~428_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~460_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1933_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1934_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1942_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[6]~29_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~13\ : std_logic;
SIGNAL \FD|ULA|Add1~14_combout\ : std_logic;
SIGNAL \FD|ULA|soma[6]~13\ : std_logic;
SIGNAL \FD|ULA|soma[7]~14_combout\ : std_logic;
SIGNAL \FD|ULA|Mux24~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux24~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux24~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux24~5_combout\ : std_logic;
SIGNAL \FD|Somador|saida[6]~9\ : std_logic;
SIGNAL \FD|Somador|saida[7]~10_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[7]~7_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~301_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1925_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1926_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1927_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1928_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1929_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1930_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1931_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1923_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1924_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1932_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[7]~28_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~15\ : std_logic;
SIGNAL \FD|ULA|Add1~16_combout\ : std_logic;
SIGNAL \FD|ULA|soma[7]~15\ : std_logic;
SIGNAL \FD|ULA|soma[8]~16_combout\ : std_logic;
SIGNAL \FD|ULA|Mux23~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux23~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux23~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux23~5_combout\ : std_logic;
SIGNAL \FD|Somador|saida[4]~4_combout\ : std_logic;
SIGNAL \FD|Somador|saida[3]~2_combout\ : std_logic;
SIGNAL \FD|Somador|saida[2]~0_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[2]~1\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[3]~3\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[4]~5\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[5]~7\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[6]~9\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[7]~11\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[8]~12_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~6_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[8]~14_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[8]~15_combout\ : std_logic;
SIGNAL \FD|Somador|saida[7]~11\ : std_logic;
SIGNAL \FD|Somador|saida[8]~12_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[8]~8_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~398_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1905_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1906_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1907_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1908_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1909_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1910_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1911_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1903_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1904_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1912_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~750feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~750_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1006_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~878_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~622_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1893_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1894_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~654_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~910_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1900_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1038_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~782_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1901_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~846_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~974_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~590_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~718_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1897_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1898_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~558_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~686_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1895_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~942_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~814feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~814_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1896_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1899_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1902_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[8]~37_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~17\ : std_logic;
SIGNAL \FD|ULA|Add1~18_combout\ : std_logic;
SIGNAL \FD|ULA|soma[8]~17\ : std_logic;
SIGNAL \FD|ULA|soma[9]~18_combout\ : std_logic;
SIGNAL \FD|ULA|Mux22~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux22~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux22~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux22~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[9]~9_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~207_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1875_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1876_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1877_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1878_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1879_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1880_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1881_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1873_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1874_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1882_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~591_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~847feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~847_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1865_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~975_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~719feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~719_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1866_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~687_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~943_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~559_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~815_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1867_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1868_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1869_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~655_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~783_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1870_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1039_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~911_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1871_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1872_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[9]~36_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[8]~13\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[9]~14_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~7_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[9]~16_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[9]~17_combout\ : std_logic;
SIGNAL \FD|Somador|saida[8]~13\ : std_logic;
SIGNAL \FD|Somador|saida[9]~14_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[9]~15\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[10]~16_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~8_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[10]~18_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~464_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~528_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~432_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1852_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1853_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~80_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~48feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~48_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1849_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~144_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1850_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~336_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~304_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1847_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~400_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1848_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1851_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~176_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1845_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~208_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~272_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1846_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1854_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~752_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1008_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~880_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~624_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1835_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1836_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~656_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~912_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1842_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1040_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~784_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1843_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~592_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~720_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1839_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~976_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~848_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1840_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~816feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~816_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~944_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~560_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~688feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~688_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1837_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1838_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1841_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1844_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[10]~35_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[10]~19_combout\ : std_logic;
SIGNAL \FD|Somador|saida[9]~15\ : std_logic;
SIGNAL \FD|Somador|saida[10]~16_combout\ : std_logic;
SIGNAL \FD|ULA|soma[9]~19\ : std_logic;
SIGNAL \FD|ULA|soma[10]~20_combout\ : std_logic;
SIGNAL \FD|ULA|Mux21~2_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~19\ : std_logic;
SIGNAL \FD|ULA|Add1~20_combout\ : std_logic;
SIGNAL \FD|ULA|Mux21~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux21~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux21~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[10]~10_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~240feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~240_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1862_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1863_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1857_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~112_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1858_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~368_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1859_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1860_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1861_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~496_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1855_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1856_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1864_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[10]~25_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~21\ : std_logic;
SIGNAL \FD|ULA|Add1~22_combout\ : std_logic;
SIGNAL \FD|ULA|soma[10]~21\ : std_logic;
SIGNAL \FD|ULA|soma[11]~22_combout\ : std_logic;
SIGNAL \FD|ULA|Mux20~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux20~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux20~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux20~5_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[10]~17\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[11]~18_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~9_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[11]~20_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[11]~21_combout\ : std_logic;
SIGNAL \FD|Somador|saida[10]~17\ : std_logic;
SIGNAL \FD|Somador|saida[11]~18_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[11]~11_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~305_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1815_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1816_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1822_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1823_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1817_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1818_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1819_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1820_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1821_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1824_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~721feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~721_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~977_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~593_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~849feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~849_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1807_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1808_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~785_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~657_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1812_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1041_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~913feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~913_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1813_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~689feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~689_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~561_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~817_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1809_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~945_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1810_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1811_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1814_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[11]~34_combout\ : std_logic;
SIGNAL \FD|ULA|soma[11]~23\ : std_logic;
SIGNAL \FD|ULA|soma[12]~24_combout\ : std_logic;
SIGNAL \FD|ULA|Mux19~2_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~23\ : std_logic;
SIGNAL \FD|ULA|Add1~24_combout\ : std_logic;
SIGNAL \FD|ULA|Mux19~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux19~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux19~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[12]~12_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~914feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~914_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~658_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1784_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1042_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~786feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~786_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1785_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~626_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~882feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~882_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1777_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1010_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~754feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~754_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1778_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~850feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~850_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~978_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~594_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~722_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1781_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1782_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~818_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~946_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~690_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~562_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1779_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1780_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1783_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1786_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1794_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1795_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1787_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1788_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1791_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1792_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1789_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1790_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1793_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1796_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[12]~33_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[11]~19\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[12]~20_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~10_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[12]~22_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[12]~23_combout\ : std_logic;
SIGNAL \FD|Somador|saida[11]~19\ : std_logic;
SIGNAL \FD|Somador|saida[12]~20_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[12]~21\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[13]~22_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~11_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[13]~24_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~83_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~51_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1761_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~147_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1762_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~211_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~179feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~179_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1759_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~275_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1760_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1763_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~531_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~435_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~467_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1764_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1765_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~339feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~339_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~403_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~307_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1757_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1758_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1766_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~595_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~851feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~851_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1749_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~979_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~723_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1750_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~563_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~819feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~819_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1751_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~947_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~691_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1752_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1753_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~915_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1043_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~659_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~787_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1754_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1755_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1756_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[13]~32_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[13]~25_combout\ : std_logic;
SIGNAL \FD|Somador|saida[12]~21\ : std_logic;
SIGNAL \FD|Somador|saida[13]~22_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~25\ : std_logic;
SIGNAL \FD|ULA|Add1~26_combout\ : std_logic;
SIGNAL \FD|ULA|soma[12]~25\ : std_logic;
SIGNAL \FD|ULA|soma[13]~26_combout\ : std_logic;
SIGNAL \FD|ULA|Mux18~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux18~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux18~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux18~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[13]~13_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~243_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~499_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~115_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~371_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1774_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1775_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1767_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1768_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1771_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1772_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1769_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1770_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1773_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1776_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[13]~22_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~27\ : std_logic;
SIGNAL \FD|ULA|Add1~28_combout\ : std_logic;
SIGNAL \FD|ULA|soma[13]~27\ : std_logic;
SIGNAL \FD|ULA|soma[14]~28_combout\ : std_logic;
SIGNAL \FD|ULA|Mux17~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux17~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux17~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux17~5_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[13]~23\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[14]~24_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~12_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[14]~26_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[14]~27_combout\ : std_logic;
SIGNAL \FD|Somador|saida[13]~23\ : std_logic;
SIGNAL \FD|Somador|saida[14]~24_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[14]~14_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~148_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1733_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1734_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1731_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1732_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1735_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1729_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1730_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1736_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1737_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1738_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~756feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~756_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1012_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~628_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~884feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~884_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1719_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1720_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~660_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~916feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~916_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1726_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1044_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~788feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~788_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1727_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~852feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~852_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~980_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~596_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~724feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~724_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1723_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1724_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~820feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~820_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~948_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~564_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~692feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~692_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1721_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1722_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1725_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1728_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[14]~31_combout\ : std_logic;
SIGNAL \FD|ULA|soma[14]~29\ : std_logic;
SIGNAL \FD|ULA|soma[15]~30_combout\ : std_logic;
SIGNAL \FD|ULA|Mux16~2_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~29\ : std_logic;
SIGNAL \FD|ULA|Add1~30_combout\ : std_logic;
SIGNAL \FD|ULA|Mux16~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux16~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux16~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[15]~15_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~437_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1706_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1707_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1699_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1700_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1701_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1702_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1703_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1704_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1705_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1708_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~917_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1045_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~661_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~789_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1696_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1697_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~725_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~981_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~597_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~853feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~853_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1691_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1692_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~821_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~565_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1693_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~949_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~693_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1694_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1695_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1698_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[15]~30_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[14]~25\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[15]~26_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~13_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[15]~28_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[15]~29_combout\ : std_logic;
SIGNAL \FD|Somador|saida[14]~25\ : std_logic;
SIGNAL \FD|Somador|saida[15]~26_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[15]~27\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[16]~28_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~14_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[16]~30_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[16]~31_combout\ : std_logic;
SIGNAL \FD|Somador|saida[15]~27\ : std_logic;
SIGNAL \FD|Somador|saida[16]~28_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~31\ : std_logic;
SIGNAL \FD|ULA|Add1~32_combout\ : std_logic;
SIGNAL \FD|ULA|soma[15]~31\ : std_logic;
SIGNAL \FD|ULA|soma[16]~32_combout\ : std_logic;
SIGNAL \FD|ULA|Mux15~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux15~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux15~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux15~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[16]~16_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[16]~17_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~406_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~374_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1685_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1686_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~502_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1683_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1684_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1687_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1681_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~118_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1682_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1688_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~246_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1689_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1690_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[16]~19_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~33\ : std_logic;
SIGNAL \FD|ULA|Add1~34_combout\ : std_logic;
SIGNAL \FD|ULA|soma[16]~33\ : std_logic;
SIGNAL \FD|ULA|soma[17]~34_combout\ : std_logic;
SIGNAL \FD|ULA|Mux14~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux14~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux14~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux14~5_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[16]~29\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[17]~30_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~15_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[17]~32_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[17]~33_combout\ : std_logic;
SIGNAL \FD|Somador|saida[16]~29\ : std_logic;
SIGNAL \FD|Somador|saida[17]~30_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[17]~18_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[17]~19_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~919_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1047_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~663_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~791_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1638_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1639_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~567_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~823_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1635_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~695_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~951_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1636_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1637_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~727_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~983_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~599_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~855_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1633_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1634_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1640_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1645_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1646_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1643_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1644_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1647_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1648_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1649_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1641_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1642_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1650_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[17]~28_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~35\ : std_logic;
SIGNAL \FD|ULA|Add1~36_combout\ : std_logic;
SIGNAL \FD|ULA|soma[17]~35\ : std_logic;
SIGNAL \FD|ULA|soma[18]~36_combout\ : std_logic;
SIGNAL \FD|ULA|Mux13~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux13~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux13~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux13~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[18]~20_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[18]~21_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~152_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1617_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1618_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1615_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1616_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1619_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1620_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1621_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1613_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1614_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1622_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~792_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1048_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~664_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~920_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1610_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1611_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~856_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~984_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~600_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~728feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~728_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1607_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1608_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~568_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~696feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~696_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1605_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~952_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~824_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1606_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1609_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~888_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~632_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1603_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1016_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~760_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1604_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1612_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[18]~27_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[17]~31\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[18]~32_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~16_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[18]~34_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[18]~35_combout\ : std_logic;
SIGNAL \FD|Somador|saida[17]~31\ : std_logic;
SIGNAL \FD|Somador|saida[18]~32_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[18]~33\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[19]~34_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~17_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[19]~36_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~345_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~89_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1597_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~217_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1598_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~313_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~441_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1595_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~185_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~57_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1596_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1599_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~249_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~377_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~505_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1600_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~121_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1601_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~281_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~153_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~409_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1593_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~537_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1594_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1602_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[19]~16_combout\ : std_logic;
SIGNAL \FD|ULA|soma[18]~37\ : std_logic;
SIGNAL \FD|ULA|soma[19]~38_combout\ : std_logic;
SIGNAL \FD|ULA|Mux12~5_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~37\ : std_logic;
SIGNAL \FD|ULA|Add1~38_combout\ : std_logic;
SIGNAL \FD|ULA|Mux12~6_combout\ : std_logic;
SIGNAL \FD|ULA|Mux12~7_combout\ : std_logic;
SIGNAL \FD|ULA|Mux12~8_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[19]~22_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[19]~23_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~473_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1590_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1591_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1587_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1588_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1585_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1586_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1589_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1583_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1584_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1592_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~921_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1049_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~665_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~793_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1580_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1581_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~601_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~857feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~857_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1575_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~985_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~729feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~729_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1576_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~697feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~697_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~953_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~569_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~825_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1577_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1578_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1579_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1582_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[19]~26_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[19]~37_combout\ : std_logic;
SIGNAL \FD|Somador|saida[18]~33\ : std_logic;
SIGNAL \FD|Somador|saida[19]~34_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[19]~35\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[20]~36_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~18_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[20]~38_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~282_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~218_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1572_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~186_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~250feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~250_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1573_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~474_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~538_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1567_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~442_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~506_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1568_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~346_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~314_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1569_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~378_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~410_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1570_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1571_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~90_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~58_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1565_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~122_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~154_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1566_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1574_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[20]~15_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~39\ : std_logic;
SIGNAL \FD|ULA|Add1~40_combout\ : std_logic;
SIGNAL \FD|ULA|soma[19]~39\ : std_logic;
SIGNAL \FD|ULA|soma[20]~40_combout\ : std_logic;
SIGNAL \FD|ULA|Mux11~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux11~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux11~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux11~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[20]~24_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[20]~25_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~634_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~890_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1545_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1018_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~762_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1546_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~666_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~922_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1552_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1050_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~794_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1553_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~602_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~730feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~730_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1549_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~986_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~858_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1550_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~570_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~698feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~698_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1547_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~954_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~826_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1548_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1551_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1554_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1555_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1556_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1562_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1563_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1557_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1558_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1559_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1560_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1561_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1564_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[20]~25_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[20]~39_combout\ : std_logic;
SIGNAL \FD|Somador|saida[19]~35\ : std_logic;
SIGNAL \FD|Somador|saida[20]~36_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[20]~37\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[21]~38_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~19_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[21]~40_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~187_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~443_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~59_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~315_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1535_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1536_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~539_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~411_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1537_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~155_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~283_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1538_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~347feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~347_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~475_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1539_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~91_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~219_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1540_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1541_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~251feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~251_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~123_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~379_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1542_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~507_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1543_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1544_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[21]~14_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~41\ : std_logic;
SIGNAL \FD|ULA|Add1~42_combout\ : std_logic;
SIGNAL \FD|ULA|soma[20]~41\ : std_logic;
SIGNAL \FD|ULA|soma[21]~42_combout\ : std_logic;
SIGNAL \FD|ULA|Mux10~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux10~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux10~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux10~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[21]~26_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[21]~27_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~731feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~731_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~987_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~859feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~859_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~603_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1517_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1518_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~699_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~955_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~571_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~827_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1519_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1520_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1521_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~667_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~795feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~795_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1522_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~923_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1051_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1523_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1524_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1532_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1533_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1525_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1526_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1527_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1528_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1529_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1530_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1531_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1534_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[21]~24_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[21]~41_combout\ : std_logic;
SIGNAL \FD|Somador|saida[20]~37\ : std_logic;
SIGNAL \FD|Somador|saida[21]~38_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[21]~39\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[22]~40_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~20_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~540_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~508_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~476_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~444_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1507_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1508_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~316feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~316_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~380_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~412_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~348_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1511_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1512_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~156_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~92_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1509_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~124_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~60feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~60_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1510_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1513_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~284_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~252_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~220_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~188_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1514_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1515_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1516_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[22]~13_combout\ : std_logic;
SIGNAL \FD|ULA|soma[21]~43\ : std_logic;
SIGNAL \FD|ULA|soma[22]~44_combout\ : std_logic;
SIGNAL \FD|ULA|Mux9~2_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~43\ : std_logic;
SIGNAL \FD|ULA|Add1~44_combout\ : std_logic;
SIGNAL \FD|ULA|Mux9~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux9~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux9~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[22]~28_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[22]~29_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~796_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1052_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~668_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~924_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1494_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1495_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~604_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~732feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~732_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1491_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~988_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~860_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1492_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~572_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~700feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~700_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1489_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~956_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~828feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~828_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1490_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1493_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~764feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~764_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1020_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~636_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~892feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~892_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1487_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1488_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1496_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1497_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1498_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1499_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1500_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1501_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1502_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1503_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1504_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1505_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1506_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[22]~23_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[22]~42_combout\ : std_logic;
SIGNAL \FD|Somador|saida[21]~39\ : std_logic;
SIGNAL \FD|Somador|saida[22]~40_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[22]~41\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[23]~42_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~21_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[23]~43_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[23]~44_combout\ : std_logic;
SIGNAL \FD|Somador|saida[22]~41\ : std_logic;
SIGNAL \FD|Somador|saida[23]~42_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~349_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~93_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1481_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~477_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~221_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1482_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~189_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~445_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~317_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1479_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~61_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1480_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1483_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~253_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~381_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~509_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1484_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~125_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1485_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~541feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~541_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~285_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~413_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~157_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1477_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1478_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1486_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[23]~12_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~45\ : std_logic;
SIGNAL \FD|ULA|Add1~46_combout\ : std_logic;
SIGNAL \FD|ULA|soma[22]~45\ : std_logic;
SIGNAL \FD|ULA|soma[23]~46_combout\ : std_logic;
SIGNAL \FD|ULA|Mux8~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux8~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux8~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux8~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[23]~30_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[23]~31_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~637_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~765_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1457_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1021_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~893_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1458_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~925_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1053_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~669_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~797_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1464_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1465_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~701_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~957_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~829_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~573_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1459_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1460_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~733feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~733_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~989_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~605_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~861feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~861_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1461_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1462_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1463_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1466_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1469_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1470_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1471_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1472_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1473_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1467_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1468_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1474_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1475_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1476_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[23]~22_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~47\ : std_logic;
SIGNAL \FD|ULA|Add1~48_combout\ : std_logic;
SIGNAL \FD|ULA|soma[23]~47\ : std_logic;
SIGNAL \FD|ULA|soma[24]~48_combout\ : std_logic;
SIGNAL \FD|ULA|Mux7~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux7~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux7~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux7~5_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[23]~43\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[24]~44_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~22_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[24]~45_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[24]~46_combout\ : std_logic;
SIGNAL \FD|Somador|saida[23]~43\ : std_logic;
SIGNAL \FD|Somador|saida[24]~44_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[24]~32_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[24]~33_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~798_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~670_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~926_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1434_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1054_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1435_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~766_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1022_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~638_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~894_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1427_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1428_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~862_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~990_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~606_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~734_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1431_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1432_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~574_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~702_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1429_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~958_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~830feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~830_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1430_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1433_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1436_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1437_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1438_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1444_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1445_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1441_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1442_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1439_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1440_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1443_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1446_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[24]~21_combout\ : std_logic;
SIGNAL \FD|ULA|soma[24]~49\ : std_logic;
SIGNAL \FD|ULA|soma[25]~50_combout\ : std_logic;
SIGNAL \FD|ULA|Mux6~2_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~49\ : std_logic;
SIGNAL \FD|ULA|Add1~50_combout\ : std_logic;
SIGNAL \FD|ULA|Mux6~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux6~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux6~5_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[24]~45\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[25]~46_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~23_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[25]~47_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[25]~48_combout\ : std_logic;
SIGNAL \FD|Somador|saida[24]~45\ : std_logic;
SIGNAL \FD|Somador|saida[25]~46_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[25]~34_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[25]~35_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~927_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1055_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~799_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~671_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1404_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1405_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~639_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~767feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~767_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1397_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~895feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~895_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1023_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1398_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~575_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~831_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1399_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~959_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~703_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1400_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~607_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~863_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1401_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~991_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~735_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1402_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1403_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1406_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1409_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1410_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1411_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1412_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1413_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1407_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1408_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1414_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1415_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1416_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[25]~20_combout\ : std_logic;
SIGNAL \FD|ULA|soma[25]~51\ : std_logic;
SIGNAL \FD|ULA|soma[26]~52_combout\ : std_logic;
SIGNAL \FD|ULA|Mux5~2_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~51\ : std_logic;
SIGNAL \FD|ULA|Add1~52_combout\ : std_logic;
SIGNAL \FD|ULA|Mux5~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux5~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux5~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[26]~36_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[26]~37_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~288_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1377_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1378_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1384_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1385_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1379_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1380_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1381_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1382_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1383_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1386_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~896feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~896_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~640_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1367_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1024_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~768_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1368_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~832feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~832_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~960_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~704_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~576_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1369_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1370_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~864_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~992_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~608_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~736feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~736_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1371_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1372_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1373_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~800_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~672_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~928feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~928_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1374_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1056_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1375_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1376_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[26]~19_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[25]~47\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[26]~48_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~24_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[26]~49_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[26]~50_combout\ : std_logic;
SIGNAL \FD|Somador|saida[25]~47\ : std_logic;
SIGNAL \FD|Somador|saida[26]~48_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[26]~49\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[27]~50_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~25_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[27]~51_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~161_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~417_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1357_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~289_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~545_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1358_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~257_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~129_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~385_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~513_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1364_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1365_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~353_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~97_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1361_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~481_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~225_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1362_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~193feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~193_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~65_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~449_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~321feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~321_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1359_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1360_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1363_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1366_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[27]~8_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~53\ : std_logic;
SIGNAL \FD|ULA|Add1~54_combout\ : std_logic;
SIGNAL \FD|ULA|soma[26]~53\ : std_logic;
SIGNAL \FD|ULA|soma[27]~54_combout\ : std_logic;
SIGNAL \FD|ULA|Mux4~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux4~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux4~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux4~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[27]~38_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[27]~39_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~897feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~897_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1025_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~769feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~769_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~641_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1337_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1338_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~929_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1057_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~673_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~801_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1344_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1345_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~609_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~865_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1341_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~993_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~737feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~737_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1342_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~705_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~833_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~577_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1339_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~961_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1340_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1343_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1346_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1351_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1352_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1349_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1350_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1353_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1354_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1355_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1347_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1348_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1356_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[27]~18_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[27]~52_combout\ : std_logic;
SIGNAL \FD|Somador|saida[26]~49\ : std_logic;
SIGNAL \FD|Somador|saida[27]~50_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[27]~51\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[28]~52_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~26_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[28]~53_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~162_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~98_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~66_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1327_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~130_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1328_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~290_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~226_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1334_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~258_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~194_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1335_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~322_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~354_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1331_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~386_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~418_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1332_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~546_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~482_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1329_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~514_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~450_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1330_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1333_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1336_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[28]~7_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~55\ : std_logic;
SIGNAL \FD|ULA|Add1~56_combout\ : std_logic;
SIGNAL \FD|ULA|soma[27]~55\ : std_logic;
SIGNAL \FD|ULA|soma[28]~56_combout\ : std_logic;
SIGNAL \FD|ULA|Mux3~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux3~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux3~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux3~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[28]~40_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[28]~41_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~770_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1026_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~898feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~898_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~642_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1307_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1308_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~706feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~706_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~578_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1309_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~962_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~834feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~834_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1310_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~610_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~738_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1311_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~994_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~866_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1312_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1313_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~930_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~674_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1314_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1058_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~802feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~802_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1315_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1316_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1324_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1325_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1317_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1318_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1319_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1320_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1321_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1322_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1323_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1326_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[28]~17_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[28]~54_combout\ : std_logic;
SIGNAL \FD|Somador|saida[27]~51\ : std_logic;
SIGNAL \FD|Somador|saida[28]~52_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[28]~53\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[29]~54_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~27_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[29]~55_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~67_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~323_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1297_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~451_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~195_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1298_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~131_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~387_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1304_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~515_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~259feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~259_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1305_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~483_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~355_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1301_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~99_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~227_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1302_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~419_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~547_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1299_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~163_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~291_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1300_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1303_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1306_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[29]~6_combout\ : std_logic;
SIGNAL \FD|ULA|soma[28]~57\ : std_logic;
SIGNAL \FD|ULA|soma[29]~58_combout\ : std_logic;
SIGNAL \FD|ULA|Mux2~2_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~57\ : std_logic;
SIGNAL \FD|ULA|Add1~58_combout\ : std_logic;
SIGNAL \FD|ULA|Mux2~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux2~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux2~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[29]~42_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[29]~43_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~803_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~675_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1284_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1059_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~931_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1285_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~899feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~899_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1027_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~771_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~643_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1277_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1278_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~611_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~867feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~867_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1281_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~995_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~739_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1282_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~579_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~835feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~835_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1279_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~963_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~707feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~707_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1280_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1283_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1286_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1287_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1288_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1294_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1295_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1289_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1290_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1291_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1292_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1293_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1296_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[29]~16_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[29]~56_combout\ : std_logic;
SIGNAL \FD|Somador|saida[28]~53\ : std_logic;
SIGNAL \FD|Somador|saida[29]~54_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[29]~55\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[30]~56_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~28_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[30]~57_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~228_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~196_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1257_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1258_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~164_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~68feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~68_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~100_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1261_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1262_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~420_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~356_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~324feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~324_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1259_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1260_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1263_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~484_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~452_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1264_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~548_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1265_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1266_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~804feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~804_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1060_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~932feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~932_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~676_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1254_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1255_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~772feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~772_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1028_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~900_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~644_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1247_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1248_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~708feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~708_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~964_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~580_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~836_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1249_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1250_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~868_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~996_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~612_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~740_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1251_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1252_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1253_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1256_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[30]~15_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[30]~58_combout\ : std_logic;
SIGNAL \FD|Somador|saida[29]~55\ : std_logic;
SIGNAL \FD|Somador|saida[30]~56_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~59\ : std_logic;
SIGNAL \FD|ULA|Add1~60_combout\ : std_logic;
SIGNAL \FD|ULA|soma[29]~59\ : std_logic;
SIGNAL \FD|ULA|soma[30]~60_combout\ : std_logic;
SIGNAL \FD|ULA|Mux1~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux1~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux1~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux1~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[30]~44_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[30]~45_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~292_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~260_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1274_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1275_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1267_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~516_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1268_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1269_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~132_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1270_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~388_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1271_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1272_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1273_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1276_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[30]~5_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~61\ : std_logic;
SIGNAL \FD|ULA|Add1~62_combout\ : std_logic;
SIGNAL \FD|ULA|soma[30]~61\ : std_logic;
SIGNAL \FD|ULA|soma[31]~62_combout\ : std_logic;
SIGNAL \FD|ULA|Mux0~0_combout\ : std_logic;
SIGNAL \FD|ULA|Mux0~1_combout\ : std_logic;
SIGNAL \FD|ULA|Mux0~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux0~3_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[30]~57\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[31]~58_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~29_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[31]~59_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[31]~60_combout\ : std_logic;
SIGNAL \FD|Somador|saida[30]~57\ : std_logic;
SIGNAL \FD|Somador|saida[31]~58_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[31]~46_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[31]~47_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~773_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1029_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1245_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~805_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1061_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1246_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~645_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~901_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1243_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~933_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~677feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~677_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1244_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[31]~13_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1238_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1239_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1240_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1241_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1242_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[31]~14_combout\ : std_logic;
SIGNAL \FD|ULA|Mux31~0_combout\ : std_logic;
SIGNAL \FD|ULA|Mux31~1_combout\ : std_logic;
SIGNAL \FD|ULA|Mux31~2_combout\ : std_logic;
SIGNAL \FD|UCULA|Mux8~7_combout\ : std_logic;
SIGNAL \FD|ULA|Mux31~3_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2011_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~422_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~166_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~38_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~2012_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~294_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1208_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1209_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~230_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~486_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~2013_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~358_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~102_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1215_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1216_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~326_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~454_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1212_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~198_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~70_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1213_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~390_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1210_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~134_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~262_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1211_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1214_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1217_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[0]~2_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~0_combout\ : std_logic;
SIGNAL \FD|ULA|soma[0]~0_combout\ : std_logic;
SIGNAL \FD|ULA|Mux31~6_combout\ : std_logic;
SIGNAL \FD|ULA|Mux31~5_combout\ : std_logic;
SIGNAL \FD|ULA|Mux31~7_combout\ : std_logic;
SIGNAL \FD|ULA|Mux31~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux31~8_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[0]~0_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[0]~0_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~518_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1079_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1080_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1072_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1073_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1074_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1075_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1076_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1077_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1078_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1081_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~614_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~742feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~742_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1062_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~998_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~870feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~870_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1063_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~902_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1030_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~646_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~774feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~774_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1069_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1070_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~550_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~678feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~678_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1064_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~934_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~806_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1065_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~838_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~966_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~582_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~710_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1066_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1067_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1068_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1071_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[0]~0_combout\ : std_logic;
SIGNAL \FD|ULA|soma[0]~1\ : std_logic;
SIGNAL \FD|ULA|soma[1]~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux30~2_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~1\ : std_logic;
SIGNAL \FD|ULA|Add1~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux30~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux30~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux30~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[1]~1_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~903_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1031_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~647_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~775_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1116_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1117_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1120_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1121_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1118_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1119_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1122_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[1]~5_combout\ : std_logic;
SIGNAL \FD|ULA|soma[1]~3\ : std_logic;
SIGNAL \FD|ULA|soma[2]~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux29~2_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~3\ : std_logic;
SIGNAL \FD|ULA|Add1~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux29~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux29~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux29~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[2]~2_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~136_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1190_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~104_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1191_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2025_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~392_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1192_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~360_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1193_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1194_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~520_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~488_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1188_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1189_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1195_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2026_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~232_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~264_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1196_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1197_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[2]~0_combout\ : std_logic;
SIGNAL \FD|ULA|soma[2]~5\ : std_logic;
SIGNAL \FD|ULA|soma[3]~6_combout\ : std_logic;
SIGNAL \FD|ULA|Mux28~2_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~5\ : std_logic;
SIGNAL \FD|ULA|Add1~6_combout\ : std_logic;
SIGNAL \FD|ULA|Mux28~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux28~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux28~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[3]~3_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~201_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~457_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~2017_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~329_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~73_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1222_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1223_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2015_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~297_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~2016_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~425_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1220_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~41_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~169_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1221_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1224_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~489_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~2014_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~361_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1225_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~105_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~233_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1226_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~521_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~2018_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~393_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~137_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1218_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~2019_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~265_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1219_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1227_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[3]~3_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~7\ : std_logic;
SIGNAL \FD|ULA|Add1~8_combout\ : std_logic;
SIGNAL \FD|ULA|soma[4]~8_combout\ : std_logic;
SIGNAL \FD|ULA|Mux27~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux27~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux27~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux27~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[4]~4_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~170_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~234_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~266_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~202_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1960_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1961_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~138_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~74_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~42_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1953_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~106_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1954_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~330_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~298_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1957_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~394_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~362_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1958_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~522_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~2024_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~458_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1955_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~490_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~426_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1956_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1959_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1962_combout\ : std_logic;
SIGNAL \FD|mux_Banco_Ula|saida[4]~31_combout\ : std_logic;
SIGNAL \FD|ULA|Add1~9\ : std_logic;
SIGNAL \FD|ULA|Add1~10_combout\ : std_logic;
SIGNAL \FD|ULA|soma[5]~10_combout\ : std_logic;
SIGNAL \FD|ULA|Mux26~2_combout\ : std_logic;
SIGNAL \FD|ULA|Mux26~3_combout\ : std_logic;
SIGNAL \FD|ULA|Mux26~4_combout\ : std_logic;
SIGNAL \FD|ULA|Mux26~5_combout\ : std_logic;
SIGNAL \FD|mux_lui|saida[5]~5_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~875_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~907_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1185_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1035_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1003_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1186_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~587_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~555_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1180_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~715_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~683_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1181_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~939_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~971_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~811_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~843_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1182_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1183_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1184_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~651feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~651_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~619_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1178_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~779_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~747_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1179_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[5]~11_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1174_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1175_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1176_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1177_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[5]~10_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[5]~12_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[5]~6_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~3_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[5]~8_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[5]~9_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[12]~60_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[12]~97_combout\ : std_logic;
SIGNAL \UC|Equal9~3_combout\ : std_logic;
SIGNAL \UC|Equal9~12_combout\ : std_logic;
SIGNAL \FD|ULA|Equal0~0_combout\ : std_logic;
SIGNAL \FD|ULA|Equal0~3_combout\ : std_logic;
SIGNAL \FD|ULA|Equal0~1_combout\ : std_logic;
SIGNAL \FD|ULA|Equal0~2_combout\ : std_logic;
SIGNAL \FD|ULA|Equal0~4_combout\ : std_logic;
SIGNAL \FD|ULA|Equal0~8_combout\ : std_logic;
SIGNAL \FD|ULA|Equal0~7_combout\ : std_logic;
SIGNAL \FD|ULA|Equal0~6_combout\ : std_logic;
SIGNAL \FD|ULA|Equal0~5_combout\ : std_logic;
SIGNAL \FD|ULA|Equal0~9_combout\ : std_logic;
SIGNAL \FD|sel_mux_beq~combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[2]~0_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~0_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[2]~2_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[2]~3_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~29_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~30_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1167_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1168_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1165_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1166_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1169_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~780_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~748_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1004feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1004_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1172_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1036_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1173_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~620_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~876_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1170_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~908_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~652feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~652_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1171_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[6]~8_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[6]~9_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[6]~8_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~4_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[6]~10_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[6]~11_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~31_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~32_combout\ : std_logic;
SIGNAL \FD|BR|Equal0~0_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1100_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1101_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1093_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1094_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1097_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1098_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1095_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1096_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1099_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1102_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~937_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~681_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1085_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~969_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~713_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1086_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~809_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~553_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1087_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~841_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~585_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1088_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1089_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1001_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~745_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1090_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1033_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~777feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~777_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1091_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~617_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~873_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1083_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~649feeder_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~649_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~905_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1084_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1092_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[3]~1_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[3]~2_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~1_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[3]~4_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[3]~5_combout\ : std_logic;
SIGNAL \UC|pontosDeControle~39_combout\ : std_logic;
SIGNAL \UC|pontosDeControle~95_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[0]~89_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[7]~10_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~5_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[7]~12_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[7]~13_combout\ : std_logic;
SIGNAL \FD|ROM|memROM~33_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1141_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1142_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1134_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1135_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1138_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1139_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1136_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1137_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1140_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1143_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~618_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~650_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1124_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~778_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~746_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1125_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~874_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~906_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1131_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1034_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1002_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1132_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~810_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~842_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1128_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~970_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~938_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1129_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~554_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~586_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1126_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~714_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~682_q\ : std_logic;
SIGNAL \FD|BR|bancoReg~1127_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1130_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1133_combout\ : std_logic;
SIGNAL \FD|BR|saidaA[4]~6_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|saida[4]~4_combout\ : std_logic;
SIGNAL \FD|Somador_imediato|Add0~2_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[4]~6_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[4]~7_combout\ : std_logic;
SIGNAL \UC|pontosDeControle[1]~78_combout\ : std_logic;
SIGNAL \FD|mux_jump2|saida[1]~1_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg0[0]~0_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg0[1]~1_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg0[2]~2_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg0[3]~3_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg0[4]~4_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg0[5]~5_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg0[6]~6_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg1[0]~0_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg1[1]~1_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg1[2]~2_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg1[3]~3_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg1[4]~4_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg1[5]~5_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg1[6]~6_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1123_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg2[0]~1_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg2[0]~0_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1082_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg2[0]~2_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg2[1]~3_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg2[2]~4_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg2[2]~5_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg2[3]~6_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg2[4]~8_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg2[4]~7_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg2[4]~9_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg2[5]~10_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg2[6]~11_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1187_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg3[0]~1_combout\ : std_logic;
SIGNAL \FD|BR|bancoReg~1144_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg3[0]~0_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg3[0]~2_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg3[1]~3_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg3[2]~4_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg3[2]~5_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg3[3]~6_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg3[4]~7_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg3[4]~8_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg3[4]~9_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg3[5]~10_combout\ : std_logic;
SIGNAL \conersortHex7segPC|saida7seg3[6]~11_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg0[0]~2_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg0[1]~3_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg0[2]~4_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg0[2]~5_combout\ : std_logic;
SIGNAL \conersortHex7segULA|rascSaida7seg0~0_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg0[2]~6_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg0[3]~7_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg0[4]~8_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg0[0]~9_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg0[0]~13_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg0[4]~10_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg0[5]~11_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg0[6]~12_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[0]~2_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[0]~0_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[0]~1_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[0]~3_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[1]~4_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[1]~6_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[2]~5_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[2]~7_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[3]~8_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[4]~10_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[4]~9_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[4]~11_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[5]~12_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg1[6]~13_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[0]~1_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[0]~0_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[0]~2_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[0]~3_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[1]~4_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[2]~6_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[2]~5_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[2]~7_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[3]~8_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[4]~10_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[4]~9_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[4]~11_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[5]~12_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg2[6]~13_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[0]~2_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[0]~0_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[0]~1_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[0]~3_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[1]~4_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[2]~6_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[2]~5_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[2]~7_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[3]~8_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[4]~9_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[4]~10_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[4]~11_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[5]~12_combout\ : std_logic;
SIGNAL \conersortHex7segULA|saida7seg3[6]~13_combout\ : std_logic;
SIGNAL \UC|Equal7~2_combout\ : std_logic;
SIGNAL \UC|Equal8~2_combout\ : std_logic;
SIGNAL \UC|Equal7~3_combout\ : std_logic;
SIGNAL \FD|ULA|Equal0~10_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[0]~0_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[1]~1_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[2]~2_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[3]~3_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[4]~4_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[5]~5_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[6]~6_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[7]~7_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[8]~8_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[9]~9_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[10]~10_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[11]~11_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[12]~12_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[13]~13_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[14]~14_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[15]~15_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[16]~16_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[17]~17_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[18]~18_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[19]~19_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[20]~20_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[21]~21_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[22]~22_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[23]~23_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[24]~24_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[25]~25_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[26]~26_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[27]~27_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[28]~28_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[29]~29_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[30]~30_combout\ : std_logic;
SIGNAL \FD|BR|saidaB[31]~31_combout\ : std_logic;
SIGNAL \FD|mux_bne2|saida~0_combout\ : std_logic;
SIGNAL \FD|PC|data_s\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \FD|extensor|estendeSinal_OUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \UC|pontosDeControle\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \UC|ALT_INV_pontosDeControle[14]~94_combout\ : std_logic;
SIGNAL \UC|ALT_INV_Equal8~2_combout\ : std_logic;
SIGNAL \UC|ALT_INV_pontosDeControle[15]~88_combout\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
HEX6 <= ww_HEX6;
HEX7 <= ww_HEX7;
LEDR <= ww_LEDR;
LEDG <= ww_LEDG;
entradaBanco <= ww_entradaBanco;
saidaBanco1 <= ww_saidaBanco1;
saidaBanco2 <= ww_saidaBanco2;
saidaPC <= ww_saidaPC;
saidaULA <= ww_saidaULA;
saidaZULA <= ww_saidaZULA;
escreveBanco <= ww_escreveBanco;
MUX_jump <= ww_MUX_jump;
mux_beq <= ww_mux_beq;
enderecoA <= ww_enderecoA;
enderecoC <= ww_enderecoC;
mux_bne <= ww_mux_bne;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\detectorDescida|saida~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \detectorDescida|saida~combout\);
\UC|ALT_INV_pontosDeControle[14]~94_combout\ <= NOT \UC|pontosDeControle[14]~94_combout\;
\UC|ALT_INV_Equal8~2_combout\ <= NOT \UC|Equal8~2_combout\;
\UC|ALT_INV_pontosDeControle[15]~88_combout\ <= NOT \UC|pontosDeControle[15]~88_combout\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X69_Y73_N23
\HEX0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg0[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\HEX0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg0[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\HEX0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg0[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\HEX0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg0[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\HEX0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg0[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\HEX0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg0[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\HEX0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg0[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\HEX1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg1[0]~0_combout\,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\HEX1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg1[1]~1_combout\,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\HEX1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg1[2]~2_combout\,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\HEX1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg1[3]~3_combout\,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\HEX1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg1[4]~4_combout\,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\HEX1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg1[5]~5_combout\,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\HEX1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg1[6]~6_combout\,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\HEX2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg2[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\HEX2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg2[1]~3_combout\,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\HEX2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg2[2]~5_combout\,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\HEX2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg2[3]~6_combout\,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\HEX2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg2[4]~9_combout\,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\HEX2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg2[5]~10_combout\,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\HEX2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg2[6]~11_combout\,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\HEX3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg3[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\HEX3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg3[1]~3_combout\,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\HEX3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg3[2]~5_combout\,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\HEX3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg3[3]~6_combout\,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\HEX3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg3[4]~9_combout\,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\HEX3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg3[5]~10_combout\,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\HEX3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segPC|saida7seg3[6]~11_combout\,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\HEX4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg0[0]~2_combout\,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\HEX4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg0[1]~3_combout\,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\HEX4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg0[2]~6_combout\,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\HEX4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg0[3]~7_combout\,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\HEX4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg0[4]~10_combout\,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\HEX4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg0[5]~11_combout\,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\HEX4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg0[6]~12_combout\,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\HEX5[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg1[0]~3_combout\,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\HEX5[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg1[1]~4_combout\,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\HEX5[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg1[2]~7_combout\,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\HEX5[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg1[3]~8_combout\,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\HEX5[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg1[4]~11_combout\,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\HEX5[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg1[5]~12_combout\,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\HEX5[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg1[6]~13_combout\,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

-- Location: IOOBUF_X89_Y0_N23
\HEX6[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg2[0]~3_combout\,
	devoe => ww_devoe,
	o => \HEX6[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\HEX6[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg2[1]~4_combout\,
	devoe => ww_devoe,
	o => \HEX6[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\HEX6[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg2[2]~7_combout\,
	devoe => ww_devoe,
	o => \HEX6[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\HEX6[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg2[3]~8_combout\,
	devoe => ww_devoe,
	o => \HEX6[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\HEX6[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg2[4]~11_combout\,
	devoe => ww_devoe,
	o => \HEX6[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\HEX6[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg2[5]~12_combout\,
	devoe => ww_devoe,
	o => \HEX6[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\HEX6[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg2[6]~13_combout\,
	devoe => ww_devoe,
	o => \HEX6[6]~output_o\);

-- Location: IOOBUF_X74_Y0_N16
\HEX7[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg3[0]~3_combout\,
	devoe => ww_devoe,
	o => \HEX7[0]~output_o\);

-- Location: IOOBUF_X67_Y0_N9
\HEX7[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg3[1]~4_combout\,
	devoe => ww_devoe,
	o => \HEX7[1]~output_o\);

-- Location: IOOBUF_X62_Y0_N23
\HEX7[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg3[2]~7_combout\,
	devoe => ww_devoe,
	o => \HEX7[2]~output_o\);

-- Location: IOOBUF_X62_Y0_N16
\HEX7[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg3[3]~8_combout\,
	devoe => ww_devoe,
	o => \HEX7[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N2
\HEX7[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg3[4]~11_combout\,
	devoe => ww_devoe,
	o => \HEX7[4]~output_o\);

-- Location: IOOBUF_X69_Y0_N9
\HEX7[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg3[5]~12_combout\,
	devoe => ww_devoe,
	o => \HEX7[5]~output_o\);

-- Location: IOOBUF_X54_Y0_N23
\HEX7[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \conersortHex7segULA|saida7seg3[6]~13_combout\,
	devoe => ww_devoe,
	o => \HEX7[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\LEDR[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle[0]~89_combout\,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\LEDR[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle\(1),
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\LEDR[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|Equal9~12_combout\,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\LEDR[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle~92_combout\,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\LEDR[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle[4]~90_combout\,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\LEDR[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle~95_combout\,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\LEDR[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle~95_combout\,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\LEDR[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle[7]~96_combout\,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\LEDR[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|ALT_INV_Equal8~2_combout\,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\LEDR[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|Equal7~3_combout\,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\LEDR[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle~100_combout\,
	devoe => ww_devoe,
	o => \LEDR[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\LEDR[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle~98_combout\,
	devoe => ww_devoe,
	o => \LEDR[11]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\LEDR[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle[12]~97_combout\,
	devoe => ww_devoe,
	o => \LEDR[12]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\LEDR[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|Equal1~12_combout\,
	devoe => ww_devoe,
	o => \LEDR[13]~output_o\);

-- Location: IOOBUF_X58_Y73_N2
\LEDR[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|ALT_INV_pontosDeControle[14]~94_combout\,
	devoe => ww_devoe,
	o => \LEDR[14]~output_o\);

-- Location: IOOBUF_X65_Y73_N9
\LEDR[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|ALT_INV_pontosDeControle[15]~88_combout\,
	devoe => ww_devoe,
	o => \LEDR[15]~output_o\);

-- Location: IOOBUF_X67_Y73_N2
\LEDR[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle[16]~93_combout\,
	devoe => ww_devoe,
	o => \LEDR[16]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\LEDG[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Equal0~10_combout\,
	devoe => ww_devoe,
	o => \LEDG[0]~output_o\);

-- Location: IOOBUF_X115_Y59_N16
\LEDG[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[1]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\LEDG[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[2]~output_o\);

-- Location: IOOBUF_X115_Y65_N23
\LEDG[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[3]~output_o\);

-- Location: IOOBUF_X105_Y73_N2
\LEDG[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[4]~output_o\);

-- Location: IOOBUF_X0_Y14_N9
\LEDG[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[5]~output_o\);

-- Location: IOOBUF_X115_Y58_N16
\LEDG[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[6]~output_o\);

-- Location: IOOBUF_X3_Y73_N2
\LEDG[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDG[7]~output_o\);

-- Location: IOOBUF_X27_Y73_N23
\entradaBanco[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[0]~0_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[0]~output_o\);

-- Location: IOOBUF_X79_Y73_N2
\entradaBanco[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[1]~1_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[1]~output_o\);

-- Location: IOOBUF_X45_Y73_N2
\entradaBanco[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[2]~2_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[2]~output_o\);

-- Location: IOOBUF_X45_Y73_N9
\entradaBanco[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[3]~3_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[3]~output_o\);

-- Location: IOOBUF_X49_Y73_N23
\entradaBanco[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[4]~4_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[4]~output_o\);

-- Location: IOOBUF_X40_Y73_N9
\entradaBanco[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[5]~5_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\entradaBanco[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[6]~6_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[6]~output_o\);

-- Location: IOOBUF_X0_Y50_N23
\entradaBanco[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[7]~7_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[7]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\entradaBanco[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[8]~8_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[8]~output_o\);

-- Location: IOOBUF_X0_Y59_N23
\entradaBanco[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[9]~9_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[9]~output_o\);

-- Location: IOOBUF_X58_Y73_N23
\entradaBanco[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[10]~10_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[10]~output_o\);

-- Location: IOOBUF_X52_Y73_N16
\entradaBanco[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[11]~11_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[11]~output_o\);

-- Location: IOOBUF_X58_Y73_N16
\entradaBanco[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[12]~12_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[12]~output_o\);

-- Location: IOOBUF_X0_Y52_N16
\entradaBanco[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[13]~13_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[13]~output_o\);

-- Location: IOOBUF_X20_Y73_N9
\entradaBanco[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[14]~14_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[14]~output_o\);

-- Location: IOOBUF_X35_Y73_N23
\entradaBanco[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[15]~15_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[15]~output_o\);

-- Location: IOOBUF_X52_Y73_N2
\entradaBanco[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[16]~17_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[16]~output_o\);

-- Location: IOOBUF_X23_Y73_N16
\entradaBanco[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[17]~19_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[17]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\entradaBanco[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[18]~21_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[18]~output_o\);

-- Location: IOOBUF_X54_Y73_N9
\entradaBanco[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[19]~23_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[19]~output_o\);

-- Location: IOOBUF_X31_Y73_N2
\entradaBanco[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[20]~25_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[20]~output_o\);

-- Location: IOOBUF_X47_Y73_N16
\entradaBanco[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[21]~27_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[21]~output_o\);

-- Location: IOOBUF_X0_Y52_N23
\entradaBanco[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[22]~29_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[22]~output_o\);

-- Location: IOOBUF_X35_Y73_N16
\entradaBanco[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[23]~31_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[23]~output_o\);

-- Location: IOOBUF_X31_Y73_N9
\entradaBanco[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[24]~33_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[24]~output_o\);

-- Location: IOOBUF_X0_Y49_N2
\entradaBanco[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[25]~35_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[25]~output_o\);

-- Location: IOOBUF_X0_Y50_N16
\entradaBanco[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[26]~37_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[26]~output_o\);

-- Location: IOOBUF_X29_Y73_N9
\entradaBanco[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[27]~39_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[27]~output_o\);

-- Location: IOOBUF_X60_Y73_N9
\entradaBanco[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[28]~41_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[28]~output_o\);

-- Location: IOOBUF_X27_Y73_N16
\entradaBanco[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[29]~43_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[29]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\entradaBanco[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[30]~45_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[30]~output_o\);

-- Location: IOOBUF_X40_Y73_N2
\entradaBanco[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_lui|saida[31]~47_combout\,
	devoe => ww_devoe,
	o => \entradaBanco[31]~output_o\);

-- Location: IOOBUF_X81_Y73_N23
\saidaBanco1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[0]~0_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[0]~output_o\);

-- Location: IOOBUF_X115_Y57_N23
\saidaBanco1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[1]~5_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[1]~output_o\);

-- Location: IOOBUF_X87_Y73_N2
\saidaBanco1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[2]~4_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N16
\saidaBanco1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[3]~1_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[3]~output_o\);

-- Location: IOOBUF_X60_Y73_N16
\saidaBanco1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[4]~6_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[4]~output_o\);

-- Location: IOOBUF_X81_Y73_N9
\saidaBanco1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[5]~12_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[5]~output_o\);

-- Location: IOOBUF_X115_Y45_N16
\saidaBanco1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[6]~9_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N9
\saidaBanco1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[7]~7_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[7]~output_o\);

-- Location: IOOBUF_X20_Y73_N16
\saidaBanco1[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[8]~37_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[8]~output_o\);

-- Location: IOOBUF_X0_Y44_N16
\saidaBanco1[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[9]~36_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[9]~output_o\);

-- Location: IOOBUF_X3_Y73_N9
\saidaBanco1[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[10]~35_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[10]~output_o\);

-- Location: IOOBUF_X0_Y47_N2
\saidaBanco1[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[11]~34_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[11]~output_o\);

-- Location: IOOBUF_X38_Y73_N23
\saidaBanco1[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[12]~33_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[12]~output_o\);

-- Location: IOOBUF_X18_Y73_N16
\saidaBanco1[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[13]~32_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[13]~output_o\);

-- Location: IOOBUF_X0_Y35_N2
\saidaBanco1[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[14]~31_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[14]~output_o\);

-- Location: IOOBUF_X0_Y53_N2
\saidaBanco1[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[15]~30_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[15]~output_o\);

-- Location: IOOBUF_X0_Y34_N2
\saidaBanco1[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[16]~29_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[16]~output_o\);

-- Location: IOOBUF_X0_Y30_N9
\saidaBanco1[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[17]~28_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[17]~output_o\);

-- Location: IOOBUF_X0_Y47_N23
\saidaBanco1[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[18]~27_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[18]~output_o\);

-- Location: IOOBUF_X23_Y73_N9
\saidaBanco1[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[19]~26_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[19]~output_o\);

-- Location: IOOBUF_X0_Y57_N16
\saidaBanco1[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[20]~25_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[20]~output_o\);

-- Location: IOOBUF_X0_Y46_N23
\saidaBanco1[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[21]~24_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[21]~output_o\);

-- Location: IOOBUF_X33_Y73_N2
\saidaBanco1[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[22]~23_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[22]~output_o\);

-- Location: IOOBUF_X115_Y58_N23
\saidaBanco1[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[23]~22_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[23]~output_o\);

-- Location: IOOBUF_X0_Y52_N2
\saidaBanco1[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[24]~21_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[24]~output_o\);

-- Location: IOOBUF_X0_Y44_N2
\saidaBanco1[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[25]~20_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[25]~output_o\);

-- Location: IOOBUF_X115_Y34_N16
\saidaBanco1[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[26]~19_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[26]~output_o\);

-- Location: IOOBUF_X13_Y73_N23
\saidaBanco1[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[27]~18_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[27]~output_o\);

-- Location: IOOBUF_X0_Y32_N23
\saidaBanco1[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[28]~17_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[28]~output_o\);

-- Location: IOOBUF_X0_Y63_N16
\saidaBanco1[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[29]~16_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[29]~output_o\);

-- Location: IOOBUF_X25_Y73_N23
\saidaBanco1[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[30]~15_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[30]~output_o\);

-- Location: IOOBUF_X33_Y73_N9
\saidaBanco1[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaA[31]~14_combout\,
	devoe => ww_devoe,
	o => \saidaBanco1[31]~output_o\);

-- Location: IOOBUF_X115_Y49_N9
\saidaBanco2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[0]~0_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[0]~output_o\);

-- Location: IOOBUF_X89_Y73_N23
\saidaBanco2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[1]~1_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[1]~output_o\);

-- Location: IOOBUF_X115_Y49_N2
\saidaBanco2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[2]~2_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[2]~output_o\);

-- Location: IOOBUF_X115_Y55_N23
\saidaBanco2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[3]~3_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[3]~output_o\);

-- Location: IOOBUF_X0_Y19_N9
\saidaBanco2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[4]~4_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[4]~output_o\);

-- Location: IOOBUF_X115_Y56_N23
\saidaBanco2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[5]~5_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[5]~output_o\);

-- Location: IOOBUF_X13_Y73_N9
\saidaBanco2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[6]~6_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[6]~output_o\);

-- Location: IOOBUF_X115_Y46_N9
\saidaBanco2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[7]~7_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[7]~output_o\);

-- Location: IOOBUF_X115_Y22_N16
\saidaBanco2[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[8]~8_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[8]~output_o\);

-- Location: IOOBUF_X100_Y73_N16
\saidaBanco2[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[9]~9_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[9]~output_o\);

-- Location: IOOBUF_X60_Y73_N2
\saidaBanco2[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[10]~10_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[10]~output_o\);

-- Location: IOOBUF_X0_Y34_N9
\saidaBanco2[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[11]~11_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[11]~output_o\);

-- Location: IOOBUF_X0_Y24_N2
\saidaBanco2[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[12]~12_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[12]~output_o\);

-- Location: IOOBUF_X115_Y51_N2
\saidaBanco2[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[13]~13_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[13]~output_o\);

-- Location: IOOBUF_X62_Y73_N23
\saidaBanco2[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[14]~14_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[14]~output_o\);

-- Location: IOOBUF_X100_Y73_N23
\saidaBanco2[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[15]~15_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[15]~output_o\);

-- Location: IOOBUF_X115_Y35_N23
\saidaBanco2[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[16]~16_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[16]~output_o\);

-- Location: IOOBUF_X62_Y73_N16
\saidaBanco2[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[17]~17_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[17]~output_o\);

-- Location: IOOBUF_X0_Y21_N16
\saidaBanco2[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[18]~18_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[18]~output_o\);

-- Location: IOOBUF_X0_Y29_N23
\saidaBanco2[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[19]~19_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[19]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\saidaBanco2[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[20]~20_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[20]~output_o\);

-- Location: IOOBUF_X115_Y48_N9
\saidaBanco2[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[21]~21_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[21]~output_o\);

-- Location: IOOBUF_X91_Y73_N16
\saidaBanco2[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[22]~22_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[22]~output_o\);

-- Location: IOOBUF_X115_Y52_N9
\saidaBanco2[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[23]~23_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[23]~output_o\);

-- Location: IOOBUF_X16_Y73_N16
\saidaBanco2[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[24]~24_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[24]~output_o\);

-- Location: IOOBUF_X1_Y73_N9
\saidaBanco2[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[25]~25_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[25]~output_o\);

-- Location: IOOBUF_X0_Y44_N9
\saidaBanco2[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[26]~26_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[26]~output_o\);

-- Location: IOOBUF_X0_Y47_N16
\saidaBanco2[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[27]~27_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[27]~output_o\);

-- Location: IOOBUF_X115_Y27_N9
\saidaBanco2[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[28]~28_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[28]~output_o\);

-- Location: IOOBUF_X49_Y73_N16
\saidaBanco2[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[29]~29_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[29]~output_o\);

-- Location: IOOBUF_X0_Y48_N2
\saidaBanco2[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[30]~30_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[30]~output_o\);

-- Location: IOOBUF_X23_Y73_N2
\saidaBanco2[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|BR|saidaB[31]~31_combout\,
	devoe => ww_devoe,
	o => \saidaBanco2[31]~output_o\);

-- Location: IOOBUF_X115_Y62_N16
\saidaPC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(0),
	devoe => ww_devoe,
	o => \saidaPC[0]~output_o\);

-- Location: IOOBUF_X96_Y73_N23
\saidaPC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(1),
	devoe => ww_devoe,
	o => \saidaPC[1]~output_o\);

-- Location: IOOBUF_X79_Y73_N9
\saidaPC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(2),
	devoe => ww_devoe,
	o => \saidaPC[2]~output_o\);

-- Location: IOOBUF_X83_Y73_N16
\saidaPC[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(3),
	devoe => ww_devoe,
	o => \saidaPC[3]~output_o\);

-- Location: IOOBUF_X115_Y24_N9
\saidaPC[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(4),
	devoe => ww_devoe,
	o => \saidaPC[4]~output_o\);

-- Location: IOOBUF_X115_Y31_N9
\saidaPC[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(5),
	devoe => ww_devoe,
	o => \saidaPC[5]~output_o\);

-- Location: IOOBUF_X115_Y29_N9
\saidaPC[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(6),
	devoe => ww_devoe,
	o => \saidaPC[6]~output_o\);

-- Location: IOOBUF_X115_Y28_N2
\saidaPC[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(7),
	devoe => ww_devoe,
	o => \saidaPC[7]~output_o\);

-- Location: IOOBUF_X0_Y62_N23
\saidaPC[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(8),
	devoe => ww_devoe,
	o => \saidaPC[8]~output_o\);

-- Location: IOOBUF_X16_Y73_N23
\saidaPC[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(9),
	devoe => ww_devoe,
	o => \saidaPC[9]~output_o\);

-- Location: IOOBUF_X105_Y73_N9
\saidaPC[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(10),
	devoe => ww_devoe,
	o => \saidaPC[10]~output_o\);

-- Location: IOOBUF_X0_Y59_N16
\saidaPC[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(11),
	devoe => ww_devoe,
	o => \saidaPC[11]~output_o\);

-- Location: IOOBUF_X0_Y48_N9
\saidaPC[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(12),
	devoe => ww_devoe,
	o => \saidaPC[12]~output_o\);

-- Location: IOOBUF_X115_Y52_N2
\saidaPC[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(13),
	devoe => ww_devoe,
	o => \saidaPC[13]~output_o\);

-- Location: IOOBUF_X0_Y24_N16
\saidaPC[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(14),
	devoe => ww_devoe,
	o => \saidaPC[14]~output_o\);

-- Location: IOOBUF_X0_Y27_N16
\saidaPC[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(15),
	devoe => ww_devoe,
	o => \saidaPC[15]~output_o\);

-- Location: IOOBUF_X115_Y36_N16
\saidaPC[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(16),
	devoe => ww_devoe,
	o => \saidaPC[16]~output_o\);

-- Location: IOOBUF_X115_Y34_N23
\saidaPC[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(17),
	devoe => ww_devoe,
	o => \saidaPC[17]~output_o\);

-- Location: IOOBUF_X13_Y73_N16
\saidaPC[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(18),
	devoe => ww_devoe,
	o => \saidaPC[18]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\saidaPC[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(19),
	devoe => ww_devoe,
	o => \saidaPC[19]~output_o\);

-- Location: IOOBUF_X0_Y42_N2
\saidaPC[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(20),
	devoe => ww_devoe,
	o => \saidaPC[20]~output_o\);

-- Location: IOOBUF_X9_Y73_N2
\saidaPC[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(21),
	devoe => ww_devoe,
	o => \saidaPC[21]~output_o\);

-- Location: IOOBUF_X0_Y66_N16
\saidaPC[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(22),
	devoe => ww_devoe,
	o => \saidaPC[22]~output_o\);

-- Location: IOOBUF_X115_Y45_N23
\saidaPC[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(23),
	devoe => ww_devoe,
	o => \saidaPC[23]~output_o\);

-- Location: IOOBUF_X0_Y66_N23
\saidaPC[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(24),
	devoe => ww_devoe,
	o => \saidaPC[24]~output_o\);

-- Location: IOOBUF_X109_Y73_N2
\saidaPC[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(25),
	devoe => ww_devoe,
	o => \saidaPC[25]~output_o\);

-- Location: IOOBUF_X115_Y26_N16
\saidaPC[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(26),
	devoe => ww_devoe,
	o => \saidaPC[26]~output_o\);

-- Location: IOOBUF_X0_Y55_N23
\saidaPC[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(27),
	devoe => ww_devoe,
	o => \saidaPC[27]~output_o\);

-- Location: IOOBUF_X115_Y33_N2
\saidaPC[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(28),
	devoe => ww_devoe,
	o => \saidaPC[28]~output_o\);

-- Location: IOOBUF_X0_Y33_N16
\saidaPC[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(29),
	devoe => ww_devoe,
	o => \saidaPC[29]~output_o\);

-- Location: IOOBUF_X0_Y25_N23
\saidaPC[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(30),
	devoe => ww_devoe,
	o => \saidaPC[30]~output_o\);

-- Location: IOOBUF_X0_Y44_N23
\saidaPC[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(31),
	devoe => ww_devoe,
	o => \saidaPC[31]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\saidaULA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux31~8_combout\,
	devoe => ww_devoe,
	o => \saidaULA[0]~output_o\);

-- Location: IOOBUF_X0_Y34_N16
\saidaULA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux30~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[1]~output_o\);

-- Location: IOOBUF_X0_Y49_N9
\saidaULA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux29~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[2]~output_o\);

-- Location: IOOBUF_X89_Y73_N16
\saidaULA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux28~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[3]~output_o\);

-- Location: IOOBUF_X0_Y22_N16
\saidaULA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux27~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[4]~output_o\);

-- Location: IOOBUF_X115_Y51_N9
\saidaULA[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux26~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[5]~output_o\);

-- Location: IOOBUF_X115_Y46_N2
\saidaULA[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux25~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[6]~output_o\);

-- Location: IOOBUF_X115_Y33_N9
\saidaULA[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux24~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[7]~output_o\);

-- Location: IOOBUF_X115_Y47_N23
\saidaULA[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux23~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[8]~output_o\);

-- Location: IOOBUF_X115_Y59_N23
\saidaULA[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux22~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[9]~output_o\);

-- Location: IOOBUF_X0_Y28_N23
\saidaULA[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux21~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[10]~output_o\);

-- Location: IOOBUF_X0_Y29_N16
\saidaULA[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux20~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[11]~output_o\);

-- Location: IOOBUF_X115_Y36_N2
\saidaULA[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux19~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[12]~output_o\);

-- Location: IOOBUF_X98_Y73_N23
\saidaULA[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux18~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[13]~output_o\);

-- Location: IOOBUF_X0_Y28_N16
\saidaULA[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux17~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[14]~output_o\);

-- Location: IOOBUF_X0_Y23_N23
\saidaULA[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux16~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[15]~output_o\);

-- Location: IOOBUF_X0_Y60_N16
\saidaULA[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux15~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[16]~output_o\);

-- Location: IOOBUF_X0_Y34_N23
\saidaULA[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux14~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[17]~output_o\);

-- Location: IOOBUF_X115_Y15_N2
\saidaULA[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux13~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[18]~output_o\);

-- Location: IOOBUF_X0_Y24_N9
\saidaULA[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux12~8_combout\,
	devoe => ww_devoe,
	o => \saidaULA[19]~output_o\);

-- Location: IOOBUF_X0_Y23_N16
\saidaULA[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux11~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[20]~output_o\);

-- Location: IOOBUF_X23_Y73_N23
\saidaULA[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux10~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[21]~output_o\);

-- Location: IOOBUF_X0_Y27_N23
\saidaULA[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux9~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[22]~output_o\);

-- Location: IOOBUF_X0_Y30_N2
\saidaULA[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux8~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[23]~output_o\);

-- Location: IOOBUF_X0_Y65_N16
\saidaULA[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux7~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[24]~output_o\);

-- Location: IOOBUF_X7_Y73_N23
\saidaULA[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux6~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[25]~output_o\);

-- Location: IOOBUF_X7_Y73_N16
\saidaULA[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux5~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[26]~output_o\);

-- Location: IOOBUF_X16_Y73_N9
\saidaULA[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux4~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[27]~output_o\);

-- Location: IOOBUF_X115_Y27_N2
\saidaULA[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux3~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[28]~output_o\);

-- Location: IOOBUF_X0_Y35_N16
\saidaULA[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux2~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[29]~output_o\);

-- Location: IOOBUF_X102_Y73_N2
\saidaULA[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux1~5_combout\,
	devoe => ww_devoe,
	o => \saidaULA[30]~output_o\);

-- Location: IOOBUF_X0_Y18_N23
\saidaULA[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Mux0~3_combout\,
	devoe => ww_devoe,
	o => \saidaULA[31]~output_o\);

-- Location: IOOBUF_X111_Y73_N2
\saidaZULA~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ULA|Equal0~10_combout\,
	devoe => ww_devoe,
	o => \saidaZULA~output_o\);

-- Location: IOOBUF_X89_Y73_N9
\escreveBanco~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \UC|pontosDeControle~100_combout\,
	devoe => ww_devoe,
	o => \escreveBanco~output_o\);

-- Location: IOOBUF_X87_Y73_N23
\MUX_jump[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[0]~0_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[0]~output_o\);

-- Location: IOOBUF_X96_Y73_N16
\MUX_jump[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[1]~1_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[1]~output_o\);

-- Location: IOOBUF_X98_Y73_N16
\MUX_jump[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[2]~3_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\MUX_jump[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[3]~5_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[3]~output_o\);

-- Location: IOOBUF_X42_Y73_N2
\MUX_jump[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[4]~7_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[4]~output_o\);

-- Location: IOOBUF_X3_Y73_N23
\MUX_jump[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[5]~9_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[5]~output_o\);

-- Location: IOOBUF_X0_Y46_N16
\MUX_jump[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[6]~11_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[6]~output_o\);

-- Location: IOOBUF_X0_Y63_N23
\MUX_jump[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[7]~13_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[7]~output_o\);

-- Location: IOOBUF_X0_Y32_N16
\MUX_jump[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[8]~15_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[8]~output_o\);

-- Location: IOOBUF_X13_Y73_N2
\MUX_jump[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[9]~17_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[9]~output_o\);

-- Location: IOOBUF_X20_Y73_N2
\MUX_jump[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[10]~19_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[10]~output_o\);

-- Location: IOOBUF_X0_Y55_N9
\MUX_jump[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[11]~21_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[11]~output_o\);

-- Location: IOOBUF_X0_Y53_N9
\MUX_jump[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[12]~23_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[12]~output_o\);

-- Location: IOOBUF_X47_Y73_N2
\MUX_jump[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[13]~25_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[13]~output_o\);

-- Location: IOOBUF_X0_Y58_N16
\MUX_jump[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[14]~27_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[14]~output_o\);

-- Location: IOOBUF_X0_Y45_N16
\MUX_jump[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[15]~29_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[15]~output_o\);

-- Location: IOOBUF_X0_Y9_N16
\MUX_jump[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[16]~31_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[16]~output_o\);

-- Location: IOOBUF_X115_Y36_N9
\MUX_jump[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[17]~33_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[17]~output_o\);

-- Location: IOOBUF_X52_Y73_N23
\MUX_jump[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[18]~35_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[18]~output_o\);

-- Location: IOOBUF_X115_Y56_N16
\MUX_jump[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[19]~37_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[19]~output_o\);

-- Location: IOOBUF_X0_Y54_N9
\MUX_jump[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[20]~39_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[20]~output_o\);

-- Location: IOOBUF_X16_Y73_N2
\MUX_jump[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[21]~41_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[21]~output_o\);

-- Location: IOOBUF_X0_Y43_N16
\MUX_jump[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[22]~42_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[22]~output_o\);

-- Location: IOOBUF_X38_Y73_N9
\MUX_jump[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[23]~44_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[23]~output_o\);

-- Location: IOOBUF_X52_Y73_N9
\MUX_jump[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[24]~46_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[24]~output_o\);

-- Location: IOOBUF_X0_Y45_N23
\MUX_jump[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[25]~48_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[25]~output_o\);

-- Location: IOOBUF_X0_Y51_N16
\MUX_jump[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[26]~50_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[26]~output_o\);

-- Location: IOOBUF_X0_Y55_N16
\MUX_jump[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[27]~52_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[27]~output_o\);

-- Location: IOOBUF_X115_Y44_N2
\MUX_jump[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[28]~54_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[28]~output_o\);

-- Location: IOOBUF_X0_Y35_N9
\MUX_jump[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[29]~56_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[29]~output_o\);

-- Location: IOOBUF_X0_Y25_N16
\MUX_jump[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[30]~58_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[30]~output_o\);

-- Location: IOOBUF_X38_Y73_N16
\MUX_jump[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_jump2|saida[31]~60_combout\,
	devoe => ww_devoe,
	o => \MUX_jump[31]~output_o\);

-- Location: IOOBUF_X115_Y62_N9
\mux_beq[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(0),
	devoe => ww_devoe,
	o => \mux_beq[0]~output_o\);

-- Location: IOOBUF_X102_Y73_N9
\mux_beq[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|PC|data_s\(1),
	devoe => ww_devoe,
	o => \mux_beq[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\mux_beq[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~0_combout\,
	devoe => ww_devoe,
	o => \mux_beq[2]~output_o\);

-- Location: IOOBUF_X85_Y73_N2
\mux_beq[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~1_combout\,
	devoe => ww_devoe,
	o => \mux_beq[3]~output_o\);

-- Location: IOOBUF_X0_Y33_N23
\mux_beq[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~2_combout\,
	devoe => ww_devoe,
	o => \mux_beq[4]~output_o\);

-- Location: IOOBUF_X0_Y31_N16
\mux_beq[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~3_combout\,
	devoe => ww_devoe,
	o => \mux_beq[5]~output_o\);

-- Location: IOOBUF_X115_Y55_N16
\mux_beq[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~4_combout\,
	devoe => ww_devoe,
	o => \mux_beq[6]~output_o\);

-- Location: IOOBUF_X81_Y73_N2
\mux_beq[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~5_combout\,
	devoe => ww_devoe,
	o => \mux_beq[7]~output_o\);

-- Location: IOOBUF_X115_Y62_N23
\mux_beq[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~6_combout\,
	devoe => ww_devoe,
	o => \mux_beq[8]~output_o\);

-- Location: IOOBUF_X0_Y57_N23
\mux_beq[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~7_combout\,
	devoe => ww_devoe,
	o => \mux_beq[9]~output_o\);

-- Location: IOOBUF_X0_Y64_N2
\mux_beq[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~8_combout\,
	devoe => ww_devoe,
	o => \mux_beq[10]~output_o\);

-- Location: IOOBUF_X0_Y42_N9
\mux_beq[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~9_combout\,
	devoe => ww_devoe,
	o => \mux_beq[11]~output_o\);

-- Location: IOOBUF_X113_Y73_N2
\mux_beq[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~10_combout\,
	devoe => ww_devoe,
	o => \mux_beq[12]~output_o\);

-- Location: IOOBUF_X11_Y73_N2
\mux_beq[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~11_combout\,
	devoe => ww_devoe,
	o => \mux_beq[13]~output_o\);

-- Location: IOOBUF_X115_Y35_N16
\mux_beq[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~12_combout\,
	devoe => ww_devoe,
	o => \mux_beq[14]~output_o\);

-- Location: IOOBUF_X0_Y62_N16
\mux_beq[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~13_combout\,
	devoe => ww_devoe,
	o => \mux_beq[15]~output_o\);

-- Location: IOOBUF_X0_Y61_N23
\mux_beq[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~14_combout\,
	devoe => ww_devoe,
	o => \mux_beq[16]~output_o\);

-- Location: IOOBUF_X115_Y31_N2
\mux_beq[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~15_combout\,
	devoe => ww_devoe,
	o => \mux_beq[17]~output_o\);

-- Location: IOOBUF_X11_Y73_N9
\mux_beq[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~16_combout\,
	devoe => ww_devoe,
	o => \mux_beq[18]~output_o\);

-- Location: IOOBUF_X115_Y32_N9
\mux_beq[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~17_combout\,
	devoe => ww_devoe,
	o => \mux_beq[19]~output_o\);

-- Location: IOOBUF_X0_Y21_N23
\mux_beq[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~18_combout\,
	devoe => ww_devoe,
	o => \mux_beq[20]~output_o\);

-- Location: IOOBUF_X115_Y50_N9
\mux_beq[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~19_combout\,
	devoe => ww_devoe,
	o => \mux_beq[21]~output_o\);

-- Location: IOOBUF_X0_Y17_N16
\mux_beq[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~20_combout\,
	devoe => ww_devoe,
	o => \mux_beq[22]~output_o\);

-- Location: IOOBUF_X18_Y73_N23
\mux_beq[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~21_combout\,
	devoe => ww_devoe,
	o => \mux_beq[23]~output_o\);

-- Location: IOOBUF_X27_Y73_N9
\mux_beq[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~22_combout\,
	devoe => ww_devoe,
	o => \mux_beq[24]~output_o\);

-- Location: IOOBUF_X115_Y32_N2
\mux_beq[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~23_combout\,
	devoe => ww_devoe,
	o => \mux_beq[25]~output_o\);

-- Location: IOOBUF_X115_Y40_N2
\mux_beq[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~24_combout\,
	devoe => ww_devoe,
	o => \mux_beq[26]~output_o\);

-- Location: IOOBUF_X1_Y73_N23
\mux_beq[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~25_combout\,
	devoe => ww_devoe,
	o => \mux_beq[27]~output_o\);

-- Location: IOOBUF_X81_Y73_N16
\mux_beq[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~26_combout\,
	devoe => ww_devoe,
	o => \mux_beq[28]~output_o\);

-- Location: IOOBUF_X25_Y73_N16
\mux_beq[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~27_combout\,
	devoe => ww_devoe,
	o => \mux_beq[29]~output_o\);

-- Location: IOOBUF_X29_Y73_N2
\mux_beq[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~28_combout\,
	devoe => ww_devoe,
	o => \mux_beq[30]~output_o\);

-- Location: IOOBUF_X115_Y44_N9
\mux_beq[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|Somador_imediato|Add0~29_combout\,
	devoe => ww_devoe,
	o => \mux_beq[31]~output_o\);

-- Location: IOOBUF_X42_Y73_N9
\enderecoA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ROM|memROM~36_combout\,
	devoe => ww_devoe,
	o => \enderecoA[0]~output_o\);

-- Location: IOOBUF_X83_Y73_N9
\enderecoA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ROM|memROM~33_combout\,
	devoe => ww_devoe,
	o => \enderecoA[1]~output_o\);

-- Location: IOOBUF_X38_Y73_N2
\enderecoA[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ROM|memROM~32_combout\,
	devoe => ww_devoe,
	o => \enderecoA[2]~output_o\);

-- Location: IOOBUF_X54_Y73_N2
\enderecoA[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ROM|memROM~30_combout\,
	devoe => ww_devoe,
	o => \enderecoA[3]~output_o\);

-- Location: IOOBUF_X85_Y73_N9
\enderecoA[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|ROM|memROM~33_combout\,
	devoe => ww_devoe,
	o => \enderecoA[4]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\enderecoC[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	devoe => ww_devoe,
	o => \enderecoC[0]~output_o\);

-- Location: IOOBUF_X58_Y73_N9
\enderecoC[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	devoe => ww_devoe,
	o => \enderecoC[1]~output_o\);

-- Location: IOOBUF_X115_Y48_N2
\enderecoC[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	devoe => ww_devoe,
	o => \enderecoC[2]~output_o\);

-- Location: IOOBUF_X115_Y47_N16
\enderecoC[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	devoe => ww_devoe,
	o => \enderecoC[3]~output_o\);

-- Location: IOOBUF_X11_Y73_N23
\enderecoC[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	devoe => ww_devoe,
	o => \enderecoC[4]~output_o\);

-- Location: IOOBUF_X20_Y73_N23
\mux_bne~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \FD|mux_bne2|saida~0_combout\,
	devoe => ww_devoe,
	o => \mux_bne~output_o\);

-- Location: IOIBUF_X115_Y40_N8
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LCCOMB_X114_Y40_N24
\registradorClock|Q~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \registradorClock|Q~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \registradorClock|Q~feeder_combout\);

-- Location: IOIBUF_X115_Y42_N15
\KEY[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: FF_X114_Y40_N25
\registradorClock|Q\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \KEY[0]~input_o\,
	d => \registradorClock|Q~feeder_combout\,
	clrn => \KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \registradorClock|Q~q\);

-- Location: IOIBUF_X0_Y36_N15
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: FF_X1_Y36_N15
\detectorDescida|saidaQ\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	asdata => \registradorClock|Q~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \detectorDescida|saidaQ~q\);

-- Location: LCCOMB_X1_Y36_N14
\detectorDescida|saida\ : cycloneive_lcell_comb
-- Equation(s):
-- \detectorDescida|saida~combout\ = LCELL((!\registradorClock|Q~q\ & \detectorDescida|saidaQ~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \registradorClock|Q~q\,
	datac => \detectorDescida|saidaQ~q\,
	combout => \detectorDescida|saida~combout\);

-- Location: CLKCTRL_G0
\detectorDescida|saida~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \detectorDescida|saida~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \detectorDescida|saida~clkctrl_outclk\);

-- Location: LCCOMB_X46_Y44_N8
\FD|ROM|memROM~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~28_combout\ = (\FD|PC|data_s\(2) & (\FD|PC|data_s\(5) & (\FD|PC|data_s\(4) & \FD|PC|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(3),
	combout => \FD|ROM|memROM~28_combout\);

-- Location: LCCOMB_X46_Y44_N12
\FD|ROM|memROM~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~35_combout\ = (\FD|PC|data_s\(2) & (!\FD|PC|data_s\(4) & (\FD|PC|data_s\(5) $ (\FD|PC|data_s\(3))))) # (!\FD|PC|data_s\(2) & ((\FD|PC|data_s\(3) & (!\FD|PC|data_s\(5))) # (!\FD|PC|data_s\(3) & ((\FD|PC|data_s\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(3),
	combout => \FD|ROM|memROM~35_combout\);

-- Location: LCCOMB_X46_Y44_N22
\FD|ROM|memROM~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~36_combout\ = (!\FD|PC|data_s\(7) & ((\FD|PC|data_s\(6) & (\FD|ROM|memROM~28_combout\)) # (!\FD|PC|data_s\(6) & ((\FD|ROM|memROM~35_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datab => \FD|PC|data_s\(6),
	datac => \FD|ROM|memROM~28_combout\,
	datad => \FD|ROM|memROM~35_combout\,
	combout => \FD|ROM|memROM~36_combout\);

-- Location: LCCOMB_X52_Y41_N6
\UC|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal1~3_combout\ = (!\FD|PC|data_s\(5) & (\FD|PC|data_s\(4) & !\FD|PC|data_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(3),
	combout => \UC|Equal1~3_combout\);

-- Location: LCCOMB_X52_Y41_N28
\UC|Equal1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal1~12_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & (\FD|PC|data_s\(2) & \UC|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|PC|data_s\(7),
	datac => \FD|PC|data_s\(2),
	datad => \UC|Equal1~3_combout\,
	combout => \UC|Equal1~12_combout\);

-- Location: LCCOMB_X53_Y41_N2
\FD|Somador|saida[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[2]~0_combout\ = \FD|PC|data_s\(2) $ (VCC)
-- \FD|Somador|saida[2]~1\ = CARRY(\FD|PC|data_s\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datad => VCC,
	combout => \FD|Somador|saida[2]~0_combout\,
	cout => \FD|Somador|saida[2]~1\);

-- Location: LCCOMB_X53_Y41_N4
\FD|Somador|saida[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[3]~2_combout\ = (\FD|PC|data_s\(3) & (!\FD|Somador|saida[2]~1\)) # (!\FD|PC|data_s\(3) & ((\FD|Somador|saida[2]~1\) # (GND)))
-- \FD|Somador|saida[3]~3\ = CARRY((!\FD|Somador|saida[2]~1\) # (!\FD|PC|data_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(3),
	datad => VCC,
	cin => \FD|Somador|saida[2]~1\,
	combout => \FD|Somador|saida[3]~2_combout\,
	cout => \FD|Somador|saida[3]~3\);

-- Location: LCCOMB_X53_Y41_N6
\FD|Somador|saida[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[4]~4_combout\ = (\FD|PC|data_s\(4) & (\FD|Somador|saida[3]~3\ $ (GND))) # (!\FD|PC|data_s\(4) & (!\FD|Somador|saida[3]~3\ & VCC))
-- \FD|Somador|saida[4]~5\ = CARRY((\FD|PC|data_s\(4) & !\FD|Somador|saida[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(4),
	datad => VCC,
	cin => \FD|Somador|saida[3]~3\,
	combout => \FD|Somador|saida[4]~4_combout\,
	cout => \FD|Somador|saida[4]~5\);

-- Location: LCCOMB_X53_Y41_N8
\FD|Somador|saida[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[5]~6_combout\ = (\FD|PC|data_s\(5) & (!\FD|Somador|saida[4]~5\)) # (!\FD|PC|data_s\(5) & ((\FD|Somador|saida[4]~5\) # (GND)))
-- \FD|Somador|saida[5]~7\ = CARRY((!\FD|Somador|saida[4]~5\) # (!\FD|PC|data_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(5),
	datad => VCC,
	cin => \FD|Somador|saida[4]~5\,
	combout => \FD|Somador|saida[5]~6_combout\,
	cout => \FD|Somador|saida[5]~7\);

-- Location: LCCOMB_X52_Y41_N16
\FD|UCULA|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|Mux8~4_combout\ = (\FD|PC|data_s\(6) & (((!\FD|PC|data_s\(3)) # (!\FD|PC|data_s\(2))) # (!\FD|PC|data_s\(4)))) # (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(4) & (!\FD|PC|data_s\(2) & !\FD|PC|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(2),
	datad => \FD|PC|data_s\(3),
	combout => \FD|UCULA|Mux8~4_combout\);

-- Location: LCCOMB_X52_Y41_N10
\FD|UCULA|Mux8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|Mux8~8_combout\ = (\FD|PC|data_s\(7)) # ((\FD|PC|data_s\(5) & ((\FD|UCULA|Mux8~4_combout\))) # (!\FD|PC|data_s\(5) & (\FD|PC|data_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|UCULA|Mux8~4_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|PC|data_s\(5),
	combout => \FD|UCULA|Mux8~8_combout\);

-- Location: LCCOMB_X45_Y43_N26
\FD|ROM|memROM~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~38_combout\ = (!\FD|PC|data_s\(4) & (!\FD|PC|data_s\(3) & !\FD|PC|data_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(5),
	combout => \FD|ROM|memROM~38_combout\);

-- Location: LCCOMB_X45_Y42_N0
\FD|ROM|memROM~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~34_combout\ = (!\FD|PC|data_s\(7) & !\FD|PC|data_s\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(7),
	datad => \FD|PC|data_s\(6),
	combout => \FD|ROM|memROM~34_combout\);

-- Location: LCCOMB_X45_Y43_N12
\FD|ROM|memROM~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~39_combout\ = (\FD|PC|data_s\(4) & ((\FD|PC|data_s\(5) $ (\FD|PC|data_s\(3))) # (!\FD|PC|data_s\(2)))) # (!\FD|PC|data_s\(4) & ((\FD|PC|data_s\(3)) # ((\FD|PC|data_s\(5) & !\FD|PC|data_s\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(2),
	combout => \FD|ROM|memROM~39_combout\);

-- Location: LCCOMB_X45_Y43_N16
\FD|ROM|memROM~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~42_combout\ = (\FD|PC|data_s\(2) & ((\FD|PC|data_s\(5) $ (\FD|PC|data_s\(3))))) # (!\FD|PC|data_s\(2) & ((\FD|PC|data_s\(4)) # ((\FD|PC|data_s\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(2),
	combout => \FD|ROM|memROM~42_combout\);

-- Location: LCCOMB_X45_Y43_N22
\FD|ROM|memROM~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~41_combout\ = (\FD|PC|data_s\(4) & ((\FD|PC|data_s\(5) & (\FD|PC|data_s\(3) & !\FD|PC|data_s\(2))) # (!\FD|PC|data_s\(5) & ((\FD|PC|data_s\(2)))))) # (!\FD|PC|data_s\(4) & (\FD|PC|data_s\(5) & (\FD|PC|data_s\(3) $ (!\FD|PC|data_s\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(2),
	combout => \FD|ROM|memROM~41_combout\);

-- Location: LCCOMB_X45_Y43_N18
\FD|ROM|memROM~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~43_combout\ = (\FD|PC|data_s\(5) & ((\FD|PC|data_s\(4)) # ((\FD|PC|data_s\(3))))) # (!\FD|PC|data_s\(5) & (\FD|PC|data_s\(4) $ (((\FD|PC|data_s\(3)) # (\FD|PC|data_s\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(2),
	combout => \FD|ROM|memROM~43_combout\);

-- Location: LCCOMB_X45_Y43_N6
\UC|pontosDeControle~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle~87_combout\ = (\FD|ROM|memROM~39_combout\ & (\FD|ROM|memROM~41_combout\ & ((\FD|ROM|memROM~42_combout\) # (\FD|ROM|memROM~43_combout\)))) # (!\FD|ROM|memROM~39_combout\ & (!\FD|ROM|memROM~42_combout\ & (\FD|ROM|memROM~41_combout\ $ 
-- (\FD|ROM|memROM~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~39_combout\,
	datab => \FD|ROM|memROM~42_combout\,
	datac => \FD|ROM|memROM~41_combout\,
	datad => \FD|ROM|memROM~43_combout\,
	combout => \UC|pontosDeControle~87_combout\);

-- Location: LCCOMB_X45_Y43_N8
\UC|pontosDeControle[15]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[15]~88_combout\ = (!\UC|pontosDeControle\(1) & ((\FD|ROM|memROM~38_combout\) # ((!\UC|pontosDeControle~87_combout\) # (!\FD|ROM|memROM~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~38_combout\,
	datab => \FD|ROM|memROM~34_combout\,
	datac => \UC|pontosDeControle~87_combout\,
	datad => \UC|pontosDeControle\(1),
	combout => \UC|pontosDeControle[15]~88_combout\);

-- Location: LCCOMB_X52_Y41_N12
\UC|pontosDeControle[16]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[16]~24_combout\ = (!\FD|PC|data_s\(4) & \FD|PC|data_s\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(5),
	combout => \UC|pontosDeControle[16]~24_combout\);

-- Location: LCCOMB_X52_Y41_N30
\UC|pontosDeControle[16]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[16]~93_combout\ = (!\FD|PC|data_s\(3) & (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \UC|pontosDeControle[16]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(3),
	datab => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \UC|pontosDeControle[16]~24_combout\,
	combout => \UC|pontosDeControle[16]~93_combout\);

-- Location: LCCOMB_X45_Y42_N14
\UC|pontosDeControle[14]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[14]~33_combout\ = (\FD|PC|data_s\(4) & (((\FD|PC|data_s\(5)) # (!\FD|PC|data_s\(3))))) # (!\FD|PC|data_s\(4) & ((\FD|PC|data_s\(3)) # ((!\FD|PC|data_s\(2) & \FD|PC|data_s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(5),
	combout => \UC|pontosDeControle[14]~33_combout\);

-- Location: LCCOMB_X46_Y42_N18
\UC|pontosDeControle[14]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[14]~94_combout\ = (\FD|PC|data_s\(6)) # ((\FD|PC|data_s\(7)) # (\UC|pontosDeControle[14]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \UC|pontosDeControle[14]~33_combout\,
	combout => \UC|pontosDeControle[14]~94_combout\);

-- Location: LCCOMB_X45_Y43_N24
\FD|ROM|memROM~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~37_combout\ = (\FD|PC|data_s\(4) & (\FD|PC|data_s\(5) $ ((!\FD|PC|data_s\(3))))) # (!\FD|PC|data_s\(4) & ((\FD|PC|data_s\(3) & ((\FD|PC|data_s\(2)))) # (!\FD|PC|data_s\(3) & (\FD|PC|data_s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(2),
	combout => \FD|ROM|memROM~37_combout\);

-- Location: LCCOMB_X45_Y42_N26
\FD|ROM|memROM~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~58_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \FD|ROM|memROM~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~37_combout\,
	combout => \FD|ROM|memROM~58_combout\);

-- Location: LCCOMB_X46_Y44_N24
\FD|ROM|memROM~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~44_combout\ = (\FD|PC|data_s\(2) & ((\FD|PC|data_s\(5) & (\FD|PC|data_s\(4) & !\FD|PC|data_s\(3))) # (!\FD|PC|data_s\(5) & ((\FD|PC|data_s\(3)))))) # (!\FD|PC|data_s\(2) & (\FD|PC|data_s\(4) $ (((\FD|PC|data_s\(5)) # (\FD|PC|data_s\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(3),
	combout => \FD|ROM|memROM~44_combout\);

-- Location: LCCOMB_X46_Y44_N18
\FD|ROM|memROM~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~45_combout\ = (!\FD|PC|data_s\(7) & ((\FD|PC|data_s\(6) & (\FD|ROM|memROM~28_combout\)) # (!\FD|PC|data_s\(6) & ((!\FD|ROM|memROM~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datab => \FD|PC|data_s\(6),
	datac => \FD|ROM|memROM~28_combout\,
	datad => \FD|ROM|memROM~44_combout\,
	combout => \FD|ROM|memROM~45_combout\);

-- Location: LCCOMB_X52_Y41_N24
\FD|ROM|memROM~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~48_combout\ = (\FD|PC|data_s\(4) & ((\FD|PC|data_s\(3)) # (\FD|PC|data_s\(2) $ (\FD|PC|data_s\(5))))) # (!\FD|PC|data_s\(4) & (\FD|PC|data_s\(5) $ (((!\FD|PC|data_s\(2) & \FD|PC|data_s\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(5),
	datad => \FD|PC|data_s\(3),
	combout => \FD|ROM|memROM~48_combout\);

-- Location: LCCOMB_X52_Y41_N0
\FD|ROM|memROM~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~62_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \FD|ROM|memROM~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~48_combout\,
	combout => \FD|ROM|memROM~62_combout\);

-- Location: LCCOMB_X45_Y42_N12
\FD|ROM|memROM~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~47_combout\ = (\FD|PC|data_s\(4) & ((\FD|PC|data_s\(5) & ((\FD|PC|data_s\(3)))) # (!\FD|PC|data_s\(5) & (\FD|PC|data_s\(2))))) # (!\FD|PC|data_s\(4) & (\FD|PC|data_s\(2) & ((\FD|PC|data_s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(5),
	combout => \FD|ROM|memROM~47_combout\);

-- Location: LCCOMB_X45_Y42_N10
\FD|ROM|memROM~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~46_combout\ = (\FD|PC|data_s\(4) & (((!\FD|PC|data_s\(2) & \FD|PC|data_s\(5))) # (!\FD|PC|data_s\(3)))) # (!\FD|PC|data_s\(4) & ((\FD|PC|data_s\(3)) # ((\FD|PC|data_s\(2) & \FD|PC|data_s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(5),
	combout => \FD|ROM|memROM~46_combout\);

-- Location: LCCOMB_X45_Y42_N6
\FD|UCULA|Mux11~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|Mux11~9_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & (!\FD|ROM|memROM~47_combout\ & \FD|ROM|memROM~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|PC|data_s\(7),
	datac => \FD|ROM|memROM~47_combout\,
	datad => \FD|ROM|memROM~46_combout\,
	combout => \FD|UCULA|Mux11~9_combout\);

-- Location: LCCOMB_X45_Y42_N8
\FD|UCULA|Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|Mux10~0_combout\ = ((\FD|ROM|memROM~45_combout\) # ((\FD|ROM|memROM~62_combout\) # (!\FD|UCULA|Mux11~9_combout\))) # (!\FD|ROM|memROM~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~58_combout\,
	datab => \FD|ROM|memROM~45_combout\,
	datac => \FD|ROM|memROM~62_combout\,
	datad => \FD|UCULA|Mux11~9_combout\,
	combout => \FD|UCULA|Mux10~0_combout\);

-- Location: LCCOMB_X46_Y42_N16
\FD|UCULA|Mux10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|Mux10~1_combout\ = (\UC|pontosDeControle[15]~88_combout\ & (((!\UC|pontosDeControle[16]~93_combout\ & \FD|UCULA|Mux10~0_combout\)) # (!\UC|pontosDeControle[14]~94_combout\))) # (!\UC|pontosDeControle[15]~88_combout\ & 
-- ((\UC|pontosDeControle[16]~93_combout\) # ((\UC|pontosDeControle[14]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111000111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[16]~93_combout\,
	datab => \UC|pontosDeControle[15]~88_combout\,
	datac => \UC|pontosDeControle[14]~94_combout\,
	datad => \FD|UCULA|Mux10~0_combout\,
	combout => \FD|UCULA|Mux10~1_combout\);

-- Location: LCCOMB_X52_Y41_N20
\FD|UCULA|Mux11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|Mux11~10_combout\ = (\FD|PC|data_s\(4) & (((!\FD|PC|data_s\(5) & \FD|PC|data_s\(6))) # (!\FD|PC|data_s\(2)))) # (!\FD|PC|data_s\(4) & (((\FD|PC|data_s\(5)) # (\FD|PC|data_s\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(5),
	datad => \FD|PC|data_s\(6),
	combout => \FD|UCULA|Mux11~10_combout\);

-- Location: LCCOMB_X52_Y41_N14
\FD|UCULA|Mux11~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|Mux11~11_combout\ = (\FD|PC|data_s\(7)) # ((\FD|PC|data_s\(6) & ((\FD|UCULA|Mux11~10_combout\) # (!\FD|PC|data_s\(3)))) # (!\FD|PC|data_s\(6) & (\FD|UCULA|Mux11~10_combout\ & !\FD|PC|data_s\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|UCULA|Mux11~10_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|PC|data_s\(3),
	combout => \FD|UCULA|Mux11~11_combout\);

-- Location: LCCOMB_X45_Y43_N30
\FD|UCULA|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|Mux9~3_combout\ = (\FD|PC|data_s\(4) & (\FD|PC|data_s\(5) $ (((!\FD|PC|data_s\(3) & \FD|PC|data_s\(2)))))) # (!\FD|PC|data_s\(4) & ((\FD|PC|data_s\(5) & ((\FD|PC|data_s\(2)))) # (!\FD|PC|data_s\(5) & (\FD|PC|data_s\(3) & !\FD|PC|data_s\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(2),
	combout => \FD|UCULA|Mux9~3_combout\);

-- Location: LCCOMB_X46_Y42_N24
\FD|UCULA|Mux9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|Mux9~6_combout\ = (\FD|PC|data_s\(6)) # ((\FD|PC|data_s\(7)) # (\FD|UCULA|Mux9~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|UCULA|Mux9~3_combout\,
	combout => \FD|UCULA|Mux9~6_combout\);

-- Location: LCCOMB_X46_Y42_N20
\FD|ULA|Mux12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux12~3_combout\ = (\FD|UCULA|Mux9~6_combout\) # ((!\FD|UCULA|Mux10~1_combout\ & \FD|UCULA|Mux11~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux10~1_combout\,
	datac => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|UCULA|Mux9~6_combout\,
	combout => \FD|ULA|Mux12~3_combout\);

-- Location: LCCOMB_X46_Y42_N2
\FD|ULA|Mux12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux12~2_combout\ = (\FD|UCULA|Mux10~1_combout\ & ((!\FD|UCULA|Mux9~6_combout\) # (!\FD|UCULA|Mux11~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux10~1_combout\,
	datac => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|UCULA|Mux9~6_combout\,
	combout => \FD|ULA|Mux12~2_combout\);

-- Location: LCCOMB_X45_Y42_N18
\FD|ROM|memROM~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~68_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \FD|ROM|memROM~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~46_combout\,
	combout => \FD|ROM|memROM~68_combout\);

-- Location: LCCOMB_X46_Y44_N16
\UC|pontosDeControle~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle~18_combout\ = (\FD|PC|data_s\(4) & (\FD|PC|data_s\(3) & ((\FD|PC|data_s\(2)) # (!\FD|PC|data_s\(5))))) # (!\FD|PC|data_s\(4) & (((!\FD|PC|data_s\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(3),
	combout => \UC|pontosDeControle~18_combout\);

-- Location: LCCOMB_X46_Y44_N2
\UC|pontosDeControle~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle~92_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \UC|pontosDeControle~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \UC|pontosDeControle~18_combout\,
	combout => \UC|pontosDeControle~92_combout\);

-- Location: LCCOMB_X45_Y43_N10
\FD|ROM|memROM~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~55_combout\ = (\FD|PC|data_s\(3) & (\FD|PC|data_s\(5) & (\FD|PC|data_s\(4) $ (\FD|PC|data_s\(2))))) # (!\FD|PC|data_s\(3) & (\FD|PC|data_s\(2) & (\FD|PC|data_s\(4) $ (\FD|PC|data_s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(2),
	combout => \FD|ROM|memROM~55_combout\);

-- Location: LCCOMB_X45_Y44_N28
\FD|ROM|memROM~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~67_combout\ = (!\FD|PC|data_s\(6) & (\FD|ROM|memROM~55_combout\ & !\FD|PC|data_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|ROM|memROM~55_combout\,
	datac => \FD|PC|data_s\(7),
	combout => \FD|ROM|memROM~67_combout\);

-- Location: LCCOMB_X45_Y42_N24
\FD|ROM|memROM~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~49_combout\ = (\FD|PC|data_s\(3) & (\FD|PC|data_s\(2) & (\FD|PC|data_s\(4)))) # (!\FD|PC|data_s\(3) & ((\FD|PC|data_s\(4) $ (\FD|PC|data_s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(5),
	combout => \FD|ROM|memROM~49_combout\);

-- Location: LCCOMB_X45_Y42_N28
\FD|ROM|memROM~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~63_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \FD|ROM|memROM~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~49_combout\,
	combout => \FD|ROM|memROM~63_combout\);

-- Location: LCCOMB_X45_Y42_N22
\UC|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Mux1~0_combout\ = ((!\FD|ROM|memROM~46_combout\ & (!\FD|ROM|memROM~47_combout\ & !\FD|ROM|memROM~37_combout\))) # (!\FD|ROM|memROM~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~46_combout\,
	datab => \FD|ROM|memROM~47_combout\,
	datac => \FD|ROM|memROM~34_combout\,
	datad => \FD|ROM|memROM~37_combout\,
	combout => \UC|Mux1~0_combout\);

-- Location: LCCOMB_X45_Y42_N4
\UC|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Mux1~1_combout\ = (!\FD|ROM|memROM~62_combout\ & (!\FD|ROM|memROM~63_combout\ & (\UC|Mux1~0_combout\ & \FD|ROM|memROM~45_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~62_combout\,
	datab => \FD|ROM|memROM~63_combout\,
	datac => \UC|Mux1~0_combout\,
	datad => \FD|ROM|memROM~45_combout\,
	combout => \UC|Mux1~1_combout\);

-- Location: LCCOMB_X45_Y44_N12
\FD|ROM|memROM~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~59_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \FD|ROM|memROM~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~38_combout\,
	combout => \FD|ROM|memROM~59_combout\);

-- Location: LCCOMB_X45_Y44_N18
\UC|pontosDeControle~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle~91_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & !\FD|ROM|memROM~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~43_combout\,
	combout => \UC|pontosDeControle~91_combout\);

-- Location: LCCOMB_X45_Y44_N8
\FD|ROM|memROM~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~61_combout\ = (\FD|ROM|memROM~42_combout\) # ((\FD|PC|data_s\(7)) # (\FD|PC|data_s\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~42_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|PC|data_s\(6),
	combout => \FD|ROM|memROM~61_combout\);

-- Location: LCCOMB_X45_Y44_N6
\FD|ROM|memROM~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~60_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \FD|ROM|memROM~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~41_combout\,
	combout => \FD|ROM|memROM~60_combout\);

-- Location: LCCOMB_X45_Y44_N4
\UC|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Mux0~1_combout\ = (!\FD|ROM|memROM~59_combout\ & (!\UC|pontosDeControle~91_combout\ & (\FD|ROM|memROM~61_combout\ & !\FD|ROM|memROM~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~59_combout\,
	datab => \UC|pontosDeControle~91_combout\,
	datac => \FD|ROM|memROM~61_combout\,
	datad => \FD|ROM|memROM~60_combout\,
	combout => \UC|Mux0~1_combout\);

-- Location: LCCOMB_X45_Y43_N0
\FD|ROM|memROM~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~69_combout\ = (\FD|PC|data_s\(6) & (!\FD|PC|data_s\(2) & ((\FD|ROM|memROM~38_combout\)))) # (!\FD|PC|data_s\(6) & (((!\FD|ROM|memROM~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|ROM|memROM~39_combout\,
	datac => \FD|ROM|memROM~38_combout\,
	datad => \FD|PC|data_s\(6),
	combout => \FD|ROM|memROM~69_combout\);

-- Location: LCCOMB_X45_Y44_N24
\UC|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Mux0~0_combout\ = (\UC|Mux0~1_combout\ & ((\FD|PC|data_s\(7)) # (!\FD|ROM|memROM~69_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datab => \UC|Mux0~1_combout\,
	datad => \FD|ROM|memROM~69_combout\,
	combout => \UC|Mux0~0_combout\);

-- Location: LCCOMB_X45_Y44_N2
\FD|mux_Rd_Rt|saida[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Rd_Rt|saida[4]~4_combout\ = (\UC|pontosDeControle~95_combout\) # ((\FD|ROM|memROM~67_combout\ & (!\UC|Mux1~1_combout\ & \UC|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~95_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datac => \UC|Mux1~1_combout\,
	datad => \UC|Mux0~0_combout\,
	combout => \FD|mux_Rd_Rt|saida[4]~4_combout\);

-- Location: LCCOMB_X46_Y44_N4
\UC|pontosDeControle~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle~99_combout\ = (\FD|PC|data_s\(2) & ((\FD|PC|data_s\(4) $ (\FD|PC|data_s\(6))) # (!\FD|PC|data_s\(5)))) # (!\FD|PC|data_s\(2) & ((\FD|PC|data_s\(5) & ((\FD|PC|data_s\(6)) # (!\FD|PC|data_s\(4)))) # (!\FD|PC|data_s\(5) & 
-- (\FD|PC|data_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111010110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(6),
	combout => \UC|pontosDeControle~99_combout\);

-- Location: LCCOMB_X46_Y44_N14
\UC|pontosDeControle~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle~100_combout\ = (\FD|PC|data_s\(7)) # ((\UC|pontosDeControle~99_combout\) # (\FD|PC|data_s\(3) $ (\FD|PC|data_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(3),
	datab => \FD|PC|data_s\(7),
	datac => \UC|pontosDeControle~99_combout\,
	datad => \FD|PC|data_s\(5),
	combout => \UC|pontosDeControle~100_combout\);

-- Location: LCCOMB_X45_Y44_N10
\FD|ROM|memROM~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~40_combout\ = (!\FD|PC|data_s\(7) & \FD|ROM|memROM~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~69_combout\,
	combout => \FD|ROM|memROM~40_combout\);

-- Location: LCCOMB_X45_Y44_N0
\UC|pontosDeControle[4]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[4]~90_combout\ = (\UC|Mux0~1_combout\ & ((\FD|ROM|memROM~40_combout\ & (\UC|pontosDeControle~95_combout\)) # (!\FD|ROM|memROM~40_combout\ & ((!\UC|Mux1~1_combout\))))) # (!\UC|Mux0~1_combout\ & (\UC|pontosDeControle~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~95_combout\,
	datab => \UC|Mux0~1_combout\,
	datac => \UC|Mux1~1_combout\,
	datad => \FD|ROM|memROM~40_combout\,
	combout => \UC|pontosDeControle[4]~90_combout\);

-- Location: LCCOMB_X45_Y42_N2
\FD|ROM|memROM~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~52_combout\ = (\FD|PC|data_s\(2) & \FD|PC|data_s\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datac => \FD|PC|data_s\(3),
	combout => \FD|ROM|memROM~52_combout\);

-- Location: LCCOMB_X45_Y42_N20
\FD|ROM|memROM~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~53_combout\ = (\FD|ROM|memROM~34_combout\ & (!\FD|PC|data_s\(4) & (\FD|PC|data_s\(5) & \FD|ROM|memROM~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~34_combout\,
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(5),
	datad => \FD|ROM|memROM~52_combout\,
	combout => \FD|ROM|memROM~53_combout\);

-- Location: LCCOMB_X49_Y44_N12
\FD|mux_Rd_Rt|saida[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Rd_Rt|saida[2]~2_combout\ = (\UC|pontosDeControle~95_combout\) # ((\UC|pontosDeControle[4]~90_combout\ & ((\FD|ROM|memROM~67_combout\))) # (!\UC|pontosDeControle[4]~90_combout\ & (\FD|ROM|memROM~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[4]~90_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \UC|pontosDeControle~95_combout\,
	datad => \FD|ROM|memROM~67_combout\,
	combout => \FD|mux_Rd_Rt|saida[2]~2_combout\);

-- Location: LCCOMB_X52_Y41_N26
\FD|ROM|memROM~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~50_combout\ = (\FD|PC|data_s\(3) & ((\FD|PC|data_s\(5) & (!\FD|PC|data_s\(2))) # (!\FD|PC|data_s\(5) & ((!\FD|PC|data_s\(4)))))) # (!\FD|PC|data_s\(3) & (\FD|PC|data_s\(4) & ((\FD|PC|data_s\(5)) # (!\FD|PC|data_s\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(5),
	datad => \FD|PC|data_s\(3),
	combout => \FD|ROM|memROM~50_combout\);

-- Location: LCCOMB_X49_Y44_N2
\FD|ROM|memROM~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~64_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \FD|ROM|memROM~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|PC|data_s\(7),
	datac => \FD|ROM|memROM~50_combout\,
	combout => \FD|ROM|memROM~64_combout\);

-- Location: LCCOMB_X49_Y44_N26
\FD|mux_Rd_Rt|saida[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Rd_Rt|saida[1]~1_combout\ = (\UC|pontosDeControle~95_combout\) # ((\UC|pontosDeControle[4]~90_combout\ & (\FD|ROM|memROM~67_combout\)) # (!\UC|pontosDeControle[4]~90_combout\ & ((\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[4]~90_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datac => \UC|pontosDeControle~95_combout\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|mux_Rd_Rt|saida[1]~1_combout\);

-- Location: LCCOMB_X45_Y43_N28
\FD|ROM|memROM~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~51_combout\ = (\FD|PC|data_s\(5) & ((\FD|PC|data_s\(4) $ (!\FD|PC|data_s\(2))) # (!\FD|PC|data_s\(3)))) # (!\FD|PC|data_s\(5) & ((\FD|PC|data_s\(4)) # ((\FD|PC|data_s\(3)) # (\FD|PC|data_s\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(2),
	combout => \FD|ROM|memROM~51_combout\);

-- Location: LCCOMB_X45_Y43_N4
\FD|ROM|memROM~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~65_combout\ = (\FD|PC|data_s\(6)) # ((\FD|PC|data_s\(7)) # (\FD|ROM|memROM~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~51_combout\,
	combout => \FD|ROM|memROM~65_combout\);

-- Location: LCCOMB_X49_Y44_N8
\FD|mux_Rd_Rt|saida[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Rd_Rt|saida[0]~0_combout\ = (\UC|pontosDeControle~95_combout\) # ((\UC|pontosDeControle[4]~90_combout\ & (\FD|ROM|memROM~67_combout\)) # (!\UC|pontosDeControle[4]~90_combout\ & ((!\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[4]~90_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datac => \UC|pontosDeControle~95_combout\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|mux_Rd_Rt|saida[0]~0_combout\);

-- Location: LCCOMB_X45_Y42_N30
\FD|ROM|memROM~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~54_combout\ = ((\FD|PC|data_s\(4) & (\FD|PC|data_s\(5) & \FD|ROM|memROM~52_combout\))) # (!\FD|ROM|memROM~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~34_combout\,
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(5),
	datad => \FD|ROM|memROM~52_combout\,
	combout => \FD|ROM|memROM~54_combout\);

-- Location: LCCOMB_X49_Y44_N22
\FD|mux_Rd_Rt|saida[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Rd_Rt|saida[3]~3_combout\ = (\UC|pontosDeControle~95_combout\) # ((\UC|pontosDeControle[4]~90_combout\ & (\FD|ROM|memROM~68_combout\)) # (!\UC|pontosDeControle[4]~90_combout\ & ((!\FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[4]~90_combout\,
	datab => \FD|ROM|memROM~68_combout\,
	datac => \UC|pontosDeControle~95_combout\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|mux_Rd_Rt|saida[3]~3_combout\);

-- Location: LCCOMB_X59_Y46_N4
\FD|BR|bancoReg~1967\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1967_combout\ = (!\FD|mux_Rd_Rt|saida[2]~2_combout\ & (\FD|mux_Rd_Rt|saida[1]~1_combout\ & (!\FD|mux_Rd_Rt|saida[0]~0_combout\ & !\FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1967_combout\);

-- Location: LCCOMB_X58_Y46_N26
\FD|BR|bancoReg~1997\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1997_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1967_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1967_combout\,
	combout => \FD|BR|bancoReg~1997_combout\);

-- Location: FF_X53_Y47_N27
\FD|BR|bancoReg~107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~107_q\);

-- Location: LCCOMB_X59_Y46_N16
\FD|BR|bancoReg~1963\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1963_combout\ = (!\FD|mux_Rd_Rt|saida[2]~2_combout\ & (\FD|mux_Rd_Rt|saida[1]~1_combout\ & (!\FD|mux_Rd_Rt|saida[0]~0_combout\ & \FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1963_combout\);

-- Location: LCCOMB_X58_Y46_N22
\FD|BR|bancoReg~2009\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2009_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1963_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1963_combout\,
	combout => \FD|BR|bancoReg~2009_combout\);

-- Location: FF_X53_Y47_N13
\FD|BR|bancoReg~363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~363_q\);

-- Location: LCCOMB_X53_Y47_N12
\FD|BR|bancoReg~1950\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1950_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~107_q\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~363_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~107_q\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~363_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1950_combout\);

-- Location: LCCOMB_X59_Y46_N22
\FD|BR|bancoReg~1969\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1969_combout\ = (\FD|mux_Rd_Rt|saida[2]~2_combout\ & (\FD|mux_Rd_Rt|saida[1]~1_combout\ & (!\FD|mux_Rd_Rt|saida[0]~0_combout\ & \FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1969_combout\);

-- Location: LCCOMB_X58_Y46_N20
\FD|BR|bancoReg~2007\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2007_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1969_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1969_combout\,
	combout => \FD|BR|bancoReg~2007_combout\);

-- Location: FF_X56_Y43_N13
\FD|BR|bancoReg~491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~491_q\);

-- Location: LCCOMB_X59_Y46_N18
\FD|BR|bancoReg~1965\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1965_combout\ = (\FD|mux_Rd_Rt|saida[2]~2_combout\ & (\FD|mux_Rd_Rt|saida[1]~1_combout\ & (!\FD|mux_Rd_Rt|saida[0]~0_combout\ & !\FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1965_combout\);

-- Location: LCCOMB_X58_Y46_N8
\FD|BR|bancoReg~1995\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1995_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1965_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1965_combout\,
	combout => \FD|BR|bancoReg~1995_combout\);

-- Location: FF_X56_Y43_N23
\FD|BR|bancoReg~235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[5]~5_combout\,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~235_q\);

-- Location: LCCOMB_X56_Y43_N12
\FD|BR|bancoReg~1951\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1951_combout\ = (\FD|BR|bancoReg~1950_combout\ & (((\FD|BR|bancoReg~235_q\)) # (!\FD|ROM|memROM~53_combout\))) # (!\FD|BR|bancoReg~1950_combout\ & (\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~491_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1950_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~491_q\,
	datad => \FD|BR|bancoReg~235_q\,
	combout => \FD|BR|bancoReg~1951_combout\);

-- Location: LCCOMB_X59_Y46_N30
\FD|BR|bancoReg~1977\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1977_combout\ = (\FD|mux_Rd_Rt|saida[2]~2_combout\ & (!\FD|mux_Rd_Rt|saida[1]~1_combout\ & (!\FD|mux_Rd_Rt|saida[0]~0_combout\ & \FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1977_combout\);

-- Location: LCCOMB_X58_Y46_N16
\FD|BR|bancoReg~2003\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2003_combout\ = (\UC|pontosDeControle~100_combout\ & (\FD|BR|bancoReg~1977_combout\ & !\FD|mux_Rd_Rt|saida[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~100_combout\,
	datac => \FD|BR|bancoReg~1977_combout\,
	datad => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	combout => \FD|BR|bancoReg~2003_combout\);

-- Location: FF_X55_Y44_N23
\FD|BR|bancoReg~427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~427_q\);

-- Location: LCCOMB_X59_Y46_N28
\FD|BR|bancoReg~1975\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1975_combout\ = (!\FD|mux_Rd_Rt|saida[2]~2_combout\ & (!\FD|mux_Rd_Rt|saida[1]~1_combout\ & (!\FD|mux_Rd_Rt|saida[0]~0_combout\ & !\FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1975_combout\);

-- Location: LCCOMB_X58_Y46_N30
\FD|BR|bancoReg~2001\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2001_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1975_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1975_combout\,
	combout => \FD|BR|bancoReg~2001_combout\);

-- Location: FF_X53_Y51_N15
\FD|BR|bancoReg~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~43_q\);

-- Location: LCCOMB_X59_Y46_N24
\FD|BR|bancoReg~1971\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1971_combout\ = (!\FD|mux_Rd_Rt|saida[2]~2_combout\ & (!\FD|mux_Rd_Rt|saida[1]~1_combout\ & (!\FD|mux_Rd_Rt|saida[0]~0_combout\ & \FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1971_combout\);

-- Location: LCCOMB_X58_Y46_N2
\FD|BR|bancoReg~2005\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2005_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1971_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1971_combout\,
	combout => \FD|BR|bancoReg~2005_combout\);

-- Location: FF_X53_Y51_N5
\FD|BR|bancoReg~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~299_q\);

-- Location: LCCOMB_X53_Y51_N14
\FD|BR|bancoReg~1943\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1943_combout\ = (\FD|ROM|memROM~53_combout\ & (\FD|ROM|memROM~54_combout\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~43_q\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~299_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~43_q\,
	datad => \FD|BR|bancoReg~299_q\,
	combout => \FD|BR|bancoReg~1943_combout\);

-- Location: LCCOMB_X59_Y46_N26
\FD|BR|bancoReg~1973\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1973_combout\ = (\FD|mux_Rd_Rt|saida[2]~2_combout\ & (!\FD|mux_Rd_Rt|saida[1]~1_combout\ & (!\FD|mux_Rd_Rt|saida[0]~0_combout\ & !\FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1973_combout\);

-- Location: LCCOMB_X58_Y46_N28
\FD|BR|bancoReg~1999\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1999_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1973_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1973_combout\,
	combout => \FD|BR|bancoReg~1999_combout\);

-- Location: FF_X55_Y44_N25
\FD|BR|bancoReg~171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~171_q\);

-- Location: LCCOMB_X55_Y44_N24
\FD|BR|bancoReg~1944\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1944_combout\ = (\FD|BR|bancoReg~1943_combout\ & (((\FD|BR|bancoReg~171_q\) # (!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1943_combout\ & (\FD|BR|bancoReg~427_q\ & ((\FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~427_q\,
	datab => \FD|BR|bancoReg~1943_combout\,
	datac => \FD|BR|bancoReg~171_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1944_combout\);

-- Location: LCCOMB_X59_Y46_N10
\FD|BR|bancoReg~1991\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1991_combout\ = (!\FD|mux_Rd_Rt|saida[2]~2_combout\ & (\FD|mux_Rd_Rt|saida[1]~1_combout\ & (\FD|mux_Rd_Rt|saida[0]~0_combout\ & !\FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1991_combout\);

-- Location: LCCOMB_X59_Y48_N10
\FD|BR|bancoReg~1996\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1996_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1991_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1991_combout\,
	combout => \FD|BR|bancoReg~1996_combout\);

-- Location: FF_X57_Y46_N27
\FD|BR|bancoReg~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~139_q\);

-- Location: LCCOMB_X59_Y46_N12
\FD|BR|bancoReg~1993\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1993_combout\ = (\FD|mux_Rd_Rt|saida[2]~2_combout\ & (\FD|mux_Rd_Rt|saida[1]~1_combout\ & (\FD|mux_Rd_Rt|saida[0]~0_combout\ & \FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1993_combout\);

-- Location: LCCOMB_X59_Y46_N14
\FD|BR|bancoReg~2010\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2010_combout\ = (\FD|BR|bancoReg~1993_combout\ & (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & \UC|pontosDeControle~100_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1993_combout\,
	datac => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datad => \UC|pontosDeControle~100_combout\,
	combout => \FD|BR|bancoReg~2010_combout\);

-- Location: FF_X55_Y45_N15
\FD|BR|bancoReg~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~523_q\);

-- Location: LCCOMB_X59_Y48_N24
\FD|BR|bancoReg~1987\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1987_combout\ = (!\FD|mux_Rd_Rt|saida[2]~2_combout\ & (\FD|mux_Rd_Rt|saida[0]~0_combout\ & (\FD|mux_Rd_Rt|saida[1]~1_combout\ & \FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datac => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1987_combout\);

-- Location: LCCOMB_X59_Y48_N14
\FD|BR|bancoReg~2008\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2008_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1987_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1987_combout\,
	combout => \FD|BR|bancoReg~2008_combout\);

-- Location: FF_X55_Y45_N23
\FD|BR|bancoReg~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~395_q\);

-- Location: LCCOMB_X55_Y45_N22
\FD|BR|bancoReg~1945\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1945_combout\ = (\FD|ROM|memROM~54_combout\ & (((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~523_q\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~395_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~523_q\,
	datac => \FD|BR|bancoReg~395_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1945_combout\);

-- Location: LCCOMB_X59_Y46_N8
\FD|BR|bancoReg~1989\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1989_combout\ = (\FD|mux_Rd_Rt|saida[2]~2_combout\ & (\FD|mux_Rd_Rt|saida[1]~1_combout\ & (\FD|mux_Rd_Rt|saida[0]~0_combout\ & !\FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1989_combout\);

-- Location: LCCOMB_X59_Y48_N12
\FD|BR|bancoReg~1998\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1998_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1989_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1989_combout\,
	combout => \FD|BR|bancoReg~1998_combout\);

-- Location: FF_X57_Y46_N29
\FD|BR|bancoReg~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~267_q\);

-- Location: LCCOMB_X57_Y46_N28
\FD|BR|bancoReg~1946\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1946_combout\ = (\FD|BR|bancoReg~1945_combout\ & (((\FD|BR|bancoReg~267_q\) # (!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1945_combout\ & (\FD|BR|bancoReg~139_q\ & ((\FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~139_q\,
	datab => \FD|BR|bancoReg~1945_combout\,
	datac => \FD|BR|bancoReg~267_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1946_combout\);

-- Location: LCCOMB_X59_Y46_N6
\FD|BR|bancoReg~1985\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1985_combout\ = (\FD|mux_Rd_Rt|saida[2]~2_combout\ & (!\FD|mux_Rd_Rt|saida[1]~1_combout\ & (\FD|mux_Rd_Rt|saida[0]~0_combout\ & \FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1985_combout\);

-- Location: LCCOMB_X59_Y48_N28
\FD|BR|bancoReg~2006\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2006_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1985_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1985_combout\,
	combout => \FD|BR|bancoReg~2006_combout\);

-- Location: FF_X56_Y45_N17
\FD|BR|bancoReg~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~459_q\);

-- Location: LCCOMB_X59_Y46_N0
\FD|BR|bancoReg~1979\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1979_combout\ = (!\FD|mux_Rd_Rt|saida[2]~2_combout\ & (!\FD|mux_Rd_Rt|saida[1]~1_combout\ & (\FD|mux_Rd_Rt|saida[0]~0_combout\ & \FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1979_combout\);

-- Location: LCCOMB_X59_Y48_N26
\FD|BR|bancoReg~2004\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2004_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1979_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1979_combout\,
	combout => \FD|BR|bancoReg~2004_combout\);

-- Location: FF_X53_Y50_N23
\FD|BR|bancoReg~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~331_q\);

-- Location: LCCOMB_X53_Y50_N22
\FD|BR|bancoReg~1947\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1947_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~459_q\) # ((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & (((\FD|BR|bancoReg~331_q\ & !\FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~459_q\,
	datac => \FD|BR|bancoReg~331_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1947_combout\);

-- Location: LCCOMB_X59_Y46_N20
\FD|BR|bancoReg~1983\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1983_combout\ = (!\FD|mux_Rd_Rt|saida[2]~2_combout\ & (!\FD|mux_Rd_Rt|saida[1]~1_combout\ & (\FD|mux_Rd_Rt|saida[0]~0_combout\ & !\FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1983_combout\);

-- Location: LCCOMB_X59_Y48_N30
\FD|BR|bancoReg~2000\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2000_combout\ = (\UC|pontosDeControle~100_combout\ & (\FD|BR|bancoReg~1983_combout\ & !\FD|mux_Rd_Rt|saida[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|pontosDeControle~100_combout\,
	datac => \FD|BR|bancoReg~1983_combout\,
	datad => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	combout => \FD|BR|bancoReg~2000_combout\);

-- Location: FF_X53_Y50_N13
\FD|BR|bancoReg~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~75_q\);

-- Location: LCCOMB_X59_Y46_N2
\FD|BR|bancoReg~1981\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1981_combout\ = (\FD|mux_Rd_Rt|saida[2]~2_combout\ & (!\FD|mux_Rd_Rt|saida[1]~1_combout\ & (\FD|mux_Rd_Rt|saida[0]~0_combout\ & !\FD|mux_Rd_Rt|saida[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[2]~2_combout\,
	datab => \FD|mux_Rd_Rt|saida[1]~1_combout\,
	datac => \FD|mux_Rd_Rt|saida[0]~0_combout\,
	datad => \FD|mux_Rd_Rt|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~1981_combout\);

-- Location: LCCOMB_X59_Y48_N0
\FD|BR|bancoReg~2002\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2002_combout\ = (!\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1981_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1981_combout\,
	combout => \FD|BR|bancoReg~2002_combout\);

-- Location: FF_X55_Y48_N9
\FD|BR|bancoReg~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~203_q\);

-- Location: LCCOMB_X53_Y50_N12
\FD|BR|bancoReg~1948\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1948_combout\ = (\FD|BR|bancoReg~1947_combout\ & (((\FD|BR|bancoReg~203_q\)) # (!\FD|ROM|memROM~54_combout\))) # (!\FD|BR|bancoReg~1947_combout\ & (\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~75_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1947_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~75_q\,
	datad => \FD|BR|bancoReg~203_q\,
	combout => \FD|BR|bancoReg~1948_combout\);

-- Location: LCCOMB_X56_Y42_N20
\FD|BR|bancoReg~1949\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1949_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~1946_combout\)) # (!\FD|ROM|memROM~64_combout\ & 
-- ((\FD|BR|bancoReg~1948_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~1946_combout\,
	datac => \FD|BR|bancoReg~1948_combout\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1949_combout\);

-- Location: LCCOMB_X56_Y42_N22
\FD|BR|bancoReg~1952\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1952_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1949_combout\ & (\FD|BR|bancoReg~1951_combout\)) # (!\FD|BR|bancoReg~1949_combout\ & ((\FD|BR|bancoReg~1944_combout\))))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1951_combout\,
	datab => \FD|BR|bancoReg~1944_combout\,
	datac => \FD|ROM|memROM~65_combout\,
	datad => \FD|BR|bancoReg~1949_combout\,
	combout => \FD|BR|bancoReg~1952_combout\);

-- Location: LCCOMB_X53_Y42_N0
\FD|BR|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|Equal1~0_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~65_combout\ & (!\FD|ROM|memROM~64_combout\ & !\FD|ROM|memROM~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|ROM|memROM~64_combout\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|Equal1~0_combout\);

-- Location: LCCOMB_X56_Y42_N0
\FD|mux_Banco_Ula|saida[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[5]~30_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|ROM|memROM~68_combout\)) # (!\UC|pontosDeControle~92_combout\ & (((\FD|BR|bancoReg~1952_combout\ & !\FD|BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~68_combout\,
	datab => \UC|pontosDeControle~92_combout\,
	datac => \FD|BR|bancoReg~1952_combout\,
	datad => \FD|BR|Equal1~0_combout\,
	combout => \FD|mux_Banco_Ula|saida[5]~30_combout\);

-- Location: LCCOMB_X45_Y42_N16
\FD|ROM|memROM~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~66_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \FD|ROM|memROM~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~47_combout\,
	combout => \FD|ROM|memROM~66_combout\);

-- Location: LCCOMB_X46_Y42_N6
\FD|ULA|Mux12~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux12~4_combout\ = (!\FD|UCULA|Mux10~1_combout\ & !\FD|UCULA|Mux9~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux10~1_combout\,
	datad => \FD|UCULA|Mux9~6_combout\,
	combout => \FD|ULA|Mux12~4_combout\);

-- Location: LCCOMB_X52_Y41_N8
\UC|pontosDeControle[7]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[7]~52_combout\ = (\FD|PC|data_s\(5) & (\FD|PC|data_s\(4) & \FD|PC|data_s\(3))) # (!\FD|PC|data_s\(5) & (!\FD|PC|data_s\(4) & !\FD|PC|data_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(3),
	combout => \UC|pontosDeControle[7]~52_combout\);

-- Location: LCCOMB_X52_Y41_N2
\UC|pontosDeControle[7]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[7]~96_combout\ = (!\FD|PC|data_s\(7) & (\UC|pontosDeControle[7]~52_combout\ & (\FD|PC|data_s\(2) & !\FD|PC|data_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datab => \UC|pontosDeControle[7]~52_combout\,
	datac => \FD|PC|data_s\(2),
	datad => \FD|PC|data_s\(6),
	combout => \UC|pontosDeControle[7]~96_combout\);

-- Location: LCCOMB_X46_Y48_N2
\FD|BR|bancoReg~1000feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1000feeder_combout\ = \FD|mux_lui|saida[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[2]~2_combout\,
	combout => \FD|BR|bancoReg~1000feeder_combout\);

-- Location: LCCOMB_X58_Y46_N14
\FD|BR|bancoReg~1970\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1970_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1969_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1969_combout\,
	combout => \FD|BR|bancoReg~1970_combout\);

-- Location: FF_X46_Y48_N3
\FD|BR|bancoReg~1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~1000feeder_combout\,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1000_q\);

-- Location: LCCOMB_X59_Y48_N16
\FD|BR|bancoReg~1994\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1994_combout\ = (\UC|pontosDeControle~100_combout\ & (\FD|BR|bancoReg~1993_combout\ & \FD|mux_Rd_Rt|saida[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|pontosDeControle~100_combout\,
	datac => \FD|BR|bancoReg~1993_combout\,
	datad => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	combout => \FD|BR|bancoReg~1994_combout\);

-- Location: FF_X50_Y49_N11
\FD|BR|bancoReg~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1032_q\);

-- Location: LCCOMB_X58_Y46_N24
\FD|BR|bancoReg~1964\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1964_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1963_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1963_combout\,
	combout => \FD|BR|bancoReg~1964_combout\);

-- Location: FF_X48_Y51_N21
\FD|BR|bancoReg~872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~872_q\);

-- Location: LCCOMB_X49_Y51_N18
\FD|BR|bancoReg~904feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~904feeder_combout\ = \FD|mux_lui|saida[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[2]~2_combout\,
	combout => \FD|BR|bancoReg~904feeder_combout\);

-- Location: LCCOMB_X59_Y48_N18
\FD|BR|bancoReg~1988\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1988_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1987_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1987_combout\,
	combout => \FD|BR|bancoReg~1988_combout\);

-- Location: FF_X49_Y51_N19
\FD|BR|bancoReg~904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~904feeder_combout\,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~904_q\);

-- Location: LCCOMB_X48_Y51_N20
\FD|BR|bancoReg~1114\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1114_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~36_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~904_q\))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~872_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~872_q\,
	datad => \FD|BR|bancoReg~904_q\,
	combout => \FD|BR|bancoReg~1114_combout\);

-- Location: LCCOMB_X50_Y49_N10
\FD|BR|bancoReg~1115\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1115_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1114_combout\ & ((\FD|BR|bancoReg~1032_q\))) # (!\FD|BR|bancoReg~1114_combout\ & (\FD|BR|bancoReg~1000_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1000_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~1032_q\,
	datad => \FD|BR|bancoReg~1114_combout\,
	combout => \FD|BR|bancoReg~1115_combout\);

-- Location: LCCOMB_X58_Y46_N12
\FD|BR|bancoReg~1976\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1976_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1975_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1975_combout\,
	combout => \FD|BR|bancoReg~1976_combout\);

-- Location: FF_X43_Y47_N11
\FD|BR|bancoReg~552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~552_q\);

-- Location: LCCOMB_X59_Y48_N20
\FD|BR|bancoReg~1984\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1984_combout\ = (\UC|pontosDeControle~100_combout\ & (\FD|BR|bancoReg~1983_combout\ & \FD|mux_Rd_Rt|saida[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|pontosDeControle~100_combout\,
	datac => \FD|BR|bancoReg~1983_combout\,
	datad => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	combout => \FD|BR|bancoReg~1984_combout\);

-- Location: FF_X46_Y47_N1
\FD|BR|bancoReg~584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~584_q\);

-- Location: LCCOMB_X43_Y47_N10
\FD|BR|bancoReg~1109\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1109_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~584_q\)))) # (!\FD|ROM|memROM~36_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~552_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~552_q\,
	datad => \FD|BR|bancoReg~584_q\,
	combout => \FD|BR|bancoReg~1109_combout\);

-- Location: LCCOMB_X59_Y48_N2
\FD|BR|bancoReg~1982\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1982_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1981_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1981_combout\,
	combout => \FD|BR|bancoReg~1982_combout\);

-- Location: FF_X45_Y47_N3
\FD|BR|bancoReg~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~712_q\);

-- Location: LCCOMB_X58_Y46_N18
\FD|BR|bancoReg~1974\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1974_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1973_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1973_combout\,
	combout => \FD|BR|bancoReg~1974_combout\);

-- Location: FF_X45_Y47_N17
\FD|BR|bancoReg~680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~680_q\);

-- Location: LCCOMB_X45_Y47_N2
\FD|BR|bancoReg~1110\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1110_combout\ = (\FD|BR|bancoReg~1109_combout\ & (((\FD|BR|bancoReg~712_q\)) # (!\FD|ROM|memROM~32_combout\))) # (!\FD|BR|bancoReg~1109_combout\ & (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~680_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1109_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~712_q\,
	datad => \FD|BR|bancoReg~680_q\,
	combout => \FD|BR|bancoReg~1110_combout\);

-- Location: LCCOMB_X46_Y44_N30
\FD|ROM|memROM~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~57_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \FD|ROM|memROM~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~29_combout\,
	combout => \FD|ROM|memROM~57_combout\);

-- Location: LCCOMB_X58_Y46_N6
\FD|BR|bancoReg~1978\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1978_combout\ = (\UC|pontosDeControle~100_combout\ & (\FD|BR|bancoReg~1977_combout\ & \FD|mux_Rd_Rt|saida[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~100_combout\,
	datac => \FD|BR|bancoReg~1977_combout\,
	datad => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	combout => \FD|BR|bancoReg~1978_combout\);

-- Location: FF_X47_Y47_N21
\FD|BR|bancoReg~936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~936_q\);

-- Location: LCCOMB_X59_Y48_N22
\FD|BR|bancoReg~1986\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1986_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1985_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1985_combout\,
	combout => \FD|BR|bancoReg~1986_combout\);

-- Location: FF_X46_Y47_N11
\FD|BR|bancoReg~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~968_q\);

-- Location: LCCOMB_X58_Y46_N0
\FD|BR|bancoReg~1972\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1972_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1971_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1971_combout\,
	combout => \FD|BR|bancoReg~1972_combout\);

-- Location: FF_X47_Y47_N31
\FD|BR|bancoReg~808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~808_q\);

-- Location: LCCOMB_X59_Y48_N8
\FD|BR|bancoReg~1980\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1980_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1979_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1979_combout\,
	combout => \FD|BR|bancoReg~1980_combout\);

-- Location: FF_X46_Y46_N21
\FD|BR|bancoReg~840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~840_q\);

-- Location: LCCOMB_X47_Y47_N30
\FD|BR|bancoReg~1111\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1111_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~36_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~840_q\))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~808_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~808_q\,
	datad => \FD|BR|bancoReg~840_q\,
	combout => \FD|BR|bancoReg~1111_combout\);

-- Location: LCCOMB_X46_Y47_N10
\FD|BR|bancoReg~1112\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1112_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1111_combout\ & ((\FD|BR|bancoReg~968_q\))) # (!\FD|BR|bancoReg~1111_combout\ & (\FD|BR|bancoReg~936_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~936_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~968_q\,
	datad => \FD|BR|bancoReg~1111_combout\,
	combout => \FD|BR|bancoReg~1112_combout\);

-- Location: LCCOMB_X50_Y49_N16
\FD|BR|bancoReg~1113\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1113_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~57_combout\ & ((\FD|BR|bancoReg~1112_combout\))) # (!\FD|ROM|memROM~57_combout\ & (\FD|BR|bancoReg~1110_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1110_combout\,
	datab => \FD|ROM|memROM~57_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1112_combout\,
	combout => \FD|BR|bancoReg~1113_combout\);

-- Location: LCCOMB_X46_Y48_N16
\FD|BR|bancoReg~744feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~744feeder_combout\ = \FD|mux_lui|saida[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[2]~2_combout\,
	combout => \FD|BR|bancoReg~744feeder_combout\);

-- Location: LCCOMB_X58_Y46_N10
\FD|BR|bancoReg~1966\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1966_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1965_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1965_combout\,
	combout => \FD|BR|bancoReg~1966_combout\);

-- Location: FF_X46_Y48_N17
\FD|BR|bancoReg~744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~744feeder_combout\,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~744_q\);

-- Location: LCCOMB_X59_Y48_N4
\FD|BR|bancoReg~1990\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1990_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1989_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1989_combout\,
	combout => \FD|BR|bancoReg~1990_combout\);

-- Location: FF_X50_Y49_N7
\FD|BR|bancoReg~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~776_q\);

-- Location: LCCOMB_X58_Y46_N4
\FD|BR|bancoReg~1968\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1968_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1967_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1967_combout\,
	combout => \FD|BR|bancoReg~1968_combout\);

-- Location: FF_X47_Y46_N17
\FD|BR|bancoReg~616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~616_q\);

-- Location: LCCOMB_X59_Y48_N6
\FD|BR|bancoReg~1992\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1992_combout\ = (\FD|mux_Rd_Rt|saida[4]~4_combout\ & (\UC|pontosDeControle~100_combout\ & \FD|BR|bancoReg~1991_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_Rd_Rt|saida[4]~4_combout\,
	datac => \UC|pontosDeControle~100_combout\,
	datad => \FD|BR|bancoReg~1991_combout\,
	combout => \FD|BR|bancoReg~1992_combout\);

-- Location: FF_X49_Y50_N27
\FD|BR|bancoReg~648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~648_q\);

-- Location: LCCOMB_X47_Y46_N16
\FD|BR|bancoReg~1107\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1107_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~648_q\)))) # (!\FD|ROM|memROM~36_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~616_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~616_q\,
	datad => \FD|BR|bancoReg~648_q\,
	combout => \FD|BR|bancoReg~1107_combout\);

-- Location: LCCOMB_X50_Y49_N6
\FD|BR|bancoReg~1108\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1108_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1107_combout\ & ((\FD|BR|bancoReg~776_q\))) # (!\FD|BR|bancoReg~1107_combout\ & (\FD|BR|bancoReg~744_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~744_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~776_q\,
	datad => \FD|BR|bancoReg~1107_combout\,
	combout => \FD|BR|bancoReg~1108_combout\);

-- Location: LCCOMB_X50_Y49_N20
\FD|BR|saidaA[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[2]~3_combout\ = (\FD|BR|bancoReg~1113_combout\ & (\FD|BR|bancoReg~1115_combout\)) # (!\FD|BR|bancoReg~1113_combout\ & ((\FD|BR|bancoReg~1108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1115_combout\,
	datab => \FD|BR|bancoReg~1113_combout\,
	datad => \FD|BR|bancoReg~1108_combout\,
	combout => \FD|BR|saidaA[2]~3_combout\);

-- Location: FF_X53_Y49_N9
\FD|BR|bancoReg~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~328_q\);

-- Location: FF_X52_Y45_N1
\FD|BR|bancoReg~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~72_q\);

-- Location: FF_X53_Y51_N13
\FD|BR|bancoReg~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~296_q\);

-- Location: FF_X53_Y51_N7
\FD|BR|bancoReg~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~40_q\);

-- Location: LCCOMB_X53_Y51_N6
\FD|BR|bancoReg~1105\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1105_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~296_q\) # ((\FD|ROM|memROM~36_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~40_q\ & !\FD|ROM|memROM~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~296_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~40_q\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|bancoReg~1105_combout\);

-- Location: LCCOMB_X52_Y45_N0
\FD|BR|bancoReg~1106\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1106_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1105_combout\ & (\FD|BR|bancoReg~328_q\)) # (!\FD|BR|bancoReg~1105_combout\ & ((\FD|BR|bancoReg~72_q\))))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~328_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~72_q\,
	datad => \FD|BR|bancoReg~1105_combout\,
	combout => \FD|BR|bancoReg~1106_combout\);

-- Location: LCCOMB_X52_Y44_N6
\FD|BR|bancoReg~2021\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2021_combout\ = !\FD|mux_lui|saida[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[2]~2_combout\,
	combout => \FD|BR|bancoReg~2021_combout\);

-- Location: FF_X52_Y44_N7
\FD|BR|bancoReg~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2021_combout\,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~456_q\);

-- Location: FF_X58_Y47_N1
\FD|BR|bancoReg~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~200_q\);

-- Location: FF_X57_Y43_N11
\FD|BR|bancoReg~168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~168_q\);

-- Location: LCCOMB_X57_Y43_N24
\FD|BR|bancoReg~2020\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2020_combout\ = !\FD|mux_lui|saida[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[2]~2_combout\,
	combout => \FD|BR|bancoReg~2020_combout\);

-- Location: FF_X57_Y43_N25
\FD|BR|bancoReg~424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2020_combout\,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~424_q\);

-- Location: LCCOMB_X58_Y47_N10
\FD|BR|bancoReg~1103\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1103_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~36_combout\) # (!\FD|BR|bancoReg~424_q\)))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~168_q\ & (!\FD|ROM|memROM~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~168_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|ROM|memROM~36_combout\,
	datad => \FD|BR|bancoReg~424_q\,
	combout => \FD|BR|bancoReg~1103_combout\);

-- Location: LCCOMB_X58_Y47_N0
\FD|BR|bancoReg~1104\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1104_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1103_combout\ & (!\FD|BR|bancoReg~456_q\)) # (!\FD|BR|bancoReg~1103_combout\ & ((\FD|BR|bancoReg~200_q\))))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~456_q\,
	datac => \FD|BR|bancoReg~200_q\,
	datad => \FD|BR|bancoReg~1103_combout\,
	combout => \FD|BR|bancoReg~1104_combout\);

-- Location: LCCOMB_X50_Y49_N28
\FD|BR|saidaA[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[2]~2_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1104_combout\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1106_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~1104_combout\,
	combout => \FD|BR|saidaA[2]~2_combout\);

-- Location: LCCOMB_X50_Y49_N30
\FD|BR|saidaA[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[2]~4_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|saidaA[2]~3_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (!\FD|BR|Equal0~0_combout\ & ((\FD|BR|saidaA[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|BR|saidaA[2]~3_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|saidaA[2]~2_combout\,
	combout => \FD|BR|saidaA[2]~4_combout\);

-- Location: LCCOMB_X55_Y49_N16
\FD|BR|bancoReg~2022\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2022_combout\ = !\FD|mux_lui|saida[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[1]~1_combout\,
	combout => \FD|BR|bancoReg~2022_combout\);

-- Location: FF_X55_Y49_N17
\FD|BR|bancoReg~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2022_combout\,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~327_q\);

-- Location: FF_X55_Y49_N27
\FD|BR|bancoReg~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~295_q\);

-- Location: LCCOMB_X55_Y49_N26
\FD|BR|bancoReg~1202\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1202_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~295_q\))) # (!\FD|ROM|memROM~65_combout\ & (!\FD|BR|bancoReg~327_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~327_q\,
	datac => \FD|BR|bancoReg~295_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1202_combout\);

-- Location: FF_X55_Y41_N17
\FD|BR|bancoReg~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~391_q\);

-- Location: LCCOMB_X55_Y41_N10
\FD|BR|bancoReg~2027\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2027_combout\ = !\FD|mux_lui|saida[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[1]~1_combout\,
	combout => \FD|BR|bancoReg~2027_combout\);

-- Location: FF_X55_Y41_N11
\FD|BR|bancoReg~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2027_combout\,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~359_q\);

-- Location: LCCOMB_X55_Y41_N16
\FD|BR|bancoReg~1203\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1203_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1202_combout\ & ((!\FD|BR|bancoReg~359_q\))) # (!\FD|BR|bancoReg~1202_combout\ & (\FD|BR|bancoReg~391_q\)))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~1202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1202_combout\,
	datac => \FD|BR|bancoReg~391_q\,
	datad => \FD|BR|bancoReg~359_q\,
	combout => \FD|BR|bancoReg~1203_combout\);

-- Location: FF_X54_Y44_N25
\FD|BR|bancoReg~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~519_q\);

-- Location: LCCOMB_X54_Y44_N0
\FD|BR|bancoReg~2023\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2023_combout\ = !\FD|mux_lui|saida[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[1]~1_combout\,
	combout => \FD|BR|bancoReg~2023_combout\);

-- Location: FF_X54_Y44_N1
\FD|BR|bancoReg~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2023_combout\,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~455_q\);

-- Location: LCCOMB_X54_Y44_N24
\FD|BR|bancoReg~1200\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1200_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\) # ((\FD|BR|bancoReg~519_q\)))) # (!\FD|ROM|memROM~64_combout\ & (!\FD|ROM|memROM~65_combout\ & ((!\FD|BR|bancoReg~455_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~519_q\,
	datad => \FD|BR|bancoReg~455_q\,
	combout => \FD|BR|bancoReg~1200_combout\);

-- Location: FF_X54_Y47_N3
\FD|BR|bancoReg~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~487_q\);

-- Location: FF_X54_Y47_N11
\FD|BR|bancoReg~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~423_q\);

-- Location: LCCOMB_X54_Y47_N2
\FD|BR|bancoReg~1201\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1201_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1200_combout\ & (\FD|BR|bancoReg~487_q\)) # (!\FD|BR|bancoReg~1200_combout\ & ((\FD|BR|bancoReg~423_q\))))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~1200_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~1200_combout\,
	datac => \FD|BR|bancoReg~487_q\,
	datad => \FD|BR|bancoReg~423_q\,
	combout => \FD|BR|bancoReg~1201_combout\);

-- Location: LCCOMB_X54_Y47_N12
\FD|BR|bancoReg~1204\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1204_combout\ = (\FD|ROM|memROM~54_combout\ & (((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1201_combout\))) # (!\FD|ROM|memROM~53_combout\ & 
-- (\FD|BR|bancoReg~1203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1203_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|ROM|memROM~53_combout\,
	datad => \FD|BR|bancoReg~1201_combout\,
	combout => \FD|BR|bancoReg~1204_combout\);

-- Location: FF_X53_Y45_N9
\FD|BR|bancoReg~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~39_q\);

-- Location: FF_X54_Y45_N27
\FD|BR|bancoReg~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~71_q\);

-- Location: LCCOMB_X53_Y45_N8
\FD|BR|bancoReg~1198\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1198_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~39_q\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~71_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~39_q\,
	datad => \FD|BR|bancoReg~71_q\,
	combout => \FD|BR|bancoReg~1198_combout\);

-- Location: FF_X53_Y42_N3
\FD|BR|bancoReg~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~103_q\);

-- Location: LCCOMB_X54_Y48_N28
\FD|BR|bancoReg~135feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~135feeder_combout\ = \FD|mux_lui|saida[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[1]~1_combout\,
	combout => \FD|BR|bancoReg~135feeder_combout\);

-- Location: FF_X54_Y48_N29
\FD|BR|bancoReg~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~135feeder_combout\,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~135_q\);

-- Location: LCCOMB_X53_Y42_N2
\FD|BR|bancoReg~1199\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1199_combout\ = (\FD|BR|bancoReg~1198_combout\ & (((\FD|BR|bancoReg~103_q\)) # (!\FD|ROM|memROM~64_combout\))) # (!\FD|BR|bancoReg~1198_combout\ & (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~135_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1198_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~103_q\,
	datad => \FD|BR|bancoReg~135_q\,
	combout => \FD|BR|bancoReg~1199_combout\);

-- Location: FF_X58_Y47_N13
\FD|BR|bancoReg~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~199_q\);

-- Location: LCCOMB_X58_Y47_N28
\FD|BR|bancoReg~2028\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2028_combout\ = !\FD|mux_lui|saida[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[1]~1_combout\,
	combout => \FD|BR|bancoReg~2028_combout\);

-- Location: FF_X58_Y47_N29
\FD|BR|bancoReg~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2028_combout\,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~263_q\);

-- Location: LCCOMB_X58_Y47_N12
\FD|BR|bancoReg~1205\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1205_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\) # ((!\FD|BR|bancoReg~263_q\)))) # (!\FD|ROM|memROM~64_combout\ & (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~199_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~199_q\,
	datad => \FD|BR|bancoReg~263_q\,
	combout => \FD|BR|bancoReg~1205_combout\);

-- Location: FF_X57_Y47_N5
\FD|BR|bancoReg~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~167_q\);

-- Location: LCCOMB_X57_Y47_N16
\FD|BR|bancoReg~2029\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2029_combout\ = !\FD|mux_lui|saida[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[1]~1_combout\,
	combout => \FD|BR|bancoReg~2029_combout\);

-- Location: FF_X57_Y47_N17
\FD|BR|bancoReg~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2029_combout\,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~231_q\);

-- Location: LCCOMB_X57_Y47_N4
\FD|BR|bancoReg~1206\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1206_combout\ = (\FD|BR|bancoReg~1205_combout\ & (((!\FD|BR|bancoReg~231_q\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1205_combout\ & (\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~167_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1205_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~167_q\,
	datad => \FD|BR|bancoReg~231_q\,
	combout => \FD|BR|bancoReg~1206_combout\);

-- Location: LCCOMB_X54_Y47_N6
\FD|BR|bancoReg~1207\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1207_combout\ = (\FD|BR|bancoReg~1204_combout\ & (((\FD|BR|bancoReg~1206_combout\)) # (!\FD|ROM|memROM~54_combout\))) # (!\FD|BR|bancoReg~1204_combout\ & (\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~1199_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1204_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~1199_combout\,
	datad => \FD|BR|bancoReg~1206_combout\,
	combout => \FD|BR|bancoReg~1207_combout\);

-- Location: LCCOMB_X54_Y42_N0
\FD|mux_Banco_Ula|saida[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[1]~1_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|ROM|memROM~62_combout\)))) # (!\UC|pontosDeControle~92_combout\ & (!\FD|BR|Equal1~0_combout\ & ((\FD|BR|bancoReg~1207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datab => \FD|ROM|memROM~62_combout\,
	datac => \UC|pontosDeControle~92_combout\,
	datad => \FD|BR|bancoReg~1207_combout\,
	combout => \FD|mux_Banco_Ula|saida[1]~1_combout\);

-- Location: LCCOMB_X53_Y47_N14
\FD|BR|bancoReg~133feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~133feeder_combout\ = \FD|mux_lui|saida[31]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[31]~47_combout\,
	combout => \FD|BR|bancoReg~133feeder_combout\);

-- Location: FF_X53_Y47_N15
\FD|BR|bancoReg~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~133feeder_combout\,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~133_q\);

-- Location: FF_X53_Y43_N17
\FD|BR|bancoReg~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~261_q\);

-- Location: FF_X53_Y47_N17
\FD|BR|bancoReg~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~389_q\);

-- Location: FF_X54_Y43_N1
\FD|BR|bancoReg~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~517_q\);

-- Location: LCCOMB_X53_Y47_N16
\FD|BR|bancoReg~1235\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1235_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~517_q\))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~389_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~389_q\,
	datad => \FD|BR|bancoReg~517_q\,
	combout => \FD|BR|bancoReg~1235_combout\);

-- Location: LCCOMB_X53_Y43_N16
\FD|BR|bancoReg~1236\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1236_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1235_combout\ & ((\FD|BR|bancoReg~261_q\))) # (!\FD|BR|bancoReg~1235_combout\ & (\FD|BR|bancoReg~133_q\)))) # (!\FD|ROM|memROM~54_combout\ & 
-- (((\FD|BR|bancoReg~1235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~133_q\,
	datac => \FD|BR|bancoReg~261_q\,
	datad => \FD|BR|bancoReg~1235_combout\,
	combout => \FD|BR|bancoReg~1236_combout\);

-- Location: FF_X55_Y45_N19
\FD|BR|bancoReg~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~549_q\);

-- Location: FF_X55_Y45_N21
\FD|BR|bancoReg~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~421_q\);

-- Location: LCCOMB_X54_Y48_N14
\FD|BR|bancoReg~165feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~165feeder_combout\ = \FD|mux_lui|saida[31]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[31]~47_combout\,
	combout => \FD|BR|bancoReg~165feeder_combout\);

-- Location: FF_X54_Y48_N15
\FD|BR|bancoReg~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~165feeder_combout\,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~165_q\);

-- Location: LCCOMB_X55_Y45_N20
\FD|BR|bancoReg~1228\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1228_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~165_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~421_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~421_q\,
	datad => \FD|BR|bancoReg~165_q\,
	combout => \FD|BR|bancoReg~1228_combout\);

-- Location: FF_X55_Y48_N19
\FD|BR|bancoReg~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~293_q\);

-- Location: LCCOMB_X55_Y48_N18
\FD|BR|bancoReg~1229\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1229_combout\ = (\FD|BR|bancoReg~1228_combout\ & (((\FD|BR|bancoReg~293_q\) # (!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1228_combout\ & (\FD|BR|bancoReg~549_q\ & ((\FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~549_q\,
	datab => \FD|BR|bancoReg~1228_combout\,
	datac => \FD|BR|bancoReg~293_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1229_combout\);

-- Location: FF_X52_Y48_N3
\FD|BR|bancoReg~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~325_q\);

-- Location: FF_X57_Y48_N19
\FD|BR|bancoReg~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~453_q\);

-- Location: LCCOMB_X57_Y48_N18
\FD|BR|bancoReg~1230\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1230_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|BR|bancoReg~453_q\) # (\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~325_q\ & ((!\FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~325_q\,
	datac => \FD|BR|bancoReg~453_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1230_combout\);

-- Location: FF_X55_Y44_N19
\FD|BR|bancoReg~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~197_q\);

-- Location: FF_X56_Y44_N9
\FD|BR|bancoReg~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~69_q\);

-- Location: LCCOMB_X56_Y44_N8
\FD|BR|bancoReg~1231\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1231_combout\ = (\FD|BR|bancoReg~1230_combout\ & ((\FD|BR|bancoReg~197_q\) # ((!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1230_combout\ & (((\FD|BR|bancoReg~69_q\ & \FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1230_combout\,
	datab => \FD|BR|bancoReg~197_q\,
	datac => \FD|BR|bancoReg~69_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1231_combout\);

-- Location: FF_X55_Y48_N29
\FD|BR|bancoReg~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~229_q\);

-- Location: FF_X50_Y45_N1
\FD|BR|bancoReg~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~485_q\);

-- Location: FF_X50_Y45_N19
\FD|BR|bancoReg~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~101_q\);

-- Location: FF_X54_Y45_N25
\FD|BR|bancoReg~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~357_q\);

-- Location: LCCOMB_X50_Y45_N18
\FD|BR|bancoReg~1232\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1232_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~101_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~357_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~101_q\,
	datad => \FD|BR|bancoReg~357_q\,
	combout => \FD|BR|bancoReg~1232_combout\);

-- Location: LCCOMB_X50_Y45_N0
\FD|BR|bancoReg~1233\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1233_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1232_combout\ & (\FD|BR|bancoReg~229_q\)) # (!\FD|BR|bancoReg~1232_combout\ & ((\FD|BR|bancoReg~485_q\))))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1232_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~229_q\,
	datac => \FD|BR|bancoReg~485_q\,
	datad => \FD|BR|bancoReg~1232_combout\,
	combout => \FD|BR|bancoReg~1233_combout\);

-- Location: LCCOMB_X50_Y45_N28
\FD|BR|bancoReg~1234\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1234_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~1231_combout\)) # (!\FD|ROM|memROM~65_combout\ & 
-- ((\FD|BR|bancoReg~1233_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1231_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|ROM|memROM~65_combout\,
	datad => \FD|BR|bancoReg~1233_combout\,
	combout => \FD|BR|bancoReg~1234_combout\);

-- Location: LCCOMB_X50_Y45_N30
\FD|BR|bancoReg~1237\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1237_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1234_combout\ & (\FD|BR|bancoReg~1236_combout\)) # (!\FD|BR|bancoReg~1234_combout\ & ((\FD|BR|bancoReg~1229_combout\))))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1234_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1236_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~1229_combout\,
	datad => \FD|BR|bancoReg~1234_combout\,
	combout => \FD|BR|bancoReg~1237_combout\);

-- Location: LCCOMB_X45_Y43_N2
\UC|pontosDeControle~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle~72_combout\ = (\FD|PC|data_s\(4) & (!\FD|PC|data_s\(5) & (\FD|PC|data_s\(3) & \FD|PC|data_s\(2)))) # (!\FD|PC|data_s\(4) & (\FD|PC|data_s\(5) & (!\FD|PC|data_s\(3) & !\FD|PC|data_s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(3),
	datad => \FD|PC|data_s\(2),
	combout => \UC|pontosDeControle~72_combout\);

-- Location: LCCOMB_X45_Y44_N22
\UC|pontosDeControle~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle~98_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \UC|pontosDeControle~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \UC|pontosDeControle~72_combout\,
	combout => \UC|pontosDeControle~98_combout\);

-- Location: LCCOMB_X45_Y44_N30
\FD|extensor|estendeSinal_OUT[16]\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|extensor|estendeSinal_OUT\(16) = (!\UC|pontosDeControle~98_combout\ & (\FD|ROM|memROM~55_combout\ & (!\FD|PC|data_s\(7) & !\FD|PC|data_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~98_combout\,
	datab => \FD|ROM|memROM~55_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|PC|data_s\(6),
	combout => \FD|extensor|estendeSinal_OUT\(16));

-- Location: LCCOMB_X50_Y45_N16
\FD|mux_Banco_Ula|saida[31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[31]~4_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|extensor|estendeSinal_OUT\(16))))) # (!\UC|pontosDeControle~92_combout\ & (\FD|BR|bancoReg~1237_combout\ & ((!\FD|BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1237_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datac => \FD|BR|Equal1~0_combout\,
	datad => \UC|pontosDeControle~92_combout\,
	combout => \FD|mux_Banco_Ula|saida[31]~4_combout\);

-- Location: FF_X56_Y41_N15
\FD|BR|bancoReg~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~448_q\);

-- Location: FF_X56_Y41_N17
\FD|BR|bancoReg~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~480_q\);

-- Location: LCCOMB_X56_Y41_N16
\FD|BR|bancoReg~1387\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1387_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~448_q\) # ((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & (((\FD|BR|bancoReg~480_q\ & !\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~448_q\,
	datac => \FD|BR|bancoReg~480_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1387_combout\);

-- Location: FF_X58_Y45_N23
\FD|BR|bancoReg~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~512_q\);

-- Location: FF_X52_Y42_N3
\FD|BR|bancoReg~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[26]~37_combout\,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~544_q\);

-- Location: LCCOMB_X58_Y45_N22
\FD|BR|bancoReg~1388\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1388_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1387_combout\ & (\FD|BR|bancoReg~512_q\)) # (!\FD|BR|bancoReg~1387_combout\ & ((\FD|BR|bancoReg~544_q\))))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~1387_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1387_combout\,
	datac => \FD|BR|bancoReg~512_q\,
	datad => \FD|BR|bancoReg~544_q\,
	combout => \FD|BR|bancoReg~1388_combout\);

-- Location: FF_X56_Y47_N25
\FD|BR|bancoReg~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~64_q\);

-- Location: FF_X57_Y45_N25
\FD|BR|bancoReg~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~128_q\);

-- Location: FF_X52_Y45_N5
\FD|BR|bancoReg~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~96_q\);

-- Location: FF_X52_Y45_N31
\FD|BR|bancoReg~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~160_q\);

-- Location: LCCOMB_X52_Y45_N30
\FD|BR|bancoReg~1389\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1389_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|BR|bancoReg~160_q\) # (\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~96_q\ & ((!\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~96_q\,
	datac => \FD|BR|bancoReg~160_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1389_combout\);

-- Location: LCCOMB_X57_Y45_N24
\FD|BR|bancoReg~1390\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1390_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1389_combout\ & ((\FD|BR|bancoReg~128_q\))) # (!\FD|BR|bancoReg~1389_combout\ & (\FD|BR|bancoReg~64_q\)))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1389_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~64_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~128_q\,
	datad => \FD|BR|bancoReg~1389_combout\,
	combout => \FD|BR|bancoReg~1390_combout\);

-- Location: FF_X57_Y49_N15
\FD|BR|bancoReg~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~320_q\);

-- Location: FF_X57_Y45_N7
\FD|BR|bancoReg~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~384_q\);

-- Location: FF_X58_Y48_N7
\FD|BR|bancoReg~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~416_q\);

-- Location: FF_X58_Y48_N13
\FD|BR|bancoReg~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~352_q\);

-- Location: LCCOMB_X58_Y48_N6
\FD|BR|bancoReg~1391\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1391_combout\ = (\FD|ROM|memROM~65_combout\ & (\FD|ROM|memROM~64_combout\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~416_q\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~352_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~416_q\,
	datad => \FD|BR|bancoReg~352_q\,
	combout => \FD|BR|bancoReg~1391_combout\);

-- Location: LCCOMB_X57_Y45_N6
\FD|BR|bancoReg~1392\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1392_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1391_combout\ & ((\FD|BR|bancoReg~384_q\))) # (!\FD|BR|bancoReg~1391_combout\ & (\FD|BR|bancoReg~320_q\)))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~320_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~384_q\,
	datad => \FD|BR|bancoReg~1391_combout\,
	combout => \FD|BR|bancoReg~1392_combout\);

-- Location: LCCOMB_X52_Y44_N4
\FD|BR|bancoReg~1393\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1393_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~1390_combout\)) # (!\FD|ROM|memROM~54_combout\ & 
-- ((\FD|BR|bancoReg~1392_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1390_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|ROM|memROM~54_combout\,
	datad => \FD|BR|bancoReg~1392_combout\,
	combout => \FD|BR|bancoReg~1393_combout\);

-- Location: FF_X56_Y48_N15
\FD|BR|bancoReg~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~224_q\);

-- Location: FF_X57_Y49_N29
\FD|BR|bancoReg~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~192_q\);

-- Location: LCCOMB_X56_Y48_N14
\FD|BR|bancoReg~1394\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1394_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\) # ((\FD|BR|bancoReg~192_q\)))) # (!\FD|ROM|memROM~65_combout\ & (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~224_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~224_q\,
	datad => \FD|BR|bancoReg~192_q\,
	combout => \FD|BR|bancoReg~1394_combout\);

-- Location: FF_X53_Y48_N19
\FD|BR|bancoReg~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~256_q\);

-- Location: LCCOMB_X53_Y48_N18
\FD|BR|bancoReg~1395\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1395_combout\ = (\FD|BR|bancoReg~1394_combout\ & (((\FD|BR|bancoReg~256_q\) # (!\FD|ROM|memROM~64_combout\)))) # (!\FD|BR|bancoReg~1394_combout\ & (\FD|BR|bancoReg~288_q\ & ((\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1394_combout\,
	datab => \FD|BR|bancoReg~288_q\,
	datac => \FD|BR|bancoReg~256_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1395_combout\);

-- Location: LCCOMB_X52_Y44_N30
\FD|BR|bancoReg~1396\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1396_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1393_combout\ & ((\FD|BR|bancoReg~1395_combout\))) # (!\FD|BR|bancoReg~1393_combout\ & (\FD|BR|bancoReg~1388_combout\)))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1393_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1388_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~1393_combout\,
	datad => \FD|BR|bancoReg~1395_combout\,
	combout => \FD|BR|bancoReg~1396_combout\);

-- Location: LCCOMB_X52_Y44_N24
\FD|mux_Banco_Ula|saida[26]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[26]~9_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|extensor|estendeSinal_OUT\(16))))) # (!\UC|pontosDeControle~92_combout\ & (!\FD|BR|Equal1~0_combout\ & (\FD|BR|bancoReg~1396_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datab => \UC|pontosDeControle~92_combout\,
	datac => \FD|BR|bancoReg~1396_combout\,
	datad => \FD|extensor|estendeSinal_OUT\(16),
	combout => \FD|mux_Banco_Ula|saida[26]~9_combout\);

-- Location: FF_X53_Y48_N21
\FD|BR|bancoReg~255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~255_q\);

-- Location: FF_X57_Y50_N17
\FD|BR|bancoReg~511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~511_q\);

-- Location: FF_X57_Y45_N13
\FD|BR|bancoReg~127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~127_q\);

-- Location: FF_X57_Y45_N19
\FD|BR|bancoReg~383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~383_q\);

-- Location: LCCOMB_X57_Y45_N12
\FD|BR|bancoReg~1424\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1424_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~127_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~383_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~127_q\,
	datad => \FD|BR|bancoReg~383_q\,
	combout => \FD|BR|bancoReg~1424_combout\);

-- Location: LCCOMB_X57_Y50_N16
\FD|BR|bancoReg~1425\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1425_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1424_combout\ & (\FD|BR|bancoReg~255_q\)) # (!\FD|BR|bancoReg~1424_combout\ & ((\FD|BR|bancoReg~511_q\))))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~255_q\,
	datac => \FD|BR|bancoReg~511_q\,
	datad => \FD|BR|bancoReg~1424_combout\,
	combout => \FD|BR|bancoReg~1425_combout\);

-- Location: FF_X53_Y46_N5
\FD|BR|bancoReg~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~287_q\);

-- Location: FF_X55_Y46_N25
\FD|BR|bancoReg~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~159_q\);

-- Location: FF_X55_Y45_N1
\FD|BR|bancoReg~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~415_q\);

-- Location: FF_X52_Y42_N7
\FD|BR|bancoReg~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~543_q\);

-- Location: LCCOMB_X55_Y45_N0
\FD|BR|bancoReg~1419\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1419_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~543_q\))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~415_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~415_q\,
	datad => \FD|BR|bancoReg~543_q\,
	combout => \FD|BR|bancoReg~1419_combout\);

-- Location: LCCOMB_X55_Y46_N24
\FD|BR|bancoReg~1420\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1420_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1419_combout\ & (\FD|BR|bancoReg~287_q\)) # (!\FD|BR|bancoReg~1419_combout\ & ((\FD|BR|bancoReg~159_q\))))) # (!\FD|ROM|memROM~54_combout\ & 
-- (((\FD|BR|bancoReg~1419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~287_q\,
	datac => \FD|BR|bancoReg~159_q\,
	datad => \FD|BR|bancoReg~1419_combout\,
	combout => \FD|BR|bancoReg~1420_combout\);

-- Location: FF_X50_Y45_N25
\FD|BR|bancoReg~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~479_q\);

-- Location: FF_X53_Y50_N29
\FD|BR|bancoReg~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~351_q\);

-- Location: LCCOMB_X50_Y45_N24
\FD|BR|bancoReg~1421\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1421_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~479_q\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~351_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~479_q\,
	datad => \FD|BR|bancoReg~351_q\,
	combout => \FD|BR|bancoReg~1421_combout\);

-- Location: FF_X50_Y45_N15
\FD|BR|bancoReg~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~95_q\);

-- Location: FF_X53_Y46_N19
\FD|BR|bancoReg~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~223_q\);

-- Location: LCCOMB_X50_Y45_N14
\FD|BR|bancoReg~1422\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1422_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1421_combout\ & ((\FD|BR|bancoReg~223_q\))) # (!\FD|BR|bancoReg~1421_combout\ & (\FD|BR|bancoReg~95_q\)))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~1421_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~1421_combout\,
	datac => \FD|BR|bancoReg~95_q\,
	datad => \FD|BR|bancoReg~223_q\,
	combout => \FD|BR|bancoReg~1422_combout\);

-- Location: LCCOMB_X50_Y45_N2
\FD|BR|bancoReg~1423\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1423_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~1420_combout\)) # (!\FD|ROM|memROM~64_combout\ & 
-- ((\FD|BR|bancoReg~1422_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~1420_combout\,
	datac => \FD|BR|bancoReg~1422_combout\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1423_combout\);

-- Location: FF_X53_Y44_N15
\FD|BR|bancoReg~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~63_q\);

-- Location: LCCOMB_X53_Y44_N12
\FD|BR|bancoReg~319feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~319feeder_combout\ = \FD|mux_lui|saida[25]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[25]~35_combout\,
	combout => \FD|BR|bancoReg~319feeder_combout\);

-- Location: FF_X53_Y44_N13
\FD|BR|bancoReg~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~319feeder_combout\,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~319_q\);

-- Location: LCCOMB_X53_Y44_N14
\FD|BR|bancoReg~1417\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1417_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~63_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~319_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~63_q\,
	datad => \FD|BR|bancoReg~319_q\,
	combout => \FD|BR|bancoReg~1417_combout\);

-- Location: FF_X55_Y44_N3
\FD|BR|bancoReg~447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~447_q\);

-- Location: FF_X55_Y44_N1
\FD|BR|bancoReg~191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~191_q\);

-- Location: LCCOMB_X55_Y44_N2
\FD|BR|bancoReg~1418\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1418_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1417_combout\ & ((\FD|BR|bancoReg~191_q\))) # (!\FD|BR|bancoReg~1417_combout\ & (\FD|BR|bancoReg~447_q\)))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~1417_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~1417_combout\,
	datac => \FD|BR|bancoReg~447_q\,
	datad => \FD|BR|bancoReg~191_q\,
	combout => \FD|BR|bancoReg~1418_combout\);

-- Location: LCCOMB_X50_Y45_N12
\FD|BR|bancoReg~1426\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1426_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1423_combout\ & (\FD|BR|bancoReg~1425_combout\)) # (!\FD|BR|bancoReg~1423_combout\ & ((\FD|BR|bancoReg~1418_combout\))))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1423_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~1425_combout\,
	datac => \FD|BR|bancoReg~1423_combout\,
	datad => \FD|BR|bancoReg~1418_combout\,
	combout => \FD|BR|bancoReg~1426_combout\);

-- Location: LCCOMB_X50_Y45_N22
\FD|mux_Banco_Ula|saida[25]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[25]~10_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|extensor|estendeSinal_OUT\(16))) # (!\UC|pontosDeControle~92_combout\ & (((!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~92_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1426_combout\,
	combout => \FD|mux_Banco_Ula|saida[25]~10_combout\);

-- Location: FF_X56_Y47_N11
\FD|BR|bancoReg~190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~190_q\);

-- Location: FF_X55_Y48_N31
\FD|BR|bancoReg~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~222_q\);

-- Location: FF_X54_Y46_N15
\FD|BR|bancoReg~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~286_q\);

-- Location: LCCOMB_X54_Y46_N14
\FD|BR|bancoReg~1454\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1454_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|BR|bancoReg~286_q\) # (\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~222_q\ & ((!\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~222_q\,
	datac => \FD|BR|bancoReg~286_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1454_combout\);

-- Location: FF_X54_Y46_N13
\FD|BR|bancoReg~254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~254_q\);

-- Location: LCCOMB_X54_Y46_N12
\FD|BR|bancoReg~1455\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1455_combout\ = (\FD|BR|bancoReg~1454_combout\ & (((\FD|BR|bancoReg~254_q\) # (!\FD|ROM|memROM~65_combout\)))) # (!\FD|BR|bancoReg~1454_combout\ & (\FD|BR|bancoReg~190_q\ & ((\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~190_q\,
	datab => \FD|BR|bancoReg~1454_combout\,
	datac => \FD|BR|bancoReg~254_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1455_combout\);

-- Location: FF_X52_Y42_N9
\FD|BR|bancoReg~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~478_q\);

-- Location: FF_X52_Y42_N19
\FD|BR|bancoReg~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[24]~33_combout\,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~542_q\);

-- Location: LCCOMB_X52_Y42_N8
\FD|BR|bancoReg~1449\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1449_combout\ = (\FD|ROM|memROM~65_combout\ & (\FD|ROM|memROM~64_combout\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~542_q\))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~478_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~478_q\,
	datad => \FD|BR|bancoReg~542_q\,
	combout => \FD|BR|bancoReg~1449_combout\);

-- Location: FF_X56_Y42_N27
\FD|BR|bancoReg~510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~510_q\);

-- Location: FF_X56_Y46_N21
\FD|BR|bancoReg~446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~446_q\);

-- Location: LCCOMB_X56_Y42_N26
\FD|BR|bancoReg~1450\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1450_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1449_combout\ & (\FD|BR|bancoReg~510_q\)) # (!\FD|BR|bancoReg~1449_combout\ & ((\FD|BR|bancoReg~446_q\))))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~1449_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~1449_combout\,
	datac => \FD|BR|bancoReg~510_q\,
	datad => \FD|BR|bancoReg~446_q\,
	combout => \FD|BR|bancoReg~1450_combout\);

-- Location: FF_X56_Y46_N3
\FD|BR|bancoReg~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~414_q\);

-- Location: FF_X53_Y47_N31
\FD|BR|bancoReg~382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~382_q\);

-- Location: FF_X55_Y49_N15
\FD|BR|bancoReg~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~350_q\);

-- Location: FF_X55_Y49_N21
\FD|BR|bancoReg~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~318_q\);

-- Location: LCCOMB_X55_Y49_N14
\FD|BR|bancoReg~1451\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1451_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~318_q\))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~350_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~350_q\,
	datad => \FD|BR|bancoReg~318_q\,
	combout => \FD|BR|bancoReg~1451_combout\);

-- Location: LCCOMB_X53_Y47_N30
\FD|BR|bancoReg~1452\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1452_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1451_combout\ & ((\FD|BR|bancoReg~382_q\))) # (!\FD|BR|bancoReg~1451_combout\ & (\FD|BR|bancoReg~414_q\)))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~414_q\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~382_q\,
	datad => \FD|BR|bancoReg~1451_combout\,
	combout => \FD|BR|bancoReg~1452_combout\);

-- Location: LCCOMB_X52_Y43_N26
\FD|BR|bancoReg~1453\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1453_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1450_combout\) # ((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & (((\FD|BR|bancoReg~1452_combout\ & !\FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1450_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~1452_combout\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1453_combout\);

-- Location: FF_X52_Y45_N9
\FD|BR|bancoReg~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~158_q\);

-- Location: FF_X52_Y43_N17
\FD|BR|bancoReg~126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~126_q\);

-- Location: FF_X53_Y45_N23
\FD|BR|bancoReg~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~62_q\);

-- Location: FF_X53_Y45_N17
\FD|BR|bancoReg~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~94_q\);

-- Location: LCCOMB_X53_Y45_N16
\FD|BR|bancoReg~1447\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1447_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~62_q\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~94_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~62_q\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~94_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1447_combout\);

-- Location: LCCOMB_X52_Y43_N16
\FD|BR|bancoReg~1448\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1448_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1447_combout\ & ((\FD|BR|bancoReg~126_q\))) # (!\FD|BR|bancoReg~1447_combout\ & (\FD|BR|bancoReg~158_q\)))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~158_q\,
	datac => \FD|BR|bancoReg~126_q\,
	datad => \FD|BR|bancoReg~1447_combout\,
	combout => \FD|BR|bancoReg~1448_combout\);

-- Location: LCCOMB_X52_Y43_N28
\FD|BR|bancoReg~1456\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1456_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1453_combout\ & (\FD|BR|bancoReg~1455_combout\)) # (!\FD|BR|bancoReg~1453_combout\ & ((\FD|BR|bancoReg~1448_combout\))))) # (!\FD|ROM|memROM~54_combout\ & 
-- (((\FD|BR|bancoReg~1453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1455_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~1453_combout\,
	datad => \FD|BR|bancoReg~1448_combout\,
	combout => \FD|BR|bancoReg~1456_combout\);

-- Location: LCCOMB_X48_Y41_N24
\FD|mux_Banco_Ula|saida[24]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[24]~11_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|extensor|estendeSinal_OUT\(16))))) # (!\UC|pontosDeControle~92_combout\ & (\FD|BR|bancoReg~1456_combout\ & ((!\FD|BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1456_combout\,
	datab => \UC|pontosDeControle~92_combout\,
	datac => \FD|extensor|estendeSinal_OUT\(16),
	datad => \FD|BR|Equal1~0_combout\,
	combout => \FD|mux_Banco_Ula|saida[24]~11_combout\);

-- Location: FF_X57_Y48_N9
\FD|BR|bancoReg~184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~184_q\);

-- Location: FF_X63_Y48_N9
\FD|BR|bancoReg~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~216_q\);

-- Location: LCCOMB_X57_Y48_N8
\FD|BR|bancoReg~1630\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1630_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~184_q\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~216_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~184_q\,
	datad => \FD|BR|bancoReg~216_q\,
	combout => \FD|BR|bancoReg~1630_combout\);

-- Location: FF_X54_Y42_N23
\FD|BR|bancoReg~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~280_q\);

-- Location: FF_X54_Y42_N17
\FD|BR|bancoReg~248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~248_q\);

-- Location: LCCOMB_X54_Y42_N22
\FD|BR|bancoReg~1631\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1631_combout\ = (\FD|BR|bancoReg~1630_combout\ & (((\FD|BR|bancoReg~248_q\)) # (!\FD|ROM|memROM~64_combout\))) # (!\FD|BR|bancoReg~1630_combout\ & (\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~280_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1630_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~280_q\,
	datad => \FD|BR|bancoReg~248_q\,
	combout => \FD|BR|bancoReg~1631_combout\);

-- Location: FF_X58_Y48_N29
\FD|BR|bancoReg~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~408_q\);

-- Location: FF_X58_Y48_N3
\FD|BR|bancoReg~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~344_q\);

-- Location: LCCOMB_X58_Y48_N28
\FD|BR|bancoReg~1627\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1627_combout\ = (\FD|ROM|memROM~65_combout\ & (\FD|ROM|memROM~64_combout\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~408_q\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~344_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~408_q\,
	datad => \FD|BR|bancoReg~344_q\,
	combout => \FD|BR|bancoReg~1627_combout\);

-- Location: LCCOMB_X52_Y48_N8
\FD|BR|bancoReg~312feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~312feeder_combout\ = \FD|mux_lui|saida[18]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[18]~21_combout\,
	combout => \FD|BR|bancoReg~312feeder_combout\);

-- Location: FF_X52_Y48_N9
\FD|BR|bancoReg~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~312feeder_combout\,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~312_q\);

-- Location: FF_X54_Y43_N15
\FD|BR|bancoReg~376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~376_q\);

-- Location: LCCOMB_X54_Y43_N14
\FD|BR|bancoReg~1628\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1628_combout\ = (\FD|BR|bancoReg~1627_combout\ & (((\FD|BR|bancoReg~376_q\) # (!\FD|ROM|memROM~65_combout\)))) # (!\FD|BR|bancoReg~1627_combout\ & (\FD|BR|bancoReg~312_q\ & ((\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1627_combout\,
	datab => \FD|BR|bancoReg~312_q\,
	datac => \FD|BR|bancoReg~376_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1628_combout\);

-- Location: FF_X53_Y45_N15
\FD|BR|bancoReg~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~56_q\);

-- Location: FF_X52_Y43_N31
\FD|BR|bancoReg~120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~120_q\);

-- Location: FF_X53_Y45_N1
\FD|BR|bancoReg~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~88_q\);

-- Location: LCCOMB_X55_Y46_N8
\FD|BR|bancoReg~1625\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1625_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\) # ((\FD|BR|bancoReg~152_q\)))) # (!\FD|ROM|memROM~64_combout\ & (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~88_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~152_q\,
	datad => \FD|BR|bancoReg~88_q\,
	combout => \FD|BR|bancoReg~1625_combout\);

-- Location: LCCOMB_X52_Y43_N30
\FD|BR|bancoReg~1626\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1626_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1625_combout\ & ((\FD|BR|bancoReg~120_q\))) # (!\FD|BR|bancoReg~1625_combout\ & (\FD|BR|bancoReg~56_q\)))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~56_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~120_q\,
	datad => \FD|BR|bancoReg~1625_combout\,
	combout => \FD|BR|bancoReg~1626_combout\);

-- Location: LCCOMB_X52_Y43_N0
\FD|BR|bancoReg~1629\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1629_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1626_combout\))) # (!\FD|ROM|memROM~54_combout\ & 
-- (\FD|BR|bancoReg~1628_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1628_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~1626_combout\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1629_combout\);

-- Location: LCCOMB_X57_Y44_N14
\FD|BR|bancoReg~472feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~472feeder_combout\ = \FD|mux_lui|saida[18]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[18]~21_combout\,
	combout => \FD|BR|bancoReg~472feeder_combout\);

-- Location: FF_X57_Y44_N15
\FD|BR|bancoReg~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~472feeder_combout\,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~472_q\);

-- Location: FF_X57_Y48_N29
\FD|BR|bancoReg~440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~440_q\);

-- Location: LCCOMB_X57_Y48_N28
\FD|BR|bancoReg~1623\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1623_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|BR|bancoReg~440_q\) # (\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~472_q\ & ((!\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~472_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~440_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1623_combout\);

-- Location: FF_X58_Y45_N21
\FD|BR|bancoReg~504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~504_q\);

-- Location: FF_X58_Y45_N1
\FD|BR|bancoReg~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~536_q\);

-- Location: LCCOMB_X58_Y45_N20
\FD|BR|bancoReg~1624\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1624_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1623_combout\ & (\FD|BR|bancoReg~504_q\)) # (!\FD|BR|bancoReg~1623_combout\ & ((\FD|BR|bancoReg~536_q\))))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~1623_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1623_combout\,
	datac => \FD|BR|bancoReg~504_q\,
	datad => \FD|BR|bancoReg~536_q\,
	combout => \FD|BR|bancoReg~1624_combout\);

-- Location: LCCOMB_X54_Y42_N18
\FD|BR|bancoReg~1632\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1632_combout\ = (\FD|BR|bancoReg~1629_combout\ & ((\FD|BR|bancoReg~1631_combout\) # ((!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1629_combout\ & (((\FD|ROM|memROM~53_combout\ & \FD|BR|bancoReg~1624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1631_combout\,
	datab => \FD|BR|bancoReg~1629_combout\,
	datac => \FD|ROM|memROM~53_combout\,
	datad => \FD|BR|bancoReg~1624_combout\,
	combout => \FD|BR|bancoReg~1632_combout\);

-- Location: LCCOMB_X54_Y42_N28
\FD|mux_Banco_Ula|saida[18]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[18]~17_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|extensor|estendeSinal_OUT\(16))))) # (!\UC|pontosDeControle~92_combout\ & (!\FD|BR|Equal1~0_combout\ & ((\FD|BR|bancoReg~1632_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datab => \UC|pontosDeControle~92_combout\,
	datac => \FD|extensor|estendeSinal_OUT\(16),
	datad => \FD|BR|bancoReg~1632_combout\,
	combout => \FD|mux_Banco_Ula|saida[18]~17_combout\);

-- Location: FF_X56_Y45_N25
\FD|BR|bancoReg~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~471_q\);

-- Location: FF_X54_Y45_N19
\FD|BR|bancoReg~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~343_q\);

-- Location: LCCOMB_X56_Y45_N24
\FD|BR|bancoReg~1655\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1655_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~471_q\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~343_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~471_q\,
	datad => \FD|BR|bancoReg~343_q\,
	combout => \FD|BR|bancoReg~1655_combout\);

-- Location: FF_X54_Y45_N13
\FD|BR|bancoReg~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~87_q\);

-- Location: FF_X56_Y48_N27
\FD|BR|bancoReg~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~215_q\);

-- Location: LCCOMB_X54_Y45_N12
\FD|BR|bancoReg~1656\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1656_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1655_combout\ & ((\FD|BR|bancoReg~215_q\))) # (!\FD|BR|bancoReg~1655_combout\ & (\FD|BR|bancoReg~87_q\)))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~1655_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~1655_combout\,
	datac => \FD|BR|bancoReg~87_q\,
	datad => \FD|BR|bancoReg~215_q\,
	combout => \FD|BR|bancoReg~1656_combout\);

-- Location: FF_X56_Y48_N21
\FD|BR|bancoReg~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~279_q\);

-- Location: FF_X55_Y45_N9
\FD|BR|bancoReg~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~535_q\);

-- Location: FF_X55_Y45_N17
\FD|BR|bancoReg~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~407_q\);

-- Location: LCCOMB_X55_Y45_N8
\FD|BR|bancoReg~1653\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1653_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~535_q\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~407_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~535_q\,
	datad => \FD|BR|bancoReg~407_q\,
	combout => \FD|BR|bancoReg~1653_combout\);

-- Location: FF_X54_Y48_N21
\FD|BR|bancoReg~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~151_q\);

-- Location: LCCOMB_X54_Y48_N20
\FD|BR|bancoReg~1654\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1654_combout\ = (\FD|BR|bancoReg~1653_combout\ & ((\FD|BR|bancoReg~279_q\) # ((!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1653_combout\ & (((\FD|BR|bancoReg~151_q\ & \FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~279_q\,
	datab => \FD|BR|bancoReg~1653_combout\,
	datac => \FD|BR|bancoReg~151_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1654_combout\);

-- Location: LCCOMB_X54_Y46_N26
\FD|BR|bancoReg~1657\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1657_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1654_combout\))) # (!\FD|ROM|memROM~64_combout\ & 
-- (\FD|BR|bancoReg~1656_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1656_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~1654_combout\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1657_combout\);

-- Location: FF_X55_Y44_N5
\FD|BR|bancoReg~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~183_q\);

-- Location: FF_X55_Y44_N31
\FD|BR|bancoReg~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~439_q\);

-- Location: FF_X56_Y44_N25
\FD|BR|bancoReg~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~311_q\);

-- Location: FF_X56_Y44_N19
\FD|BR|bancoReg~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~55_q\);

-- Location: LCCOMB_X56_Y44_N18
\FD|BR|bancoReg~1651\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1651_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~55_q\))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~311_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~311_q\,
	datac => \FD|BR|bancoReg~55_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1651_combout\);

-- Location: LCCOMB_X55_Y44_N30
\FD|BR|bancoReg~1652\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1652_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1651_combout\ & (\FD|BR|bancoReg~183_q\)) # (!\FD|BR|bancoReg~1651_combout\ & ((\FD|BR|bancoReg~439_q\))))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1651_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~183_q\,
	datac => \FD|BR|bancoReg~439_q\,
	datad => \FD|BR|bancoReg~1651_combout\,
	combout => \FD|BR|bancoReg~1652_combout\);

-- Location: FF_X53_Y43_N23
\FD|BR|bancoReg~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~119_q\);

-- Location: FF_X52_Y41_N5
\FD|BR|bancoReg~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[17]~19_combout\,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~375_q\);

-- Location: LCCOMB_X53_Y43_N22
\FD|BR|bancoReg~1658\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1658_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~119_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~375_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~119_q\,
	datad => \FD|BR|bancoReg~375_q\,
	combout => \FD|BR|bancoReg~1658_combout\);

-- Location: FF_X53_Y43_N29
\FD|BR|bancoReg~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~247_q\);

-- Location: FF_X58_Y45_N15
\FD|BR|bancoReg~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~503_q\);

-- Location: LCCOMB_X58_Y45_N14
\FD|BR|bancoReg~1659\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1659_combout\ = (\FD|BR|bancoReg~1658_combout\ & ((\FD|BR|bancoReg~247_q\) # ((!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1658_combout\ & (((\FD|BR|bancoReg~503_q\ & \FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1658_combout\,
	datab => \FD|BR|bancoReg~247_q\,
	datac => \FD|BR|bancoReg~503_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1659_combout\);

-- Location: LCCOMB_X54_Y46_N28
\FD|BR|bancoReg~1660\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1660_combout\ = (\FD|BR|bancoReg~1657_combout\ & (((\FD|BR|bancoReg~1659_combout\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1657_combout\ & (\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~1652_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1657_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~1652_combout\,
	datad => \FD|BR|bancoReg~1659_combout\,
	combout => \FD|BR|bancoReg~1660_combout\);

-- Location: LCCOMB_X57_Y43_N22
\FD|mux_Banco_Ula|saida[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[17]~18_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|extensor|estendeSinal_OUT\(16))) # (!\UC|pontosDeControle~92_combout\ & (((!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~92_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1660_combout\,
	combout => \FD|mux_Banco_Ula|saida[17]~18_combout\);

-- Location: FF_X46_Y50_N11
\FD|BR|bancoReg~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~662_q\);

-- Location: FF_X46_Y50_N25
\FD|BR|bancoReg~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~918_q\);

-- Location: LCCOMB_X46_Y50_N10
\FD|BR|bancoReg~1668\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1668_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~918_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~662_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~662_q\,
	datad => \FD|BR|bancoReg~918_q\,
	combout => \FD|BR|bancoReg~1668_combout\);

-- Location: FF_X48_Y50_N31
\FD|BR|bancoReg~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1046_q\);

-- Location: FF_X48_Y50_N13
\FD|BR|bancoReg~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~790_q\);

-- Location: LCCOMB_X48_Y50_N30
\FD|BR|bancoReg~1669\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1669_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1668_combout\ & (\FD|BR|bancoReg~1046_q\)) # (!\FD|BR|bancoReg~1668_combout\ & ((\FD|BR|bancoReg~790_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1668_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1668_combout\,
	datac => \FD|BR|bancoReg~1046_q\,
	datad => \FD|BR|bancoReg~790_q\,
	combout => \FD|BR|bancoReg~1669_combout\);

-- Location: FF_X47_Y46_N11
\FD|BR|bancoReg~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~630_q\);

-- Location: LCCOMB_X43_Y46_N14
\FD|BR|bancoReg~886feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~886feeder_combout\ = \FD|mux_lui|saida[16]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[16]~17_combout\,
	combout => \FD|BR|bancoReg~886feeder_combout\);

-- Location: FF_X43_Y46_N15
\FD|BR|bancoReg~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~886feeder_combout\,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~886_q\);

-- Location: LCCOMB_X47_Y46_N10
\FD|BR|bancoReg~1661\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1661_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~886_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~630_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~630_q\,
	datad => \FD|BR|bancoReg~886_q\,
	combout => \FD|BR|bancoReg~1661_combout\);

-- Location: FF_X48_Y45_N27
\FD|BR|bancoReg~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1014_q\);

-- Location: LCCOMB_X48_Y45_N24
\FD|BR|bancoReg~758feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~758feeder_combout\ = \FD|mux_lui|saida[16]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[16]~17_combout\,
	combout => \FD|BR|bancoReg~758feeder_combout\);

-- Location: FF_X48_Y45_N25
\FD|BR|bancoReg~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~758feeder_combout\,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~758_q\);

-- Location: LCCOMB_X48_Y45_N26
\FD|BR|bancoReg~1662\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1662_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1661_combout\ & (\FD|BR|bancoReg~1014_q\)) # (!\FD|BR|bancoReg~1661_combout\ & ((\FD|BR|bancoReg~758_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1661_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1661_combout\,
	datac => \FD|BR|bancoReg~1014_q\,
	datad => \FD|BR|bancoReg~758_q\,
	combout => \FD|BR|bancoReg~1662_combout\);

-- Location: LCCOMB_X43_Y46_N8
\FD|BR|bancoReg~854feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~854feeder_combout\ = \FD|mux_lui|saida[16]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[16]~17_combout\,
	combout => \FD|BR|bancoReg~854feeder_combout\);

-- Location: FF_X43_Y46_N9
\FD|BR|bancoReg~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~854feeder_combout\,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~854_q\);

-- Location: FF_X48_Y46_N19
\FD|BR|bancoReg~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~982_q\);

-- Location: FF_X47_Y46_N13
\FD|BR|bancoReg~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~598_q\);

-- Location: LCCOMB_X43_Y49_N16
\FD|BR|bancoReg~726feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~726feeder_combout\ = \FD|mux_lui|saida[16]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[16]~17_combout\,
	combout => \FD|BR|bancoReg~726feeder_combout\);

-- Location: FF_X43_Y49_N17
\FD|BR|bancoReg~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~726feeder_combout\,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~726_q\);

-- Location: LCCOMB_X47_Y46_N12
\FD|BR|bancoReg~1665\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1665_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~726_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~598_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~598_q\,
	datad => \FD|BR|bancoReg~726_q\,
	combout => \FD|BR|bancoReg~1665_combout\);

-- Location: LCCOMB_X48_Y46_N18
\FD|BR|bancoReg~1666\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1666_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1665_combout\ & ((\FD|BR|bancoReg~982_q\))) # (!\FD|BR|bancoReg~1665_combout\ & (\FD|BR|bancoReg~854_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1665_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~854_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~982_q\,
	datad => \FD|BR|bancoReg~1665_combout\,
	combout => \FD|BR|bancoReg~1666_combout\);

-- Location: LCCOMB_X46_Y44_N20
\FD|ROM|memROM~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~56_combout\ = (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \FD|ROM|memROM~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~35_combout\,
	combout => \FD|ROM|memROM~56_combout\);

-- Location: LCCOMB_X48_Y49_N4
\FD|BR|bancoReg~822feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~822feeder_combout\ = \FD|mux_lui|saida[16]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[16]~17_combout\,
	combout => \FD|BR|bancoReg~822feeder_combout\);

-- Location: FF_X48_Y49_N5
\FD|BR|bancoReg~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~822feeder_combout\,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~822_q\);

-- Location: FF_X48_Y49_N15
\FD|BR|bancoReg~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~950_q\);

-- Location: FF_X47_Y49_N19
\FD|BR|bancoReg~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~566_q\);

-- Location: FF_X47_Y49_N1
\FD|BR|bancoReg~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~694_q\);

-- Location: LCCOMB_X47_Y49_N18
\FD|BR|bancoReg~1663\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1663_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~694_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~566_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~566_q\,
	datad => \FD|BR|bancoReg~694_q\,
	combout => \FD|BR|bancoReg~1663_combout\);

-- Location: LCCOMB_X48_Y49_N14
\FD|BR|bancoReg~1664\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1664_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1663_combout\ & ((\FD|BR|bancoReg~950_q\))) # (!\FD|BR|bancoReg~1663_combout\ & (\FD|BR|bancoReg~822_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1663_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~822_q\,
	datac => \FD|BR|bancoReg~950_q\,
	datad => \FD|BR|bancoReg~1663_combout\,
	combout => \FD|BR|bancoReg~1664_combout\);

-- Location: LCCOMB_X52_Y45_N16
\FD|BR|bancoReg~1667\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1667_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1666_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1664_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1666_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1664_combout\,
	combout => \FD|BR|bancoReg~1667_combout\);

-- Location: LCCOMB_X52_Y45_N26
\FD|BR|bancoReg~1670\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1670_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1667_combout\ & (\FD|BR|bancoReg~1669_combout\)) # (!\FD|BR|bancoReg~1667_combout\ & ((\FD|BR|bancoReg~1662_combout\))))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1667_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1669_combout\,
	datab => \FD|BR|bancoReg~1662_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1667_combout\,
	combout => \FD|BR|bancoReg~1670_combout\);

-- Location: FF_X56_Y41_N3
\FD|BR|bancoReg~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~438_q\);

-- Location: LCCOMB_X56_Y41_N2
\FD|BR|bancoReg~1678\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1678_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~438_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~438_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1678_combout\);

-- Location: FF_X57_Y42_N25
\FD|BR|bancoReg~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~470_q\);

-- Location: FF_X56_Y42_N19
\FD|BR|bancoReg~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~534_q\);

-- Location: LCCOMB_X57_Y42_N24
\FD|BR|bancoReg~1679\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1679_combout\ = (\FD|BR|bancoReg~1678_combout\ & (((\FD|BR|bancoReg~534_q\)) # (!\FD|ROM|memROM~36_combout\))) # (!\FD|BR|bancoReg~1678_combout\ & (\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~470_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1678_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~470_q\,
	datad => \FD|BR|bancoReg~534_q\,
	combout => \FD|BR|bancoReg~1679_combout\);

-- Location: FF_X57_Y47_N19
\FD|BR|bancoReg~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~182_q\);

-- Location: LCCOMB_X57_Y47_N20
\FD|BR|bancoReg~1671\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1671_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~182_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~182_q\,
	combout => \FD|BR|bancoReg~1671_combout\);

-- Location: FF_X54_Y49_N7
\FD|BR|bancoReg~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~214_q\);

-- Location: FF_X54_Y46_N23
\FD|BR|bancoReg~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~278_q\);

-- Location: LCCOMB_X54_Y49_N6
\FD|BR|bancoReg~1672\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1672_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1671_combout\ & ((\FD|BR|bancoReg~278_q\))) # (!\FD|BR|bancoReg~1671_combout\ & (\FD|BR|bancoReg~214_q\)))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~1671_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1671_combout\,
	datac => \FD|BR|bancoReg~214_q\,
	datad => \FD|BR|bancoReg~278_q\,
	combout => \FD|BR|bancoReg~1672_combout\);

-- Location: FF_X53_Y45_N27
\FD|BR|bancoReg~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~54_q\);

-- Location: FF_X53_Y45_N21
\FD|BR|bancoReg~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~86_q\);

-- Location: LCCOMB_X53_Y45_N26
\FD|BR|bancoReg~1675\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1675_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~86_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~54_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~54_q\,
	datad => \FD|BR|bancoReg~86_q\,
	combout => \FD|BR|bancoReg~1675_combout\);

-- Location: FF_X54_Y48_N23
\FD|BR|bancoReg~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~150_q\);

-- Location: LCCOMB_X54_Y48_N22
\FD|BR|bancoReg~1676\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1676_combout\ = (\FD|BR|bancoReg~1675_combout\ & ((\FD|BR|bancoReg~150_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1675_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~150_q\,
	combout => \FD|BR|bancoReg~1676_combout\);

-- Location: FF_X57_Y44_N1
\FD|BR|bancoReg~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~342_q\);

-- Location: FF_X56_Y44_N13
\FD|BR|bancoReg~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~310_q\);

-- Location: LCCOMB_X56_Y44_N12
\FD|BR|bancoReg~1673\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1673_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~342_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~310_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|BR|bancoReg~342_q\,
	datac => \FD|BR|bancoReg~310_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1673_combout\);

-- Location: LCCOMB_X56_Y46_N30
\FD|BR|bancoReg~1674\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1674_combout\ = (\FD|BR|bancoReg~1673_combout\ & ((\FD|BR|bancoReg~406_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~406_q\,
	datad => \FD|BR|bancoReg~1673_combout\,
	combout => \FD|BR|bancoReg~1674_combout\);

-- Location: LCCOMB_X57_Y44_N26
\FD|BR|bancoReg~1677\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1677_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1674_combout\))) # (!\FD|ROM|memROM~30_combout\ & 
-- (\FD|BR|bancoReg~1676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1676_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|BR|bancoReg~1674_combout\,
	combout => \FD|BR|bancoReg~1677_combout\);

-- Location: LCCOMB_X57_Y44_N28
\FD|BR|bancoReg~1680\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1680_combout\ = (\FD|BR|bancoReg~1677_combout\ & ((\FD|BR|bancoReg~1679_combout\) # ((!\FD|ROM|memROM~32_combout\)))) # (!\FD|BR|bancoReg~1677_combout\ & (((\FD|BR|bancoReg~1672_combout\ & \FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1679_combout\,
	datab => \FD|BR|bancoReg~1672_combout\,
	datac => \FD|BR|bancoReg~1677_combout\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1680_combout\);

-- Location: LCCOMB_X49_Y40_N26
\FD|BR|saidaA[16]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[16]~29_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|bancoReg~1670_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (!\FD|BR|Equal0~0_combout\ & ((\FD|BR|bancoReg~1680_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1670_combout\,
	datad => \FD|BR|bancoReg~1680_combout\,
	combout => \FD|BR|saidaA[16]~29_combout\);

-- Location: FF_X53_Y50_N17
\FD|BR|bancoReg~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~341_q\);

-- Location: FF_X53_Y50_N19
\FD|BR|bancoReg~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~85_q\);

-- Location: LCCOMB_X53_Y50_N18
\FD|BR|bancoReg~1713\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1713_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~85_q\))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~341_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~341_q\,
	datac => \FD|BR|bancoReg~85_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1713_combout\);

-- Location: FF_X54_Y50_N29
\FD|BR|bancoReg~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~469_q\);

-- Location: FF_X55_Y48_N5
\FD|BR|bancoReg~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~213_q\);

-- Location: LCCOMB_X54_Y50_N28
\FD|BR|bancoReg~1714\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1714_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1713_combout\ & ((\FD|BR|bancoReg~213_q\))) # (!\FD|BR|bancoReg~1713_combout\ & (\FD|BR|bancoReg~469_q\)))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~1713_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~1713_combout\,
	datac => \FD|BR|bancoReg~469_q\,
	datad => \FD|BR|bancoReg~213_q\,
	combout => \FD|BR|bancoReg~1714_combout\);

-- Location: LCCOMB_X56_Y47_N4
\FD|BR|bancoReg~181feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~181feeder_combout\ = \FD|mux_lui|saida[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[15]~15_combout\,
	combout => \FD|BR|bancoReg~181feeder_combout\);

-- Location: FF_X56_Y47_N5
\FD|BR|bancoReg~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~181feeder_combout\,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~181_q\);

-- Location: FF_X56_Y44_N17
\FD|BR|bancoReg~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~53_q\);

-- Location: FF_X56_Y44_N31
\FD|BR|bancoReg~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~309_q\);

-- Location: LCCOMB_X56_Y46_N26
\FD|BR|bancoReg~1711\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1711_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|BR|bancoReg~437_q\) # (\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~309_q\ & ((!\FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~309_q\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~437_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1711_combout\);

-- Location: LCCOMB_X56_Y44_N16
\FD|BR|bancoReg~1712\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1712_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1711_combout\ & (\FD|BR|bancoReg~181_q\)) # (!\FD|BR|bancoReg~1711_combout\ & ((\FD|BR|bancoReg~53_q\))))) # (!\FD|ROM|memROM~54_combout\ & 
-- (((\FD|BR|bancoReg~1711_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~181_q\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~53_q\,
	datad => \FD|BR|bancoReg~1711_combout\,
	combout => \FD|BR|bancoReg~1712_combout\);

-- Location: LCCOMB_X53_Y42_N30
\FD|BR|bancoReg~1715\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1715_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1712_combout\))) # (!\FD|ROM|memROM~65_combout\ & 
-- (\FD|BR|bancoReg~1714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1714_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~1712_combout\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1715_combout\);

-- Location: FF_X50_Y44_N23
\FD|BR|bancoReg~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[15]~15_combout\,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~373_q\);

-- Location: FF_X54_Y43_N31
\FD|BR|bancoReg~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~501_q\);

-- Location: LCCOMB_X54_Y43_N30
\FD|BR|bancoReg~1716\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1716_combout\ = (\FD|ROM|memROM~54_combout\ & (((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~501_q\))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~373_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~373_q\,
	datac => \FD|BR|bancoReg~501_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1716_combout\);

-- Location: FF_X53_Y42_N25
\FD|BR|bancoReg~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~117_q\);

-- Location: FF_X53_Y42_N21
\FD|BR|bancoReg~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~245_q\);

-- Location: LCCOMB_X53_Y42_N24
\FD|BR|bancoReg~1717\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1717_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1716_combout\ & ((\FD|BR|bancoReg~245_q\))) # (!\FD|BR|bancoReg~1716_combout\ & (\FD|BR|bancoReg~117_q\)))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~1716_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~1716_combout\,
	datac => \FD|BR|bancoReg~117_q\,
	datad => \FD|BR|bancoReg~245_q\,
	combout => \FD|BR|bancoReg~1717_combout\);

-- Location: FF_X55_Y48_N7
\FD|BR|bancoReg~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~277_q\);

-- Location: FF_X56_Y46_N17
\FD|BR|bancoReg~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~405_q\);

-- Location: FF_X56_Y49_N1
\FD|BR|bancoReg~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~149_q\);

-- Location: LCCOMB_X56_Y49_N0
\FD|BR|bancoReg~1709\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1709_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~149_q\))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~405_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~405_q\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~149_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1709_combout\);

-- Location: FF_X56_Y49_N17
\FD|BR|bancoReg~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~533_q\);

-- Location: LCCOMB_X56_Y49_N16
\FD|BR|bancoReg~1710\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1710_combout\ = (\FD|BR|bancoReg~1709_combout\ & ((\FD|BR|bancoReg~277_q\) # ((!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1709_combout\ & (((\FD|BR|bancoReg~533_q\ & \FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~277_q\,
	datab => \FD|BR|bancoReg~1709_combout\,
	datac => \FD|BR|bancoReg~533_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1710_combout\);

-- Location: LCCOMB_X53_Y42_N18
\FD|BR|bancoReg~1718\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1718_combout\ = (\FD|BR|bancoReg~1715_combout\ & ((\FD|BR|bancoReg~1717_combout\) # ((!\FD|ROM|memROM~64_combout\)))) # (!\FD|BR|bancoReg~1715_combout\ & (((\FD|ROM|memROM~64_combout\ & \FD|BR|bancoReg~1710_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1715_combout\,
	datab => \FD|BR|bancoReg~1717_combout\,
	datac => \FD|ROM|memROM~64_combout\,
	datad => \FD|BR|bancoReg~1710_combout\,
	combout => \FD|BR|bancoReg~1718_combout\);

-- Location: LCCOMB_X53_Y42_N12
\FD|mux_Banco_Ula|saida[15]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[15]~20_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|ROM|memROM~67_combout\)))) # (!\UC|pontosDeControle~92_combout\ & (!\FD|BR|Equal1~0_combout\ & ((\FD|BR|bancoReg~1718_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datab => \UC|pontosDeControle~92_combout\,
	datac => \FD|ROM|memROM~67_combout\,
	datad => \FD|BR|bancoReg~1718_combout\,
	combout => \FD|mux_Banco_Ula|saida[15]~20_combout\);

-- Location: FF_X56_Y41_N31
\FD|BR|bancoReg~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~436_q\);

-- Location: FF_X56_Y41_N21
\FD|BR|bancoReg~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~468_q\);

-- Location: LCCOMB_X56_Y41_N30
\FD|BR|bancoReg~1739\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1739_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\) # ((\FD|BR|bancoReg~436_q\)))) # (!\FD|ROM|memROM~65_combout\ & (!\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~468_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~436_q\,
	datad => \FD|BR|bancoReg~468_q\,
	combout => \FD|BR|bancoReg~1739_combout\);

-- Location: FF_X55_Y46_N27
\FD|BR|bancoReg~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~532_q\);

-- Location: FF_X54_Y43_N19
\FD|BR|bancoReg~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~500_q\);

-- Location: LCCOMB_X54_Y43_N18
\FD|BR|bancoReg~1740\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1740_combout\ = (\FD|BR|bancoReg~1739_combout\ & (((\FD|BR|bancoReg~500_q\) # (!\FD|ROM|memROM~64_combout\)))) # (!\FD|BR|bancoReg~1739_combout\ & (\FD|BR|bancoReg~532_q\ & ((\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1739_combout\,
	datab => \FD|BR|bancoReg~532_q\,
	datac => \FD|BR|bancoReg~500_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1740_combout\);

-- Location: FF_X52_Y45_N13
\FD|BR|bancoReg~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~84_q\);

-- Location: LCCOMB_X52_Y43_N12
\FD|BR|bancoReg~1741\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1741_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\) # ((\FD|BR|bancoReg~148_q\)))) # (!\FD|ROM|memROM~64_combout\ & (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~84_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~148_q\,
	datad => \FD|BR|bancoReg~84_q\,
	combout => \FD|BR|bancoReg~1741_combout\);

-- Location: FF_X52_Y43_N19
\FD|BR|bancoReg~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~116_q\);

-- Location: LCCOMB_X53_Y45_N6
\FD|BR|bancoReg~52feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~52feeder_combout\ = \FD|mux_lui|saida[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[14]~14_combout\,
	combout => \FD|BR|bancoReg~52feeder_combout\);

-- Location: FF_X53_Y45_N7
\FD|BR|bancoReg~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~52feeder_combout\,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~52_q\);

-- Location: LCCOMB_X52_Y43_N18
\FD|BR|bancoReg~1742\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1742_combout\ = (\FD|BR|bancoReg~1741_combout\ & (((\FD|BR|bancoReg~116_q\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1741_combout\ & (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~52_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1741_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~116_q\,
	datad => \FD|BR|bancoReg~52_q\,
	combout => \FD|BR|bancoReg~1742_combout\);

-- Location: FF_X52_Y46_N5
\FD|BR|bancoReg~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~404_q\);

-- Location: FF_X53_Y50_N21
\FD|BR|bancoReg~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~340_q\);

-- Location: LCCOMB_X52_Y46_N4
\FD|BR|bancoReg~1743\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1743_combout\ = (\FD|ROM|memROM~65_combout\ & (\FD|ROM|memROM~64_combout\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~404_q\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~340_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~404_q\,
	datad => \FD|BR|bancoReg~340_q\,
	combout => \FD|BR|bancoReg~1743_combout\);

-- Location: FF_X54_Y43_N17
\FD|BR|bancoReg~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~372_q\);

-- Location: LCCOMB_X52_Y48_N12
\FD|BR|bancoReg~308feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~308feeder_combout\ = \FD|mux_lui|saida[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[14]~14_combout\,
	combout => \FD|BR|bancoReg~308feeder_combout\);

-- Location: FF_X52_Y48_N13
\FD|BR|bancoReg~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~308feeder_combout\,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~308_q\);

-- Location: LCCOMB_X54_Y43_N16
\FD|BR|bancoReg~1744\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1744_combout\ = (\FD|BR|bancoReg~1743_combout\ & (((\FD|BR|bancoReg~372_q\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1743_combout\ & (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~308_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1743_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~372_q\,
	datad => \FD|BR|bancoReg~308_q\,
	combout => \FD|BR|bancoReg~1744_combout\);

-- Location: LCCOMB_X54_Y43_N12
\FD|BR|bancoReg~1745\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1745_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1742_combout\) # ((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & (((!\FD|ROM|memROM~53_combout\ & \FD|BR|bancoReg~1744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~1742_combout\,
	datac => \FD|ROM|memROM~53_combout\,
	datad => \FD|BR|bancoReg~1744_combout\,
	combout => \FD|BR|bancoReg~1745_combout\);

-- Location: FF_X57_Y49_N23
\FD|BR|bancoReg~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~180_q\);

-- Location: FF_X54_Y49_N17
\FD|BR|bancoReg~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~212_q\);

-- Location: LCCOMB_X57_Y49_N22
\FD|BR|bancoReg~1746\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1746_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~180_q\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~212_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~180_q\,
	datad => \FD|BR|bancoReg~212_q\,
	combout => \FD|BR|bancoReg~1746_combout\);

-- Location: FF_X54_Y46_N17
\FD|BR|bancoReg~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~276_q\);

-- Location: FF_X54_Y46_N19
\FD|BR|bancoReg~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~244_q\);

-- Location: LCCOMB_X54_Y46_N16
\FD|BR|bancoReg~1747\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1747_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1746_combout\ & ((\FD|BR|bancoReg~244_q\))) # (!\FD|BR|bancoReg~1746_combout\ & (\FD|BR|bancoReg~276_q\)))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~1746_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1746_combout\,
	datac => \FD|BR|bancoReg~276_q\,
	datad => \FD|BR|bancoReg~244_q\,
	combout => \FD|BR|bancoReg~1747_combout\);

-- Location: LCCOMB_X54_Y44_N14
\FD|BR|bancoReg~1748\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1748_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1745_combout\ & ((\FD|BR|bancoReg~1747_combout\))) # (!\FD|BR|bancoReg~1745_combout\ & (\FD|BR|bancoReg~1740_combout\)))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1745_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~1740_combout\,
	datac => \FD|BR|bancoReg~1745_combout\,
	datad => \FD|BR|bancoReg~1747_combout\,
	combout => \FD|BR|bancoReg~1748_combout\);

-- Location: LCCOMB_X54_Y44_N8
\FD|mux_Banco_Ula|saida[14]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[14]~21_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|ROM|memROM~68_combout\)) # (!\UC|pontosDeControle~92_combout\ & (((\FD|BR|bancoReg~1748_combout\ & !\FD|BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~68_combout\,
	datab => \FD|BR|bancoReg~1748_combout\,
	datac => \FD|BR|Equal1~0_combout\,
	datad => \UC|pontosDeControle~92_combout\,
	combout => \FD|mux_Banco_Ula|saida[14]~21_combout\);

-- Location: FF_X53_Y45_N11
\FD|BR|bancoReg~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~82_q\);

-- Location: FF_X53_Y45_N25
\FD|BR|bancoReg~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~50_q\);

-- Location: LCCOMB_X53_Y45_N10
\FD|BR|bancoReg~1797\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1797_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~50_q\))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~82_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~82_q\,
	datad => \FD|BR|bancoReg~50_q\,
	combout => \FD|BR|bancoReg~1797_combout\);

-- Location: FF_X54_Y48_N1
\FD|BR|bancoReg~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~146_q\);

-- Location: FF_X53_Y48_N27
\FD|BR|bancoReg~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~114_q\);

-- Location: LCCOMB_X53_Y48_N26
\FD|BR|bancoReg~1798\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1798_combout\ = (\FD|BR|bancoReg~1797_combout\ & (((\FD|BR|bancoReg~114_q\) # (!\FD|ROM|memROM~64_combout\)))) # (!\FD|BR|bancoReg~1797_combout\ & (\FD|BR|bancoReg~146_q\ & ((\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1797_combout\,
	datab => \FD|BR|bancoReg~146_q\,
	datac => \FD|BR|bancoReg~114_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1798_combout\);

-- Location: FF_X57_Y44_N23
\FD|BR|bancoReg~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~338_q\);

-- Location: FF_X56_Y44_N23
\FD|BR|bancoReg~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~306_q\);

-- Location: LCCOMB_X57_Y44_N22
\FD|BR|bancoReg~1801\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1801_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~306_q\))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~338_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~338_q\,
	datad => \FD|BR|bancoReg~306_q\,
	combout => \FD|BR|bancoReg~1801_combout\);

-- Location: FF_X58_Y44_N29
\FD|BR|bancoReg~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~370_q\);

-- Location: FF_X58_Y44_N7
\FD|BR|bancoReg~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~402_q\);

-- Location: LCCOMB_X58_Y44_N28
\FD|BR|bancoReg~1802\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1802_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1801_combout\ & (\FD|BR|bancoReg~370_q\)) # (!\FD|BR|bancoReg~1801_combout\ & ((\FD|BR|bancoReg~402_q\))))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~1801_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1801_combout\,
	datac => \FD|BR|bancoReg~370_q\,
	datad => \FD|BR|bancoReg~402_q\,
	combout => \FD|BR|bancoReg~1802_combout\);

-- Location: FF_X57_Y42_N19
\FD|BR|bancoReg~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~434_q\);

-- Location: FF_X56_Y42_N15
\FD|BR|bancoReg~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~498_q\);

-- Location: FF_X57_Y44_N19
\FD|BR|bancoReg~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~466_q\);

-- Location: FF_X56_Y42_N13
\FD|BR|bancoReg~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~530_q\);

-- Location: LCCOMB_X56_Y42_N12
\FD|BR|bancoReg~1799\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1799_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~530_q\))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~466_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~466_q\,
	datac => \FD|BR|bancoReg~530_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1799_combout\);

-- Location: LCCOMB_X56_Y42_N14
\FD|BR|bancoReg~1800\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1800_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1799_combout\ & ((\FD|BR|bancoReg~498_q\))) # (!\FD|BR|bancoReg~1799_combout\ & (\FD|BR|bancoReg~434_q\)))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1799_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~434_q\,
	datac => \FD|BR|bancoReg~498_q\,
	datad => \FD|BR|bancoReg~1799_combout\,
	combout => \FD|BR|bancoReg~1800_combout\);

-- Location: LCCOMB_X55_Y43_N26
\FD|BR|bancoReg~1803\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1803_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\) # (\FD|BR|bancoReg~1800_combout\)))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~1802_combout\ & (!\FD|ROM|memROM~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~1802_combout\,
	datac => \FD|ROM|memROM~54_combout\,
	datad => \FD|BR|bancoReg~1800_combout\,
	combout => \FD|BR|bancoReg~1803_combout\);

-- Location: FF_X49_Y46_N21
\FD|BR|bancoReg~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~210_q\);

-- Location: FF_X54_Y46_N21
\FD|BR|bancoReg~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~274_q\);

-- Location: LCCOMB_X54_Y46_N20
\FD|BR|bancoReg~1804\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1804_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~274_q\))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~210_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~210_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~274_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1804_combout\);

-- Location: FF_X55_Y43_N1
\FD|BR|bancoReg~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~178_q\);

-- Location: LCCOMB_X56_Y43_N28
\FD|BR|bancoReg~242feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~242feeder_combout\ = \FD|mux_lui|saida[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[12]~12_combout\,
	combout => \FD|BR|bancoReg~242feeder_combout\);

-- Location: FF_X56_Y43_N29
\FD|BR|bancoReg~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~242feeder_combout\,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~242_q\);

-- Location: LCCOMB_X55_Y43_N0
\FD|BR|bancoReg~1805\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1805_combout\ = (\FD|BR|bancoReg~1804_combout\ & (((\FD|BR|bancoReg~242_q\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1804_combout\ & (\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~178_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1804_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~178_q\,
	datad => \FD|BR|bancoReg~242_q\,
	combout => \FD|BR|bancoReg~1805_combout\);

-- Location: LCCOMB_X55_Y43_N20
\FD|BR|bancoReg~1806\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1806_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1803_combout\ & ((\FD|BR|bancoReg~1805_combout\))) # (!\FD|BR|bancoReg~1803_combout\ & (\FD|BR|bancoReg~1798_combout\)))) # (!\FD|ROM|memROM~54_combout\ & 
-- (((\FD|BR|bancoReg~1803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1798_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~1803_combout\,
	datad => \FD|BR|bancoReg~1805_combout\,
	combout => \FD|BR|bancoReg~1806_combout\);

-- Location: LCCOMB_X55_Y43_N6
\FD|mux_Banco_Ula|saida[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[12]~23_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|ROM|memROM~67_combout\)) # (!\UC|pontosDeControle~92_combout\ & (((!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1806_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~67_combout\,
	datab => \FD|BR|Equal1~0_combout\,
	datac => \UC|pontosDeControle~92_combout\,
	datad => \FD|BR|bancoReg~1806_combout\,
	combout => \FD|mux_Banco_Ula|saida[12]~23_combout\);

-- Location: FF_X53_Y43_N25
\FD|BR|bancoReg~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~241_q\);

-- Location: FF_X53_Y43_N3
\FD|BR|bancoReg~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~113_q\);

-- Location: FF_X55_Y41_N13
\FD|BR|bancoReg~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[11]~11_combout\,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~369_q\);

-- Location: FF_X54_Y43_N23
\FD|BR|bancoReg~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~497_q\);

-- Location: LCCOMB_X54_Y43_N22
\FD|BR|bancoReg~1832\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1832_combout\ = (\FD|ROM|memROM~54_combout\ & (((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~497_q\))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~369_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~369_q\,
	datac => \FD|BR|bancoReg~497_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1832_combout\);

-- Location: LCCOMB_X53_Y43_N2
\FD|BR|bancoReg~1833\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1833_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1832_combout\ & (\FD|BR|bancoReg~241_q\)) # (!\FD|BR|bancoReg~1832_combout\ & ((\FD|BR|bancoReg~113_q\))))) # (!\FD|ROM|memROM~54_combout\ & 
-- (((\FD|BR|bancoReg~1832_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~241_q\,
	datac => \FD|BR|bancoReg~113_q\,
	datad => \FD|BR|bancoReg~1832_combout\,
	combout => \FD|BR|bancoReg~1833_combout\);

-- Location: LCCOMB_X56_Y47_N6
\FD|BR|bancoReg~177feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~177feeder_combout\ = \FD|mux_lui|saida[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[11]~11_combout\,
	combout => \FD|BR|bancoReg~177feeder_combout\);

-- Location: FF_X56_Y47_N7
\FD|BR|bancoReg~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~177feeder_combout\,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~177_q\);

-- Location: FF_X56_Y46_N29
\FD|BR|bancoReg~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~433_q\);

-- Location: LCCOMB_X56_Y46_N28
\FD|BR|bancoReg~1827\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1827_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~433_q\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~305_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~433_q\,
	datad => \FD|BR|bancoReg~305_q\,
	combout => \FD|BR|bancoReg~1827_combout\);

-- Location: FF_X56_Y44_N11
\FD|BR|bancoReg~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~49_q\);

-- Location: LCCOMB_X56_Y44_N10
\FD|BR|bancoReg~1828\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1828_combout\ = (\FD|BR|bancoReg~1827_combout\ & ((\FD|BR|bancoReg~177_q\) # ((!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1827_combout\ & (((\FD|BR|bancoReg~49_q\ & \FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~177_q\,
	datab => \FD|BR|bancoReg~1827_combout\,
	datac => \FD|BR|bancoReg~49_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1828_combout\);

-- Location: FF_X54_Y45_N11
\FD|BR|bancoReg~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~337_q\);

-- Location: FF_X53_Y50_N7
\FD|BR|bancoReg~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~81_q\);

-- Location: LCCOMB_X53_Y50_N6
\FD|BR|bancoReg~1829\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1829_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~81_q\))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~337_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~337_q\,
	datac => \FD|BR|bancoReg~81_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1829_combout\);

-- Location: FF_X56_Y45_N31
\FD|BR|bancoReg~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~465_q\);

-- Location: FF_X58_Y47_N21
\FD|BR|bancoReg~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~209_q\);

-- Location: LCCOMB_X56_Y45_N30
\FD|BR|bancoReg~1830\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1830_combout\ = (\FD|BR|bancoReg~1829_combout\ & (((\FD|BR|bancoReg~209_q\)) # (!\FD|ROM|memROM~53_combout\))) # (!\FD|BR|bancoReg~1829_combout\ & (\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~465_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1829_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~465_q\,
	datad => \FD|BR|bancoReg~209_q\,
	combout => \FD|BR|bancoReg~1830_combout\);

-- Location: LCCOMB_X54_Y46_N30
\FD|BR|bancoReg~1831\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1831_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~1828_combout\)) # (!\FD|ROM|memROM~65_combout\ & 
-- ((\FD|BR|bancoReg~1830_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~1828_combout\,
	datad => \FD|BR|bancoReg~1830_combout\,
	combout => \FD|BR|bancoReg~1831_combout\);

-- Location: FF_X57_Y46_N9
\FD|BR|bancoReg~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~145_q\);

-- Location: FF_X56_Y46_N11
\FD|BR|bancoReg~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~401_q\);

-- Location: LCCOMB_X57_Y46_N8
\FD|BR|bancoReg~1825\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1825_combout\ = (\FD|ROM|memROM~53_combout\ & (\FD|ROM|memROM~54_combout\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~145_q\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~401_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~145_q\,
	datad => \FD|BR|bancoReg~401_q\,
	combout => \FD|BR|bancoReg~1825_combout\);

-- Location: FF_X57_Y46_N23
\FD|BR|bancoReg~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~273_q\);

-- Location: FF_X55_Y46_N23
\FD|BR|bancoReg~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~529_q\);

-- Location: LCCOMB_X55_Y46_N22
\FD|BR|bancoReg~1826\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1826_combout\ = (\FD|BR|bancoReg~1825_combout\ & ((\FD|BR|bancoReg~273_q\) # ((!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1825_combout\ & (((\FD|BR|bancoReg~529_q\ & \FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1825_combout\,
	datab => \FD|BR|bancoReg~273_q\,
	datac => \FD|BR|bancoReg~529_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1826_combout\);

-- Location: LCCOMB_X54_Y46_N8
\FD|BR|bancoReg~1834\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1834_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1831_combout\ & (\FD|BR|bancoReg~1833_combout\)) # (!\FD|BR|bancoReg~1831_combout\ & ((\FD|BR|bancoReg~1826_combout\))))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1831_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1833_combout\,
	datac => \FD|BR|bancoReg~1831_combout\,
	datad => \FD|BR|bancoReg~1826_combout\,
	combout => \FD|BR|bancoReg~1834_combout\);

-- Location: LCCOMB_X55_Y43_N16
\FD|mux_Banco_Ula|saida[11]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[11]~24_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|ROM|memROM~67_combout\)))) # (!\UC|pontosDeControle~92_combout\ & (\FD|BR|bancoReg~1834_combout\ & (!\FD|BR|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1834_combout\,
	datab => \FD|BR|Equal1~0_combout\,
	datac => \UC|pontosDeControle~92_combout\,
	datad => \FD|ROM|memROM~67_combout\,
	combout => \FD|mux_Banco_Ula|saida[11]~24_combout\);

-- Location: FF_X55_Y44_N21
\FD|BR|bancoReg~175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~175_q\);

-- Location: FF_X55_Y44_N15
\FD|BR|bancoReg~431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~431_q\);

-- Location: FF_X56_Y44_N7
\FD|BR|bancoReg~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~47_q\);

-- Location: FF_X56_Y44_N29
\FD|BR|bancoReg~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~303_q\);

-- Location: LCCOMB_X56_Y44_N6
\FD|BR|bancoReg~1883\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1883_combout\ = (\FD|ROM|memROM~53_combout\ & (\FD|ROM|memROM~54_combout\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~47_q\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~303_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~47_q\,
	datad => \FD|BR|bancoReg~303_q\,
	combout => \FD|BR|bancoReg~1883_combout\);

-- Location: LCCOMB_X55_Y44_N14
\FD|BR|bancoReg~1884\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1884_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1883_combout\ & (\FD|BR|bancoReg~175_q\)) # (!\FD|BR|bancoReg~1883_combout\ & ((\FD|BR|bancoReg~431_q\))))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1883_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~175_q\,
	datac => \FD|BR|bancoReg~431_q\,
	datad => \FD|BR|bancoReg~1883_combout\,
	combout => \FD|BR|bancoReg~1884_combout\);

-- Location: FF_X55_Y48_N15
\FD|BR|bancoReg~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~271_q\);

-- Location: FF_X55_Y46_N21
\FD|BR|bancoReg~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~143_q\);

-- Location: FF_X55_Y46_N7
\FD|BR|bancoReg~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~527_q\);

-- Location: FF_X58_Y44_N25
\FD|BR|bancoReg~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~399_q\);

-- Location: LCCOMB_X55_Y46_N6
\FD|BR|bancoReg~1885\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1885_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~527_q\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~399_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~527_q\,
	datad => \FD|BR|bancoReg~399_q\,
	combout => \FD|BR|bancoReg~1885_combout\);

-- Location: LCCOMB_X55_Y46_N20
\FD|BR|bancoReg~1886\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1886_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1885_combout\ & (\FD|BR|bancoReg~271_q\)) # (!\FD|BR|bancoReg~1885_combout\ & ((\FD|BR|bancoReg~143_q\))))) # (!\FD|ROM|memROM~54_combout\ & 
-- (((\FD|BR|bancoReg~1885_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~271_q\,
	datac => \FD|BR|bancoReg~143_q\,
	datad => \FD|BR|bancoReg~1885_combout\,
	combout => \FD|BR|bancoReg~1886_combout\);

-- Location: FF_X56_Y45_N15
\FD|BR|bancoReg~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~463_q\);

-- Location: LCCOMB_X46_Y46_N12
\FD|BR|bancoReg~335feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~335feeder_combout\ = \FD|mux_lui|saida[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[9]~9_combout\,
	combout => \FD|BR|bancoReg~335feeder_combout\);

-- Location: FF_X46_Y46_N13
\FD|BR|bancoReg~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~335feeder_combout\,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~335_q\);

-- Location: LCCOMB_X56_Y45_N14
\FD|BR|bancoReg~1887\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1887_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~463_q\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~335_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~463_q\,
	datad => \FD|BR|bancoReg~335_q\,
	combout => \FD|BR|bancoReg~1887_combout\);

-- Location: FF_X56_Y45_N21
\FD|BR|bancoReg~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~79_q\);

-- Location: LCCOMB_X56_Y45_N20
\FD|BR|bancoReg~1888\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1888_combout\ = (\FD|BR|bancoReg~1887_combout\ & ((\FD|BR|bancoReg~207_q\) # ((!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1887_combout\ & (((\FD|BR|bancoReg~79_q\ & \FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~207_q\,
	datab => \FD|BR|bancoReg~1887_combout\,
	datac => \FD|BR|bancoReg~79_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1888_combout\);

-- Location: LCCOMB_X52_Y43_N20
\FD|BR|bancoReg~1889\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1889_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~1886_combout\)) # (!\FD|ROM|memROM~64_combout\ & 
-- ((\FD|BR|bancoReg~1888_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1886_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|ROM|memROM~64_combout\,
	datad => \FD|BR|bancoReg~1888_combout\,
	combout => \FD|BR|bancoReg~1889_combout\);

-- Location: FF_X53_Y43_N5
\FD|BR|bancoReg~239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~239_q\);

-- Location: FF_X50_Y43_N1
\FD|BR|bancoReg~495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~495_q\);

-- Location: FF_X53_Y43_N7
\FD|BR|bancoReg~111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~111_q\);

-- Location: FF_X55_Y41_N23
\FD|BR|bancoReg~367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[9]~9_combout\,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~367_q\);

-- Location: LCCOMB_X53_Y43_N6
\FD|BR|bancoReg~1890\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1890_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~111_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~367_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~111_q\,
	datad => \FD|BR|bancoReg~367_q\,
	combout => \FD|BR|bancoReg~1890_combout\);

-- Location: LCCOMB_X50_Y43_N0
\FD|BR|bancoReg~1891\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1891_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1890_combout\ & (\FD|BR|bancoReg~239_q\)) # (!\FD|BR|bancoReg~1890_combout\ & ((\FD|BR|bancoReg~495_q\))))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1890_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~239_q\,
	datac => \FD|BR|bancoReg~495_q\,
	datad => \FD|BR|bancoReg~1890_combout\,
	combout => \FD|BR|bancoReg~1891_combout\);

-- Location: LCCOMB_X50_Y43_N18
\FD|BR|bancoReg~1892\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1892_combout\ = (\FD|BR|bancoReg~1889_combout\ & (((\FD|BR|bancoReg~1891_combout\) # (!\FD|ROM|memROM~65_combout\)))) # (!\FD|BR|bancoReg~1889_combout\ & (\FD|BR|bancoReg~1884_combout\ & (\FD|ROM|memROM~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1884_combout\,
	datab => \FD|BR|bancoReg~1889_combout\,
	datac => \FD|ROM|memROM~65_combout\,
	datad => \FD|BR|bancoReg~1891_combout\,
	combout => \FD|BR|bancoReg~1892_combout\);

-- Location: LCCOMB_X50_Y43_N28
\FD|mux_Banco_Ula|saida[9]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[9]~26_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|ROM|memROM~67_combout\)))) # (!\UC|pontosDeControle~92_combout\ & (!\FD|BR|Equal1~0_combout\ & ((\FD|BR|bancoReg~1892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~92_combout\,
	datab => \FD|BR|Equal1~0_combout\,
	datac => \FD|ROM|memROM~67_combout\,
	datad => \FD|BR|bancoReg~1892_combout\,
	combout => \FD|mux_Banco_Ula|saida[9]~26_combout\);

-- Location: FF_X58_Y47_N15
\FD|BR|bancoReg~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~270_q\);

-- Location: FF_X58_Y47_N3
\FD|BR|bancoReg~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~206_q\);

-- Location: LCCOMB_X58_Y47_N14
\FD|BR|bancoReg~1920\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1920_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\) # ((\FD|BR|bancoReg~270_q\)))) # (!\FD|ROM|memROM~64_combout\ & (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~206_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~270_q\,
	datad => \FD|BR|bancoReg~206_q\,
	combout => \FD|BR|bancoReg~1920_combout\);

-- Location: FF_X56_Y43_N9
\FD|BR|bancoReg~238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[8]~8_combout\,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~238_q\);

-- Location: FF_X57_Y49_N3
\FD|BR|bancoReg~174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~174_q\);

-- Location: LCCOMB_X57_Y49_N2
\FD|BR|bancoReg~1921\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1921_combout\ = (\FD|BR|bancoReg~1920_combout\ & ((\FD|BR|bancoReg~238_q\) # ((!\FD|ROM|memROM~65_combout\)))) # (!\FD|BR|bancoReg~1920_combout\ & (((\FD|BR|bancoReg~174_q\ & \FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1920_combout\,
	datab => \FD|BR|bancoReg~238_q\,
	datac => \FD|BR|bancoReg~174_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1921_combout\);

-- Location: FF_X56_Y41_N19
\FD|BR|bancoReg~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~462_q\);

-- Location: FF_X56_Y42_N9
\FD|BR|bancoReg~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~526_q\);

-- Location: LCCOMB_X56_Y42_N8
\FD|BR|bancoReg~1915\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1915_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~526_q\))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~462_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~462_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~526_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1915_combout\);

-- Location: FF_X56_Y42_N3
\FD|BR|bancoReg~494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~494_q\);

-- Location: FF_X56_Y41_N5
\FD|BR|bancoReg~430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~430_q\);

-- Location: LCCOMB_X56_Y42_N2
\FD|BR|bancoReg~1916\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1916_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1915_combout\ & (\FD|BR|bancoReg~494_q\)) # (!\FD|BR|bancoReg~1915_combout\ & ((\FD|BR|bancoReg~430_q\))))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~1915_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~1915_combout\,
	datac => \FD|BR|bancoReg~494_q\,
	datad => \FD|BR|bancoReg~430_q\,
	combout => \FD|BR|bancoReg~1916_combout\);

-- Location: FF_X58_Y44_N23
\FD|BR|bancoReg~366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~366_q\);

-- Location: FF_X57_Y49_N21
\FD|BR|bancoReg~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~302_q\);

-- Location: FF_X57_Y44_N31
\FD|BR|bancoReg~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~334_q\);

-- Location: LCCOMB_X57_Y44_N30
\FD|BR|bancoReg~1917\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1917_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~302_q\) # ((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & (((\FD|BR|bancoReg~334_q\ & !\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~302_q\,
	datac => \FD|BR|bancoReg~334_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1917_combout\);

-- Location: LCCOMB_X58_Y44_N22
\FD|BR|bancoReg~1918\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1918_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1917_combout\ & ((\FD|BR|bancoReg~366_q\))) # (!\FD|BR|bancoReg~1917_combout\ & (\FD|BR|bancoReg~398_q\)))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1917_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~398_q\,
	datac => \FD|BR|bancoReg~366_q\,
	datad => \FD|BR|bancoReg~1917_combout\,
	combout => \FD|BR|bancoReg~1918_combout\);

-- Location: LCCOMB_X54_Y42_N14
\FD|BR|bancoReg~1919\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1919_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1916_combout\) # ((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & (((!\FD|ROM|memROM~54_combout\ & \FD|BR|bancoReg~1918_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~1916_combout\,
	datac => \FD|ROM|memROM~54_combout\,
	datad => \FD|BR|bancoReg~1918_combout\,
	combout => \FD|BR|bancoReg~1919_combout\);

-- Location: FF_X53_Y45_N31
\FD|BR|bancoReg~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~78_q\);

-- Location: FF_X53_Y45_N13
\FD|BR|bancoReg~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~46_q\);

-- Location: LCCOMB_X53_Y45_N30
\FD|BR|bancoReg~1913\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1913_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~46_q\))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~78_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~78_q\,
	datad => \FD|BR|bancoReg~46_q\,
	combout => \FD|BR|bancoReg~1913_combout\);

-- Location: FF_X53_Y48_N5
\FD|BR|bancoReg~110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~110_q\);

-- Location: FF_X54_Y48_N17
\FD|BR|bancoReg~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~142_q\);

-- Location: LCCOMB_X53_Y48_N4
\FD|BR|bancoReg~1914\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1914_combout\ = (\FD|BR|bancoReg~1913_combout\ & (((\FD|BR|bancoReg~110_q\)) # (!\FD|ROM|memROM~64_combout\))) # (!\FD|BR|bancoReg~1913_combout\ & (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~142_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1913_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~110_q\,
	datad => \FD|BR|bancoReg~142_q\,
	combout => \FD|BR|bancoReg~1914_combout\);

-- Location: LCCOMB_X54_Y42_N8
\FD|BR|bancoReg~1922\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1922_combout\ = (\FD|BR|bancoReg~1919_combout\ & ((\FD|BR|bancoReg~1921_combout\) # ((!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1919_combout\ & (((\FD|ROM|memROM~54_combout\ & \FD|BR|bancoReg~1914_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1921_combout\,
	datab => \FD|BR|bancoReg~1919_combout\,
	datac => \FD|ROM|memROM~54_combout\,
	datad => \FD|BR|bancoReg~1914_combout\,
	combout => \FD|BR|bancoReg~1922_combout\);

-- Location: LCCOMB_X54_Y42_N2
\FD|mux_Banco_Ula|saida[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[8]~27_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|ROM|memROM~67_combout\)) # (!\UC|pontosDeControle~92_combout\ & (((\FD|BR|bancoReg~1922_combout\ & !\FD|BR|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~67_combout\,
	datab => \FD|BR|bancoReg~1922_combout\,
	datac => \FD|BR|Equal1~0_combout\,
	datad => \UC|pontosDeControle~92_combout\,
	combout => \FD|mux_Banco_Ula|saida[8]~27_combout\);

-- Location: LCCOMB_X46_Y48_N0
\FD|BR|bancoReg~749feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~749feeder_combout\ = \FD|mux_lui|saida[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[7]~7_combout\,
	combout => \FD|BR|bancoReg~749feeder_combout\);

-- Location: FF_X46_Y48_N1
\FD|BR|bancoReg~749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~749feeder_combout\,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~749_q\);

-- Location: FF_X47_Y48_N31
\FD|BR|bancoReg~621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~621_q\);

-- Location: LCCOMB_X47_Y48_N30
\FD|BR|bancoReg~1145\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1145_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~749_q\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~621_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~749_q\,
	datac => \FD|BR|bancoReg~621_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1145_combout\);

-- Location: FF_X46_Y48_N27
\FD|BR|bancoReg~1005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1005_q\);

-- Location: FF_X47_Y48_N5
\FD|BR|bancoReg~877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~877_q\);

-- Location: LCCOMB_X46_Y48_N26
\FD|BR|bancoReg~1146\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1146_combout\ = (\FD|BR|bancoReg~1145_combout\ & (((\FD|BR|bancoReg~1005_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1145_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~877_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1145_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1005_q\,
	datad => \FD|BR|bancoReg~877_q\,
	combout => \FD|BR|bancoReg~1146_combout\);

-- Location: FF_X48_Y47_N25
\FD|BR|bancoReg~557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~557_q\);

-- Location: FF_X48_Y47_N7
\FD|BR|bancoReg~685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~685_q\);

-- Location: LCCOMB_X48_Y47_N24
\FD|BR|bancoReg~1147\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1147_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~685_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~557_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~557_q\,
	datad => \FD|BR|bancoReg~685_q\,
	combout => \FD|BR|bancoReg~1147_combout\);

-- Location: FF_X48_Y49_N7
\FD|BR|bancoReg~941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~941_q\);

-- Location: FF_X48_Y49_N21
\FD|BR|bancoReg~813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~813_q\);

-- Location: LCCOMB_X48_Y49_N6
\FD|BR|bancoReg~1148\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1148_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1147_combout\ & (\FD|BR|bancoReg~941_q\)) # (!\FD|BR|bancoReg~1147_combout\ & ((\FD|BR|bancoReg~813_q\))))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~1147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~1147_combout\,
	datac => \FD|BR|bancoReg~941_q\,
	datad => \FD|BR|bancoReg~813_q\,
	combout => \FD|BR|bancoReg~1148_combout\);

-- Location: FF_X48_Y46_N17
\FD|BR|bancoReg~845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~845_q\);

-- Location: FF_X48_Y46_N27
\FD|BR|bancoReg~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~973_q\);

-- Location: FF_X49_Y48_N31
\FD|BR|bancoReg~589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~589_q\);

-- Location: FF_X49_Y48_N29
\FD|BR|bancoReg~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~717_q\);

-- Location: LCCOMB_X49_Y48_N30
\FD|BR|bancoReg~1149\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1149_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~717_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~589_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~589_q\,
	datad => \FD|BR|bancoReg~717_q\,
	combout => \FD|BR|bancoReg~1149_combout\);

-- Location: LCCOMB_X48_Y46_N26
\FD|BR|bancoReg~1150\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1150_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1149_combout\ & ((\FD|BR|bancoReg~973_q\))) # (!\FD|BR|bancoReg~1149_combout\ & (\FD|BR|bancoReg~845_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1149_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~845_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~973_q\,
	datad => \FD|BR|bancoReg~1149_combout\,
	combout => \FD|BR|bancoReg~1150_combout\);

-- Location: LCCOMB_X47_Y45_N0
\FD|BR|bancoReg~1151\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1151_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1150_combout\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1148_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1148_combout\,
	datab => \FD|BR|bancoReg~1150_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1151_combout\);

-- Location: LCCOMB_X47_Y45_N26
\FD|BR|bancoReg~909feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~909feeder_combout\ = \FD|mux_lui|saida[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[7]~7_combout\,
	combout => \FD|BR|bancoReg~909feeder_combout\);

-- Location: FF_X47_Y45_N27
\FD|BR|bancoReg~909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~909feeder_combout\,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~909_q\);

-- Location: FF_X47_Y45_N29
\FD|BR|bancoReg~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1037_q\);

-- Location: FF_X49_Y49_N5
\FD|BR|bancoReg~653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~653_q\);

-- Location: FF_X50_Y49_N23
\FD|BR|bancoReg~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~781_q\);

-- Location: LCCOMB_X49_Y49_N4
\FD|BR|bancoReg~1152\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1152_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\) # ((\FD|BR|bancoReg~781_q\)))) # (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~653_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~653_q\,
	datad => \FD|BR|bancoReg~781_q\,
	combout => \FD|BR|bancoReg~1152_combout\);

-- Location: LCCOMB_X47_Y45_N28
\FD|BR|bancoReg~1153\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1153_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1152_combout\ & ((\FD|BR|bancoReg~1037_q\))) # (!\FD|BR|bancoReg~1152_combout\ & (\FD|BR|bancoReg~909_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~909_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1037_q\,
	datad => \FD|BR|bancoReg~1152_combout\,
	combout => \FD|BR|bancoReg~1153_combout\);

-- Location: LCCOMB_X47_Y45_N30
\FD|BR|bancoReg~1154\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1154_combout\ = (\FD|BR|bancoReg~1151_combout\ & (((\FD|BR|bancoReg~1153_combout\) # (!\FD|ROM|memROM~33_combout\)))) # (!\FD|BR|bancoReg~1151_combout\ & (\FD|BR|bancoReg~1146_combout\ & (\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1146_combout\,
	datab => \FD|BR|bancoReg~1151_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1153_combout\,
	combout => \FD|BR|bancoReg~1154_combout\);

-- Location: FF_X57_Y46_N31
\FD|BR|bancoReg~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~269_q\);

-- Location: FF_X53_Y48_N25
\FD|BR|bancoReg~237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~237_q\);

-- Location: FF_X57_Y45_N15
\FD|BR|bancoReg~109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~109_q\);

-- Location: FF_X57_Y46_N13
\FD|BR|bancoReg~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~141_q\);

-- Location: LCCOMB_X57_Y46_N12
\FD|BR|bancoReg~1155\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1155_combout\ = (\FD|ROM|memROM~36_combout\ & (((\FD|BR|bancoReg~141_q\) # (\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~109_q\ & ((!\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~109_q\,
	datac => \FD|BR|bancoReg~141_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1155_combout\);

-- Location: LCCOMB_X53_Y48_N24
\FD|BR|bancoReg~1156\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1156_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1155_combout\ & (\FD|BR|bancoReg~269_q\)) # (!\FD|BR|bancoReg~1155_combout\ & ((\FD|BR|bancoReg~237_q\))))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1155_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~269_q\,
	datac => \FD|BR|bancoReg~237_q\,
	datad => \FD|BR|bancoReg~1155_combout\,
	combout => \FD|BR|bancoReg~1156_combout\);

-- Location: FF_X54_Y45_N31
\FD|BR|bancoReg~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~333_q\);

-- Location: LCCOMB_X47_Y50_N20
\FD|BR|bancoReg~1159\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1159_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~333_q\)))) # (!\FD|ROM|memROM~36_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~301_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~301_q\,
	datad => \FD|BR|bancoReg~333_q\,
	combout => \FD|BR|bancoReg~1159_combout\);

-- Location: FF_X54_Y47_N9
\FD|BR|bancoReg~429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~429_q\);

-- Location: FF_X55_Y47_N3
\FD|BR|bancoReg~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~461_q\);

-- Location: LCCOMB_X54_Y47_N8
\FD|BR|bancoReg~1160\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1160_combout\ = (\FD|BR|bancoReg~1159_combout\ & (((\FD|BR|bancoReg~461_q\)) # (!\FD|ROM|memROM~32_combout\))) # (!\FD|BR|bancoReg~1159_combout\ & (\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~429_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1159_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~429_q\,
	datad => \FD|BR|bancoReg~461_q\,
	combout => \FD|BR|bancoReg~1160_combout\);

-- Location: FF_X53_Y51_N21
\FD|BR|bancoReg~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~45_q\);

-- Location: FF_X54_Y45_N21
\FD|BR|bancoReg~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~77_q\);

-- Location: LCCOMB_X54_Y45_N20
\FD|BR|bancoReg~1157\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1157_combout\ = (\FD|ROM|memROM~36_combout\ & (((\FD|BR|bancoReg~77_q\) # (\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~45_q\ & ((!\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~45_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~77_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1157_combout\);

-- Location: FF_X55_Y47_N17
\FD|BR|bancoReg~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~205_q\);

-- Location: FF_X57_Y48_N25
\FD|BR|bancoReg~173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~173_q\);

-- Location: LCCOMB_X55_Y47_N16
\FD|BR|bancoReg~1158\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1158_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1157_combout\ & (\FD|BR|bancoReg~205_q\)) # (!\FD|BR|bancoReg~1157_combout\ & ((\FD|BR|bancoReg~173_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1157_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1157_combout\,
	datac => \FD|BR|bancoReg~205_q\,
	datad => \FD|BR|bancoReg~173_q\,
	combout => \FD|BR|bancoReg~1158_combout\);

-- Location: LCCOMB_X55_Y47_N4
\FD|BR|bancoReg~1161\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1161_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~57_combout\ & (\FD|BR|bancoReg~1160_combout\)) # (!\FD|ROM|memROM~57_combout\ & ((\FD|BR|bancoReg~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1160_combout\,
	datab => \FD|ROM|memROM~57_combout\,
	datac => \FD|BR|bancoReg~1158_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1161_combout\);

-- Location: FF_X56_Y46_N25
\FD|BR|bancoReg~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~397_q\);

-- Location: FF_X57_Y45_N17
\FD|BR|bancoReg~365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~365_q\);

-- Location: LCCOMB_X54_Y44_N4
\FD|BR|bancoReg~1162\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1162_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~397_q\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~36_combout\ & (((!\FD|ROM|memROM~32_combout\ & \FD|BR|bancoReg~365_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~397_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~365_q\,
	combout => \FD|BR|bancoReg~1162_combout\);

-- Location: FF_X56_Y43_N17
\FD|BR|bancoReg~493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~493_q\);

-- Location: FF_X54_Y44_N31
\FD|BR|bancoReg~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[7]~7_combout\,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~525_q\);

-- Location: LCCOMB_X56_Y43_N16
\FD|BR|bancoReg~1163\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1163_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1162_combout\ & ((\FD|BR|bancoReg~525_q\))) # (!\FD|BR|bancoReg~1162_combout\ & (\FD|BR|bancoReg~493_q\)))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1162_combout\,
	datac => \FD|BR|bancoReg~493_q\,
	datad => \FD|BR|bancoReg~525_q\,
	combout => \FD|BR|bancoReg~1163_combout\);

-- Location: LCCOMB_X55_Y47_N22
\FD|BR|bancoReg~1164\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1164_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1161_combout\ & ((\FD|BR|bancoReg~1163_combout\))) # (!\FD|BR|bancoReg~1161_combout\ & (\FD|BR|bancoReg~1156_combout\)))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1156_combout\,
	datac => \FD|BR|bancoReg~1161_combout\,
	datad => \FD|BR|bancoReg~1163_combout\,
	combout => \FD|BR|bancoReg~1164_combout\);

-- Location: LCCOMB_X76_Y43_N28
\FD|BR|saidaA[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[7]~7_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1154_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1164_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|BR|bancoReg~1154_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1164_combout\,
	combout => \FD|BR|saidaA[7]~7_combout\);

-- Location: LCCOMB_X53_Y41_N10
\FD|Somador|saida[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[6]~8_combout\ = (\FD|PC|data_s\(6) & (\FD|Somador|saida[5]~7\ $ (GND))) # (!\FD|PC|data_s\(6) & (!\FD|Somador|saida[5]~7\ & VCC))
-- \FD|Somador|saida[6]~9\ = CARRY((\FD|PC|data_s\(6) & !\FD|Somador|saida[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datad => VCC,
	cin => \FD|Somador|saida[5]~7\,
	combout => \FD|Somador|saida[6]~8_combout\,
	cout => \FD|Somador|saida[6]~9\);

-- Location: LCCOMB_X48_Y43_N10
\FD|ULA|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~10_combout\ = (\FD|mux_Banco_Ula|saida[5]~30_combout\ & ((\FD|BR|saidaA[5]~12_combout\ & (!\FD|ULA|Add1~9\)) # (!\FD|BR|saidaA[5]~12_combout\ & ((\FD|ULA|Add1~9\) # (GND))))) # (!\FD|mux_Banco_Ula|saida[5]~30_combout\ & 
-- ((\FD|BR|saidaA[5]~12_combout\ & (\FD|ULA|Add1~9\ & VCC)) # (!\FD|BR|saidaA[5]~12_combout\ & (!\FD|ULA|Add1~9\))))
-- \FD|ULA|Add1~11\ = CARRY((\FD|mux_Banco_Ula|saida[5]~30_combout\ & ((!\FD|ULA|Add1~9\) # (!\FD|BR|saidaA[5]~12_combout\))) # (!\FD|mux_Banco_Ula|saida[5]~30_combout\ & (!\FD|BR|saidaA[5]~12_combout\ & !\FD|ULA|Add1~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[5]~30_combout\,
	datab => \FD|BR|saidaA[5]~12_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~9\,
	combout => \FD|ULA|Add1~10_combout\,
	cout => \FD|ULA|Add1~11\);

-- Location: LCCOMB_X48_Y43_N12
\FD|ULA|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~12_combout\ = ((\FD|BR|saidaA[6]~9_combout\ $ (\FD|mux_Banco_Ula|saida[6]~29_combout\ $ (\FD|ULA|Add1~11\)))) # (GND)
-- \FD|ULA|Add1~13\ = CARRY((\FD|BR|saidaA[6]~9_combout\ & ((!\FD|ULA|Add1~11\) # (!\FD|mux_Banco_Ula|saida[6]~29_combout\))) # (!\FD|BR|saidaA[6]~9_combout\ & (!\FD|mux_Banco_Ula|saida[6]~29_combout\ & !\FD|ULA|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[6]~9_combout\,
	datab => \FD|mux_Banco_Ula|saida[6]~29_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~11\,
	combout => \FD|ULA|Add1~12_combout\,
	cout => \FD|ULA|Add1~13\);

-- Location: LCCOMB_X49_Y42_N6
\FD|ULA|soma[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[3]~6_combout\ = (\FD|mux_Banco_Ula|saida[3]~3_combout\ & ((\FD|BR|saidaA[3]~1_combout\ & (\FD|ULA|soma[2]~5\ & VCC)) # (!\FD|BR|saidaA[3]~1_combout\ & (!\FD|ULA|soma[2]~5\)))) # (!\FD|mux_Banco_Ula|saida[3]~3_combout\ & 
-- ((\FD|BR|saidaA[3]~1_combout\ & (!\FD|ULA|soma[2]~5\)) # (!\FD|BR|saidaA[3]~1_combout\ & ((\FD|ULA|soma[2]~5\) # (GND)))))
-- \FD|ULA|soma[3]~7\ = CARRY((\FD|mux_Banco_Ula|saida[3]~3_combout\ & (!\FD|BR|saidaA[3]~1_combout\ & !\FD|ULA|soma[2]~5\)) # (!\FD|mux_Banco_Ula|saida[3]~3_combout\ & ((!\FD|ULA|soma[2]~5\) # (!\FD|BR|saidaA[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[3]~3_combout\,
	datab => \FD|BR|saidaA[3]~1_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[2]~5\,
	combout => \FD|ULA|soma[3]~6_combout\,
	cout => \FD|ULA|soma[3]~7\);

-- Location: LCCOMB_X49_Y42_N8
\FD|ULA|soma[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[4]~8_combout\ = ((\FD|BR|saidaA[4]~6_combout\ $ (\FD|mux_Banco_Ula|saida[4]~31_combout\ $ (!\FD|ULA|soma[3]~7\)))) # (GND)
-- \FD|ULA|soma[4]~9\ = CARRY((\FD|BR|saidaA[4]~6_combout\ & ((\FD|mux_Banco_Ula|saida[4]~31_combout\) # (!\FD|ULA|soma[3]~7\))) # (!\FD|BR|saidaA[4]~6_combout\ & (\FD|mux_Banco_Ula|saida[4]~31_combout\ & !\FD|ULA|soma[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[4]~6_combout\,
	datab => \FD|mux_Banco_Ula|saida[4]~31_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[3]~7\,
	combout => \FD|ULA|soma[4]~8_combout\,
	cout => \FD|ULA|soma[4]~9\);

-- Location: LCCOMB_X49_Y42_N10
\FD|ULA|soma[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[5]~10_combout\ = (\FD|BR|saidaA[5]~12_combout\ & ((\FD|mux_Banco_Ula|saida[5]~30_combout\ & (\FD|ULA|soma[4]~9\ & VCC)) # (!\FD|mux_Banco_Ula|saida[5]~30_combout\ & (!\FD|ULA|soma[4]~9\)))) # (!\FD|BR|saidaA[5]~12_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[5]~30_combout\ & (!\FD|ULA|soma[4]~9\)) # (!\FD|mux_Banco_Ula|saida[5]~30_combout\ & ((\FD|ULA|soma[4]~9\) # (GND)))))
-- \FD|ULA|soma[5]~11\ = CARRY((\FD|BR|saidaA[5]~12_combout\ & (!\FD|mux_Banco_Ula|saida[5]~30_combout\ & !\FD|ULA|soma[4]~9\)) # (!\FD|BR|saidaA[5]~12_combout\ & ((!\FD|ULA|soma[4]~9\) # (!\FD|mux_Banco_Ula|saida[5]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[5]~12_combout\,
	datab => \FD|mux_Banco_Ula|saida[5]~30_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[4]~9\,
	combout => \FD|ULA|soma[5]~10_combout\,
	cout => \FD|ULA|soma[5]~11\);

-- Location: LCCOMB_X49_Y42_N12
\FD|ULA|soma[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[6]~12_combout\ = ((\FD|BR|saidaA[6]~9_combout\ $ (\FD|mux_Banco_Ula|saida[6]~29_combout\ $ (!\FD|ULA|soma[5]~11\)))) # (GND)
-- \FD|ULA|soma[6]~13\ = CARRY((\FD|BR|saidaA[6]~9_combout\ & ((\FD|mux_Banco_Ula|saida[6]~29_combout\) # (!\FD|ULA|soma[5]~11\))) # (!\FD|BR|saidaA[6]~9_combout\ & (\FD|mux_Banco_Ula|saida[6]~29_combout\ & !\FD|ULA|soma[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[6]~9_combout\,
	datab => \FD|mux_Banco_Ula|saida[6]~29_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[5]~11\,
	combout => \FD|ULA|soma[6]~12_combout\,
	cout => \FD|ULA|soma[6]~13\);

-- Location: LCCOMB_X50_Y42_N24
\FD|ULA|Mux25~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux25~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[6]~12_combout\,
	combout => \FD|ULA|Mux25~2_combout\);

-- Location: LCCOMB_X50_Y42_N2
\FD|ULA|Mux25~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux25~3_combout\ = (\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~12_combout\ & (\FD|ULA|Mux12~2_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (((\FD|ULA|Mux25~2_combout\) # (!\FD|ULA|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~3_combout\,
	datab => \FD|ULA|Add1~12_combout\,
	datac => \FD|ULA|Mux12~2_combout\,
	datad => \FD|ULA|Mux25~2_combout\,
	combout => \FD|ULA|Mux25~3_combout\);

-- Location: LCCOMB_X50_Y42_N28
\FD|ULA|Mux25~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux25~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|ULA|Mux25~3_combout\ & (\FD|BR|saidaA[6]~9_combout\ & \FD|mux_Banco_Ula|saida[6]~29_combout\)) # (!\FD|ULA|Mux25~3_combout\ & ((\FD|BR|saidaA[6]~9_combout\) # 
-- (\FD|mux_Banco_Ula|saida[6]~29_combout\))))) # (!\FD|ULA|Mux12~4_combout\ & (\FD|ULA|Mux25~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~4_combout\,
	datab => \FD|ULA|Mux25~3_combout\,
	datac => \FD|BR|saidaA[6]~9_combout\,
	datad => \FD|mux_Banco_Ula|saida[6]~29_combout\,
	combout => \FD|ULA|Mux25~4_combout\);

-- Location: LCCOMB_X56_Y39_N20
\FD|ULA|Mux25~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux25~5_combout\ = (\FD|ULA|Mux25~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux25~4_combout\,
	datab => \FD|UCULA|Mux8~8_combout\,
	datac => \UC|pontosDeControle[15]~88_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux25~5_combout\);

-- Location: LCCOMB_X56_Y43_N10
\FD|mux_lui|saida[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[6]~6_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & (\FD|Somador|saida[6]~8_combout\)) # (!\UC|pontosDeControle[7]~96_combout\ & ((\FD|ULA|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datab => \UC|pontosDeControle[7]~96_combout\,
	datac => \FD|Somador|saida[6]~8_combout\,
	datad => \FD|ULA|Mux25~5_combout\,
	combout => \FD|mux_lui|saida[6]~6_combout\);

-- Location: FF_X56_Y43_N11
\FD|BR|bancoReg~236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[6]~6_combout\,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~236_q\);

-- Location: FF_X56_Y48_N7
\FD|BR|bancoReg~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~268_q\);

-- Location: FF_X56_Y48_N3
\FD|BR|bancoReg~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~204_q\);

-- Location: FF_X57_Y49_N1
\FD|BR|bancoReg~172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~172_q\);

-- Location: LCCOMB_X56_Y48_N2
\FD|BR|bancoReg~1940\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1940_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\) # ((\FD|BR|bancoReg~172_q\)))) # (!\FD|ROM|memROM~65_combout\ & (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~204_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~204_q\,
	datad => \FD|BR|bancoReg~172_q\,
	combout => \FD|BR|bancoReg~1940_combout\);

-- Location: LCCOMB_X56_Y48_N6
\FD|BR|bancoReg~1941\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1941_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1940_combout\ & (\FD|BR|bancoReg~236_q\)) # (!\FD|BR|bancoReg~1940_combout\ & ((\FD|BR|bancoReg~268_q\))))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1940_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~236_q\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~268_q\,
	datad => \FD|BR|bancoReg~1940_combout\,
	combout => \FD|BR|bancoReg~1941_combout\);

-- Location: FF_X52_Y45_N11
\FD|BR|bancoReg~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~76_q\);

-- Location: FF_X52_Y45_N7
\FD|BR|bancoReg~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~140_q\);

-- Location: LCCOMB_X52_Y45_N6
\FD|BR|bancoReg~1935\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1935_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|BR|bancoReg~140_q\) # (\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~76_q\ & ((!\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~76_q\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~140_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1935_combout\);

-- Location: FF_X52_Y43_N23
\FD|BR|bancoReg~108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~108_q\);

-- Location: FF_X53_Y51_N19
\FD|BR|bancoReg~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~44_q\);

-- Location: LCCOMB_X52_Y43_N22
\FD|BR|bancoReg~1936\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1936_combout\ = (\FD|BR|bancoReg~1935_combout\ & (((\FD|BR|bancoReg~108_q\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1935_combout\ & (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~44_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1935_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~108_q\,
	datad => \FD|BR|bancoReg~44_q\,
	combout => \FD|BR|bancoReg~1936_combout\);

-- Location: FF_X53_Y51_N9
\FD|BR|bancoReg~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~300_q\);

-- Location: FF_X52_Y46_N7
\FD|BR|bancoReg~364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~364_q\);

-- Location: FF_X52_Y46_N29
\FD|BR|bancoReg~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~396_q\);

-- Location: FF_X57_Y44_N25
\FD|BR|bancoReg~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~332_q\);

-- Location: LCCOMB_X52_Y46_N28
\FD|BR|bancoReg~1937\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1937_combout\ = (\FD|ROM|memROM~65_combout\ & (\FD|ROM|memROM~64_combout\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~396_q\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~332_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~396_q\,
	datad => \FD|BR|bancoReg~332_q\,
	combout => \FD|BR|bancoReg~1937_combout\);

-- Location: LCCOMB_X52_Y46_N6
\FD|BR|bancoReg~1938\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1938_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1937_combout\ & ((\FD|BR|bancoReg~364_q\))) # (!\FD|BR|bancoReg~1937_combout\ & (\FD|BR|bancoReg~300_q\)))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1937_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~300_q\,
	datac => \FD|BR|bancoReg~364_q\,
	datad => \FD|BR|bancoReg~1937_combout\,
	combout => \FD|BR|bancoReg~1938_combout\);

-- Location: LCCOMB_X52_Y43_N8
\FD|BR|bancoReg~1939\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1939_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~1936_combout\)) # (!\FD|ROM|memROM~54_combout\ & 
-- ((\FD|BR|bancoReg~1938_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1936_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~1938_combout\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1939_combout\);

-- Location: FF_X58_Y45_N9
\FD|BR|bancoReg~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~524_q\);

-- Location: FF_X58_Y45_N17
\FD|BR|bancoReg~492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~492_q\);

-- Location: FF_X56_Y41_N9
\FD|BR|bancoReg~428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~428_q\);

-- Location: FF_X57_Y44_N11
\FD|BR|bancoReg~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~460_q\);

-- Location: LCCOMB_X57_Y44_N10
\FD|BR|bancoReg~1933\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1933_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~428_q\) # ((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & (((\FD|BR|bancoReg~460_q\ & !\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~428_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~460_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1933_combout\);

-- Location: LCCOMB_X58_Y45_N16
\FD|BR|bancoReg~1934\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1934_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1933_combout\ & ((\FD|BR|bancoReg~492_q\))) # (!\FD|BR|bancoReg~1933_combout\ & (\FD|BR|bancoReg~524_q\)))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~524_q\,
	datac => \FD|BR|bancoReg~492_q\,
	datad => \FD|BR|bancoReg~1933_combout\,
	combout => \FD|BR|bancoReg~1934_combout\);

-- Location: LCCOMB_X50_Y43_N14
\FD|BR|bancoReg~1942\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1942_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1939_combout\ & (\FD|BR|bancoReg~1941_combout\)) # (!\FD|BR|bancoReg~1939_combout\ & ((\FD|BR|bancoReg~1934_combout\))))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1939_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~1941_combout\,
	datac => \FD|BR|bancoReg~1939_combout\,
	datad => \FD|BR|bancoReg~1934_combout\,
	combout => \FD|BR|bancoReg~1942_combout\);

-- Location: LCCOMB_X50_Y43_N8
\FD|mux_Banco_Ula|saida[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[6]~29_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|ROM|memROM~67_combout\)) # (!\UC|pontosDeControle~92_combout\ & (((!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~67_combout\,
	datab => \FD|BR|Equal1~0_combout\,
	datac => \FD|BR|bancoReg~1942_combout\,
	datad => \UC|pontosDeControle~92_combout\,
	combout => \FD|mux_Banco_Ula|saida[6]~29_combout\);

-- Location: LCCOMB_X48_Y43_N14
\FD|ULA|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~14_combout\ = (\FD|mux_Banco_Ula|saida[7]~28_combout\ & ((\FD|BR|saidaA[7]~7_combout\ & (!\FD|ULA|Add1~13\)) # (!\FD|BR|saidaA[7]~7_combout\ & ((\FD|ULA|Add1~13\) # (GND))))) # (!\FD|mux_Banco_Ula|saida[7]~28_combout\ & 
-- ((\FD|BR|saidaA[7]~7_combout\ & (\FD|ULA|Add1~13\ & VCC)) # (!\FD|BR|saidaA[7]~7_combout\ & (!\FD|ULA|Add1~13\))))
-- \FD|ULA|Add1~15\ = CARRY((\FD|mux_Banco_Ula|saida[7]~28_combout\ & ((!\FD|ULA|Add1~13\) # (!\FD|BR|saidaA[7]~7_combout\))) # (!\FD|mux_Banco_Ula|saida[7]~28_combout\ & (!\FD|BR|saidaA[7]~7_combout\ & !\FD|ULA|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[7]~28_combout\,
	datab => \FD|BR|saidaA[7]~7_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~13\,
	combout => \FD|ULA|Add1~14_combout\,
	cout => \FD|ULA|Add1~15\);

-- Location: LCCOMB_X49_Y42_N14
\FD|ULA|soma[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[7]~14_combout\ = (\FD|mux_Banco_Ula|saida[7]~28_combout\ & ((\FD|BR|saidaA[7]~7_combout\ & (\FD|ULA|soma[6]~13\ & VCC)) # (!\FD|BR|saidaA[7]~7_combout\ & (!\FD|ULA|soma[6]~13\)))) # (!\FD|mux_Banco_Ula|saida[7]~28_combout\ & 
-- ((\FD|BR|saidaA[7]~7_combout\ & (!\FD|ULA|soma[6]~13\)) # (!\FD|BR|saidaA[7]~7_combout\ & ((\FD|ULA|soma[6]~13\) # (GND)))))
-- \FD|ULA|soma[7]~15\ = CARRY((\FD|mux_Banco_Ula|saida[7]~28_combout\ & (!\FD|BR|saidaA[7]~7_combout\ & !\FD|ULA|soma[6]~13\)) # (!\FD|mux_Banco_Ula|saida[7]~28_combout\ & ((!\FD|ULA|soma[6]~13\) # (!\FD|BR|saidaA[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[7]~28_combout\,
	datab => \FD|BR|saidaA[7]~7_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[6]~13\,
	combout => \FD|ULA|soma[7]~14_combout\,
	cout => \FD|ULA|soma[7]~15\);

-- Location: LCCOMB_X49_Y43_N18
\FD|ULA|Mux24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux24~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[7]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[7]~14_combout\,
	combout => \FD|ULA|Mux24~2_combout\);

-- Location: LCCOMB_X49_Y43_N20
\FD|ULA|Mux24~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux24~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~14_combout\)) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux24~2_combout\))))) # (!\FD|ULA|Mux12~2_combout\ & (!\FD|ULA|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Add1~14_combout\,
	datad => \FD|ULA|Mux24~2_combout\,
	combout => \FD|ULA|Mux24~3_combout\);

-- Location: LCCOMB_X49_Y43_N14
\FD|ULA|Mux24~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux24~4_combout\ = (\FD|ULA|Mux24~3_combout\ & (((\FD|mux_Banco_Ula|saida[7]~28_combout\ & \FD|BR|saidaA[7]~7_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux24~3_combout\ & (\FD|ULA|Mux12~4_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[7]~28_combout\) # (\FD|BR|saidaA[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[7]~28_combout\,
	datab => \FD|ULA|Mux24~3_combout\,
	datac => \FD|BR|saidaA[7]~7_combout\,
	datad => \FD|ULA|Mux12~4_combout\,
	combout => \FD|ULA|Mux24~4_combout\);

-- Location: LCCOMB_X50_Y44_N14
\FD|ULA|Mux24~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux24~5_combout\ = (\FD|ULA|Mux24~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux24~4_combout\,
	datab => \UC|pontosDeControle[15]~88_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux24~5_combout\);

-- Location: LCCOMB_X53_Y41_N12
\FD|Somador|saida[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[7]~10_combout\ = (\FD|PC|data_s\(7) & (!\FD|Somador|saida[6]~9\)) # (!\FD|PC|data_s\(7) & ((\FD|Somador|saida[6]~9\) # (GND)))
-- \FD|Somador|saida[7]~11\ = CARRY((!\FD|Somador|saida[6]~9\) # (!\FD|PC|data_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(7),
	datad => VCC,
	cin => \FD|Somador|saida[6]~9\,
	combout => \FD|Somador|saida[7]~10_combout\,
	cout => \FD|Somador|saida[7]~11\);

-- Location: LCCOMB_X54_Y44_N30
\FD|mux_lui|saida[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[7]~7_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[7]~10_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux24~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux24~5_combout\,
	datab => \UC|Equal1~12_combout\,
	datac => \UC|pontosDeControle[7]~96_combout\,
	datad => \FD|Somador|saida[7]~10_combout\,
	combout => \FD|mux_lui|saida[7]~7_combout\);

-- Location: FF_X53_Y51_N23
\FD|BR|bancoReg~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[7]~7_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~301_q\);

-- Location: LCCOMB_X53_Y51_N22
\FD|BR|bancoReg~1925\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1925_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\) # ((\FD|BR|bancoReg~429_q\)))) # (!\FD|ROM|memROM~53_combout\ & (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~301_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~301_q\,
	datad => \FD|BR|bancoReg~429_q\,
	combout => \FD|BR|bancoReg~1925_combout\);

-- Location: LCCOMB_X53_Y51_N20
\FD|BR|bancoReg~1926\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1926_combout\ = (\FD|BR|bancoReg~1925_combout\ & (((\FD|BR|bancoReg~173_q\)) # (!\FD|ROM|memROM~54_combout\))) # (!\FD|BR|bancoReg~1925_combout\ & (\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~45_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1925_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~45_q\,
	datad => \FD|BR|bancoReg~173_q\,
	combout => \FD|BR|bancoReg~1926_combout\);

-- Location: LCCOMB_X54_Y45_N30
\FD|BR|bancoReg~1927\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1927_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~77_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~333_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~333_q\,
	datad => \FD|BR|bancoReg~77_q\,
	combout => \FD|BR|bancoReg~1927_combout\);

-- Location: LCCOMB_X55_Y47_N2
\FD|BR|bancoReg~1928\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1928_combout\ = (\FD|BR|bancoReg~1927_combout\ & ((\FD|BR|bancoReg~205_q\) # ((!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1927_combout\ & (((\FD|BR|bancoReg~461_q\ & \FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1927_combout\,
	datab => \FD|BR|bancoReg~205_q\,
	datac => \FD|BR|bancoReg~461_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1928_combout\);

-- Location: LCCOMB_X55_Y47_N8
\FD|BR|bancoReg~1929\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1929_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~1926_combout\)) # (!\FD|ROM|memROM~65_combout\ & 
-- ((\FD|BR|bancoReg~1928_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1926_combout\,
	datac => \FD|ROM|memROM~65_combout\,
	datad => \FD|BR|bancoReg~1928_combout\,
	combout => \FD|BR|bancoReg~1929_combout\);

-- Location: LCCOMB_X57_Y45_N16
\FD|BR|bancoReg~1930\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1930_combout\ = (\FD|ROM|memROM~54_combout\ & (((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~493_q\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~365_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~493_q\,
	datac => \FD|BR|bancoReg~365_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1930_combout\);

-- Location: LCCOMB_X57_Y45_N14
\FD|BR|bancoReg~1931\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1931_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1930_combout\ & (\FD|BR|bancoReg~237_q\)) # (!\FD|BR|bancoReg~1930_combout\ & ((\FD|BR|bancoReg~109_q\))))) # (!\FD|ROM|memROM~54_combout\ & 
-- (((\FD|BR|bancoReg~1930_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~237_q\,
	datac => \FD|BR|bancoReg~109_q\,
	datad => \FD|BR|bancoReg~1930_combout\,
	combout => \FD|BR|bancoReg~1931_combout\);

-- Location: LCCOMB_X56_Y46_N24
\FD|BR|bancoReg~1923\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1923_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~141_q\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~397_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~141_q\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~397_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1923_combout\);

-- Location: LCCOMB_X57_Y46_N30
\FD|BR|bancoReg~1924\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1924_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1923_combout\ & (\FD|BR|bancoReg~269_q\)) # (!\FD|BR|bancoReg~1923_combout\ & ((\FD|BR|bancoReg~525_q\))))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~1923_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~1923_combout\,
	datac => \FD|BR|bancoReg~269_q\,
	datad => \FD|BR|bancoReg~525_q\,
	combout => \FD|BR|bancoReg~1924_combout\);

-- Location: LCCOMB_X55_Y47_N26
\FD|BR|bancoReg~1932\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1932_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1929_combout\ & (\FD|BR|bancoReg~1931_combout\)) # (!\FD|BR|bancoReg~1929_combout\ & ((\FD|BR|bancoReg~1924_combout\))))) # (!\FD|ROM|memROM~64_combout\ & 
-- (\FD|BR|bancoReg~1929_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1929_combout\,
	datac => \FD|BR|bancoReg~1931_combout\,
	datad => \FD|BR|bancoReg~1924_combout\,
	combout => \FD|BR|bancoReg~1932_combout\);

-- Location: LCCOMB_X55_Y43_N4
\FD|mux_Banco_Ula|saida[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[7]~28_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|ROM|memROM~67_combout\)) # (!\UC|pontosDeControle~92_combout\ & (((!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~67_combout\,
	datab => \FD|BR|Equal1~0_combout\,
	datac => \UC|pontosDeControle~92_combout\,
	datad => \FD|BR|bancoReg~1932_combout\,
	combout => \FD|mux_Banco_Ula|saida[7]~28_combout\);

-- Location: LCCOMB_X48_Y43_N16
\FD|ULA|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~16_combout\ = ((\FD|BR|saidaA[8]~37_combout\ $ (\FD|mux_Banco_Ula|saida[8]~27_combout\ $ (\FD|ULA|Add1~15\)))) # (GND)
-- \FD|ULA|Add1~17\ = CARRY((\FD|BR|saidaA[8]~37_combout\ & ((!\FD|ULA|Add1~15\) # (!\FD|mux_Banco_Ula|saida[8]~27_combout\))) # (!\FD|BR|saidaA[8]~37_combout\ & (!\FD|mux_Banco_Ula|saida[8]~27_combout\ & !\FD|ULA|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[8]~37_combout\,
	datab => \FD|mux_Banco_Ula|saida[8]~27_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~15\,
	combout => \FD|ULA|Add1~16_combout\,
	cout => \FD|ULA|Add1~17\);

-- Location: LCCOMB_X49_Y42_N16
\FD|ULA|soma[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[8]~16_combout\ = ((\FD|mux_Banco_Ula|saida[8]~27_combout\ $ (\FD|BR|saidaA[8]~37_combout\ $ (!\FD|ULA|soma[7]~15\)))) # (GND)
-- \FD|ULA|soma[8]~17\ = CARRY((\FD|mux_Banco_Ula|saida[8]~27_combout\ & ((\FD|BR|saidaA[8]~37_combout\) # (!\FD|ULA|soma[7]~15\))) # (!\FD|mux_Banco_Ula|saida[8]~27_combout\ & (\FD|BR|saidaA[8]~37_combout\ & !\FD|ULA|soma[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[8]~27_combout\,
	datab => \FD|BR|saidaA[8]~37_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[7]~15\,
	combout => \FD|ULA|soma[8]~16_combout\,
	cout => \FD|ULA|soma[8]~17\);

-- Location: LCCOMB_X50_Y42_N0
\FD|ULA|Mux23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux23~2_combout\ = (\FD|ULA|soma[8]~16_combout\ & !\FD|UCULA|Mux11~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|ULA|soma[8]~16_combout\,
	datad => \FD|UCULA|Mux11~11_combout\,
	combout => \FD|ULA|Mux23~2_combout\);

-- Location: LCCOMB_X50_Y42_N18
\FD|ULA|Mux23~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux23~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~16_combout\)) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux23~2_combout\))))) # (!\FD|ULA|Mux12~2_combout\ & (((!\FD|ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~16_combout\,
	datab => \FD|ULA|Mux12~2_combout\,
	datac => \FD|ULA|Mux12~3_combout\,
	datad => \FD|ULA|Mux23~2_combout\,
	combout => \FD|ULA|Mux23~3_combout\);

-- Location: LCCOMB_X50_Y41_N18
\FD|ULA|Mux23~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux23~4_combout\ = (\FD|ULA|Mux23~3_combout\ & (((\FD|BR|saidaA[8]~37_combout\ & \FD|mux_Banco_Ula|saida[8]~27_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux23~3_combout\ & (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[8]~37_combout\) # 
-- (\FD|mux_Banco_Ula|saida[8]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux23~3_combout\,
	datab => \FD|ULA|Mux12~4_combout\,
	datac => \FD|BR|saidaA[8]~37_combout\,
	datad => \FD|mux_Banco_Ula|saida[8]~27_combout\,
	combout => \FD|ULA|Mux23~4_combout\);

-- Location: LCCOMB_X50_Y41_N12
\FD|ULA|Mux23~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux23~5_combout\ = (\FD|ULA|Mux23~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[15]~88_combout\,
	datab => \UC|pontosDeControle[16]~93_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \FD|ULA|Mux23~4_combout\,
	combout => \FD|ULA|Mux23~5_combout\);

-- Location: LCCOMB_X54_Y41_N2
\FD|Somador_imediato|saida[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[2]~0_combout\ = (\FD|Somador|saida[2]~0_combout\ & (\FD|ROM|memROM~63_combout\ $ (VCC))) # (!\FD|Somador|saida[2]~0_combout\ & (\FD|ROM|memROM~63_combout\ & VCC))
-- \FD|Somador_imediato|saida[2]~1\ = CARRY((\FD|Somador|saida[2]~0_combout\ & \FD|ROM|memROM~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[2]~0_combout\,
	datab => \FD|ROM|memROM~63_combout\,
	datad => VCC,
	combout => \FD|Somador_imediato|saida[2]~0_combout\,
	cout => \FD|Somador_imediato|saida[2]~1\);

-- Location: LCCOMB_X54_Y41_N4
\FD|Somador_imediato|saida[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[3]~2_combout\ = (\FD|ROM|memROM~62_combout\ & ((\FD|Somador|saida[3]~2_combout\ & (\FD|Somador_imediato|saida[2]~1\ & VCC)) # (!\FD|Somador|saida[3]~2_combout\ & (!\FD|Somador_imediato|saida[2]~1\)))) # 
-- (!\FD|ROM|memROM~62_combout\ & ((\FD|Somador|saida[3]~2_combout\ & (!\FD|Somador_imediato|saida[2]~1\)) # (!\FD|Somador|saida[3]~2_combout\ & ((\FD|Somador_imediato|saida[2]~1\) # (GND)))))
-- \FD|Somador_imediato|saida[3]~3\ = CARRY((\FD|ROM|memROM~62_combout\ & (!\FD|Somador|saida[3]~2_combout\ & !\FD|Somador_imediato|saida[2]~1\)) # (!\FD|ROM|memROM~62_combout\ & ((!\FD|Somador_imediato|saida[2]~1\) # (!\FD|Somador|saida[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~62_combout\,
	datab => \FD|Somador|saida[3]~2_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[2]~1\,
	combout => \FD|Somador_imediato|saida[3]~2_combout\,
	cout => \FD|Somador_imediato|saida[3]~3\);

-- Location: LCCOMB_X54_Y41_N6
\FD|Somador_imediato|saida[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[4]~4_combout\ = ((\FD|ROM|memROM~58_combout\ $ (\FD|Somador|saida[4]~4_combout\ $ (!\FD|Somador_imediato|saida[3]~3\)))) # (GND)
-- \FD|Somador_imediato|saida[4]~5\ = CARRY((\FD|ROM|memROM~58_combout\ & ((\FD|Somador|saida[4]~4_combout\) # (!\FD|Somador_imediato|saida[3]~3\))) # (!\FD|ROM|memROM~58_combout\ & (\FD|Somador|saida[4]~4_combout\ & !\FD|Somador_imediato|saida[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~58_combout\,
	datab => \FD|Somador|saida[4]~4_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[3]~3\,
	combout => \FD|Somador_imediato|saida[4]~4_combout\,
	cout => \FD|Somador_imediato|saida[4]~5\);

-- Location: LCCOMB_X54_Y41_N8
\FD|Somador_imediato|saida[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[5]~6_combout\ = (\FD|Somador|saida[5]~6_combout\ & ((\FD|ROM|memROM~45_combout\ & (\FD|Somador_imediato|saida[4]~5\ & VCC)) # (!\FD|ROM|memROM~45_combout\ & (!\FD|Somador_imediato|saida[4]~5\)))) # 
-- (!\FD|Somador|saida[5]~6_combout\ & ((\FD|ROM|memROM~45_combout\ & (!\FD|Somador_imediato|saida[4]~5\)) # (!\FD|ROM|memROM~45_combout\ & ((\FD|Somador_imediato|saida[4]~5\) # (GND)))))
-- \FD|Somador_imediato|saida[5]~7\ = CARRY((\FD|Somador|saida[5]~6_combout\ & (!\FD|ROM|memROM~45_combout\ & !\FD|Somador_imediato|saida[4]~5\)) # (!\FD|Somador|saida[5]~6_combout\ & ((!\FD|Somador_imediato|saida[4]~5\) # (!\FD|ROM|memROM~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[5]~6_combout\,
	datab => \FD|ROM|memROM~45_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[4]~5\,
	combout => \FD|Somador_imediato|saida[5]~6_combout\,
	cout => \FD|Somador_imediato|saida[5]~7\);

-- Location: LCCOMB_X54_Y41_N10
\FD|Somador_imediato|saida[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[6]~8_combout\ = ((\FD|Somador|saida[6]~8_combout\ $ (\FD|ROM|memROM~66_combout\ $ (!\FD|Somador_imediato|saida[5]~7\)))) # (GND)
-- \FD|Somador_imediato|saida[6]~9\ = CARRY((\FD|Somador|saida[6]~8_combout\ & ((\FD|ROM|memROM~66_combout\) # (!\FD|Somador_imediato|saida[5]~7\))) # (!\FD|Somador|saida[6]~8_combout\ & (\FD|ROM|memROM~66_combout\ & !\FD|Somador_imediato|saida[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[6]~8_combout\,
	datab => \FD|ROM|memROM~66_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[5]~7\,
	combout => \FD|Somador_imediato|saida[6]~8_combout\,
	cout => \FD|Somador_imediato|saida[6]~9\);

-- Location: LCCOMB_X54_Y41_N12
\FD|Somador_imediato|saida[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[7]~10_combout\ = (\FD|ROM|memROM~68_combout\ & ((\FD|Somador|saida[7]~10_combout\ & (\FD|Somador_imediato|saida[6]~9\ & VCC)) # (!\FD|Somador|saida[7]~10_combout\ & (!\FD|Somador_imediato|saida[6]~9\)))) # 
-- (!\FD|ROM|memROM~68_combout\ & ((\FD|Somador|saida[7]~10_combout\ & (!\FD|Somador_imediato|saida[6]~9\)) # (!\FD|Somador|saida[7]~10_combout\ & ((\FD|Somador_imediato|saida[6]~9\) # (GND)))))
-- \FD|Somador_imediato|saida[7]~11\ = CARRY((\FD|ROM|memROM~68_combout\ & (!\FD|Somador|saida[7]~10_combout\ & !\FD|Somador_imediato|saida[6]~9\)) # (!\FD|ROM|memROM~68_combout\ & ((!\FD|Somador_imediato|saida[6]~9\) # (!\FD|Somador|saida[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~68_combout\,
	datab => \FD|Somador|saida[7]~10_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[6]~9\,
	combout => \FD|Somador_imediato|saida[7]~10_combout\,
	cout => \FD|Somador_imediato|saida[7]~11\);

-- Location: LCCOMB_X54_Y41_N14
\FD|Somador_imediato|saida[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[8]~12_combout\ = ((\FD|Somador|saida[8]~12_combout\ $ (\FD|ROM|memROM~67_combout\ $ (!\FD|Somador_imediato|saida[7]~11\)))) # (GND)
-- \FD|Somador_imediato|saida[8]~13\ = CARRY((\FD|Somador|saida[8]~12_combout\ & ((\FD|ROM|memROM~67_combout\) # (!\FD|Somador_imediato|saida[7]~11\))) # (!\FD|Somador|saida[8]~12_combout\ & (\FD|ROM|memROM~67_combout\ & !\FD|Somador_imediato|saida[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[8]~12_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[7]~11\,
	combout => \FD|Somador_imediato|saida[8]~12_combout\,
	cout => \FD|Somador_imediato|saida[8]~13\);

-- Location: LCCOMB_X56_Y43_N30
\FD|Somador_imediato|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~6_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[8]~12_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[8]~12_combout\,
	datab => \FD|Somador_imediato|saida[8]~12_combout\,
	datac => \FD|sel_mux_beq~combout\,
	combout => \FD|Somador_imediato|Add0~6_combout\);

-- Location: LCCOMB_X47_Y44_N26
\FD|mux_jump2|saida[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[8]~14_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & ((\FD|ROM|memROM~67_combout\))) # (!\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador_imediato|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|Somador_imediato|Add0~6_combout\,
	datad => \FD|ROM|memROM~67_combout\,
	combout => \FD|mux_jump2|saida[8]~14_combout\);

-- Location: LCCOMB_X47_Y44_N4
\FD|mux_jump2|saida[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[8]~15_combout\ = (\FD|mux_jump2|saida[8]~14_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[8]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_jump2|saida[8]~14_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|BR|saidaA[8]~37_combout\,
	combout => \FD|mux_jump2|saida[8]~15_combout\);

-- Location: FF_X47_Y44_N5
\FD|PC|data_s[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[8]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(8));

-- Location: LCCOMB_X53_Y41_N14
\FD|Somador|saida[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[8]~12_combout\ = (\FD|PC|data_s\(8) & (\FD|Somador|saida[7]~11\ $ (GND))) # (!\FD|PC|data_s\(8) & (!\FD|Somador|saida[7]~11\ & VCC))
-- \FD|Somador|saida[8]~13\ = CARRY((\FD|PC|data_s\(8) & !\FD|Somador|saida[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(8),
	datad => VCC,
	cin => \FD|Somador|saida[7]~11\,
	combout => \FD|Somador|saida[8]~12_combout\,
	cout => \FD|Somador|saida[8]~13\);

-- Location: LCCOMB_X56_Y43_N8
\FD|mux_lui|saida[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[8]~8_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[8]~12_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datab => \UC|pontosDeControle[7]~96_combout\,
	datac => \FD|ULA|Mux23~5_combout\,
	datad => \FD|Somador|saida[8]~12_combout\,
	combout => \FD|mux_lui|saida[8]~8_combout\);

-- Location: FF_X58_Y44_N9
\FD|BR|bancoReg~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~398_q\);

-- Location: LCCOMB_X57_Y49_N20
\FD|BR|bancoReg~1905\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1905_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~334_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~302_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~334_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~302_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1905_combout\);

-- Location: LCCOMB_X58_Y44_N8
\FD|BR|bancoReg~1906\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1906_combout\ = (\FD|BR|bancoReg~1905_combout\ & ((\FD|BR|bancoReg~398_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~398_q\,
	datad => \FD|BR|bancoReg~1905_combout\,
	combout => \FD|BR|bancoReg~1906_combout\);

-- Location: LCCOMB_X53_Y45_N12
\FD|BR|bancoReg~1907\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1907_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~78_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~46_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~78_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~46_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1907_combout\);

-- Location: LCCOMB_X54_Y48_N16
\FD|BR|bancoReg~1908\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1908_combout\ = (\FD|BR|bancoReg~1907_combout\ & ((\FD|BR|bancoReg~142_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~142_q\,
	datad => \FD|BR|bancoReg~1907_combout\,
	combout => \FD|BR|bancoReg~1908_combout\);

-- Location: LCCOMB_X50_Y48_N10
\FD|BR|bancoReg~1909\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1909_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1906_combout\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~1908_combout\ & !\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~1906_combout\,
	datac => \FD|BR|bancoReg~1908_combout\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1909_combout\);

-- Location: LCCOMB_X56_Y41_N4
\FD|BR|bancoReg~1910\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1910_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~430_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~430_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1910_combout\);

-- Location: LCCOMB_X56_Y41_N18
\FD|BR|bancoReg~1911\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1911_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1910_combout\ & ((\FD|BR|bancoReg~526_q\))) # (!\FD|BR|bancoReg~1910_combout\ & (\FD|BR|bancoReg~462_q\)))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~1910_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1910_combout\,
	datac => \FD|BR|bancoReg~462_q\,
	datad => \FD|BR|bancoReg~526_q\,
	combout => \FD|BR|bancoReg~1911_combout\);

-- Location: LCCOMB_X58_Y47_N4
\FD|BR|bancoReg~1903\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1903_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~174_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~174_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1903_combout\);

-- Location: LCCOMB_X58_Y47_N2
\FD|BR|bancoReg~1904\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1904_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1903_combout\ & ((\FD|BR|bancoReg~270_q\))) # (!\FD|BR|bancoReg~1903_combout\ & (\FD|BR|bancoReg~206_q\)))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~1903_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1903_combout\,
	datac => \FD|BR|bancoReg~206_q\,
	datad => \FD|BR|bancoReg~270_q\,
	combout => \FD|BR|bancoReg~1904_combout\);

-- Location: LCCOMB_X50_Y48_N28
\FD|BR|bancoReg~1912\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1912_combout\ = (\FD|BR|bancoReg~1909_combout\ & ((\FD|BR|bancoReg~1911_combout\) # ((!\FD|ROM|memROM~32_combout\)))) # (!\FD|BR|bancoReg~1909_combout\ & (((\FD|ROM|memROM~32_combout\ & \FD|BR|bancoReg~1904_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1909_combout\,
	datab => \FD|BR|bancoReg~1911_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~1904_combout\,
	combout => \FD|BR|bancoReg~1912_combout\);

-- Location: LCCOMB_X48_Y48_N28
\FD|BR|bancoReg~750feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~750feeder_combout\ = \FD|mux_lui|saida[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[8]~8_combout\,
	combout => \FD|BR|bancoReg~750feeder_combout\);

-- Location: FF_X48_Y48_N29
\FD|BR|bancoReg~750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~750feeder_combout\,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~750_q\);

-- Location: FF_X48_Y48_N7
\FD|BR|bancoReg~1006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1006_q\);

-- Location: FF_X47_Y48_N29
\FD|BR|bancoReg~878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~878_q\);

-- Location: FF_X47_Y48_N15
\FD|BR|bancoReg~622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~622_q\);

-- Location: LCCOMB_X47_Y48_N14
\FD|BR|bancoReg~1893\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1893_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~878_q\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~622_q\ & !\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~878_q\,
	datac => \FD|BR|bancoReg~622_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1893_combout\);

-- Location: LCCOMB_X48_Y48_N6
\FD|BR|bancoReg~1894\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1894_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1893_combout\ & ((\FD|BR|bancoReg~1006_q\))) # (!\FD|BR|bancoReg~1893_combout\ & (\FD|BR|bancoReg~750_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1893_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~750_q\,
	datac => \FD|BR|bancoReg~1006_q\,
	datad => \FD|BR|bancoReg~1893_combout\,
	combout => \FD|BR|bancoReg~1894_combout\);

-- Location: FF_X49_Y49_N29
\FD|BR|bancoReg~654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~654_q\);

-- Location: FF_X49_Y49_N19
\FD|BR|bancoReg~910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~910_q\);

-- Location: LCCOMB_X49_Y49_N28
\FD|BR|bancoReg~1900\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1900_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~910_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~654_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~654_q\,
	datad => \FD|BR|bancoReg~910_q\,
	combout => \FD|BR|bancoReg~1900_combout\);

-- Location: FF_X48_Y50_N21
\FD|BR|bancoReg~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1038_q\);

-- Location: FF_X48_Y50_N19
\FD|BR|bancoReg~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~782_q\);

-- Location: LCCOMB_X48_Y50_N20
\FD|BR|bancoReg~1901\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1901_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1900_combout\ & (\FD|BR|bancoReg~1038_q\)) # (!\FD|BR|bancoReg~1900_combout\ & ((\FD|BR|bancoReg~782_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1900_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1900_combout\,
	datac => \FD|BR|bancoReg~1038_q\,
	datad => \FD|BR|bancoReg~782_q\,
	combout => \FD|BR|bancoReg~1901_combout\);

-- Location: FF_X50_Y48_N3
\FD|BR|bancoReg~846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~846_q\);

-- Location: FF_X50_Y48_N21
\FD|BR|bancoReg~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~974_q\);

-- Location: FF_X49_Y48_N15
\FD|BR|bancoReg~590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~590_q\);

-- Location: FF_X49_Y48_N13
\FD|BR|bancoReg~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~718_q\);

-- Location: LCCOMB_X49_Y48_N14
\FD|BR|bancoReg~1897\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1897_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~718_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~590_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~590_q\,
	datad => \FD|BR|bancoReg~718_q\,
	combout => \FD|BR|bancoReg~1897_combout\);

-- Location: LCCOMB_X50_Y48_N20
\FD|BR|bancoReg~1898\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1898_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1897_combout\ & ((\FD|BR|bancoReg~974_q\))) # (!\FD|BR|bancoReg~1897_combout\ & (\FD|BR|bancoReg~846_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1897_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~846_q\,
	datac => \FD|BR|bancoReg~974_q\,
	datad => \FD|BR|bancoReg~1897_combout\,
	combout => \FD|BR|bancoReg~1898_combout\);

-- Location: FF_X48_Y47_N15
\FD|BR|bancoReg~558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~558_q\);

-- Location: FF_X48_Y47_N21
\FD|BR|bancoReg~686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~686_q\);

-- Location: LCCOMB_X48_Y47_N14
\FD|BR|bancoReg~1895\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1895_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~686_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~558_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~558_q\,
	datad => \FD|BR|bancoReg~686_q\,
	combout => \FD|BR|bancoReg~1895_combout\);

-- Location: FF_X48_Y49_N31
\FD|BR|bancoReg~942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[8]~8_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~942_q\);

-- Location: LCCOMB_X48_Y49_N12
\FD|BR|bancoReg~814feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~814feeder_combout\ = \FD|mux_lui|saida[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[8]~8_combout\,
	combout => \FD|BR|bancoReg~814feeder_combout\);

-- Location: FF_X48_Y49_N13
\FD|BR|bancoReg~814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~814feeder_combout\,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~814_q\);

-- Location: LCCOMB_X48_Y49_N30
\FD|BR|bancoReg~1896\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1896_combout\ = (\FD|BR|bancoReg~1895_combout\ & (((\FD|BR|bancoReg~942_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1895_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~814_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1895_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~942_q\,
	datad => \FD|BR|bancoReg~814_q\,
	combout => \FD|BR|bancoReg~1896_combout\);

-- Location: LCCOMB_X50_Y48_N6
\FD|BR|bancoReg~1899\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1899_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1898_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1896_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|BR|bancoReg~1898_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1896_combout\,
	combout => \FD|BR|bancoReg~1899_combout\);

-- Location: LCCOMB_X50_Y48_N0
\FD|BR|bancoReg~1902\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1902_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1899_combout\ & ((\FD|BR|bancoReg~1901_combout\))) # (!\FD|BR|bancoReg~1899_combout\ & (\FD|BR|bancoReg~1894_combout\)))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1899_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1894_combout\,
	datab => \FD|BR|bancoReg~1901_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1899_combout\,
	combout => \FD|BR|bancoReg~1902_combout\);

-- Location: LCCOMB_X50_Y48_N14
\FD|BR|saidaA[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[8]~37_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|bancoReg~1902_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (!\FD|BR|Equal0~0_combout\ & (\FD|BR|bancoReg~1912_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|BR|bancoReg~1912_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1902_combout\,
	combout => \FD|BR|saidaA[8]~37_combout\);

-- Location: LCCOMB_X48_Y43_N18
\FD|ULA|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~18_combout\ = (\FD|mux_Banco_Ula|saida[9]~26_combout\ & ((\FD|BR|saidaA[9]~36_combout\ & (!\FD|ULA|Add1~17\)) # (!\FD|BR|saidaA[9]~36_combout\ & ((\FD|ULA|Add1~17\) # (GND))))) # (!\FD|mux_Banco_Ula|saida[9]~26_combout\ & 
-- ((\FD|BR|saidaA[9]~36_combout\ & (\FD|ULA|Add1~17\ & VCC)) # (!\FD|BR|saidaA[9]~36_combout\ & (!\FD|ULA|Add1~17\))))
-- \FD|ULA|Add1~19\ = CARRY((\FD|mux_Banco_Ula|saida[9]~26_combout\ & ((!\FD|ULA|Add1~17\) # (!\FD|BR|saidaA[9]~36_combout\))) # (!\FD|mux_Banco_Ula|saida[9]~26_combout\ & (!\FD|BR|saidaA[9]~36_combout\ & !\FD|ULA|Add1~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[9]~26_combout\,
	datab => \FD|BR|saidaA[9]~36_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~17\,
	combout => \FD|ULA|Add1~18_combout\,
	cout => \FD|ULA|Add1~19\);

-- Location: LCCOMB_X49_Y42_N18
\FD|ULA|soma[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[9]~18_combout\ = (\FD|BR|saidaA[9]~36_combout\ & ((\FD|mux_Banco_Ula|saida[9]~26_combout\ & (\FD|ULA|soma[8]~17\ & VCC)) # (!\FD|mux_Banco_Ula|saida[9]~26_combout\ & (!\FD|ULA|soma[8]~17\)))) # (!\FD|BR|saidaA[9]~36_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[9]~26_combout\ & (!\FD|ULA|soma[8]~17\)) # (!\FD|mux_Banco_Ula|saida[9]~26_combout\ & ((\FD|ULA|soma[8]~17\) # (GND)))))
-- \FD|ULA|soma[9]~19\ = CARRY((\FD|BR|saidaA[9]~36_combout\ & (!\FD|mux_Banco_Ula|saida[9]~26_combout\ & !\FD|ULA|soma[8]~17\)) # (!\FD|BR|saidaA[9]~36_combout\ & ((!\FD|ULA|soma[8]~17\) # (!\FD|mux_Banco_Ula|saida[9]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[9]~36_combout\,
	datab => \FD|mux_Banco_Ula|saida[9]~26_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[8]~17\,
	combout => \FD|ULA|soma[9]~18_combout\,
	cout => \FD|ULA|soma[9]~19\);

-- Location: LCCOMB_X50_Y42_N6
\FD|ULA|Mux22~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux22~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[9]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[9]~18_combout\,
	combout => \FD|ULA|Mux22~2_combout\);

-- Location: LCCOMB_X50_Y42_N8
\FD|ULA|Mux22~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux22~3_combout\ = (\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Mux12~2_combout\ & (\FD|ULA|Add1~18_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (((\FD|ULA|Mux22~2_combout\)) # (!\FD|ULA|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~3_combout\,
	datab => \FD|ULA|Mux12~2_combout\,
	datac => \FD|ULA|Add1~18_combout\,
	datad => \FD|ULA|Mux22~2_combout\,
	combout => \FD|ULA|Mux22~3_combout\);

-- Location: LCCOMB_X50_Y42_N26
\FD|ULA|Mux22~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux22~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[9]~36_combout\ & ((\FD|mux_Banco_Ula|saida[9]~26_combout\) # (!\FD|ULA|Mux22~3_combout\))) # (!\FD|BR|saidaA[9]~36_combout\ & (!\FD|ULA|Mux22~3_combout\ & 
-- \FD|mux_Banco_Ula|saida[9]~26_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux22~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~4_combout\,
	datab => \FD|BR|saidaA[9]~36_combout\,
	datac => \FD|ULA|Mux22~3_combout\,
	datad => \FD|mux_Banco_Ula|saida[9]~26_combout\,
	combout => \FD|ULA|Mux22~4_combout\);

-- Location: LCCOMB_X50_Y41_N30
\FD|ULA|Mux22~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux22~5_combout\ = (\FD|ULA|Mux22~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[15]~88_combout\,
	datab => \UC|pontosDeControle[16]~93_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \FD|ULA|Mux22~4_combout\,
	combout => \FD|ULA|Mux22~5_combout\);

-- Location: LCCOMB_X55_Y41_N22
\FD|mux_lui|saida[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[9]~9_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[9]~14_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux22~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datab => \FD|ULA|Mux22~5_combout\,
	datac => \UC|pontosDeControle[7]~96_combout\,
	datad => \FD|Somador|saida[9]~14_combout\,
	combout => \FD|mux_lui|saida[9]~9_combout\);

-- Location: FF_X55_Y48_N21
\FD|BR|bancoReg~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~207_q\);

-- Location: LCCOMB_X55_Y48_N20
\FD|BR|bancoReg~1875\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1875_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~207_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~175_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~207_q\,
	datad => \FD|BR|bancoReg~175_q\,
	combout => \FD|BR|bancoReg~1875_combout\);

-- Location: LCCOMB_X55_Y48_N14
\FD|BR|bancoReg~1876\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1876_combout\ = (\FD|BR|bancoReg~1875_combout\ & ((\FD|BR|bancoReg~271_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~1875_combout\,
	datac => \FD|BR|bancoReg~271_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1876_combout\);

-- Location: LCCOMB_X58_Y44_N18
\FD|BR|bancoReg~1877\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1877_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~47_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~47_q\,
	combout => \FD|BR|bancoReg~1877_combout\);

-- Location: LCCOMB_X58_Y44_N12
\FD|BR|bancoReg~1878\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1878_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1877_combout\ & (\FD|BR|bancoReg~143_q\)) # (!\FD|BR|bancoReg~1877_combout\ & ((\FD|BR|bancoReg~79_q\))))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1877_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~143_q\,
	datab => \FD|BR|bancoReg~79_q\,
	datac => \FD|ROM|memROM~36_combout\,
	datad => \FD|BR|bancoReg~1877_combout\,
	combout => \FD|BR|bancoReg~1878_combout\);

-- Location: LCCOMB_X58_Y44_N30
\FD|BR|bancoReg~1879\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1879_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1876_combout\)) # (!\FD|ROM|memROM~32_combout\ & 
-- ((\FD|BR|bancoReg~1878_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1876_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~1878_combout\,
	combout => \FD|BR|bancoReg~1879_combout\);

-- Location: LCCOMB_X58_Y44_N0
\FD|BR|bancoReg~1880\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1880_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~463_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~431_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~463_q\,
	datad => \FD|BR|bancoReg~431_q\,
	combout => \FD|BR|bancoReg~1880_combout\);

-- Location: LCCOMB_X58_Y44_N26
\FD|BR|bancoReg~1881\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1881_combout\ = (\FD|BR|bancoReg~1880_combout\ & ((\FD|BR|bancoReg~527_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~527_q\,
	datad => \FD|BR|bancoReg~1880_combout\,
	combout => \FD|BR|bancoReg~1881_combout\);

-- Location: LCCOMB_X56_Y44_N28
\FD|BR|bancoReg~1873\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1873_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~303_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~303_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1873_combout\);

-- Location: LCCOMB_X58_Y44_N24
\FD|BR|bancoReg~1874\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1874_combout\ = (\FD|BR|bancoReg~1873_combout\ & (((\FD|BR|bancoReg~399_q\) # (!\FD|ROM|memROM~36_combout\)))) # (!\FD|BR|bancoReg~1873_combout\ & (\FD|BR|bancoReg~335_q\ & ((\FD|ROM|memROM~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1873_combout\,
	datab => \FD|BR|bancoReg~335_q\,
	datac => \FD|BR|bancoReg~399_q\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|bancoReg~1874_combout\);

-- Location: LCCOMB_X58_Y44_N20
\FD|BR|bancoReg~1882\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1882_combout\ = (\FD|BR|bancoReg~1879_combout\ & (((\FD|BR|bancoReg~1881_combout\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1879_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1874_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1879_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1881_combout\,
	datad => \FD|BR|bancoReg~1874_combout\,
	combout => \FD|BR|bancoReg~1882_combout\);

-- Location: FF_X45_Y46_N5
\FD|BR|bancoReg~591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~591_q\);

-- Location: LCCOMB_X46_Y46_N18
\FD|BR|bancoReg~847feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~847feeder_combout\ = \FD|mux_lui|saida[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[9]~9_combout\,
	combout => \FD|BR|bancoReg~847feeder_combout\);

-- Location: FF_X46_Y46_N19
\FD|BR|bancoReg~847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~847feeder_combout\,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~847_q\);

-- Location: LCCOMB_X45_Y46_N4
\FD|BR|bancoReg~1865\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1865_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~847_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~591_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~591_q\,
	datad => \FD|BR|bancoReg~847_q\,
	combout => \FD|BR|bancoReg~1865_combout\);

-- Location: FF_X45_Y46_N23
\FD|BR|bancoReg~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~975_q\);

-- Location: LCCOMB_X50_Y43_N22
\FD|BR|bancoReg~719feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~719feeder_combout\ = \FD|mux_lui|saida[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[9]~9_combout\,
	combout => \FD|BR|bancoReg~719feeder_combout\);

-- Location: FF_X50_Y43_N23
\FD|BR|bancoReg~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~719feeder_combout\,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~719_q\);

-- Location: LCCOMB_X45_Y46_N22
\FD|BR|bancoReg~1866\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1866_combout\ = (\FD|BR|bancoReg~1865_combout\ & (((\FD|BR|bancoReg~975_q\)) # (!\FD|ROM|memROM~32_combout\))) # (!\FD|BR|bancoReg~1865_combout\ & (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~719_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1865_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~975_q\,
	datad => \FD|BR|bancoReg~719_q\,
	combout => \FD|BR|bancoReg~1866_combout\);

-- Location: FF_X49_Y47_N3
\FD|BR|bancoReg~687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~687_q\);

-- Location: FF_X49_Y47_N21
\FD|BR|bancoReg~943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~943_q\);

-- Location: FF_X50_Y47_N23
\FD|BR|bancoReg~559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~559_q\);

-- Location: FF_X50_Y47_N21
\FD|BR|bancoReg~815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~815_q\);

-- Location: LCCOMB_X50_Y47_N22
\FD|BR|bancoReg~1867\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1867_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~815_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~559_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~559_q\,
	datad => \FD|BR|bancoReg~815_q\,
	combout => \FD|BR|bancoReg~1867_combout\);

-- Location: LCCOMB_X49_Y47_N20
\FD|BR|bancoReg~1868\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1868_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1867_combout\ & ((\FD|BR|bancoReg~943_q\))) # (!\FD|BR|bancoReg~1867_combout\ & (\FD|BR|bancoReg~687_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~687_q\,
	datac => \FD|BR|bancoReg~943_q\,
	datad => \FD|BR|bancoReg~1867_combout\,
	combout => \FD|BR|bancoReg~1868_combout\);

-- Location: LCCOMB_X54_Y48_N26
\FD|BR|bancoReg~1869\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1869_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~1868_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~1868_combout\,
	combout => \FD|BR|bancoReg~1869_combout\);

-- Location: FF_X50_Y51_N31
\FD|BR|bancoReg~655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~655_q\);

-- Location: FF_X50_Y51_N21
\FD|BR|bancoReg~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~783_q\);

-- Location: LCCOMB_X50_Y51_N30
\FD|BR|bancoReg~1870\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1870_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\) # ((\FD|BR|bancoReg~783_q\)))) # (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~655_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~655_q\,
	datad => \FD|BR|bancoReg~783_q\,
	combout => \FD|BR|bancoReg~1870_combout\);

-- Location: FF_X50_Y50_N15
\FD|BR|bancoReg~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1039_q\);

-- Location: FF_X50_Y50_N13
\FD|BR|bancoReg~911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[9]~9_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~911_q\);

-- Location: LCCOMB_X50_Y50_N14
\FD|BR|bancoReg~1871\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1871_combout\ = (\FD|BR|bancoReg~1870_combout\ & (((\FD|BR|bancoReg~1039_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1870_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~911_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1870_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1039_q\,
	datad => \FD|BR|bancoReg~911_q\,
	combout => \FD|BR|bancoReg~1871_combout\);

-- Location: LCCOMB_X54_Y48_N12
\FD|BR|bancoReg~1872\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1872_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1869_combout\ & ((\FD|BR|bancoReg~1871_combout\))) # (!\FD|BR|bancoReg~1869_combout\ & (\FD|BR|bancoReg~1866_combout\)))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1869_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1866_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~1869_combout\,
	datad => \FD|BR|bancoReg~1871_combout\,
	combout => \FD|BR|bancoReg~1872_combout\);

-- Location: LCCOMB_X54_Y48_N30
\FD|BR|saidaA[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[9]~36_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|bancoReg~1872_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (!\FD|BR|Equal0~0_combout\ & (\FD|BR|bancoReg~1882_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1882_combout\,
	datad => \FD|BR|bancoReg~1872_combout\,
	combout => \FD|BR|saidaA[9]~36_combout\);

-- Location: LCCOMB_X54_Y41_N16
\FD|Somador_imediato|saida[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[9]~14_combout\ = (\FD|Somador|saida[9]~14_combout\ & ((\FD|ROM|memROM~67_combout\ & (\FD|Somador_imediato|saida[8]~13\ & VCC)) # (!\FD|ROM|memROM~67_combout\ & (!\FD|Somador_imediato|saida[8]~13\)))) # 
-- (!\FD|Somador|saida[9]~14_combout\ & ((\FD|ROM|memROM~67_combout\ & (!\FD|Somador_imediato|saida[8]~13\)) # (!\FD|ROM|memROM~67_combout\ & ((\FD|Somador_imediato|saida[8]~13\) # (GND)))))
-- \FD|Somador_imediato|saida[9]~15\ = CARRY((\FD|Somador|saida[9]~14_combout\ & (!\FD|ROM|memROM~67_combout\ & !\FD|Somador_imediato|saida[8]~13\)) # (!\FD|Somador|saida[9]~14_combout\ & ((!\FD|Somador_imediato|saida[8]~13\) # 
-- (!\FD|ROM|memROM~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[9]~14_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[8]~13\,
	combout => \FD|Somador_imediato|saida[9]~14_combout\,
	cout => \FD|Somador_imediato|saida[9]~15\);

-- Location: LCCOMB_X55_Y41_N28
\FD|Somador_imediato|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~7_combout\ = (\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[9]~14_combout\))) # (!\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|saida[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|sel_mux_beq~combout\,
	datac => \FD|Somador_imediato|saida[9]~14_combout\,
	datad => \FD|Somador|saida[9]~14_combout\,
	combout => \FD|Somador_imediato|Add0~7_combout\);

-- Location: LCCOMB_X47_Y44_N12
\FD|mux_jump2|saida[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[9]~16_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & ((\FD|ROM|memROM~67_combout\))) # (!\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador_imediato|Add0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|Somador_imediato|Add0~7_combout\,
	datad => \FD|ROM|memROM~67_combout\,
	combout => \FD|mux_jump2|saida[9]~16_combout\);

-- Location: LCCOMB_X47_Y44_N30
\FD|mux_jump2|saida[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[9]~17_combout\ = (\FD|mux_jump2|saida[9]~16_combout\) # ((\FD|BR|saidaA[9]~36_combout\ & \UC|pontosDeControle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|saidaA[9]~36_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|mux_jump2|saida[9]~16_combout\,
	combout => \FD|mux_jump2|saida[9]~17_combout\);

-- Location: FF_X47_Y44_N31
\FD|PC|data_s[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[9]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(9));

-- Location: LCCOMB_X53_Y41_N16
\FD|Somador|saida[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[9]~14_combout\ = (\FD|PC|data_s\(9) & (!\FD|Somador|saida[8]~13\)) # (!\FD|PC|data_s\(9) & ((\FD|Somador|saida[8]~13\) # (GND)))
-- \FD|Somador|saida[9]~15\ = CARRY((!\FD|Somador|saida[8]~13\) # (!\FD|PC|data_s\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(9),
	datad => VCC,
	cin => \FD|Somador|saida[8]~13\,
	combout => \FD|Somador|saida[9]~14_combout\,
	cout => \FD|Somador|saida[9]~15\);

-- Location: LCCOMB_X54_Y41_N18
\FD|Somador_imediato|saida[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[10]~16_combout\ = ((\FD|ROM|memROM~67_combout\ $ (\FD|Somador|saida[10]~16_combout\ $ (!\FD|Somador_imediato|saida[9]~15\)))) # (GND)
-- \FD|Somador_imediato|saida[10]~17\ = CARRY((\FD|ROM|memROM~67_combout\ & ((\FD|Somador|saida[10]~16_combout\) # (!\FD|Somador_imediato|saida[9]~15\))) # (!\FD|ROM|memROM~67_combout\ & (\FD|Somador|saida[10]~16_combout\ & 
-- !\FD|Somador_imediato|saida[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~67_combout\,
	datab => \FD|Somador|saida[10]~16_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[9]~15\,
	combout => \FD|Somador_imediato|saida[10]~16_combout\,
	cout => \FD|Somador_imediato|saida[10]~17\);

-- Location: LCCOMB_X56_Y43_N0
\FD|Somador_imediato|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~8_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[10]~16_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[10]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|Somador|saida[10]~16_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \FD|Somador_imediato|saida[10]~16_combout\,
	combout => \FD|Somador_imediato|Add0~8_combout\);

-- Location: LCCOMB_X47_Y44_N22
\FD|mux_jump2|saida[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[10]~18_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & ((\FD|ROM|memROM~67_combout\))) # (!\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador_imediato|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|Somador_imediato|Add0~8_combout\,
	datad => \FD|ROM|memROM~67_combout\,
	combout => \FD|mux_jump2|saida[10]~18_combout\);

-- Location: FF_X56_Y45_N3
\FD|BR|bancoReg~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~464_q\);

-- Location: FF_X55_Y46_N11
\FD|BR|bancoReg~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~528_q\);

-- Location: FF_X57_Y48_N1
\FD|BR|bancoReg~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~432_q\);

-- Location: LCCOMB_X57_Y48_N2
\FD|BR|bancoReg~1852\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1852_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~432_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~432_q\,
	combout => \FD|BR|bancoReg~1852_combout\);

-- Location: LCCOMB_X55_Y46_N10
\FD|BR|bancoReg~1853\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1853_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1852_combout\ & ((\FD|BR|bancoReg~528_q\))) # (!\FD|BR|bancoReg~1852_combout\ & (\FD|BR|bancoReg~464_q\)))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1852_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~464_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~528_q\,
	datad => \FD|BR|bancoReg~1852_combout\,
	combout => \FD|BR|bancoReg~1853_combout\);

-- Location: FF_X56_Y45_N9
\FD|BR|bancoReg~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~80_q\);

-- Location: LCCOMB_X56_Y47_N8
\FD|BR|bancoReg~48feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~48feeder_combout\ = \FD|mux_lui|saida[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[10]~10_combout\,
	combout => \FD|BR|bancoReg~48feeder_combout\);

-- Location: FF_X56_Y47_N9
\FD|BR|bancoReg~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~48feeder_combout\,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~48_q\);

-- Location: LCCOMB_X56_Y45_N8
\FD|BR|bancoReg~1849\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1849_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~80_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~48_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~80_q\,
	datad => \FD|BR|bancoReg~48_q\,
	combout => \FD|BR|bancoReg~1849_combout\);

-- Location: FF_X55_Y46_N17
\FD|BR|bancoReg~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~144_q\);

-- Location: LCCOMB_X52_Y46_N22
\FD|BR|bancoReg~1850\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1850_combout\ = (\FD|BR|bancoReg~1849_combout\ & ((\FD|BR|bancoReg~144_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1849_combout\,
	datac => \FD|BR|bancoReg~144_q\,
	combout => \FD|BR|bancoReg~1850_combout\);

-- Location: FF_X50_Y46_N27
\FD|BR|bancoReg~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~336_q\);

-- Location: FF_X52_Y48_N31
\FD|BR|bancoReg~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~304_q\);

-- Location: LCCOMB_X50_Y46_N26
\FD|BR|bancoReg~1847\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1847_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~336_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~304_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~336_q\,
	datad => \FD|BR|bancoReg~304_q\,
	combout => \FD|BR|bancoReg~1847_combout\);

-- Location: FF_X52_Y46_N19
\FD|BR|bancoReg~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~400_q\);

-- Location: LCCOMB_X52_Y46_N20
\FD|BR|bancoReg~1848\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1848_combout\ = (\FD|BR|bancoReg~1847_combout\ & ((\FD|BR|bancoReg~400_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~1847_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~400_q\,
	combout => \FD|BR|bancoReg~1848_combout\);

-- Location: LCCOMB_X52_Y46_N24
\FD|BR|bancoReg~1851\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1851_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1848_combout\))) # (!\FD|ROM|memROM~30_combout\ & 
-- (\FD|BR|bancoReg~1850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1850_combout\,
	datab => \FD|BR|bancoReg~1848_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1851_combout\);

-- Location: FF_X57_Y47_N23
\FD|BR|bancoReg~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~176_q\);

-- Location: LCCOMB_X57_Y48_N30
\FD|BR|bancoReg~1845\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1845_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~176_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~176_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1845_combout\);

-- Location: FF_X58_Y47_N7
\FD|BR|bancoReg~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~208_q\);

-- Location: FF_X58_Y47_N25
\FD|BR|bancoReg~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~272_q\);

-- Location: LCCOMB_X58_Y47_N6
\FD|BR|bancoReg~1846\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1846_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1845_combout\ & ((\FD|BR|bancoReg~272_q\))) # (!\FD|BR|bancoReg~1845_combout\ & (\FD|BR|bancoReg~208_q\)))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~1845_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1845_combout\,
	datac => \FD|BR|bancoReg~208_q\,
	datad => \FD|BR|bancoReg~272_q\,
	combout => \FD|BR|bancoReg~1846_combout\);

-- Location: LCCOMB_X52_Y46_N2
\FD|BR|bancoReg~1854\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1854_combout\ = (\FD|BR|bancoReg~1851_combout\ & ((\FD|BR|bancoReg~1853_combout\) # ((!\FD|ROM|memROM~32_combout\)))) # (!\FD|BR|bancoReg~1851_combout\ & (((\FD|ROM|memROM~32_combout\ & \FD|BR|bancoReg~1846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1853_combout\,
	datab => \FD|BR|bancoReg~1851_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~1846_combout\,
	combout => \FD|BR|bancoReg~1854_combout\);

-- Location: FF_X48_Y48_N17
\FD|BR|bancoReg~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~752_q\);

-- Location: FF_X48_Y48_N11
\FD|BR|bancoReg~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1008_q\);

-- Location: FF_X48_Y51_N5
\FD|BR|bancoReg~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~880_q\);

-- Location: FF_X48_Y51_N7
\FD|BR|bancoReg~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~624_q\);

-- Location: LCCOMB_X48_Y51_N6
\FD|BR|bancoReg~1835\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1835_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~880_q\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~624_q\ & !\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~880_q\,
	datac => \FD|BR|bancoReg~624_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1835_combout\);

-- Location: LCCOMB_X48_Y48_N10
\FD|BR|bancoReg~1836\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1836_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1835_combout\ & ((\FD|BR|bancoReg~1008_q\))) # (!\FD|BR|bancoReg~1835_combout\ & (\FD|BR|bancoReg~752_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1835_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~752_q\,
	datac => \FD|BR|bancoReg~1008_q\,
	datad => \FD|BR|bancoReg~1835_combout\,
	combout => \FD|BR|bancoReg~1836_combout\);

-- Location: FF_X46_Y50_N29
\FD|BR|bancoReg~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~656_q\);

-- Location: FF_X46_Y50_N19
\FD|BR|bancoReg~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~912_q\);

-- Location: LCCOMB_X46_Y50_N28
\FD|BR|bancoReg~1842\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1842_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~912_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~656_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~656_q\,
	datad => \FD|BR|bancoReg~912_q\,
	combout => \FD|BR|bancoReg~1842_combout\);

-- Location: FF_X48_Y50_N17
\FD|BR|bancoReg~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1040_q\);

-- Location: FF_X48_Y50_N7
\FD|BR|bancoReg~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~784_q\);

-- Location: LCCOMB_X48_Y50_N16
\FD|BR|bancoReg~1843\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1843_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1842_combout\ & (\FD|BR|bancoReg~1040_q\)) # (!\FD|BR|bancoReg~1842_combout\ & ((\FD|BR|bancoReg~784_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1842_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1842_combout\,
	datac => \FD|BR|bancoReg~1040_q\,
	datad => \FD|BR|bancoReg~784_q\,
	combout => \FD|BR|bancoReg~1843_combout\);

-- Location: FF_X47_Y46_N15
\FD|BR|bancoReg~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~592_q\);

-- Location: FF_X50_Y43_N27
\FD|BR|bancoReg~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~720_q\);

-- Location: LCCOMB_X47_Y46_N14
\FD|BR|bancoReg~1839\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1839_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~720_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~592_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~592_q\,
	datad => \FD|BR|bancoReg~720_q\,
	combout => \FD|BR|bancoReg~1839_combout\);

-- Location: FF_X48_Y46_N15
\FD|BR|bancoReg~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~976_q\);

-- Location: FF_X48_Y46_N29
\FD|BR|bancoReg~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~848_q\);

-- Location: LCCOMB_X48_Y46_N14
\FD|BR|bancoReg~1840\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1840_combout\ = (\FD|BR|bancoReg~1839_combout\ & (((\FD|BR|bancoReg~976_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1839_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~848_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1839_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~976_q\,
	datad => \FD|BR|bancoReg~848_q\,
	combout => \FD|BR|bancoReg~1840_combout\);

-- Location: LCCOMB_X48_Y49_N8
\FD|BR|bancoReg~816feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~816feeder_combout\ = \FD|mux_lui|saida[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[10]~10_combout\,
	combout => \FD|BR|bancoReg~816feeder_combout\);

-- Location: FF_X48_Y49_N9
\FD|BR|bancoReg~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~816feeder_combout\,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~816_q\);

-- Location: FF_X48_Y49_N27
\FD|BR|bancoReg~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~944_q\);

-- Location: FF_X47_Y49_N15
\FD|BR|bancoReg~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~560_q\);

-- Location: LCCOMB_X47_Y49_N28
\FD|BR|bancoReg~688feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~688feeder_combout\ = \FD|mux_lui|saida[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[10]~10_combout\,
	combout => \FD|BR|bancoReg~688feeder_combout\);

-- Location: FF_X47_Y49_N29
\FD|BR|bancoReg~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~688feeder_combout\,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~688_q\);

-- Location: LCCOMB_X47_Y49_N14
\FD|BR|bancoReg~1837\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1837_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~688_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~560_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~560_q\,
	datad => \FD|BR|bancoReg~688_q\,
	combout => \FD|BR|bancoReg~1837_combout\);

-- Location: LCCOMB_X48_Y49_N26
\FD|BR|bancoReg~1838\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1838_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1837_combout\ & ((\FD|BR|bancoReg~944_q\))) # (!\FD|BR|bancoReg~1837_combout\ & (\FD|BR|bancoReg~816_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~816_q\,
	datac => \FD|BR|bancoReg~944_q\,
	datad => \FD|BR|bancoReg~1837_combout\,
	combout => \FD|BR|bancoReg~1838_combout\);

-- Location: LCCOMB_X49_Y46_N24
\FD|BR|bancoReg~1841\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1841_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1840_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1840_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1838_combout\,
	combout => \FD|BR|bancoReg~1841_combout\);

-- Location: LCCOMB_X49_Y46_N2
\FD|BR|bancoReg~1844\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1844_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1841_combout\ & ((\FD|BR|bancoReg~1843_combout\))) # (!\FD|BR|bancoReg~1841_combout\ & (\FD|BR|bancoReg~1836_combout\)))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1841_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1836_combout\,
	datab => \FD|BR|bancoReg~1843_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1841_combout\,
	combout => \FD|BR|bancoReg~1844_combout\);

-- Location: LCCOMB_X49_Y46_N12
\FD|BR|saidaA[10]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[10]~35_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|bancoReg~1844_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1854_combout\ & (!\FD|BR|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1854_combout\,
	datac => \FD|BR|Equal0~0_combout\,
	datad => \FD|BR|bancoReg~1844_combout\,
	combout => \FD|BR|saidaA[10]~35_combout\);

-- Location: LCCOMB_X49_Y46_N14
\FD|mux_jump2|saida[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[10]~19_combout\ = (\FD|mux_jump2|saida[10]~18_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[10]~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|pontosDeControle\(1),
	datac => \FD|mux_jump2|saida[10]~18_combout\,
	datad => \FD|BR|saidaA[10]~35_combout\,
	combout => \FD|mux_jump2|saida[10]~19_combout\);

-- Location: FF_X49_Y46_N15
\FD|PC|data_s[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[10]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(10));

-- Location: LCCOMB_X53_Y41_N18
\FD|Somador|saida[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[10]~16_combout\ = (\FD|PC|data_s\(10) & (\FD|Somador|saida[9]~15\ $ (GND))) # (!\FD|PC|data_s\(10) & (!\FD|Somador|saida[9]~15\ & VCC))
-- \FD|Somador|saida[10]~17\ = CARRY((\FD|PC|data_s\(10) & !\FD|Somador|saida[9]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(10),
	datad => VCC,
	cin => \FD|Somador|saida[9]~15\,
	combout => \FD|Somador|saida[10]~16_combout\,
	cout => \FD|Somador|saida[10]~17\);

-- Location: LCCOMB_X49_Y42_N20
\FD|ULA|soma[10]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[10]~20_combout\ = ((\FD|mux_Banco_Ula|saida[10]~25_combout\ $ (\FD|BR|saidaA[10]~35_combout\ $ (!\FD|ULA|soma[9]~19\)))) # (GND)
-- \FD|ULA|soma[10]~21\ = CARRY((\FD|mux_Banco_Ula|saida[10]~25_combout\ & ((\FD|BR|saidaA[10]~35_combout\) # (!\FD|ULA|soma[9]~19\))) # (!\FD|mux_Banco_Ula|saida[10]~25_combout\ & (\FD|BR|saidaA[10]~35_combout\ & !\FD|ULA|soma[9]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[10]~25_combout\,
	datab => \FD|BR|saidaA[10]~35_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[9]~19\,
	combout => \FD|ULA|soma[10]~20_combout\,
	cout => \FD|ULA|soma[10]~21\);

-- Location: LCCOMB_X46_Y43_N22
\FD|ULA|Mux21~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux21~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[10]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[10]~20_combout\,
	combout => \FD|ULA|Mux21~2_combout\);

-- Location: LCCOMB_X48_Y43_N20
\FD|ULA|Add1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~20_combout\ = ((\FD|mux_Banco_Ula|saida[10]~25_combout\ $ (\FD|BR|saidaA[10]~35_combout\ $ (\FD|ULA|Add1~19\)))) # (GND)
-- \FD|ULA|Add1~21\ = CARRY((\FD|mux_Banco_Ula|saida[10]~25_combout\ & (\FD|BR|saidaA[10]~35_combout\ & !\FD|ULA|Add1~19\)) # (!\FD|mux_Banco_Ula|saida[10]~25_combout\ & ((\FD|BR|saidaA[10]~35_combout\) # (!\FD|ULA|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[10]~25_combout\,
	datab => \FD|BR|saidaA[10]~35_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~19\,
	combout => \FD|ULA|Add1~20_combout\,
	cout => \FD|ULA|Add1~21\);

-- Location: LCCOMB_X49_Y43_N6
\FD|ULA|Mux21~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux21~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Add1~20_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Mux21~2_combout\)))) # (!\FD|ULA|Mux12~2_combout\ & (((!\FD|ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Mux21~2_combout\,
	datac => \FD|ULA|Mux12~3_combout\,
	datad => \FD|ULA|Add1~20_combout\,
	combout => \FD|ULA|Mux21~3_combout\);

-- Location: LCCOMB_X49_Y43_N8
\FD|ULA|Mux21~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux21~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|mux_Banco_Ula|saida[10]~25_combout\ & ((\FD|BR|saidaA[10]~35_combout\) # (!\FD|ULA|Mux21~3_combout\))) # (!\FD|mux_Banco_Ula|saida[10]~25_combout\ & (\FD|BR|saidaA[10]~35_combout\ & 
-- !\FD|ULA|Mux21~3_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux21~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~4_combout\,
	datab => \FD|mux_Banco_Ula|saida[10]~25_combout\,
	datac => \FD|BR|saidaA[10]~35_combout\,
	datad => \FD|ULA|Mux21~3_combout\,
	combout => \FD|ULA|Mux21~4_combout\);

-- Location: LCCOMB_X50_Y41_N2
\FD|ULA|Mux21~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux21~5_combout\ = (\FD|ULA|Mux21~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[15]~88_combout\,
	datab => \UC|pontosDeControle[16]~93_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \FD|ULA|Mux21~4_combout\,
	combout => \FD|ULA|Mux21~5_combout\);

-- Location: LCCOMB_X56_Y43_N24
\FD|mux_lui|saida[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[10]~10_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & (\FD|Somador|saida[10]~16_combout\)) # (!\UC|pontosDeControle[7]~96_combout\ & ((\FD|ULA|Mux21~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datab => \UC|pontosDeControle[7]~96_combout\,
	datac => \FD|Somador|saida[10]~16_combout\,
	datad => \FD|ULA|Mux21~5_combout\,
	combout => \FD|mux_lui|saida[10]~10_combout\);

-- Location: LCCOMB_X56_Y43_N14
\FD|BR|bancoReg~240feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~240feeder_combout\ = \FD|mux_lui|saida[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[10]~10_combout\,
	combout => \FD|BR|bancoReg~240feeder_combout\);

-- Location: FF_X56_Y43_N15
\FD|BR|bancoReg~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~240feeder_combout\,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~240_q\);

-- Location: LCCOMB_X57_Y47_N22
\FD|BR|bancoReg~1862\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1862_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~176_q\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~208_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~176_q\,
	datad => \FD|BR|bancoReg~208_q\,
	combout => \FD|BR|bancoReg~1862_combout\);

-- Location: LCCOMB_X58_Y47_N24
\FD|BR|bancoReg~1863\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1863_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1862_combout\ & (\FD|BR|bancoReg~240_q\)) # (!\FD|BR|bancoReg~1862_combout\ & ((\FD|BR|bancoReg~272_q\))))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1862_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~240_q\,
	datac => \FD|BR|bancoReg~272_q\,
	datad => \FD|BR|bancoReg~1862_combout\,
	combout => \FD|BR|bancoReg~1863_combout\);

-- Location: LCCOMB_X55_Y46_N16
\FD|BR|bancoReg~1857\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1857_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|BR|bancoReg~144_q\) # (\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~80_q\ & ((!\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~80_q\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~144_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1857_combout\);

-- Location: FF_X52_Y43_N7
\FD|BR|bancoReg~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~112_q\);

-- Location: LCCOMB_X52_Y43_N6
\FD|BR|bancoReg~1858\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1858_combout\ = (\FD|BR|bancoReg~1857_combout\ & (((\FD|BR|bancoReg~112_q\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1857_combout\ & (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~48_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1857_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~112_q\,
	datad => \FD|BR|bancoReg~48_q\,
	combout => \FD|BR|bancoReg~1858_combout\);

-- Location: FF_X52_Y46_N9
\FD|BR|bancoReg~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~368_q\);

-- Location: LCCOMB_X52_Y46_N18
\FD|BR|bancoReg~1859\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1859_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|BR|bancoReg~400_q\) # (\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~336_q\ & ((!\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~336_q\,
	datac => \FD|BR|bancoReg~400_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1859_combout\);

-- Location: LCCOMB_X52_Y46_N8
\FD|BR|bancoReg~1860\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1860_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1859_combout\ & ((\FD|BR|bancoReg~368_q\))) # (!\FD|BR|bancoReg~1859_combout\ & (\FD|BR|bancoReg~304_q\)))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1859_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~304_q\,
	datac => \FD|BR|bancoReg~368_q\,
	datad => \FD|BR|bancoReg~1859_combout\,
	combout => \FD|BR|bancoReg~1860_combout\);

-- Location: LCCOMB_X52_Y43_N24
\FD|BR|bancoReg~1861\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1861_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~1858_combout\)) # (!\FD|ROM|memROM~54_combout\ & 
-- ((\FD|BR|bancoReg~1860_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1858_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~1860_combout\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1861_combout\);

-- Location: FF_X50_Y43_N13
\FD|BR|bancoReg~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[10]~10_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~496_q\);

-- Location: LCCOMB_X57_Y48_N0
\FD|BR|bancoReg~1855\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1855_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~432_q\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~464_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~432_q\,
	datad => \FD|BR|bancoReg~464_q\,
	combout => \FD|BR|bancoReg~1855_combout\);

-- Location: LCCOMB_X50_Y43_N12
\FD|BR|bancoReg~1856\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1856_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1855_combout\ & ((\FD|BR|bancoReg~496_q\))) # (!\FD|BR|bancoReg~1855_combout\ & (\FD|BR|bancoReg~528_q\)))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~528_q\,
	datac => \FD|BR|bancoReg~496_q\,
	datad => \FD|BR|bancoReg~1855_combout\,
	combout => \FD|BR|bancoReg~1856_combout\);

-- Location: LCCOMB_X52_Y43_N10
\FD|BR|bancoReg~1864\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1864_combout\ = (\FD|BR|bancoReg~1861_combout\ & ((\FD|BR|bancoReg~1863_combout\) # ((!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1861_combout\ & (((\FD|BR|bancoReg~1856_combout\ & \FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1863_combout\,
	datab => \FD|BR|bancoReg~1861_combout\,
	datac => \FD|BR|bancoReg~1856_combout\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1864_combout\);

-- Location: LCCOMB_X55_Y43_N2
\FD|mux_Banco_Ula|saida[10]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[10]~25_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|ROM|memROM~67_combout\)))) # (!\UC|pontosDeControle~92_combout\ & (\FD|BR|bancoReg~1864_combout\ & (!\FD|BR|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1864_combout\,
	datab => \FD|BR|Equal1~0_combout\,
	datac => \UC|pontosDeControle~92_combout\,
	datad => \FD|ROM|memROM~67_combout\,
	combout => \FD|mux_Banco_Ula|saida[10]~25_combout\);

-- Location: LCCOMB_X48_Y43_N22
\FD|ULA|Add1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~22_combout\ = (\FD|BR|saidaA[11]~34_combout\ & ((\FD|mux_Banco_Ula|saida[11]~24_combout\ & (!\FD|ULA|Add1~21\)) # (!\FD|mux_Banco_Ula|saida[11]~24_combout\ & (\FD|ULA|Add1~21\ & VCC)))) # (!\FD|BR|saidaA[11]~34_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[11]~24_combout\ & ((\FD|ULA|Add1~21\) # (GND))) # (!\FD|mux_Banco_Ula|saida[11]~24_combout\ & (!\FD|ULA|Add1~21\))))
-- \FD|ULA|Add1~23\ = CARRY((\FD|BR|saidaA[11]~34_combout\ & (\FD|mux_Banco_Ula|saida[11]~24_combout\ & !\FD|ULA|Add1~21\)) # (!\FD|BR|saidaA[11]~34_combout\ & ((\FD|mux_Banco_Ula|saida[11]~24_combout\) # (!\FD|ULA|Add1~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[11]~34_combout\,
	datab => \FD|mux_Banco_Ula|saida[11]~24_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~21\,
	combout => \FD|ULA|Add1~22_combout\,
	cout => \FD|ULA|Add1~23\);

-- Location: LCCOMB_X49_Y42_N22
\FD|ULA|soma[11]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[11]~22_combout\ = (\FD|BR|saidaA[11]~34_combout\ & ((\FD|mux_Banco_Ula|saida[11]~24_combout\ & (\FD|ULA|soma[10]~21\ & VCC)) # (!\FD|mux_Banco_Ula|saida[11]~24_combout\ & (!\FD|ULA|soma[10]~21\)))) # (!\FD|BR|saidaA[11]~34_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[11]~24_combout\ & (!\FD|ULA|soma[10]~21\)) # (!\FD|mux_Banco_Ula|saida[11]~24_combout\ & ((\FD|ULA|soma[10]~21\) # (GND)))))
-- \FD|ULA|soma[11]~23\ = CARRY((\FD|BR|saidaA[11]~34_combout\ & (!\FD|mux_Banco_Ula|saida[11]~24_combout\ & !\FD|ULA|soma[10]~21\)) # (!\FD|BR|saidaA[11]~34_combout\ & ((!\FD|ULA|soma[10]~21\) # (!\FD|mux_Banco_Ula|saida[11]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[11]~34_combout\,
	datab => \FD|mux_Banco_Ula|saida[11]~24_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[10]~21\,
	combout => \FD|ULA|soma[11]~22_combout\,
	cout => \FD|ULA|soma[11]~23\);

-- Location: LCCOMB_X50_Y42_N12
\FD|ULA|Mux20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux20~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[11]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[11]~22_combout\,
	combout => \FD|ULA|Mux20~2_combout\);

-- Location: LCCOMB_X50_Y42_N30
\FD|ULA|Mux20~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux20~3_combout\ = (\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Mux12~2_combout\ & (\FD|ULA|Add1~22_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (((\FD|ULA|Mux20~2_combout\)) # (!\FD|ULA|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~3_combout\,
	datab => \FD|ULA|Mux12~2_combout\,
	datac => \FD|ULA|Add1~22_combout\,
	datad => \FD|ULA|Mux20~2_combout\,
	combout => \FD|ULA|Mux20~3_combout\);

-- Location: LCCOMB_X50_Y41_N24
\FD|ULA|Mux20~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux20~4_combout\ = (\FD|ULA|Mux20~3_combout\ & (((\FD|BR|saidaA[11]~34_combout\ & \FD|mux_Banco_Ula|saida[11]~24_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux20~3_combout\ & (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[11]~34_combout\) 
-- # (\FD|mux_Banco_Ula|saida[11]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux20~3_combout\,
	datab => \FD|BR|saidaA[11]~34_combout\,
	datac => \FD|ULA|Mux12~4_combout\,
	datad => \FD|mux_Banco_Ula|saida[11]~24_combout\,
	combout => \FD|ULA|Mux20~4_combout\);

-- Location: LCCOMB_X50_Y41_N0
\FD|ULA|Mux20~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux20~5_combout\ = (\FD|ULA|Mux20~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[15]~88_combout\,
	datab => \UC|pontosDeControle[16]~93_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \FD|ULA|Mux20~4_combout\,
	combout => \FD|ULA|Mux20~5_combout\);

-- Location: LCCOMB_X54_Y41_N20
\FD|Somador_imediato|saida[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[11]~18_combout\ = (\FD|Somador|saida[11]~18_combout\ & ((\FD|ROM|memROM~67_combout\ & (\FD|Somador_imediato|saida[10]~17\ & VCC)) # (!\FD|ROM|memROM~67_combout\ & (!\FD|Somador_imediato|saida[10]~17\)))) # 
-- (!\FD|Somador|saida[11]~18_combout\ & ((\FD|ROM|memROM~67_combout\ & (!\FD|Somador_imediato|saida[10]~17\)) # (!\FD|ROM|memROM~67_combout\ & ((\FD|Somador_imediato|saida[10]~17\) # (GND)))))
-- \FD|Somador_imediato|saida[11]~19\ = CARRY((\FD|Somador|saida[11]~18_combout\ & (!\FD|ROM|memROM~67_combout\ & !\FD|Somador_imediato|saida[10]~17\)) # (!\FD|Somador|saida[11]~18_combout\ & ((!\FD|Somador_imediato|saida[10]~17\) # 
-- (!\FD|ROM|memROM~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[11]~18_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[10]~17\,
	combout => \FD|Somador_imediato|saida[11]~18_combout\,
	cout => \FD|Somador_imediato|saida[11]~19\);

-- Location: LCCOMB_X55_Y41_N6
\FD|Somador_imediato|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~9_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[11]~18_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[11]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[11]~18_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \FD|Somador_imediato|saida[11]~18_combout\,
	combout => \FD|Somador_imediato|Add0~9_combout\);

-- Location: LCCOMB_X47_Y44_N0
\FD|mux_jump2|saida[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[11]~20_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~67_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|Somador_imediato|Add0~9_combout\,
	combout => \FD|mux_jump2|saida[11]~20_combout\);

-- Location: LCCOMB_X47_Y44_N8
\FD|mux_jump2|saida[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[11]~21_combout\ = (\FD|mux_jump2|saida[11]~20_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[11]~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_jump2|saida[11]~20_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|BR|saidaA[11]~34_combout\,
	combout => \FD|mux_jump2|saida[11]~21_combout\);

-- Location: FF_X47_Y44_N9
\FD|PC|data_s[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(11));

-- Location: LCCOMB_X53_Y41_N20
\FD|Somador|saida[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[11]~18_combout\ = (\FD|PC|data_s\(11) & (!\FD|Somador|saida[10]~17\)) # (!\FD|PC|data_s\(11) & ((\FD|Somador|saida[10]~17\) # (GND)))
-- \FD|Somador|saida[11]~19\ = CARRY((!\FD|Somador|saida[10]~17\) # (!\FD|PC|data_s\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(11),
	datad => VCC,
	cin => \FD|Somador|saida[10]~17\,
	combout => \FD|Somador|saida[11]~18_combout\,
	cout => \FD|Somador|saida[11]~19\);

-- Location: LCCOMB_X55_Y41_N12
\FD|mux_lui|saida[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[11]~11_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[11]~18_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datab => \UC|pontosDeControle[7]~96_combout\,
	datac => \FD|ULA|Mux20~5_combout\,
	datad => \FD|Somador|saida[11]~18_combout\,
	combout => \FD|mux_lui|saida[11]~11_combout\);

-- Location: FF_X56_Y44_N1
\FD|BR|bancoReg~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~305_q\);

-- Location: LCCOMB_X56_Y44_N0
\FD|BR|bancoReg~1815\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1815_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~305_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~305_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1815_combout\);

-- Location: LCCOMB_X56_Y46_N10
\FD|BR|bancoReg~1816\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1816_combout\ = (\FD|BR|bancoReg~1815_combout\ & (((\FD|BR|bancoReg~401_q\)) # (!\FD|ROM|memROM~36_combout\))) # (!\FD|BR|bancoReg~1815_combout\ & (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~337_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1815_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~401_q\,
	datad => \FD|BR|bancoReg~337_q\,
	combout => \FD|BR|bancoReg~1816_combout\);

-- Location: LCCOMB_X56_Y46_N14
\FD|BR|bancoReg~1822\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1822_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~465_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~433_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~465_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~433_q\,
	combout => \FD|BR|bancoReg~1822_combout\);

-- Location: LCCOMB_X57_Y46_N14
\FD|BR|bancoReg~1823\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1823_combout\ = (\FD|BR|bancoReg~1822_combout\ & ((\FD|BR|bancoReg~529_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1822_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~529_q\,
	combout => \FD|BR|bancoReg~1823_combout\);

-- Location: LCCOMB_X58_Y47_N20
\FD|BR|bancoReg~1817\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1817_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~209_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~177_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~177_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~209_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1817_combout\);

-- Location: LCCOMB_X57_Y46_N22
\FD|BR|bancoReg~1818\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1818_combout\ = (\FD|BR|bancoReg~1817_combout\ & ((\FD|BR|bancoReg~273_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~1817_combout\,
	datac => \FD|BR|bancoReg~273_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1818_combout\);

-- Location: LCCOMB_X56_Y45_N4
\FD|BR|bancoReg~1819\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1819_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~49_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~49_q\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1819_combout\);

-- Location: LCCOMB_X57_Y46_N18
\FD|BR|bancoReg~1820\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1820_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1819_combout\ & ((\FD|BR|bancoReg~145_q\))) # (!\FD|BR|bancoReg~1819_combout\ & (\FD|BR|bancoReg~81_q\)))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1819_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~81_q\,
	datac => \FD|BR|bancoReg~145_q\,
	datad => \FD|BR|bancoReg~1819_combout\,
	combout => \FD|BR|bancoReg~1820_combout\);

-- Location: LCCOMB_X57_Y46_N20
\FD|BR|bancoReg~1821\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1821_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1818_combout\)) # (!\FD|ROM|memROM~32_combout\ & 
-- ((\FD|BR|bancoReg~1820_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1818_combout\,
	datab => \FD|BR|bancoReg~1820_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1821_combout\);

-- Location: LCCOMB_X57_Y46_N16
\FD|BR|bancoReg~1824\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1824_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1821_combout\ & ((\FD|BR|bancoReg~1823_combout\))) # (!\FD|BR|bancoReg~1821_combout\ & (\FD|BR|bancoReg~1816_combout\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1821_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1816_combout\,
	datab => \FD|BR|bancoReg~1823_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|BR|bancoReg~1821_combout\,
	combout => \FD|BR|bancoReg~1824_combout\);

-- Location: LCCOMB_X45_Y47_N12
\FD|BR|bancoReg~721feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~721feeder_combout\ = \FD|mux_lui|saida[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[11]~11_combout\,
	combout => \FD|BR|bancoReg~721feeder_combout\);

-- Location: FF_X45_Y47_N13
\FD|BR|bancoReg~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~721feeder_combout\,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~721_q\);

-- Location: FF_X46_Y47_N7
\FD|BR|bancoReg~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~977_q\);

-- Location: FF_X46_Y47_N29
\FD|BR|bancoReg~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~593_q\);

-- Location: LCCOMB_X46_Y46_N0
\FD|BR|bancoReg~849feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~849feeder_combout\ = \FD|mux_lui|saida[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[11]~11_combout\,
	combout => \FD|BR|bancoReg~849feeder_combout\);

-- Location: FF_X46_Y46_N1
\FD|BR|bancoReg~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~849feeder_combout\,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~849_q\);

-- Location: LCCOMB_X46_Y47_N28
\FD|BR|bancoReg~1807\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1807_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~849_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~593_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~593_q\,
	datad => \FD|BR|bancoReg~849_q\,
	combout => \FD|BR|bancoReg~1807_combout\);

-- Location: LCCOMB_X46_Y47_N6
\FD|BR|bancoReg~1808\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1808_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1807_combout\ & ((\FD|BR|bancoReg~977_q\))) # (!\FD|BR|bancoReg~1807_combout\ & (\FD|BR|bancoReg~721_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1807_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~721_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~977_q\,
	datad => \FD|BR|bancoReg~1807_combout\,
	combout => \FD|BR|bancoReg~1808_combout\);

-- Location: FF_X49_Y50_N19
\FD|BR|bancoReg~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~785_q\);

-- Location: FF_X49_Y50_N21
\FD|BR|bancoReg~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~657_q\);

-- Location: LCCOMB_X49_Y50_N20
\FD|BR|bancoReg~1812\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1812_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~785_q\) # ((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & (((\FD|BR|bancoReg~657_q\ & !\FD|ROM|memROM~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~785_q\,
	datac => \FD|BR|bancoReg~657_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1812_combout\);

-- Location: FF_X47_Y45_N9
\FD|BR|bancoReg~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1041_q\);

-- Location: LCCOMB_X47_Y45_N22
\FD|BR|bancoReg~913feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~913feeder_combout\ = \FD|mux_lui|saida[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[11]~11_combout\,
	combout => \FD|BR|bancoReg~913feeder_combout\);

-- Location: FF_X47_Y45_N23
\FD|BR|bancoReg~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~913feeder_combout\,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~913_q\);

-- Location: LCCOMB_X47_Y45_N8
\FD|BR|bancoReg~1813\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1813_combout\ = (\FD|BR|bancoReg~1812_combout\ & (((\FD|BR|bancoReg~1041_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1812_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~913_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1812_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1041_q\,
	datad => \FD|BR|bancoReg~913_q\,
	combout => \FD|BR|bancoReg~1813_combout\);

-- Location: LCCOMB_X45_Y47_N22
\FD|BR|bancoReg~689feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~689feeder_combout\ = \FD|mux_lui|saida[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[11]~11_combout\,
	combout => \FD|BR|bancoReg~689feeder_combout\);

-- Location: FF_X45_Y47_N23
\FD|BR|bancoReg~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~689feeder_combout\,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~689_q\);

-- Location: FF_X43_Y47_N1
\FD|BR|bancoReg~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~561_q\);

-- Location: FF_X43_Y47_N7
\FD|BR|bancoReg~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~817_q\);

-- Location: LCCOMB_X43_Y47_N0
\FD|BR|bancoReg~1809\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1809_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~817_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~561_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~561_q\,
	datad => \FD|BR|bancoReg~817_q\,
	combout => \FD|BR|bancoReg~1809_combout\);

-- Location: FF_X47_Y47_N15
\FD|BR|bancoReg~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[11]~11_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~945_q\);

-- Location: LCCOMB_X47_Y47_N14
\FD|BR|bancoReg~1810\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1810_combout\ = (\FD|BR|bancoReg~1809_combout\ & (((\FD|BR|bancoReg~945_q\) # (!\FD|ROM|memROM~32_combout\)))) # (!\FD|BR|bancoReg~1809_combout\ & (\FD|BR|bancoReg~689_q\ & ((\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~689_q\,
	datab => \FD|BR|bancoReg~1809_combout\,
	datac => \FD|BR|bancoReg~945_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1810_combout\);

-- Location: LCCOMB_X47_Y45_N12
\FD|BR|bancoReg~1811\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1811_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~1810_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1810_combout\,
	combout => \FD|BR|bancoReg~1811_combout\);

-- Location: LCCOMB_X47_Y45_N18
\FD|BR|bancoReg~1814\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1814_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1811_combout\ & ((\FD|BR|bancoReg~1813_combout\))) # (!\FD|BR|bancoReg~1811_combout\ & (\FD|BR|bancoReg~1808_combout\)))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1811_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1808_combout\,
	datac => \FD|BR|bancoReg~1813_combout\,
	datad => \FD|BR|bancoReg~1811_combout\,
	combout => \FD|BR|bancoReg~1814_combout\);

-- Location: LCCOMB_X47_Y45_N4
\FD|BR|saidaA[11]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[11]~34_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|bancoReg~1814_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1824_combout\ & (!\FD|BR|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1824_combout\,
	datab => \FD|BR|Equal0~0_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1814_combout\,
	combout => \FD|BR|saidaA[11]~34_combout\);

-- Location: LCCOMB_X49_Y42_N24
\FD|ULA|soma[12]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[12]~24_combout\ = ((\FD|BR|saidaA[12]~33_combout\ $ (\FD|mux_Banco_Ula|saida[12]~23_combout\ $ (!\FD|ULA|soma[11]~23\)))) # (GND)
-- \FD|ULA|soma[12]~25\ = CARRY((\FD|BR|saidaA[12]~33_combout\ & ((\FD|mux_Banco_Ula|saida[12]~23_combout\) # (!\FD|ULA|soma[11]~23\))) # (!\FD|BR|saidaA[12]~33_combout\ & (\FD|mux_Banco_Ula|saida[12]~23_combout\ & !\FD|ULA|soma[11]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[12]~33_combout\,
	datab => \FD|mux_Banco_Ula|saida[12]~23_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[11]~23\,
	combout => \FD|ULA|soma[12]~24_combout\,
	cout => \FD|ULA|soma[12]~25\);

-- Location: LCCOMB_X46_Y42_N28
\FD|ULA|Mux19~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux19~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[12]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[12]~24_combout\,
	combout => \FD|ULA|Mux19~2_combout\);

-- Location: LCCOMB_X48_Y43_N24
\FD|ULA|Add1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~24_combout\ = ((\FD|mux_Banco_Ula|saida[12]~23_combout\ $ (\FD|BR|saidaA[12]~33_combout\ $ (\FD|ULA|Add1~23\)))) # (GND)
-- \FD|ULA|Add1~25\ = CARRY((\FD|mux_Banco_Ula|saida[12]~23_combout\ & (\FD|BR|saidaA[12]~33_combout\ & !\FD|ULA|Add1~23\)) # (!\FD|mux_Banco_Ula|saida[12]~23_combout\ & ((\FD|BR|saidaA[12]~33_combout\) # (!\FD|ULA|Add1~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[12]~23_combout\,
	datab => \FD|BR|saidaA[12]~33_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~23\,
	combout => \FD|ULA|Add1~24_combout\,
	cout => \FD|ULA|Add1~25\);

-- Location: LCCOMB_X49_Y43_N2
\FD|ULA|Mux19~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux19~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Add1~24_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Mux19~2_combout\)))) # (!\FD|ULA|Mux12~2_combout\ & (!\FD|ULA|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Mux19~2_combout\,
	datad => \FD|ULA|Add1~24_combout\,
	combout => \FD|ULA|Mux19~3_combout\);

-- Location: LCCOMB_X49_Y43_N12
\FD|ULA|Mux19~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux19~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[12]~33_combout\ & ((\FD|mux_Banco_Ula|saida[12]~23_combout\) # (!\FD|ULA|Mux19~3_combout\))) # (!\FD|BR|saidaA[12]~33_combout\ & (\FD|mux_Banco_Ula|saida[12]~23_combout\ & 
-- !\FD|ULA|Mux19~3_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux19~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~4_combout\,
	datab => \FD|BR|saidaA[12]~33_combout\,
	datac => \FD|mux_Banco_Ula|saida[12]~23_combout\,
	datad => \FD|ULA|Mux19~3_combout\,
	combout => \FD|ULA|Mux19~4_combout\);

-- Location: LCCOMB_X53_Y37_N14
\FD|ULA|Mux19~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux19~5_combout\ = (\FD|ULA|Mux19~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[16]~93_combout\,
	datab => \FD|ULA|Mux19~4_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \UC|pontosDeControle[15]~88_combout\,
	combout => \FD|ULA|Mux19~5_combout\);

-- Location: LCCOMB_X56_Y43_N2
\FD|mux_lui|saida[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[12]~12_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[12]~20_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux19~5_combout\,
	datab => \UC|pontosDeControle[7]~96_combout\,
	datac => \FD|Somador|saida[12]~20_combout\,
	datad => \UC|Equal1~12_combout\,
	combout => \FD|mux_lui|saida[12]~12_combout\);

-- Location: LCCOMB_X49_Y51_N12
\FD|BR|bancoReg~914feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~914feeder_combout\ = \FD|mux_lui|saida[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[12]~12_combout\,
	combout => \FD|BR|bancoReg~914feeder_combout\);

-- Location: FF_X49_Y51_N13
\FD|BR|bancoReg~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~914feeder_combout\,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~914_q\);

-- Location: FF_X49_Y50_N9
\FD|BR|bancoReg~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~658_q\);

-- Location: LCCOMB_X49_Y50_N8
\FD|BR|bancoReg~1784\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1784_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~914_q\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~658_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~914_q\,
	datac => \FD|BR|bancoReg~658_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1784_combout\);

-- Location: FF_X47_Y45_N3
\FD|BR|bancoReg~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1042_q\);

-- Location: LCCOMB_X49_Y50_N14
\FD|BR|bancoReg~786feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~786feeder_combout\ = \FD|mux_lui|saida[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[12]~12_combout\,
	combout => \FD|BR|bancoReg~786feeder_combout\);

-- Location: FF_X49_Y50_N15
\FD|BR|bancoReg~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~786feeder_combout\,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~786_q\);

-- Location: LCCOMB_X47_Y45_N2
\FD|BR|bancoReg~1785\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1785_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1784_combout\ & (\FD|BR|bancoReg~1042_q\)) # (!\FD|BR|bancoReg~1784_combout\ & ((\FD|BR|bancoReg~786_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1784_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1784_combout\,
	datac => \FD|BR|bancoReg~1042_q\,
	datad => \FD|BR|bancoReg~786_q\,
	combout => \FD|BR|bancoReg~1785_combout\);

-- Location: FF_X43_Y49_N7
\FD|BR|bancoReg~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~626_q\);

-- Location: LCCOMB_X43_Y46_N22
\FD|BR|bancoReg~882feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~882feeder_combout\ = \FD|mux_lui|saida[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[12]~12_combout\,
	combout => \FD|BR|bancoReg~882feeder_combout\);

-- Location: FF_X43_Y46_N23
\FD|BR|bancoReg~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~882feeder_combout\,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~882_q\);

-- Location: LCCOMB_X43_Y49_N6
\FD|BR|bancoReg~1777\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1777_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~882_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~626_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~626_q\,
	datad => \FD|BR|bancoReg~882_q\,
	combout => \FD|BR|bancoReg~1777_combout\);

-- Location: FF_X48_Y45_N17
\FD|BR|bancoReg~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1010_q\);

-- Location: LCCOMB_X48_Y45_N6
\FD|BR|bancoReg~754feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~754feeder_combout\ = \FD|mux_lui|saida[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[12]~12_combout\,
	combout => \FD|BR|bancoReg~754feeder_combout\);

-- Location: FF_X48_Y45_N7
\FD|BR|bancoReg~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~754feeder_combout\,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~754_q\);

-- Location: LCCOMB_X48_Y45_N16
\FD|BR|bancoReg~1778\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1778_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1777_combout\ & (\FD|BR|bancoReg~1010_q\)) # (!\FD|BR|bancoReg~1777_combout\ & ((\FD|BR|bancoReg~754_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1777_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1777_combout\,
	datac => \FD|BR|bancoReg~1010_q\,
	datad => \FD|BR|bancoReg~754_q\,
	combout => \FD|BR|bancoReg~1778_combout\);

-- Location: LCCOMB_X43_Y46_N0
\FD|BR|bancoReg~850feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~850feeder_combout\ = \FD|mux_lui|saida[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[12]~12_combout\,
	combout => \FD|BR|bancoReg~850feeder_combout\);

-- Location: FF_X43_Y46_N1
\FD|BR|bancoReg~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~850feeder_combout\,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~850_q\);

-- Location: FF_X46_Y47_N27
\FD|BR|bancoReg~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~978_q\);

-- Location: FF_X46_Y47_N25
\FD|BR|bancoReg~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~594_q\);

-- Location: FF_X43_Y49_N9
\FD|BR|bancoReg~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~722_q\);

-- Location: LCCOMB_X46_Y47_N24
\FD|BR|bancoReg~1781\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1781_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~722_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~594_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~594_q\,
	datad => \FD|BR|bancoReg~722_q\,
	combout => \FD|BR|bancoReg~1781_combout\);

-- Location: LCCOMB_X46_Y47_N26
\FD|BR|bancoReg~1782\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1782_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1781_combout\ & ((\FD|BR|bancoReg~978_q\))) # (!\FD|BR|bancoReg~1781_combout\ & (\FD|BR|bancoReg~850_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~850_q\,
	datac => \FD|BR|bancoReg~978_q\,
	datad => \FD|BR|bancoReg~1781_combout\,
	combout => \FD|BR|bancoReg~1782_combout\);

-- Location: FF_X48_Y49_N29
\FD|BR|bancoReg~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~818_q\);

-- Location: FF_X48_Y49_N23
\FD|BR|bancoReg~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~946_q\);

-- Location: FF_X47_Y49_N9
\FD|BR|bancoReg~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~690_q\);

-- Location: FF_X47_Y49_N3
\FD|BR|bancoReg~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[12]~12_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~562_q\);

-- Location: LCCOMB_X47_Y49_N2
\FD|BR|bancoReg~1779\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1779_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~690_q\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~562_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~690_q\,
	datac => \FD|BR|bancoReg~562_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1779_combout\);

-- Location: LCCOMB_X48_Y49_N22
\FD|BR|bancoReg~1780\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1780_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1779_combout\ & ((\FD|BR|bancoReg~946_q\))) # (!\FD|BR|bancoReg~1779_combout\ & (\FD|BR|bancoReg~818_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1779_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~818_q\,
	datac => \FD|BR|bancoReg~946_q\,
	datad => \FD|BR|bancoReg~1779_combout\,
	combout => \FD|BR|bancoReg~1780_combout\);

-- Location: LCCOMB_X48_Y45_N2
\FD|BR|bancoReg~1783\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1783_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1782_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1780_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1782_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~1780_combout\,
	combout => \FD|BR|bancoReg~1783_combout\);

-- Location: LCCOMB_X48_Y45_N20
\FD|BR|bancoReg~1786\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1786_combout\ = (\FD|BR|bancoReg~1783_combout\ & ((\FD|BR|bancoReg~1785_combout\) # ((!\FD|ROM|memROM~33_combout\)))) # (!\FD|BR|bancoReg~1783_combout\ & (((\FD|BR|bancoReg~1778_combout\ & \FD|ROM|memROM~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1785_combout\,
	datab => \FD|BR|bancoReg~1778_combout\,
	datac => \FD|BR|bancoReg~1783_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1786_combout\);

-- Location: LCCOMB_X57_Y42_N18
\FD|BR|bancoReg~1794\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1794_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~434_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~434_q\,
	combout => \FD|BR|bancoReg~1794_combout\);

-- Location: LCCOMB_X57_Y44_N18
\FD|BR|bancoReg~1795\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1795_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1794_combout\ & (\FD|BR|bancoReg~530_q\)) # (!\FD|BR|bancoReg~1794_combout\ & ((\FD|BR|bancoReg~466_q\))))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1794_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~530_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~466_q\,
	datad => \FD|BR|bancoReg~1794_combout\,
	combout => \FD|BR|bancoReg~1795_combout\);

-- Location: LCCOMB_X49_Y46_N30
\FD|BR|bancoReg~1787\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1787_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~178_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~178_q\,
	combout => \FD|BR|bancoReg~1787_combout\);

-- Location: LCCOMB_X49_Y46_N20
\FD|BR|bancoReg~1788\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1788_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1787_combout\ & (\FD|BR|bancoReg~274_q\)) # (!\FD|BR|bancoReg~1787_combout\ & ((\FD|BR|bancoReg~210_q\))))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1787_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~274_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~210_q\,
	datad => \FD|BR|bancoReg~1787_combout\,
	combout => \FD|BR|bancoReg~1788_combout\);

-- Location: LCCOMB_X53_Y45_N24
\FD|BR|bancoReg~1791\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1791_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~82_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~50_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~50_q\,
	datad => \FD|BR|bancoReg~82_q\,
	combout => \FD|BR|bancoReg~1791_combout\);

-- Location: LCCOMB_X54_Y48_N0
\FD|BR|bancoReg~1792\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1792_combout\ = (\FD|BR|bancoReg~1791_combout\ & ((\FD|BR|bancoReg~146_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~146_q\,
	datad => \FD|BR|bancoReg~1791_combout\,
	combout => \FD|BR|bancoReg~1792_combout\);

-- Location: LCCOMB_X56_Y44_N22
\FD|BR|bancoReg~1789\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1789_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~338_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~306_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~306_q\,
	datad => \FD|BR|bancoReg~338_q\,
	combout => \FD|BR|bancoReg~1789_combout\);

-- Location: LCCOMB_X58_Y44_N6
\FD|BR|bancoReg~1790\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1790_combout\ = (\FD|BR|bancoReg~1789_combout\ & ((\FD|BR|bancoReg~402_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~402_q\,
	datad => \FD|BR|bancoReg~1789_combout\,
	combout => \FD|BR|bancoReg~1790_combout\);

-- Location: LCCOMB_X57_Y44_N16
\FD|BR|bancoReg~1793\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1793_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1790_combout\))) # (!\FD|ROM|memROM~30_combout\ & 
-- (\FD|BR|bancoReg~1792_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1792_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|BR|bancoReg~1790_combout\,
	combout => \FD|BR|bancoReg~1793_combout\);

-- Location: LCCOMB_X57_Y44_N12
\FD|BR|bancoReg~1796\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1796_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1793_combout\ & (\FD|BR|bancoReg~1795_combout\)) # (!\FD|BR|bancoReg~1793_combout\ & ((\FD|BR|bancoReg~1788_combout\))))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1793_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1795_combout\,
	datac => \FD|BR|bancoReg~1788_combout\,
	datad => \FD|BR|bancoReg~1793_combout\,
	combout => \FD|BR|bancoReg~1796_combout\);

-- Location: LCCOMB_X48_Y45_N14
\FD|BR|saidaA[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[12]~33_combout\ = (\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1786_combout\)) # (!\FD|ROM|memROM~33_combout\ & (((!\FD|BR|Equal0~0_combout\ & \FD|BR|bancoReg~1796_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1786_combout\,
	datab => \FD|BR|Equal0~0_combout\,
	datac => \FD|BR|bancoReg~1796_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|saidaA[12]~33_combout\);

-- Location: LCCOMB_X54_Y41_N22
\FD|Somador_imediato|saida[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[12]~20_combout\ = ((\FD|Somador|saida[12]~20_combout\ $ (\FD|ROM|memROM~67_combout\ $ (!\FD|Somador_imediato|saida[11]~19\)))) # (GND)
-- \FD|Somador_imediato|saida[12]~21\ = CARRY((\FD|Somador|saida[12]~20_combout\ & ((\FD|ROM|memROM~67_combout\) # (!\FD|Somador_imediato|saida[11]~19\))) # (!\FD|Somador|saida[12]~20_combout\ & (\FD|ROM|memROM~67_combout\ & 
-- !\FD|Somador_imediato|saida[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[12]~20_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[11]~19\,
	combout => \FD|Somador_imediato|saida[12]~20_combout\,
	cout => \FD|Somador_imediato|saida[12]~21\);

-- Location: LCCOMB_X56_Y43_N18
\FD|Somador_imediato|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~10_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[12]~20_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[12]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~combout\,
	datab => \FD|Somador|saida[12]~20_combout\,
	datac => \FD|Somador_imediato|saida[12]~20_combout\,
	combout => \FD|Somador_imediato|Add0~10_combout\);

-- Location: LCCOMB_X47_Y44_N2
\FD|mux_jump2|saida[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[12]~22_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & ((\FD|ROM|memROM~67_combout\))) # (!\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador_imediato|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|Somador_imediato|Add0~10_combout\,
	datad => \FD|ROM|memROM~67_combout\,
	combout => \FD|mux_jump2|saida[12]~22_combout\);

-- Location: LCCOMB_X47_Y44_N18
\FD|mux_jump2|saida[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[12]~23_combout\ = (\FD|mux_jump2|saida[12]~22_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[12]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|pontosDeControle\(1),
	datac => \FD|BR|saidaA[12]~33_combout\,
	datad => \FD|mux_jump2|saida[12]~22_combout\,
	combout => \FD|mux_jump2|saida[12]~23_combout\);

-- Location: FF_X47_Y44_N19
\FD|PC|data_s[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[12]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(12));

-- Location: LCCOMB_X53_Y41_N22
\FD|Somador|saida[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[12]~20_combout\ = (\FD|PC|data_s\(12) & (\FD|Somador|saida[11]~19\ $ (GND))) # (!\FD|PC|data_s\(12) & (!\FD|Somador|saida[11]~19\ & VCC))
-- \FD|Somador|saida[12]~21\ = CARRY((\FD|PC|data_s\(12) & !\FD|Somador|saida[11]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(12),
	datad => VCC,
	cin => \FD|Somador|saida[11]~19\,
	combout => \FD|Somador|saida[12]~20_combout\,
	cout => \FD|Somador|saida[12]~21\);

-- Location: LCCOMB_X54_Y41_N24
\FD|Somador_imediato|saida[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[13]~22_combout\ = (\FD|Somador|saida[13]~22_combout\ & ((\FD|ROM|memROM~67_combout\ & (\FD|Somador_imediato|saida[12]~21\ & VCC)) # (!\FD|ROM|memROM~67_combout\ & (!\FD|Somador_imediato|saida[12]~21\)))) # 
-- (!\FD|Somador|saida[13]~22_combout\ & ((\FD|ROM|memROM~67_combout\ & (!\FD|Somador_imediato|saida[12]~21\)) # (!\FD|ROM|memROM~67_combout\ & ((\FD|Somador_imediato|saida[12]~21\) # (GND)))))
-- \FD|Somador_imediato|saida[13]~23\ = CARRY((\FD|Somador|saida[13]~22_combout\ & (!\FD|ROM|memROM~67_combout\ & !\FD|Somador_imediato|saida[12]~21\)) # (!\FD|Somador|saida[13]~22_combout\ & ((!\FD|Somador_imediato|saida[12]~21\) # 
-- (!\FD|ROM|memROM~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[13]~22_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[12]~21\,
	combout => \FD|Somador_imediato|saida[13]~22_combout\,
	cout => \FD|Somador_imediato|saida[13]~23\);

-- Location: LCCOMB_X50_Y44_N4
\FD|Somador_imediato|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~11_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[13]~22_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[13]~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|sel_mux_beq~combout\,
	datac => \FD|Somador|saida[13]~22_combout\,
	datad => \FD|Somador_imediato|saida[13]~22_combout\,
	combout => \FD|Somador_imediato|Add0~11_combout\);

-- Location: LCCOMB_X47_Y44_N28
\FD|mux_jump2|saida[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[13]~24_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~67_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~11_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|Somador_imediato|Add0~11_combout\,
	combout => \FD|mux_jump2|saida[13]~24_combout\);

-- Location: FF_X54_Y45_N1
\FD|BR|bancoReg~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~83_q\);

-- Location: FF_X56_Y44_N5
\FD|BR|bancoReg~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~51_q\);

-- Location: LCCOMB_X53_Y46_N8
\FD|BR|bancoReg~1761\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1761_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~51_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~51_q\,
	combout => \FD|BR|bancoReg~1761_combout\);

-- Location: FF_X55_Y43_N9
\FD|BR|bancoReg~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~147_q\);

-- Location: LCCOMB_X53_Y46_N2
\FD|BR|bancoReg~1762\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1762_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1761_combout\ & ((\FD|BR|bancoReg~147_q\))) # (!\FD|BR|bancoReg~1761_combout\ & (\FD|BR|bancoReg~83_q\)))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1761_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~83_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~1761_combout\,
	datad => \FD|BR|bancoReg~147_q\,
	combout => \FD|BR|bancoReg~1762_combout\);

-- Location: FF_X55_Y48_N17
\FD|BR|bancoReg~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~211_q\);

-- Location: LCCOMB_X55_Y44_N16
\FD|BR|bancoReg~179feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~179feeder_combout\ = \FD|mux_lui|saida[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[13]~13_combout\,
	combout => \FD|BR|bancoReg~179feeder_combout\);

-- Location: FF_X55_Y44_N17
\FD|BR|bancoReg~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~179feeder_combout\,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~179_q\);

-- Location: LCCOMB_X55_Y48_N16
\FD|BR|bancoReg~1759\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1759_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~211_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~179_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~211_q\,
	datad => \FD|BR|bancoReg~179_q\,
	combout => \FD|BR|bancoReg~1759_combout\);

-- Location: FF_X55_Y48_N11
\FD|BR|bancoReg~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~275_q\);

-- Location: LCCOMB_X55_Y48_N10
\FD|BR|bancoReg~1760\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1760_combout\ = (\FD|BR|bancoReg~1759_combout\ & ((\FD|BR|bancoReg~275_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~1759_combout\,
	datac => \FD|BR|bancoReg~275_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1760_combout\);

-- Location: LCCOMB_X53_Y46_N20
\FD|BR|bancoReg~1763\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1763_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~30_combout\) # (\FD|BR|bancoReg~1760_combout\)))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1762_combout\ & (!\FD|ROM|memROM~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1762_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|BR|bancoReg~1760_combout\,
	combout => \FD|BR|bancoReg~1763_combout\);

-- Location: FF_X55_Y46_N13
\FD|BR|bancoReg~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~531_q\);

-- Location: FF_X55_Y44_N11
\FD|BR|bancoReg~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~435_q\);

-- Location: FF_X56_Y45_N11
\FD|BR|bancoReg~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~467_q\);

-- Location: LCCOMB_X56_Y46_N6
\FD|BR|bancoReg~1764\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1764_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~467_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~435_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~435_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~467_q\,
	combout => \FD|BR|bancoReg~1764_combout\);

-- Location: LCCOMB_X56_Y46_N0
\FD|BR|bancoReg~1765\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1765_combout\ = (\FD|BR|bancoReg~1764_combout\ & ((\FD|BR|bancoReg~531_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~531_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1764_combout\,
	combout => \FD|BR|bancoReg~1765_combout\);

-- Location: LCCOMB_X54_Y45_N22
\FD|BR|bancoReg~339feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~339feeder_combout\ = \FD|mux_lui|saida[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[13]~13_combout\,
	combout => \FD|BR|bancoReg~339feeder_combout\);

-- Location: FF_X54_Y45_N23
\FD|BR|bancoReg~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~339feeder_combout\,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~339_q\);

-- Location: FF_X56_Y46_N13
\FD|BR|bancoReg~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~403_q\);

-- Location: FF_X56_Y44_N27
\FD|BR|bancoReg~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~307_q\);

-- Location: LCCOMB_X56_Y44_N26
\FD|BR|bancoReg~1757\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1757_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~307_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~307_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1757_combout\);

-- Location: LCCOMB_X56_Y46_N12
\FD|BR|bancoReg~1758\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1758_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1757_combout\ & ((\FD|BR|bancoReg~403_q\))) # (!\FD|BR|bancoReg~1757_combout\ & (\FD|BR|bancoReg~339_q\)))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1757_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~339_q\,
	datac => \FD|BR|bancoReg~403_q\,
	datad => \FD|BR|bancoReg~1757_combout\,
	combout => \FD|BR|bancoReg~1758_combout\);

-- Location: LCCOMB_X53_Y46_N22
\FD|BR|bancoReg~1766\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1766_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1763_combout\ & (\FD|BR|bancoReg~1765_combout\)) # (!\FD|BR|bancoReg~1763_combout\ & ((\FD|BR|bancoReg~1758_combout\))))) # (!\FD|ROM|memROM~30_combout\ & 
-- (\FD|BR|bancoReg~1763_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~1763_combout\,
	datac => \FD|BR|bancoReg~1765_combout\,
	datad => \FD|BR|bancoReg~1758_combout\,
	combout => \FD|BR|bancoReg~1766_combout\);

-- Location: FF_X46_Y47_N13
\FD|BR|bancoReg~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~595_q\);

-- Location: LCCOMB_X46_Y46_N6
\FD|BR|bancoReg~851feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~851feeder_combout\ = \FD|mux_lui|saida[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[13]~13_combout\,
	combout => \FD|BR|bancoReg~851feeder_combout\);

-- Location: FF_X46_Y46_N7
\FD|BR|bancoReg~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~851feeder_combout\,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~851_q\);

-- Location: LCCOMB_X46_Y47_N12
\FD|BR|bancoReg~1749\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1749_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~851_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~595_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~595_q\,
	datad => \FD|BR|bancoReg~851_q\,
	combout => \FD|BR|bancoReg~1749_combout\);

-- Location: FF_X46_Y47_N31
\FD|BR|bancoReg~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~979_q\);

-- Location: FF_X50_Y43_N7
\FD|BR|bancoReg~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~723_q\);

-- Location: LCCOMB_X46_Y47_N30
\FD|BR|bancoReg~1750\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1750_combout\ = (\FD|BR|bancoReg~1749_combout\ & (((\FD|BR|bancoReg~979_q\)) # (!\FD|ROM|memROM~32_combout\))) # (!\FD|BR|bancoReg~1749_combout\ & (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~723_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1749_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~979_q\,
	datad => \FD|BR|bancoReg~723_q\,
	combout => \FD|BR|bancoReg~1750_combout\);

-- Location: FF_X47_Y49_N7
\FD|BR|bancoReg~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~563_q\);

-- Location: LCCOMB_X50_Y47_N26
\FD|BR|bancoReg~819feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~819feeder_combout\ = \FD|mux_lui|saida[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[13]~13_combout\,
	combout => \FD|BR|bancoReg~819feeder_combout\);

-- Location: FF_X50_Y47_N27
\FD|BR|bancoReg~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~819feeder_combout\,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~819_q\);

-- Location: LCCOMB_X47_Y49_N6
\FD|BR|bancoReg~1751\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1751_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~819_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~563_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~563_q\,
	datad => \FD|BR|bancoReg~819_q\,
	combout => \FD|BR|bancoReg~1751_combout\);

-- Location: FF_X47_Y47_N29
\FD|BR|bancoReg~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~947_q\);

-- Location: FF_X47_Y49_N21
\FD|BR|bancoReg~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~691_q\);

-- Location: LCCOMB_X47_Y47_N28
\FD|BR|bancoReg~1752\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1752_combout\ = (\FD|BR|bancoReg~1751_combout\ & (((\FD|BR|bancoReg~947_q\)) # (!\FD|ROM|memROM~32_combout\))) # (!\FD|BR|bancoReg~1751_combout\ & (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~691_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1751_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~947_q\,
	datad => \FD|BR|bancoReg~691_q\,
	combout => \FD|BR|bancoReg~1752_combout\);

-- Location: LCCOMB_X49_Y46_N22
\FD|BR|bancoReg~1753\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1753_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~1752_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1752_combout\,
	combout => \FD|BR|bancoReg~1753_combout\);

-- Location: FF_X50_Y50_N9
\FD|BR|bancoReg~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~915_q\);

-- Location: FF_X50_Y50_N19
\FD|BR|bancoReg~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1043_q\);

-- Location: FF_X49_Y50_N13
\FD|BR|bancoReg~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~659_q\);

-- Location: FF_X49_Y50_N11
\FD|BR|bancoReg~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~787_q\);

-- Location: LCCOMB_X49_Y50_N12
\FD|BR|bancoReg~1754\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1754_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~787_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~659_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~659_q\,
	datad => \FD|BR|bancoReg~787_q\,
	combout => \FD|BR|bancoReg~1754_combout\);

-- Location: LCCOMB_X50_Y50_N18
\FD|BR|bancoReg~1755\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1755_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1754_combout\ & ((\FD|BR|bancoReg~1043_q\))) # (!\FD|BR|bancoReg~1754_combout\ & (\FD|BR|bancoReg~915_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1754_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~915_q\,
	datac => \FD|BR|bancoReg~1043_q\,
	datad => \FD|BR|bancoReg~1754_combout\,
	combout => \FD|BR|bancoReg~1755_combout\);

-- Location: LCCOMB_X49_Y46_N0
\FD|BR|bancoReg~1756\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1756_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1753_combout\ & ((\FD|BR|bancoReg~1755_combout\))) # (!\FD|BR|bancoReg~1753_combout\ & (\FD|BR|bancoReg~1750_combout\)))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1750_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~1753_combout\,
	datad => \FD|BR|bancoReg~1755_combout\,
	combout => \FD|BR|bancoReg~1756_combout\);

-- Location: LCCOMB_X49_Y46_N10
\FD|BR|saidaA[13]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[13]~32_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|bancoReg~1756_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1766_combout\ & (!\FD|BR|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1766_combout\,
	datac => \FD|BR|Equal0~0_combout\,
	datad => \FD|BR|bancoReg~1756_combout\,
	combout => \FD|BR|saidaA[13]~32_combout\);

-- Location: LCCOMB_X49_Y46_N8
\FD|mux_jump2|saida[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[13]~25_combout\ = (\FD|mux_jump2|saida[13]~24_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[13]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|pontosDeControle\(1),
	datac => \FD|mux_jump2|saida[13]~24_combout\,
	datad => \FD|BR|saidaA[13]~32_combout\,
	combout => \FD|mux_jump2|saida[13]~25_combout\);

-- Location: FF_X49_Y46_N9
\FD|PC|data_s[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[13]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(13));

-- Location: LCCOMB_X53_Y41_N24
\FD|Somador|saida[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[13]~22_combout\ = (\FD|PC|data_s\(13) & (!\FD|Somador|saida[12]~21\)) # (!\FD|PC|data_s\(13) & ((\FD|Somador|saida[12]~21\) # (GND)))
-- \FD|Somador|saida[13]~23\ = CARRY((!\FD|Somador|saida[12]~21\) # (!\FD|PC|data_s\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(13),
	datad => VCC,
	cin => \FD|Somador|saida[12]~21\,
	combout => \FD|Somador|saida[13]~22_combout\,
	cout => \FD|Somador|saida[13]~23\);

-- Location: LCCOMB_X48_Y43_N26
\FD|ULA|Add1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~26_combout\ = (\FD|mux_Banco_Ula|saida[13]~22_combout\ & ((\FD|BR|saidaA[13]~32_combout\ & (!\FD|ULA|Add1~25\)) # (!\FD|BR|saidaA[13]~32_combout\ & ((\FD|ULA|Add1~25\) # (GND))))) # (!\FD|mux_Banco_Ula|saida[13]~22_combout\ & 
-- ((\FD|BR|saidaA[13]~32_combout\ & (\FD|ULA|Add1~25\ & VCC)) # (!\FD|BR|saidaA[13]~32_combout\ & (!\FD|ULA|Add1~25\))))
-- \FD|ULA|Add1~27\ = CARRY((\FD|mux_Banco_Ula|saida[13]~22_combout\ & ((!\FD|ULA|Add1~25\) # (!\FD|BR|saidaA[13]~32_combout\))) # (!\FD|mux_Banco_Ula|saida[13]~22_combout\ & (!\FD|BR|saidaA[13]~32_combout\ & !\FD|ULA|Add1~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[13]~22_combout\,
	datab => \FD|BR|saidaA[13]~32_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~25\,
	combout => \FD|ULA|Add1~26_combout\,
	cout => \FD|ULA|Add1~27\);

-- Location: LCCOMB_X49_Y42_N26
\FD|ULA|soma[13]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[13]~26_combout\ = (\FD|BR|saidaA[13]~32_combout\ & ((\FD|mux_Banco_Ula|saida[13]~22_combout\ & (\FD|ULA|soma[12]~25\ & VCC)) # (!\FD|mux_Banco_Ula|saida[13]~22_combout\ & (!\FD|ULA|soma[12]~25\)))) # (!\FD|BR|saidaA[13]~32_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[13]~22_combout\ & (!\FD|ULA|soma[12]~25\)) # (!\FD|mux_Banco_Ula|saida[13]~22_combout\ & ((\FD|ULA|soma[12]~25\) # (GND)))))
-- \FD|ULA|soma[13]~27\ = CARRY((\FD|BR|saidaA[13]~32_combout\ & (!\FD|mux_Banco_Ula|saida[13]~22_combout\ & !\FD|ULA|soma[12]~25\)) # (!\FD|BR|saidaA[13]~32_combout\ & ((!\FD|ULA|soma[12]~25\) # (!\FD|mux_Banco_Ula|saida[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[13]~32_combout\,
	datab => \FD|mux_Banco_Ula|saida[13]~22_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[12]~25\,
	combout => \FD|ULA|soma[13]~26_combout\,
	cout => \FD|ULA|soma[13]~27\);

-- Location: LCCOMB_X46_Y42_N10
\FD|ULA|Mux18~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux18~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[13]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[13]~26_combout\,
	combout => \FD|ULA|Mux18~2_combout\);

-- Location: LCCOMB_X49_Y43_N26
\FD|ULA|Mux18~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux18~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~26_combout\)) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux18~2_combout\))))) # (!\FD|ULA|Mux12~2_combout\ & (!\FD|ULA|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Add1~26_combout\,
	datad => \FD|ULA|Mux18~2_combout\,
	combout => \FD|ULA|Mux18~3_combout\);

-- Location: LCCOMB_X49_Y43_N4
\FD|ULA|Mux18~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux18~4_combout\ = (\FD|ULA|Mux18~3_combout\ & (((\FD|mux_Banco_Ula|saida[13]~22_combout\ & \FD|BR|saidaA[13]~32_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux18~3_combout\ & (\FD|ULA|Mux12~4_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[13]~22_combout\) # (\FD|BR|saidaA[13]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[13]~22_combout\,
	datab => \FD|BR|saidaA[13]~32_combout\,
	datac => \FD|ULA|Mux18~3_combout\,
	datad => \FD|ULA|Mux12~4_combout\,
	combout => \FD|ULA|Mux18~4_combout\);

-- Location: LCCOMB_X50_Y44_N24
\FD|ULA|Mux18~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux18~5_combout\ = (\FD|ULA|Mux18~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux18~4_combout\,
	datab => \UC|pontosDeControle[15]~88_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux18~5_combout\);

-- Location: LCCOMB_X50_Y44_N18
\FD|mux_lui|saida[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[13]~13_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & (\FD|Somador|saida[13]~22_combout\)) # (!\UC|pontosDeControle[7]~96_combout\ & ((\FD|ULA|Mux18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datab => \UC|pontosDeControle[7]~96_combout\,
	datac => \FD|Somador|saida[13]~22_combout\,
	datad => \FD|ULA|Mux18~5_combout\,
	combout => \FD|mux_lui|saida[13]~13_combout\);

-- Location: FF_X53_Y48_N1
\FD|BR|bancoReg~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~243_q\);

-- Location: FF_X50_Y43_N17
\FD|BR|bancoReg~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~499_q\);

-- Location: FF_X50_Y44_N17
\FD|BR|bancoReg~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[13]~13_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~115_q\);

-- Location: FF_X50_Y44_N19
\FD|BR|bancoReg~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[13]~13_combout\,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~371_q\);

-- Location: LCCOMB_X50_Y44_N16
\FD|BR|bancoReg~1774\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1774_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~115_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~371_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~115_q\,
	datad => \FD|BR|bancoReg~371_q\,
	combout => \FD|BR|bancoReg~1774_combout\);

-- Location: LCCOMB_X50_Y43_N16
\FD|BR|bancoReg~1775\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1775_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1774_combout\ & (\FD|BR|bancoReg~243_q\)) # (!\FD|BR|bancoReg~1774_combout\ & ((\FD|BR|bancoReg~499_q\))))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1774_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~243_q\,
	datac => \FD|BR|bancoReg~499_q\,
	datad => \FD|BR|bancoReg~1774_combout\,
	combout => \FD|BR|bancoReg~1775_combout\);

-- Location: LCCOMB_X56_Y44_N4
\FD|BR|bancoReg~1767\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1767_combout\ = (\FD|ROM|memROM~54_combout\ & (((\FD|BR|bancoReg~51_q\) # (\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~307_q\ & ((!\FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~307_q\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~51_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1767_combout\);

-- Location: LCCOMB_X55_Y44_N10
\FD|BR|bancoReg~1768\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1768_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1767_combout\ & (\FD|BR|bancoReg~179_q\)) # (!\FD|BR|bancoReg~1767_combout\ & ((\FD|BR|bancoReg~435_q\))))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1767_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~179_q\,
	datac => \FD|BR|bancoReg~435_q\,
	datad => \FD|BR|bancoReg~1767_combout\,
	combout => \FD|BR|bancoReg~1768_combout\);

-- Location: LCCOMB_X56_Y45_N10
\FD|BR|bancoReg~1771\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1771_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~467_q\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~339_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~467_q\,
	datad => \FD|BR|bancoReg~339_q\,
	combout => \FD|BR|bancoReg~1771_combout\);

-- Location: LCCOMB_X54_Y45_N0
\FD|BR|bancoReg~1772\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1772_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1771_combout\ & (\FD|BR|bancoReg~211_q\)) # (!\FD|BR|bancoReg~1771_combout\ & ((\FD|BR|bancoReg~83_q\))))) # (!\FD|ROM|memROM~54_combout\ & 
-- (((\FD|BR|bancoReg~1771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~211_q\,
	datac => \FD|BR|bancoReg~83_q\,
	datad => \FD|BR|bancoReg~1771_combout\,
	combout => \FD|BR|bancoReg~1772_combout\);

-- Location: LCCOMB_X55_Y46_N12
\FD|BR|bancoReg~1769\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1769_combout\ = (\FD|ROM|memROM~54_combout\ & (((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~531_q\))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~403_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~403_q\,
	datac => \FD|BR|bancoReg~531_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1769_combout\);

-- Location: LCCOMB_X55_Y43_N8
\FD|BR|bancoReg~1770\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1770_combout\ = (\FD|BR|bancoReg~1769_combout\ & (((\FD|BR|bancoReg~275_q\)) # (!\FD|ROM|memROM~54_combout\))) # (!\FD|BR|bancoReg~1769_combout\ & (\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~147_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1769_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~147_q\,
	datad => \FD|BR|bancoReg~275_q\,
	combout => \FD|BR|bancoReg~1770_combout\);

-- Location: LCCOMB_X55_Y43_N10
\FD|BR|bancoReg~1773\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1773_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|BR|bancoReg~1770_combout\) # (\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~1772_combout\ & ((!\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1772_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~1770_combout\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1773_combout\);

-- Location: LCCOMB_X55_Y43_N12
\FD|BR|bancoReg~1776\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1776_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1773_combout\ & (\FD|BR|bancoReg~1775_combout\)) # (!\FD|BR|bancoReg~1773_combout\ & ((\FD|BR|bancoReg~1768_combout\))))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1773_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1775_combout\,
	datab => \FD|BR|bancoReg~1768_combout\,
	datac => \FD|ROM|memROM~65_combout\,
	datad => \FD|BR|bancoReg~1773_combout\,
	combout => \FD|BR|bancoReg~1776_combout\);

-- Location: LCCOMB_X55_Y43_N22
\FD|mux_Banco_Ula|saida[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[13]~22_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|ROM|memROM~67_combout\)))) # (!\UC|pontosDeControle~92_combout\ & (\FD|BR|bancoReg~1776_combout\ & (!\FD|BR|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1776_combout\,
	datab => \FD|BR|Equal1~0_combout\,
	datac => \UC|pontosDeControle~92_combout\,
	datad => \FD|ROM|memROM~67_combout\,
	combout => \FD|mux_Banco_Ula|saida[13]~22_combout\);

-- Location: LCCOMB_X48_Y43_N28
\FD|ULA|Add1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~28_combout\ = ((\FD|mux_Banco_Ula|saida[14]~21_combout\ $ (\FD|BR|saidaA[14]~31_combout\ $ (\FD|ULA|Add1~27\)))) # (GND)
-- \FD|ULA|Add1~29\ = CARRY((\FD|mux_Banco_Ula|saida[14]~21_combout\ & (\FD|BR|saidaA[14]~31_combout\ & !\FD|ULA|Add1~27\)) # (!\FD|mux_Banco_Ula|saida[14]~21_combout\ & ((\FD|BR|saidaA[14]~31_combout\) # (!\FD|ULA|Add1~27\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[14]~21_combout\,
	datab => \FD|BR|saidaA[14]~31_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~27\,
	combout => \FD|ULA|Add1~28_combout\,
	cout => \FD|ULA|Add1~29\);

-- Location: LCCOMB_X49_Y42_N28
\FD|ULA|soma[14]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[14]~28_combout\ = ((\FD|BR|saidaA[14]~31_combout\ $ (\FD|mux_Banco_Ula|saida[14]~21_combout\ $ (!\FD|ULA|soma[13]~27\)))) # (GND)
-- \FD|ULA|soma[14]~29\ = CARRY((\FD|BR|saidaA[14]~31_combout\ & ((\FD|mux_Banco_Ula|saida[14]~21_combout\) # (!\FD|ULA|soma[13]~27\))) # (!\FD|BR|saidaA[14]~31_combout\ & (\FD|mux_Banco_Ula|saida[14]~21_combout\ & !\FD|ULA|soma[13]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[14]~31_combout\,
	datab => \FD|mux_Banco_Ula|saida[14]~21_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[13]~27\,
	combout => \FD|ULA|soma[14]~28_combout\,
	cout => \FD|ULA|soma[14]~29\);

-- Location: LCCOMB_X49_Y40_N20
\FD|ULA|Mux17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux17~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[14]~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[14]~28_combout\,
	combout => \FD|ULA|Mux17~2_combout\);

-- Location: LCCOMB_X49_Y40_N30
\FD|ULA|Mux17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux17~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~28_combout\)) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux17~2_combout\))))) # (!\FD|ULA|Mux12~2_combout\ & (((!\FD|ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Add1~28_combout\,
	datac => \FD|ULA|Mux12~3_combout\,
	datad => \FD|ULA|Mux17~2_combout\,
	combout => \FD|ULA|Mux17~3_combout\);

-- Location: LCCOMB_X49_Y40_N8
\FD|ULA|Mux17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux17~4_combout\ = (\FD|ULA|Mux17~3_combout\ & (((\FD|mux_Banco_Ula|saida[14]~21_combout\ & \FD|BR|saidaA[14]~31_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux17~3_combout\ & (\FD|ULA|Mux12~4_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[14]~21_combout\) # (\FD|BR|saidaA[14]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[14]~21_combout\,
	datab => \FD|BR|saidaA[14]~31_combout\,
	datac => \FD|ULA|Mux17~3_combout\,
	datad => \FD|ULA|Mux12~4_combout\,
	combout => \FD|ULA|Mux17~4_combout\);

-- Location: LCCOMB_X53_Y37_N4
\FD|ULA|Mux17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux17~5_combout\ = (\FD|ULA|Mux17~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux17~4_combout\,
	datab => \FD|UCULA|Mux8~8_combout\,
	datac => \UC|pontosDeControle[16]~93_combout\,
	datad => \UC|pontosDeControle[15]~88_combout\,
	combout => \FD|ULA|Mux17~5_combout\);

-- Location: LCCOMB_X54_Y41_N26
\FD|Somador_imediato|saida[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[14]~24_combout\ = ((\FD|Somador|saida[14]~24_combout\ $ (\FD|ROM|memROM~67_combout\ $ (!\FD|Somador_imediato|saida[13]~23\)))) # (GND)
-- \FD|Somador_imediato|saida[14]~25\ = CARRY((\FD|Somador|saida[14]~24_combout\ & ((\FD|ROM|memROM~67_combout\) # (!\FD|Somador_imediato|saida[13]~23\))) # (!\FD|Somador|saida[14]~24_combout\ & (\FD|ROM|memROM~67_combout\ & 
-- !\FD|Somador_imediato|saida[13]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[14]~24_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[13]~23\,
	combout => \FD|Somador_imediato|saida[14]~24_combout\,
	cout => \FD|Somador_imediato|saida[14]~25\);

-- Location: LCCOMB_X54_Y41_N0
\FD|Somador_imediato|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~12_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[14]~24_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[14]~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[14]~24_combout\,
	datac => \FD|Somador_imediato|saida[14]~24_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|Somador_imediato|Add0~12_combout\);

-- Location: LCCOMB_X46_Y41_N24
\FD|mux_jump2|saida[14]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[14]~26_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~67_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle\(1),
	datab => \FD|ROM|memROM~67_combout\,
	datac => \UC|pontosDeControle[0]~89_combout\,
	datad => \FD|Somador_imediato|Add0~12_combout\,
	combout => \FD|mux_jump2|saida[14]~26_combout\);

-- Location: LCCOMB_X46_Y41_N8
\FD|mux_jump2|saida[14]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[14]~27_combout\ = (\FD|mux_jump2|saida[14]~26_combout\) # ((\FD|BR|saidaA[14]~31_combout\ & \UC|pontosDeControle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|saidaA[14]~31_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|mux_jump2|saida[14]~26_combout\,
	combout => \FD|mux_jump2|saida[14]~27_combout\);

-- Location: FF_X46_Y41_N9
\FD|PC|data_s[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[14]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(14));

-- Location: LCCOMB_X53_Y41_N26
\FD|Somador|saida[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[14]~24_combout\ = (\FD|PC|data_s\(14) & (\FD|Somador|saida[13]~23\ $ (GND))) # (!\FD|PC|data_s\(14) & (!\FD|Somador|saida[13]~23\ & VCC))
-- \FD|Somador|saida[14]~25\ = CARRY((\FD|PC|data_s\(14) & !\FD|Somador|saida[13]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(14),
	datad => VCC,
	cin => \FD|Somador|saida[13]~23\,
	combout => \FD|Somador|saida[14]~24_combout\,
	cout => \FD|Somador|saida[14]~25\);

-- Location: LCCOMB_X54_Y46_N2
\FD|mux_lui|saida[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[14]~14_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[14]~24_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datab => \FD|ULA|Mux17~5_combout\,
	datac => \FD|Somador|saida[14]~24_combout\,
	datad => \UC|pontosDeControle[7]~96_combout\,
	combout => \FD|mux_lui|saida[14]~14_combout\);

-- Location: FF_X52_Y43_N13
\FD|BR|bancoReg~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~148_q\);

-- Location: LCCOMB_X52_Y45_N12
\FD|BR|bancoReg~1733\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1733_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~84_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~52_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~84_q\,
	datad => \FD|BR|bancoReg~52_q\,
	combout => \FD|BR|bancoReg~1733_combout\);

-- Location: LCCOMB_X52_Y46_N0
\FD|BR|bancoReg~1734\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1734_combout\ = (\FD|BR|bancoReg~1733_combout\ & ((\FD|BR|bancoReg~148_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~148_q\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1733_combout\,
	combout => \FD|BR|bancoReg~1734_combout\);

-- Location: LCCOMB_X53_Y50_N20
\FD|BR|bancoReg~1731\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1731_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~340_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~308_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~340_q\,
	datad => \FD|BR|bancoReg~308_q\,
	combout => \FD|BR|bancoReg~1731_combout\);

-- Location: LCCOMB_X52_Y46_N14
\FD|BR|bancoReg~1732\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1732_combout\ = (\FD|BR|bancoReg~1731_combout\ & ((\FD|BR|bancoReg~404_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~404_q\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1731_combout\,
	combout => \FD|BR|bancoReg~1732_combout\);

-- Location: LCCOMB_X52_Y46_N26
\FD|BR|bancoReg~1735\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1735_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1732_combout\))) # (!\FD|ROM|memROM~30_combout\ & 
-- (\FD|BR|bancoReg~1734_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1734_combout\,
	datac => \FD|BR|bancoReg~1732_combout\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1735_combout\);

-- Location: LCCOMB_X57_Y49_N24
\FD|BR|bancoReg~1729\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1729_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~180_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~180_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1729_combout\);

-- Location: LCCOMB_X54_Y49_N16
\FD|BR|bancoReg~1730\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1730_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1729_combout\ & (\FD|BR|bancoReg~276_q\)) # (!\FD|BR|bancoReg~1729_combout\ & ((\FD|BR|bancoReg~212_q\))))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~276_q\,
	datac => \FD|BR|bancoReg~212_q\,
	datad => \FD|BR|bancoReg~1729_combout\,
	combout => \FD|BR|bancoReg~1730_combout\);

-- Location: LCCOMB_X56_Y41_N24
\FD|BR|bancoReg~1736\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1736_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~436_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~436_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1736_combout\);

-- Location: LCCOMB_X55_Y46_N26
\FD|BR|bancoReg~1737\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1737_combout\ = (\FD|BR|bancoReg~1736_combout\ & (((\FD|BR|bancoReg~532_q\)) # (!\FD|ROM|memROM~36_combout\))) # (!\FD|BR|bancoReg~1736_combout\ & (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~468_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1736_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~532_q\,
	datad => \FD|BR|bancoReg~468_q\,
	combout => \FD|BR|bancoReg~1737_combout\);

-- Location: LCCOMB_X52_Y46_N12
\FD|BR|bancoReg~1738\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1738_combout\ = (\FD|BR|bancoReg~1735_combout\ & (((\FD|BR|bancoReg~1737_combout\) # (!\FD|ROM|memROM~32_combout\)))) # (!\FD|BR|bancoReg~1735_combout\ & (\FD|BR|bancoReg~1730_combout\ & (\FD|ROM|memROM~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1735_combout\,
	datab => \FD|BR|bancoReg~1730_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~1737_combout\,
	combout => \FD|BR|bancoReg~1738_combout\);

-- Location: LCCOMB_X52_Y48_N26
\FD|BR|bancoReg~756feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~756feeder_combout\ = \FD|mux_lui|saida[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[14]~14_combout\,
	combout => \FD|BR|bancoReg~756feeder_combout\);

-- Location: FF_X52_Y48_N27
\FD|BR|bancoReg~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~756feeder_combout\,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~756_q\);

-- Location: FF_X48_Y45_N29
\FD|BR|bancoReg~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1012_q\);

-- Location: FF_X43_Y49_N3
\FD|BR|bancoReg~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~628_q\);

-- Location: LCCOMB_X43_Y46_N2
\FD|BR|bancoReg~884feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~884feeder_combout\ = \FD|mux_lui|saida[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[14]~14_combout\,
	combout => \FD|BR|bancoReg~884feeder_combout\);

-- Location: FF_X43_Y46_N3
\FD|BR|bancoReg~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~884feeder_combout\,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~884_q\);

-- Location: LCCOMB_X43_Y49_N2
\FD|BR|bancoReg~1719\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1719_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~884_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~628_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~628_q\,
	datad => \FD|BR|bancoReg~884_q\,
	combout => \FD|BR|bancoReg~1719_combout\);

-- Location: LCCOMB_X48_Y45_N28
\FD|BR|bancoReg~1720\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1720_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1719_combout\ & ((\FD|BR|bancoReg~1012_q\))) # (!\FD|BR|bancoReg~1719_combout\ & (\FD|BR|bancoReg~756_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1719_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~756_q\,
	datac => \FD|BR|bancoReg~1012_q\,
	datad => \FD|BR|bancoReg~1719_combout\,
	combout => \FD|BR|bancoReg~1720_combout\);

-- Location: FF_X46_Y50_N9
\FD|BR|bancoReg~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~660_q\);

-- Location: LCCOMB_X46_Y50_N6
\FD|BR|bancoReg~916feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~916feeder_combout\ = \FD|mux_lui|saida[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[14]~14_combout\,
	combout => \FD|BR|bancoReg~916feeder_combout\);

-- Location: FF_X46_Y50_N7
\FD|BR|bancoReg~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~916feeder_combout\,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~916_q\);

-- Location: LCCOMB_X46_Y50_N8
\FD|BR|bancoReg~1726\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1726_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~916_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~660_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~660_q\,
	datad => \FD|BR|bancoReg~916_q\,
	combout => \FD|BR|bancoReg~1726_combout\);

-- Location: FF_X48_Y50_N29
\FD|BR|bancoReg~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1044_q\);

-- Location: LCCOMB_X48_Y50_N10
\FD|BR|bancoReg~788feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~788feeder_combout\ = \FD|mux_lui|saida[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[14]~14_combout\,
	combout => \FD|BR|bancoReg~788feeder_combout\);

-- Location: FF_X48_Y50_N11
\FD|BR|bancoReg~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~788feeder_combout\,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~788_q\);

-- Location: LCCOMB_X48_Y50_N28
\FD|BR|bancoReg~1727\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1727_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1726_combout\ & (\FD|BR|bancoReg~1044_q\)) # (!\FD|BR|bancoReg~1726_combout\ & ((\FD|BR|bancoReg~788_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1726_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1726_combout\,
	datac => \FD|BR|bancoReg~1044_q\,
	datad => \FD|BR|bancoReg~788_q\,
	combout => \FD|BR|bancoReg~1727_combout\);

-- Location: LCCOMB_X43_Y46_N4
\FD|BR|bancoReg~852feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~852feeder_combout\ = \FD|mux_lui|saida[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[14]~14_combout\,
	combout => \FD|BR|bancoReg~852feeder_combout\);

-- Location: FF_X43_Y46_N5
\FD|BR|bancoReg~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~852feeder_combout\,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~852_q\);

-- Location: FF_X46_Y47_N3
\FD|BR|bancoReg~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~980_q\);

-- Location: FF_X46_Y47_N17
\FD|BR|bancoReg~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~596_q\);

-- Location: LCCOMB_X43_Y49_N20
\FD|BR|bancoReg~724feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~724feeder_combout\ = \FD|mux_lui|saida[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[14]~14_combout\,
	combout => \FD|BR|bancoReg~724feeder_combout\);

-- Location: FF_X43_Y49_N21
\FD|BR|bancoReg~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~724feeder_combout\,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~724_q\);

-- Location: LCCOMB_X46_Y47_N16
\FD|BR|bancoReg~1723\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1723_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~724_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~596_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~596_q\,
	datad => \FD|BR|bancoReg~724_q\,
	combout => \FD|BR|bancoReg~1723_combout\);

-- Location: LCCOMB_X46_Y47_N2
\FD|BR|bancoReg~1724\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1724_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1723_combout\ & ((\FD|BR|bancoReg~980_q\))) # (!\FD|BR|bancoReg~1723_combout\ & (\FD|BR|bancoReg~852_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1723_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~852_q\,
	datac => \FD|BR|bancoReg~980_q\,
	datad => \FD|BR|bancoReg~1723_combout\,
	combout => \FD|BR|bancoReg~1724_combout\);

-- Location: LCCOMB_X48_Y49_N24
\FD|BR|bancoReg~820feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~820feeder_combout\ = \FD|mux_lui|saida[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[14]~14_combout\,
	combout => \FD|BR|bancoReg~820feeder_combout\);

-- Location: FF_X48_Y49_N25
\FD|BR|bancoReg~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~820feeder_combout\,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~820_q\);

-- Location: FF_X48_Y49_N11
\FD|BR|bancoReg~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~948_q\);

-- Location: FF_X47_Y49_N11
\FD|BR|bancoReg~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[14]~14_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~564_q\);

-- Location: LCCOMB_X47_Y49_N16
\FD|BR|bancoReg~692feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~692feeder_combout\ = \FD|mux_lui|saida[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[14]~14_combout\,
	combout => \FD|BR|bancoReg~692feeder_combout\);

-- Location: FF_X47_Y49_N17
\FD|BR|bancoReg~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~692feeder_combout\,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~692_q\);

-- Location: LCCOMB_X47_Y49_N10
\FD|BR|bancoReg~1721\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1721_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~692_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~564_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~564_q\,
	datad => \FD|BR|bancoReg~692_q\,
	combout => \FD|BR|bancoReg~1721_combout\);

-- Location: LCCOMB_X48_Y49_N10
\FD|BR|bancoReg~1722\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1722_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1721_combout\ & ((\FD|BR|bancoReg~948_q\))) # (!\FD|BR|bancoReg~1721_combout\ & (\FD|BR|bancoReg~820_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1721_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~820_q\,
	datac => \FD|BR|bancoReg~948_q\,
	datad => \FD|BR|bancoReg~1721_combout\,
	combout => \FD|BR|bancoReg~1722_combout\);

-- Location: LCCOMB_X52_Y46_N16
\FD|BR|bancoReg~1725\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1725_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1724_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1724_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~1722_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1725_combout\);

-- Location: LCCOMB_X52_Y46_N10
\FD|BR|bancoReg~1728\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1728_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1725_combout\ & ((\FD|BR|bancoReg~1727_combout\))) # (!\FD|BR|bancoReg~1725_combout\ & (\FD|BR|bancoReg~1720_combout\)))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1725_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1720_combout\,
	datab => \FD|BR|bancoReg~1727_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1725_combout\,
	combout => \FD|BR|bancoReg~1728_combout\);

-- Location: LCCOMB_X52_Y46_N30
\FD|BR|saidaA[14]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[14]~31_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|bancoReg~1728_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1738_combout\ & (!\FD|BR|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1738_combout\,
	datab => \FD|BR|Equal0~0_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1728_combout\,
	combout => \FD|BR|saidaA[14]~31_combout\);

-- Location: LCCOMB_X49_Y42_N30
\FD|ULA|soma[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[15]~30_combout\ = (\FD|mux_Banco_Ula|saida[15]~20_combout\ & ((\FD|BR|saidaA[15]~30_combout\ & (\FD|ULA|soma[14]~29\ & VCC)) # (!\FD|BR|saidaA[15]~30_combout\ & (!\FD|ULA|soma[14]~29\)))) # (!\FD|mux_Banco_Ula|saida[15]~20_combout\ & 
-- ((\FD|BR|saidaA[15]~30_combout\ & (!\FD|ULA|soma[14]~29\)) # (!\FD|BR|saidaA[15]~30_combout\ & ((\FD|ULA|soma[14]~29\) # (GND)))))
-- \FD|ULA|soma[15]~31\ = CARRY((\FD|mux_Banco_Ula|saida[15]~20_combout\ & (!\FD|BR|saidaA[15]~30_combout\ & !\FD|ULA|soma[14]~29\)) # (!\FD|mux_Banco_Ula|saida[15]~20_combout\ & ((!\FD|ULA|soma[14]~29\) # (!\FD|BR|saidaA[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[15]~20_combout\,
	datab => \FD|BR|saidaA[15]~30_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[14]~29\,
	combout => \FD|ULA|soma[15]~30_combout\,
	cout => \FD|ULA|soma[15]~31\);

-- Location: LCCOMB_X46_Y43_N24
\FD|ULA|Mux16~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux16~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[15]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[15]~30_combout\,
	combout => \FD|ULA|Mux16~2_combout\);

-- Location: LCCOMB_X48_Y43_N30
\FD|ULA|Add1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~30_combout\ = (\FD|mux_Banco_Ula|saida[15]~20_combout\ & ((\FD|BR|saidaA[15]~30_combout\ & (!\FD|ULA|Add1~29\)) # (!\FD|BR|saidaA[15]~30_combout\ & ((\FD|ULA|Add1~29\) # (GND))))) # (!\FD|mux_Banco_Ula|saida[15]~20_combout\ & 
-- ((\FD|BR|saidaA[15]~30_combout\ & (\FD|ULA|Add1~29\ & VCC)) # (!\FD|BR|saidaA[15]~30_combout\ & (!\FD|ULA|Add1~29\))))
-- \FD|ULA|Add1~31\ = CARRY((\FD|mux_Banco_Ula|saida[15]~20_combout\ & ((!\FD|ULA|Add1~29\) # (!\FD|BR|saidaA[15]~30_combout\))) # (!\FD|mux_Banco_Ula|saida[15]~20_combout\ & (!\FD|BR|saidaA[15]~30_combout\ & !\FD|ULA|Add1~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[15]~20_combout\,
	datab => \FD|BR|saidaA[15]~30_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~29\,
	combout => \FD|ULA|Add1~30_combout\,
	cout => \FD|ULA|Add1~31\);

-- Location: LCCOMB_X49_Y43_N30
\FD|ULA|Mux16~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux16~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Add1~30_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Mux16~2_combout\)))) # (!\FD|ULA|Mux12~2_combout\ & (((!\FD|ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Mux16~2_combout\,
	datac => \FD|ULA|Add1~30_combout\,
	datad => \FD|ULA|Mux12~3_combout\,
	combout => \FD|ULA|Mux16~3_combout\);

-- Location: LCCOMB_X49_Y43_N0
\FD|ULA|Mux16~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux16~4_combout\ = (\FD|ULA|Mux16~3_combout\ & (((\FD|mux_Banco_Ula|saida[15]~20_combout\ & \FD|BR|saidaA[15]~30_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux16~3_combout\ & (\FD|ULA|Mux12~4_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[15]~20_combout\) # (\FD|BR|saidaA[15]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[15]~20_combout\,
	datab => \FD|BR|saidaA[15]~30_combout\,
	datac => \FD|ULA|Mux16~3_combout\,
	datad => \FD|ULA|Mux12~4_combout\,
	combout => \FD|ULA|Mux16~4_combout\);

-- Location: LCCOMB_X50_Y44_N26
\FD|ULA|Mux16~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux16~5_combout\ = (\FD|ULA|Mux16~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|Mux8~8_combout\,
	datab => \UC|pontosDeControle[15]~88_combout\,
	datac => \FD|ULA|Mux16~4_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux16~5_combout\);

-- Location: LCCOMB_X50_Y44_N22
\FD|mux_lui|saida[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[15]~15_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[15]~26_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux16~5_combout\,
	datab => \UC|pontosDeControle[7]~96_combout\,
	datac => \UC|Equal1~12_combout\,
	datad => \FD|Somador|saida[15]~26_combout\,
	combout => \FD|mux_lui|saida[15]~15_combout\);

-- Location: FF_X56_Y46_N27
\FD|BR|bancoReg~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~437_q\);

-- Location: LCCOMB_X56_Y49_N14
\FD|BR|bancoReg~1706\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1706_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~469_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~437_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~437_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~469_q\,
	combout => \FD|BR|bancoReg~1706_combout\);

-- Location: LCCOMB_X56_Y49_N26
\FD|BR|bancoReg~1707\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1707_combout\ = (\FD|BR|bancoReg~1706_combout\ & ((\FD|BR|bancoReg~533_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1706_combout\,
	datad => \FD|BR|bancoReg~533_q\,
	combout => \FD|BR|bancoReg~1707_combout\);

-- Location: LCCOMB_X56_Y44_N30
\FD|BR|bancoReg~1699\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1699_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~309_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~309_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1699_combout\);

-- Location: LCCOMB_X56_Y46_N16
\FD|BR|bancoReg~1700\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1700_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1699_combout\ & ((\FD|BR|bancoReg~405_q\))) # (!\FD|BR|bancoReg~1699_combout\ & (\FD|BR|bancoReg~341_q\)))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~341_q\,
	datac => \FD|BR|bancoReg~405_q\,
	datad => \FD|BR|bancoReg~1699_combout\,
	combout => \FD|BR|bancoReg~1700_combout\);

-- Location: LCCOMB_X55_Y48_N4
\FD|BR|bancoReg~1701\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1701_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~213_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~181_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~213_q\,
	datad => \FD|BR|bancoReg~181_q\,
	combout => \FD|BR|bancoReg~1701_combout\);

-- Location: LCCOMB_X55_Y48_N6
\FD|BR|bancoReg~1702\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1702_combout\ = (\FD|BR|bancoReg~1701_combout\ & ((\FD|BR|bancoReg~277_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~1701_combout\,
	datac => \FD|BR|bancoReg~277_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1702_combout\);

-- Location: LCCOMB_X56_Y49_N6
\FD|BR|bancoReg~1703\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1703_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~53_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~53_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1703_combout\);

-- Location: LCCOMB_X56_Y49_N18
\FD|BR|bancoReg~1704\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1704_combout\ = (\FD|BR|bancoReg~1703_combout\ & (((\FD|BR|bancoReg~149_q\) # (!\FD|ROM|memROM~36_combout\)))) # (!\FD|BR|bancoReg~1703_combout\ & (\FD|BR|bancoReg~85_q\ & (\FD|ROM|memROM~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1703_combout\,
	datab => \FD|BR|bancoReg~85_q\,
	datac => \FD|ROM|memROM~36_combout\,
	datad => \FD|BR|bancoReg~149_q\,
	combout => \FD|BR|bancoReg~1704_combout\);

-- Location: LCCOMB_X56_Y49_N20
\FD|BR|bancoReg~1705\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1705_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1702_combout\)) # (!\FD|ROM|memROM~32_combout\ & 
-- ((\FD|BR|bancoReg~1704_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~1702_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~1704_combout\,
	combout => \FD|BR|bancoReg~1705_combout\);

-- Location: LCCOMB_X56_Y49_N28
\FD|BR|bancoReg~1708\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1708_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1705_combout\ & (\FD|BR|bancoReg~1707_combout\)) # (!\FD|BR|bancoReg~1705_combout\ & ((\FD|BR|bancoReg~1700_combout\))))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1705_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1707_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1700_combout\,
	datad => \FD|BR|bancoReg~1705_combout\,
	combout => \FD|BR|bancoReg~1708_combout\);

-- Location: FF_X50_Y50_N5
\FD|BR|bancoReg~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~917_q\);

-- Location: FF_X50_Y50_N7
\FD|BR|bancoReg~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1045_q\);

-- Location: FF_X46_Y50_N21
\FD|BR|bancoReg~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~661_q\);

-- Location: FF_X48_Y50_N1
\FD|BR|bancoReg~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~789_q\);

-- Location: LCCOMB_X46_Y50_N20
\FD|BR|bancoReg~1696\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1696_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\) # ((\FD|BR|bancoReg~789_q\)))) # (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~661_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~661_q\,
	datad => \FD|BR|bancoReg~789_q\,
	combout => \FD|BR|bancoReg~1696_combout\);

-- Location: LCCOMB_X50_Y50_N6
\FD|BR|bancoReg~1697\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1697_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1696_combout\ & ((\FD|BR|bancoReg~1045_q\))) # (!\FD|BR|bancoReg~1696_combout\ & (\FD|BR|bancoReg~917_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1696_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~917_q\,
	datac => \FD|BR|bancoReg~1045_q\,
	datad => \FD|BR|bancoReg~1696_combout\,
	combout => \FD|BR|bancoReg~1697_combout\);

-- Location: FF_X46_Y43_N3
\FD|BR|bancoReg~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~725_q\);

-- Location: FF_X46_Y47_N15
\FD|BR|bancoReg~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~981_q\);

-- Location: FF_X46_Y47_N21
\FD|BR|bancoReg~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~597_q\);

-- Location: LCCOMB_X46_Y46_N4
\FD|BR|bancoReg~853feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~853feeder_combout\ = \FD|mux_lui|saida[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[15]~15_combout\,
	combout => \FD|BR|bancoReg~853feeder_combout\);

-- Location: FF_X46_Y46_N5
\FD|BR|bancoReg~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~853feeder_combout\,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~853_q\);

-- Location: LCCOMB_X46_Y47_N20
\FD|BR|bancoReg~1691\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1691_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~853_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~597_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~597_q\,
	datad => \FD|BR|bancoReg~853_q\,
	combout => \FD|BR|bancoReg~1691_combout\);

-- Location: LCCOMB_X46_Y47_N14
\FD|BR|bancoReg~1692\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1692_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1691_combout\ & ((\FD|BR|bancoReg~981_q\))) # (!\FD|BR|bancoReg~1691_combout\ & (\FD|BR|bancoReg~725_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~725_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~981_q\,
	datad => \FD|BR|bancoReg~1691_combout\,
	combout => \FD|BR|bancoReg~1692_combout\);

-- Location: FF_X47_Y47_N9
\FD|BR|bancoReg~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~821_q\);

-- Location: FF_X47_Y49_N23
\FD|BR|bancoReg~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~565_q\);

-- Location: LCCOMB_X47_Y49_N22
\FD|BR|bancoReg~1693\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1693_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~821_q\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~565_q\ & !\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~821_q\,
	datac => \FD|BR|bancoReg~565_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1693_combout\);

-- Location: FF_X47_Y47_N3
\FD|BR|bancoReg~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~949_q\);

-- Location: FF_X47_Y49_N13
\FD|BR|bancoReg~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[15]~15_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~693_q\);

-- Location: LCCOMB_X47_Y47_N2
\FD|BR|bancoReg~1694\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1694_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1693_combout\ & (\FD|BR|bancoReg~949_q\)) # (!\FD|BR|bancoReg~1693_combout\ & ((\FD|BR|bancoReg~693_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1693_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1693_combout\,
	datac => \FD|BR|bancoReg~949_q\,
	datad => \FD|BR|bancoReg~693_q\,
	combout => \FD|BR|bancoReg~1694_combout\);

-- Location: LCCOMB_X56_Y49_N2
\FD|BR|bancoReg~1695\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1695_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~1694_combout\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1694_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1695_combout\);

-- Location: LCCOMB_X56_Y49_N12
\FD|BR|bancoReg~1698\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1698_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1695_combout\ & (\FD|BR|bancoReg~1697_combout\)) # (!\FD|BR|bancoReg~1695_combout\ & ((\FD|BR|bancoReg~1692_combout\))))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1695_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1697_combout\,
	datab => \FD|BR|bancoReg~1692_combout\,
	datac => \FD|ROM|memROM~36_combout\,
	datad => \FD|BR|bancoReg~1695_combout\,
	combout => \FD|BR|bancoReg~1698_combout\);

-- Location: LCCOMB_X56_Y49_N30
\FD|BR|saidaA[15]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[15]~30_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|bancoReg~1698_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1708_combout\ & (!\FD|BR|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1708_combout\,
	datac => \FD|BR|Equal0~0_combout\,
	datad => \FD|BR|bancoReg~1698_combout\,
	combout => \FD|BR|saidaA[15]~30_combout\);

-- Location: LCCOMB_X54_Y41_N28
\FD|Somador_imediato|saida[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[15]~26_combout\ = (\FD|ROM|memROM~67_combout\ & ((\FD|Somador|saida[15]~26_combout\ & (\FD|Somador_imediato|saida[14]~25\ & VCC)) # (!\FD|Somador|saida[15]~26_combout\ & (!\FD|Somador_imediato|saida[14]~25\)))) # 
-- (!\FD|ROM|memROM~67_combout\ & ((\FD|Somador|saida[15]~26_combout\ & (!\FD|Somador_imediato|saida[14]~25\)) # (!\FD|Somador|saida[15]~26_combout\ & ((\FD|Somador_imediato|saida[14]~25\) # (GND)))))
-- \FD|Somador_imediato|saida[15]~27\ = CARRY((\FD|ROM|memROM~67_combout\ & (!\FD|Somador|saida[15]~26_combout\ & !\FD|Somador_imediato|saida[14]~25\)) # (!\FD|ROM|memROM~67_combout\ & ((!\FD|Somador_imediato|saida[14]~25\) # 
-- (!\FD|Somador|saida[15]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~67_combout\,
	datab => \FD|Somador|saida[15]~26_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[14]~25\,
	combout => \FD|Somador_imediato|saida[15]~26_combout\,
	cout => \FD|Somador_imediato|saida[15]~27\);

-- Location: LCCOMB_X46_Y41_N26
\FD|Somador_imediato|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~13_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[15]~26_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[15]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|Somador|saida[15]~26_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \FD|Somador_imediato|saida[15]~26_combout\,
	combout => \FD|Somador_imediato|Add0~13_combout\);

-- Location: LCCOMB_X46_Y41_N12
\FD|mux_jump2|saida[15]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[15]~28_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & ((\FD|ROM|memROM~67_combout\))) # (!\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador_imediato|Add0~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~13_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datac => \UC|pontosDeControle[0]~89_combout\,
	datad => \UC|pontosDeControle\(1),
	combout => \FD|mux_jump2|saida[15]~28_combout\);

-- Location: LCCOMB_X46_Y41_N18
\FD|mux_jump2|saida[15]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[15]~29_combout\ = (\FD|mux_jump2|saida[15]~28_combout\) # ((\FD|BR|saidaA[15]~30_combout\ & \UC|pontosDeControle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[15]~30_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|mux_jump2|saida[15]~28_combout\,
	combout => \FD|mux_jump2|saida[15]~29_combout\);

-- Location: FF_X46_Y41_N19
\FD|PC|data_s[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[15]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(15));

-- Location: LCCOMB_X53_Y41_N28
\FD|Somador|saida[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[15]~26_combout\ = (\FD|PC|data_s\(15) & (!\FD|Somador|saida[14]~25\)) # (!\FD|PC|data_s\(15) & ((\FD|Somador|saida[14]~25\) # (GND)))
-- \FD|Somador|saida[15]~27\ = CARRY((!\FD|Somador|saida[14]~25\) # (!\FD|PC|data_s\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(15),
	datad => VCC,
	cin => \FD|Somador|saida[14]~25\,
	combout => \FD|Somador|saida[15]~26_combout\,
	cout => \FD|Somador|saida[15]~27\);

-- Location: LCCOMB_X54_Y41_N30
\FD|Somador_imediato|saida[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[16]~28_combout\ = ((\FD|Somador|saida[16]~28_combout\ $ (\FD|ROM|memROM~68_combout\ $ (!\FD|Somador_imediato|saida[15]~27\)))) # (GND)
-- \FD|Somador_imediato|saida[16]~29\ = CARRY((\FD|Somador|saida[16]~28_combout\ & ((\FD|ROM|memROM~68_combout\) # (!\FD|Somador_imediato|saida[15]~27\))) # (!\FD|Somador|saida[16]~28_combout\ & (\FD|ROM|memROM~68_combout\ & 
-- !\FD|Somador_imediato|saida[15]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[16]~28_combout\,
	datab => \FD|ROM|memROM~68_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[15]~27\,
	combout => \FD|Somador_imediato|saida[16]~28_combout\,
	cout => \FD|Somador_imediato|saida[16]~29\);

-- Location: LCCOMB_X54_Y47_N30
\FD|Somador_imediato|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~14_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[16]~28_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[16]~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|Somador|saida[16]~28_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \FD|Somador_imediato|saida[16]~28_combout\,
	combout => \FD|Somador_imediato|Add0~14_combout\);

-- Location: LCCOMB_X54_Y44_N18
\FD|mux_jump2|saida[16]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[16]~30_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & ((\FD|ROM|memROM~68_combout\))) # (!\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador_imediato|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|Somador_imediato|Add0~14_combout\,
	datad => \FD|ROM|memROM~68_combout\,
	combout => \FD|mux_jump2|saida[16]~30_combout\);

-- Location: LCCOMB_X53_Y41_N0
\FD|mux_jump2|saida[16]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[16]~31_combout\ = (\FD|mux_jump2|saida[16]~30_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[16]~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle\(1),
	datac => \FD|BR|saidaA[16]~29_combout\,
	datad => \FD|mux_jump2|saida[16]~30_combout\,
	combout => \FD|mux_jump2|saida[16]~31_combout\);

-- Location: FF_X53_Y41_N1
\FD|PC|data_s[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[16]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(16));

-- Location: LCCOMB_X53_Y41_N30
\FD|Somador|saida[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[16]~28_combout\ = (\FD|PC|data_s\(16) & (\FD|Somador|saida[15]~27\ $ (GND))) # (!\FD|PC|data_s\(16) & (!\FD|Somador|saida[15]~27\ & VCC))
-- \FD|Somador|saida[16]~29\ = CARRY((\FD|PC|data_s\(16) & !\FD|Somador|saida[15]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(16),
	datad => VCC,
	cin => \FD|Somador|saida[15]~27\,
	combout => \FD|Somador|saida[16]~28_combout\,
	cout => \FD|Somador|saida[16]~29\);

-- Location: LCCOMB_X48_Y42_N0
\FD|ULA|Add1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~32_combout\ = ((\FD|mux_Banco_Ula|saida[16]~19_combout\ $ (\FD|BR|saidaA[16]~29_combout\ $ (\FD|ULA|Add1~31\)))) # (GND)
-- \FD|ULA|Add1~33\ = CARRY((\FD|mux_Banco_Ula|saida[16]~19_combout\ & (\FD|BR|saidaA[16]~29_combout\ & !\FD|ULA|Add1~31\)) # (!\FD|mux_Banco_Ula|saida[16]~19_combout\ & ((\FD|BR|saidaA[16]~29_combout\) # (!\FD|ULA|Add1~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[16]~19_combout\,
	datab => \FD|BR|saidaA[16]~29_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~31\,
	combout => \FD|ULA|Add1~32_combout\,
	cout => \FD|ULA|Add1~33\);

-- Location: LCCOMB_X49_Y41_N0
\FD|ULA|soma[16]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[16]~32_combout\ = ((\FD|BR|saidaA[16]~29_combout\ $ (\FD|mux_Banco_Ula|saida[16]~19_combout\ $ (!\FD|ULA|soma[15]~31\)))) # (GND)
-- \FD|ULA|soma[16]~33\ = CARRY((\FD|BR|saidaA[16]~29_combout\ & ((\FD|mux_Banco_Ula|saida[16]~19_combout\) # (!\FD|ULA|soma[15]~31\))) # (!\FD|BR|saidaA[16]~29_combout\ & (\FD|mux_Banco_Ula|saida[16]~19_combout\ & !\FD|ULA|soma[15]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[16]~29_combout\,
	datab => \FD|mux_Banco_Ula|saida[16]~19_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[15]~31\,
	combout => \FD|ULA|soma[16]~32_combout\,
	cout => \FD|ULA|soma[16]~33\);

-- Location: LCCOMB_X49_Y40_N4
\FD|ULA|Mux15~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux15~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[16]~32_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[16]~32_combout\,
	combout => \FD|ULA|Mux15~2_combout\);

-- Location: LCCOMB_X49_Y40_N6
\FD|ULA|Mux15~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux15~3_combout\ = (\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~32_combout\ & ((\FD|ULA|Mux12~2_combout\)))) # (!\FD|ULA|Mux12~3_combout\ & (((\FD|ULA|Mux15~2_combout\) # (!\FD|ULA|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~32_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Mux15~2_combout\,
	datad => \FD|ULA|Mux12~2_combout\,
	combout => \FD|ULA|Mux15~3_combout\);

-- Location: LCCOMB_X49_Y40_N0
\FD|ULA|Mux15~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux15~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|mux_Banco_Ula|saida[16]~19_combout\ & ((\FD|BR|saidaA[16]~29_combout\) # (!\FD|ULA|Mux15~3_combout\))) # (!\FD|mux_Banco_Ula|saida[16]~19_combout\ & (\FD|BR|saidaA[16]~29_combout\ & 
-- !\FD|ULA|Mux15~3_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux15~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~4_combout\,
	datab => \FD|mux_Banco_Ula|saida[16]~19_combout\,
	datac => \FD|BR|saidaA[16]~29_combout\,
	datad => \FD|ULA|Mux15~3_combout\,
	combout => \FD|ULA|Mux15~4_combout\);

-- Location: LCCOMB_X50_Y41_N22
\FD|ULA|Mux15~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux15~5_combout\ = (\FD|ULA|Mux15~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[15]~88_combout\,
	datab => \FD|ULA|Mux15~4_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux15~5_combout\);

-- Location: LCCOMB_X57_Y47_N24
\FD|mux_lui|saida[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[16]~16_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & (\FD|Somador|saida[16]~28_combout\)) # (!\UC|pontosDeControle[7]~96_combout\ & ((\FD|ULA|Mux15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[16]~28_combout\,
	datab => \FD|ULA|Mux15~5_combout\,
	datac => \UC|pontosDeControle[7]~96_combout\,
	datad => \UC|Equal1~12_combout\,
	combout => \FD|mux_lui|saida[16]~16_combout\);

-- Location: LCCOMB_X57_Y47_N26
\FD|mux_lui|saida[16]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[16]~17_combout\ = (\FD|mux_lui|saida[16]~16_combout\) # ((\UC|Equal1~12_combout\ & \FD|ROM|memROM~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|Equal1~12_combout\,
	datac => \FD|ROM|memROM~63_combout\,
	datad => \FD|mux_lui|saida[16]~16_combout\,
	combout => \FD|mux_lui|saida[16]~17_combout\);

-- Location: FF_X56_Y46_N31
\FD|BR|bancoReg~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~406_q\);

-- Location: FF_X54_Y43_N9
\FD|BR|bancoReg~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~374_q\);

-- Location: LCCOMB_X57_Y44_N0
\FD|BR|bancoReg~1685\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1685_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~310_q\) # ((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & (((\FD|BR|bancoReg~342_q\ & !\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~310_q\,
	datac => \FD|BR|bancoReg~342_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1685_combout\);

-- Location: LCCOMB_X54_Y43_N8
\FD|BR|bancoReg~1686\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1686_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1685_combout\ & ((\FD|BR|bancoReg~374_q\))) # (!\FD|BR|bancoReg~1685_combout\ & (\FD|BR|bancoReg~406_q\)))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1685_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~406_q\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~374_q\,
	datad => \FD|BR|bancoReg~1685_combout\,
	combout => \FD|BR|bancoReg~1686_combout\);

-- Location: FF_X54_Y43_N11
\FD|BR|bancoReg~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~502_q\);

-- Location: LCCOMB_X56_Y42_N18
\FD|BR|bancoReg~1683\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1683_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~534_q\))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~470_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~470_q\,
	datac => \FD|BR|bancoReg~534_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1683_combout\);

-- Location: LCCOMB_X54_Y43_N10
\FD|BR|bancoReg~1684\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1684_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1683_combout\ & ((\FD|BR|bancoReg~502_q\))) # (!\FD|BR|bancoReg~1683_combout\ & (\FD|BR|bancoReg~438_q\)))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~438_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~502_q\,
	datad => \FD|BR|bancoReg~1683_combout\,
	combout => \FD|BR|bancoReg~1684_combout\);

-- Location: LCCOMB_X54_Y43_N28
\FD|BR|bancoReg~1687\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1687_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1684_combout\))) # (!\FD|ROM|memROM~53_combout\ & 
-- (\FD|BR|bancoReg~1686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~1686_combout\,
	datad => \FD|BR|bancoReg~1684_combout\,
	combout => \FD|BR|bancoReg~1687_combout\);

-- Location: LCCOMB_X53_Y45_N20
\FD|BR|bancoReg~1681\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1681_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~54_q\) # ((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & (((\FD|BR|bancoReg~86_q\ & !\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~54_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~86_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1681_combout\);

-- Location: FF_X53_Y48_N31
\FD|BR|bancoReg~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~118_q\);

-- Location: LCCOMB_X53_Y48_N30
\FD|BR|bancoReg~1682\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1682_combout\ = (\FD|BR|bancoReg~1681_combout\ & (((\FD|BR|bancoReg~118_q\)) # (!\FD|ROM|memROM~64_combout\))) # (!\FD|BR|bancoReg~1681_combout\ & (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~150_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1681_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~118_q\,
	datad => \FD|BR|bancoReg~150_q\,
	combout => \FD|BR|bancoReg~1682_combout\);

-- Location: LCCOMB_X54_Y46_N22
\FD|BR|bancoReg~1688\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1688_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\) # ((\FD|BR|bancoReg~278_q\)))) # (!\FD|ROM|memROM~64_combout\ & (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~214_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~278_q\,
	datad => \FD|BR|bancoReg~214_q\,
	combout => \FD|BR|bancoReg~1688_combout\);

-- Location: FF_X57_Y47_N21
\FD|BR|bancoReg~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[16]~17_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~246_q\);

-- Location: LCCOMB_X57_Y47_N18
\FD|BR|bancoReg~1689\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1689_combout\ = (\FD|BR|bancoReg~1688_combout\ & (((\FD|BR|bancoReg~246_q\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1688_combout\ & (\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~182_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1688_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~182_q\,
	datad => \FD|BR|bancoReg~246_q\,
	combout => \FD|BR|bancoReg~1689_combout\);

-- Location: LCCOMB_X57_Y43_N8
\FD|BR|bancoReg~1690\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1690_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1687_combout\ & ((\FD|BR|bancoReg~1689_combout\))) # (!\FD|BR|bancoReg~1687_combout\ & (\FD|BR|bancoReg~1682_combout\)))) # (!\FD|ROM|memROM~54_combout\ & 
-- (\FD|BR|bancoReg~1687_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~1687_combout\,
	datac => \FD|BR|bancoReg~1682_combout\,
	datad => \FD|BR|bancoReg~1689_combout\,
	combout => \FD|BR|bancoReg~1690_combout\);

-- Location: LCCOMB_X57_Y43_N18
\FD|mux_Banco_Ula|saida[16]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[16]~19_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|extensor|estendeSinal_OUT\(16))) # (!\UC|pontosDeControle~92_combout\ & (((!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~92_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1690_combout\,
	combout => \FD|mux_Banco_Ula|saida[16]~19_combout\);

-- Location: LCCOMB_X48_Y42_N2
\FD|ULA|Add1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~34_combout\ = (\FD|BR|saidaA[17]~28_combout\ & ((\FD|mux_Banco_Ula|saida[17]~18_combout\ & (!\FD|ULA|Add1~33\)) # (!\FD|mux_Banco_Ula|saida[17]~18_combout\ & (\FD|ULA|Add1~33\ & VCC)))) # (!\FD|BR|saidaA[17]~28_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[17]~18_combout\ & ((\FD|ULA|Add1~33\) # (GND))) # (!\FD|mux_Banco_Ula|saida[17]~18_combout\ & (!\FD|ULA|Add1~33\))))
-- \FD|ULA|Add1~35\ = CARRY((\FD|BR|saidaA[17]~28_combout\ & (\FD|mux_Banco_Ula|saida[17]~18_combout\ & !\FD|ULA|Add1~33\)) # (!\FD|BR|saidaA[17]~28_combout\ & ((\FD|mux_Banco_Ula|saida[17]~18_combout\) # (!\FD|ULA|Add1~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[17]~28_combout\,
	datab => \FD|mux_Banco_Ula|saida[17]~18_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~33\,
	combout => \FD|ULA|Add1~34_combout\,
	cout => \FD|ULA|Add1~35\);

-- Location: LCCOMB_X49_Y41_N2
\FD|ULA|soma[17]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[17]~34_combout\ = (\FD|BR|saidaA[17]~28_combout\ & ((\FD|mux_Banco_Ula|saida[17]~18_combout\ & (\FD|ULA|soma[16]~33\ & VCC)) # (!\FD|mux_Banco_Ula|saida[17]~18_combout\ & (!\FD|ULA|soma[16]~33\)))) # (!\FD|BR|saidaA[17]~28_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[17]~18_combout\ & (!\FD|ULA|soma[16]~33\)) # (!\FD|mux_Banco_Ula|saida[17]~18_combout\ & ((\FD|ULA|soma[16]~33\) # (GND)))))
-- \FD|ULA|soma[17]~35\ = CARRY((\FD|BR|saidaA[17]~28_combout\ & (!\FD|mux_Banco_Ula|saida[17]~18_combout\ & !\FD|ULA|soma[16]~33\)) # (!\FD|BR|saidaA[17]~28_combout\ & ((!\FD|ULA|soma[16]~33\) # (!\FD|mux_Banco_Ula|saida[17]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[17]~28_combout\,
	datab => \FD|mux_Banco_Ula|saida[17]~18_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[16]~33\,
	combout => \FD|ULA|soma[17]~34_combout\,
	cout => \FD|ULA|soma[17]~35\);

-- Location: LCCOMB_X49_Y40_N10
\FD|ULA|Mux14~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux14~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[17]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[17]~34_combout\,
	combout => \FD|ULA|Mux14~2_combout\);

-- Location: LCCOMB_X49_Y40_N28
\FD|ULA|Mux14~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux14~3_combout\ = (\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~34_combout\ & (\FD|ULA|Mux12~2_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (((\FD|ULA|Mux14~2_combout\) # (!\FD|ULA|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~34_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Mux12~2_combout\,
	datad => \FD|ULA|Mux14~2_combout\,
	combout => \FD|ULA|Mux14~3_combout\);

-- Location: LCCOMB_X49_Y40_N14
\FD|ULA|Mux14~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux14~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[17]~28_combout\ & ((\FD|mux_Banco_Ula|saida[17]~18_combout\) # (!\FD|ULA|Mux14~3_combout\))) # (!\FD|BR|saidaA[17]~28_combout\ & (\FD|mux_Banco_Ula|saida[17]~18_combout\ & 
-- !\FD|ULA|Mux14~3_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~4_combout\,
	datab => \FD|BR|saidaA[17]~28_combout\,
	datac => \FD|mux_Banco_Ula|saida[17]~18_combout\,
	datad => \FD|ULA|Mux14~3_combout\,
	combout => \FD|ULA|Mux14~4_combout\);

-- Location: LCCOMB_X52_Y41_N18
\FD|ULA|Mux14~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux14~5_combout\ = (\FD|ULA|Mux14~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|Mux8~8_combout\,
	datab => \UC|pontosDeControle[15]~88_combout\,
	datac => \FD|ULA|Mux14~4_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux14~5_combout\);

-- Location: LCCOMB_X54_Y40_N0
\FD|Somador_imediato|saida[17]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[17]~30_combout\ = (\FD|Somador|saida[17]~30_combout\ & ((\FD|ROM|memROM~67_combout\ & (\FD|Somador_imediato|saida[16]~29\ & VCC)) # (!\FD|ROM|memROM~67_combout\ & (!\FD|Somador_imediato|saida[16]~29\)))) # 
-- (!\FD|Somador|saida[17]~30_combout\ & ((\FD|ROM|memROM~67_combout\ & (!\FD|Somador_imediato|saida[16]~29\)) # (!\FD|ROM|memROM~67_combout\ & ((\FD|Somador_imediato|saida[16]~29\) # (GND)))))
-- \FD|Somador_imediato|saida[17]~31\ = CARRY((\FD|Somador|saida[17]~30_combout\ & (!\FD|ROM|memROM~67_combout\ & !\FD|Somador_imediato|saida[16]~29\)) # (!\FD|Somador|saida[17]~30_combout\ & ((!\FD|Somador_imediato|saida[16]~29\) # 
-- (!\FD|ROM|memROM~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[17]~30_combout\,
	datab => \FD|ROM|memROM~67_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[16]~29\,
	combout => \FD|Somador_imediato|saida[17]~30_combout\,
	cout => \FD|Somador_imediato|saida[17]~31\);

-- Location: LCCOMB_X55_Y40_N24
\FD|Somador_imediato|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~15_combout\ = (\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[17]~30_combout\))) # (!\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|saida[17]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|sel_mux_beq~combout\,
	datac => \FD|Somador_imediato|saida[17]~30_combout\,
	datad => \FD|Somador|saida[17]~30_combout\,
	combout => \FD|Somador_imediato|Add0~15_combout\);

-- Location: LCCOMB_X55_Y40_N2
\FD|mux_jump2|saida[17]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[17]~32_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~67_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~67_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \UC|pontosDeControle[0]~89_combout\,
	datad => \FD|Somador_imediato|Add0~15_combout\,
	combout => \FD|mux_jump2|saida[17]~32_combout\);

-- Location: LCCOMB_X55_Y40_N26
\FD|mux_jump2|saida[17]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[17]~33_combout\ = (\FD|mux_jump2|saida[17]~32_combout\) # ((\FD|BR|saidaA[17]~28_combout\ & \UC|pontosDeControle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[17]~28_combout\,
	datab => \UC|pontosDeControle\(1),
	datad => \FD|mux_jump2|saida[17]~32_combout\,
	combout => \FD|mux_jump2|saida[17]~33_combout\);

-- Location: FF_X55_Y40_N27
\FD|PC|data_s[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[17]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(17));

-- Location: LCCOMB_X53_Y40_N0
\FD|Somador|saida[17]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[17]~30_combout\ = (\FD|PC|data_s\(17) & (!\FD|Somador|saida[16]~29\)) # (!\FD|PC|data_s\(17) & ((\FD|Somador|saida[16]~29\) # (GND)))
-- \FD|Somador|saida[17]~31\ = CARRY((!\FD|Somador|saida[16]~29\) # (!\FD|PC|data_s\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(17),
	datad => VCC,
	cin => \FD|Somador|saida[16]~29\,
	combout => \FD|Somador|saida[17]~30_combout\,
	cout => \FD|Somador|saida[17]~31\);

-- Location: LCCOMB_X52_Y41_N22
\FD|mux_lui|saida[17]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[17]~18_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[17]~30_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datab => \FD|ULA|Mux14~5_combout\,
	datac => \UC|pontosDeControle[7]~96_combout\,
	datad => \FD|Somador|saida[17]~30_combout\,
	combout => \FD|mux_lui|saida[17]~18_combout\);

-- Location: LCCOMB_X52_Y41_N4
\FD|mux_lui|saida[17]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[17]~19_combout\ = (\FD|mux_lui|saida[17]~18_combout\) # ((\FD|ROM|memROM~62_combout\ & \UC|Equal1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_lui|saida[17]~18_combout\,
	datab => \FD|ROM|memROM~62_combout\,
	datac => \UC|Equal1~12_combout\,
	combout => \FD|mux_lui|saida[17]~19_combout\);

-- Location: FF_X46_Y50_N13
\FD|BR|bancoReg~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~919_q\);

-- Location: FF_X47_Y50_N5
\FD|BR|bancoReg~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1047_q\);

-- Location: FF_X46_Y50_N31
\FD|BR|bancoReg~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~663_q\);

-- Location: FF_X47_Y50_N19
\FD|BR|bancoReg~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~791_q\);

-- Location: LCCOMB_X46_Y50_N30
\FD|BR|bancoReg~1638\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1638_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\) # ((\FD|BR|bancoReg~791_q\)))) # (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~663_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~663_q\,
	datad => \FD|BR|bancoReg~791_q\,
	combout => \FD|BR|bancoReg~1638_combout\);

-- Location: LCCOMB_X47_Y50_N4
\FD|BR|bancoReg~1639\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1639_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1638_combout\ & ((\FD|BR|bancoReg~1047_q\))) # (!\FD|BR|bancoReg~1638_combout\ & (\FD|BR|bancoReg~919_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1638_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~919_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1047_q\,
	datad => \FD|BR|bancoReg~1638_combout\,
	combout => \FD|BR|bancoReg~1639_combout\);

-- Location: FF_X47_Y49_N31
\FD|BR|bancoReg~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~567_q\);

-- Location: FF_X47_Y47_N13
\FD|BR|bancoReg~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~823_q\);

-- Location: LCCOMB_X47_Y49_N30
\FD|BR|bancoReg~1635\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1635_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~823_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~567_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~567_q\,
	datad => \FD|BR|bancoReg~823_q\,
	combout => \FD|BR|bancoReg~1635_combout\);

-- Location: FF_X47_Y49_N5
\FD|BR|bancoReg~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~695_q\);

-- Location: FF_X47_Y47_N7
\FD|BR|bancoReg~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~951_q\);

-- Location: LCCOMB_X47_Y47_N6
\FD|BR|bancoReg~1636\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1636_combout\ = (\FD|BR|bancoReg~1635_combout\ & (((\FD|BR|bancoReg~951_q\) # (!\FD|ROM|memROM~32_combout\)))) # (!\FD|BR|bancoReg~1635_combout\ & (\FD|BR|bancoReg~695_q\ & ((\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1635_combout\,
	datab => \FD|BR|bancoReg~695_q\,
	datac => \FD|BR|bancoReg~951_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1636_combout\);

-- Location: LCCOMB_X55_Y45_N14
\FD|BR|bancoReg~1637\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1637_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~1636_combout\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1636_combout\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1637_combout\);

-- Location: FF_X46_Y43_N1
\FD|BR|bancoReg~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~727_q\);

-- Location: FF_X48_Y46_N1
\FD|BR|bancoReg~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~983_q\);

-- Location: FF_X47_Y46_N25
\FD|BR|bancoReg~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~599_q\);

-- Location: FF_X48_Y46_N23
\FD|BR|bancoReg~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[17]~19_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~855_q\);

-- Location: LCCOMB_X47_Y46_N24
\FD|BR|bancoReg~1633\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1633_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~855_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~599_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~599_q\,
	datad => \FD|BR|bancoReg~855_q\,
	combout => \FD|BR|bancoReg~1633_combout\);

-- Location: LCCOMB_X48_Y46_N0
\FD|BR|bancoReg~1634\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1634_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1633_combout\ & ((\FD|BR|bancoReg~983_q\))) # (!\FD|BR|bancoReg~1633_combout\ & (\FD|BR|bancoReg~727_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1633_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~727_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~983_q\,
	datad => \FD|BR|bancoReg~1633_combout\,
	combout => \FD|BR|bancoReg~1634_combout\);

-- Location: LCCOMB_X43_Y49_N30
\FD|BR|bancoReg~1640\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1640_combout\ = (\FD|BR|bancoReg~1637_combout\ & ((\FD|BR|bancoReg~1639_combout\) # ((!\FD|ROM|memROM~36_combout\)))) # (!\FD|BR|bancoReg~1637_combout\ & (((\FD|ROM|memROM~36_combout\ & \FD|BR|bancoReg~1634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1639_combout\,
	datab => \FD|BR|bancoReg~1637_combout\,
	datac => \FD|ROM|memROM~36_combout\,
	datad => \FD|BR|bancoReg~1634_combout\,
	combout => \FD|BR|bancoReg~1640_combout\);

-- Location: LCCOMB_X55_Y48_N8
\FD|BR|bancoReg~1645\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1645_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~55_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~55_q\,
	combout => \FD|BR|bancoReg~1645_combout\);

-- Location: LCCOMB_X55_Y45_N2
\FD|BR|bancoReg~1646\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1646_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1645_combout\ & ((\FD|BR|bancoReg~151_q\))) # (!\FD|BR|bancoReg~1645_combout\ & (\FD|BR|bancoReg~87_q\)))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1645_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~87_q\,
	datab => \FD|BR|bancoReg~151_q\,
	datac => \FD|ROM|memROM~36_combout\,
	datad => \FD|BR|bancoReg~1645_combout\,
	combout => \FD|BR|bancoReg~1646_combout\);

-- Location: LCCOMB_X56_Y48_N26
\FD|BR|bancoReg~1643\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1643_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~215_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~183_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~215_q\,
	datad => \FD|BR|bancoReg~183_q\,
	combout => \FD|BR|bancoReg~1643_combout\);

-- Location: LCCOMB_X56_Y48_N20
\FD|BR|bancoReg~1644\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1644_combout\ = (\FD|BR|bancoReg~1643_combout\ & ((\FD|BR|bancoReg~279_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1643_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~279_q\,
	combout => \FD|BR|bancoReg~1644_combout\);

-- Location: LCCOMB_X55_Y45_N28
\FD|BR|bancoReg~1647\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1647_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1644_combout\))) # (!\FD|ROM|memROM~32_combout\ & 
-- (\FD|BR|bancoReg~1646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~1646_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~1644_combout\,
	combout => \FD|BR|bancoReg~1647_combout\);

-- Location: LCCOMB_X55_Y45_N30
\FD|BR|bancoReg~1648\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1648_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~471_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~439_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~439_q\,
	datad => \FD|BR|bancoReg~471_q\,
	combout => \FD|BR|bancoReg~1648_combout\);

-- Location: LCCOMB_X55_Y45_N26
\FD|BR|bancoReg~1649\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1649_combout\ = (\FD|BR|bancoReg~1648_combout\ & ((\FD|BR|bancoReg~535_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1648_combout\,
	datab => \FD|BR|bancoReg~535_q\,
	datac => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1649_combout\);

-- Location: LCCOMB_X56_Y44_N24
\FD|BR|bancoReg~1641\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1641_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~311_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~311_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1641_combout\);

-- Location: LCCOMB_X55_Y45_N16
\FD|BR|bancoReg~1642\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1642_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1641_combout\ & (\FD|BR|bancoReg~407_q\)) # (!\FD|BR|bancoReg~1641_combout\ & ((\FD|BR|bancoReg~343_q\))))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~1641_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1641_combout\,
	datac => \FD|BR|bancoReg~407_q\,
	datad => \FD|BR|bancoReg~343_q\,
	combout => \FD|BR|bancoReg~1642_combout\);

-- Location: LCCOMB_X55_Y45_N4
\FD|BR|bancoReg~1650\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1650_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1647_combout\ & (\FD|BR|bancoReg~1649_combout\)) # (!\FD|BR|bancoReg~1647_combout\ & ((\FD|BR|bancoReg~1642_combout\))))) # (!\FD|ROM|memROM~30_combout\ & 
-- (\FD|BR|bancoReg~1647_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~1647_combout\,
	datac => \FD|BR|bancoReg~1649_combout\,
	datad => \FD|BR|bancoReg~1642_combout\,
	combout => \FD|BR|bancoReg~1650_combout\);

-- Location: LCCOMB_X49_Y40_N16
\FD|BR|saidaA[17]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[17]~28_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|bancoReg~1640_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (!\FD|BR|Equal0~0_combout\ & ((\FD|BR|bancoReg~1650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1640_combout\,
	datad => \FD|BR|bancoReg~1650_combout\,
	combout => \FD|BR|saidaA[17]~28_combout\);

-- Location: LCCOMB_X48_Y42_N4
\FD|ULA|Add1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~36_combout\ = ((\FD|BR|saidaA[18]~27_combout\ $ (\FD|mux_Banco_Ula|saida[18]~17_combout\ $ (\FD|ULA|Add1~35\)))) # (GND)
-- \FD|ULA|Add1~37\ = CARRY((\FD|BR|saidaA[18]~27_combout\ & ((!\FD|ULA|Add1~35\) # (!\FD|mux_Banco_Ula|saida[18]~17_combout\))) # (!\FD|BR|saidaA[18]~27_combout\ & (!\FD|mux_Banco_Ula|saida[18]~17_combout\ & !\FD|ULA|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[18]~27_combout\,
	datab => \FD|mux_Banco_Ula|saida[18]~17_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~35\,
	combout => \FD|ULA|Add1~36_combout\,
	cout => \FD|ULA|Add1~37\);

-- Location: LCCOMB_X49_Y41_N4
\FD|ULA|soma[18]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[18]~36_combout\ = ((\FD|mux_Banco_Ula|saida[18]~17_combout\ $ (\FD|BR|saidaA[18]~27_combout\ $ (!\FD|ULA|soma[17]~35\)))) # (GND)
-- \FD|ULA|soma[18]~37\ = CARRY((\FD|mux_Banco_Ula|saida[18]~17_combout\ & ((\FD|BR|saidaA[18]~27_combout\) # (!\FD|ULA|soma[17]~35\))) # (!\FD|mux_Banco_Ula|saida[18]~17_combout\ & (\FD|BR|saidaA[18]~27_combout\ & !\FD|ULA|soma[17]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[18]~17_combout\,
	datab => \FD|BR|saidaA[18]~27_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[17]~35\,
	combout => \FD|ULA|soma[18]~36_combout\,
	cout => \FD|ULA|soma[18]~37\);

-- Location: LCCOMB_X49_Y40_N24
\FD|ULA|Mux13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux13~2_combout\ = (\FD|ULA|soma[18]~36_combout\ & !\FD|UCULA|Mux11~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|soma[18]~36_combout\,
	datac => \FD|UCULA|Mux11~11_combout\,
	combout => \FD|ULA|Mux13~2_combout\);

-- Location: LCCOMB_X49_Y40_N18
\FD|ULA|Mux13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux13~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~36_combout\)) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux13~2_combout\))))) # (!\FD|ULA|Mux12~2_combout\ & (((!\FD|ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Add1~36_combout\,
	datac => \FD|ULA|Mux12~3_combout\,
	datad => \FD|ULA|Mux13~2_combout\,
	combout => \FD|ULA|Mux13~3_combout\);

-- Location: LCCOMB_X49_Y40_N12
\FD|ULA|Mux13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux13~4_combout\ = (\FD|ULA|Mux13~3_combout\ & (((\FD|mux_Banco_Ula|saida[18]~17_combout\ & \FD|BR|saidaA[18]~27_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux13~3_combout\ & (\FD|ULA|Mux12~4_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[18]~17_combout\) # (\FD|BR|saidaA[18]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[18]~17_combout\,
	datab => \FD|ULA|Mux13~3_combout\,
	datac => \FD|BR|saidaA[18]~27_combout\,
	datad => \FD|ULA|Mux12~4_combout\,
	combout => \FD|ULA|Mux13~4_combout\);

-- Location: LCCOMB_X50_Y41_N8
\FD|ULA|Mux13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux13~5_combout\ = (\FD|ULA|Mux13~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[15]~88_combout\,
	datab => \UC|pontosDeControle[16]~93_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \FD|ULA|Mux13~4_combout\,
	combout => \FD|ULA|Mux13~5_combout\);

-- Location: LCCOMB_X52_Y40_N6
\FD|mux_lui|saida[18]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[18]~20_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[18]~32_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux13~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \FD|ULA|Mux13~5_combout\,
	datac => \UC|Equal1~12_combout\,
	datad => \FD|Somador|saida[18]~32_combout\,
	combout => \FD|mux_lui|saida[18]~20_combout\);

-- Location: LCCOMB_X54_Y42_N20
\FD|mux_lui|saida[18]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[18]~21_combout\ = (\FD|mux_lui|saida[18]~20_combout\) # ((\FD|ROM|memROM~58_combout\ & \UC|Equal1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_lui|saida[18]~20_combout\,
	datab => \FD|ROM|memROM~58_combout\,
	datad => \UC|Equal1~12_combout\,
	combout => \FD|mux_lui|saida[18]~21_combout\);

-- Location: FF_X55_Y46_N9
\FD|BR|bancoReg~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~152_q\);

-- Location: LCCOMB_X53_Y45_N0
\FD|BR|bancoReg~1617\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1617_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~88_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~56_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~88_q\,
	datad => \FD|BR|bancoReg~56_q\,
	combout => \FD|BR|bancoReg~1617_combout\);

-- Location: LCCOMB_X58_Y45_N12
\FD|BR|bancoReg~1618\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1618_combout\ = (\FD|BR|bancoReg~1617_combout\ & ((\FD|BR|bancoReg~152_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~152_q\,
	datac => \FD|BR|bancoReg~1617_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1618_combout\);

-- Location: LCCOMB_X58_Y48_N2
\FD|BR|bancoReg~1615\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1615_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~344_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~312_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|BR|bancoReg~312_q\,
	datac => \FD|BR|bancoReg~344_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1615_combout\);

-- Location: LCCOMB_X58_Y48_N22
\FD|BR|bancoReg~1616\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1616_combout\ = (\FD|BR|bancoReg~1615_combout\ & ((\FD|BR|bancoReg~408_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1615_combout\,
	datab => \FD|BR|bancoReg~408_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1616_combout\);

-- Location: LCCOMB_X58_Y45_N30
\FD|BR|bancoReg~1619\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1619_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~1616_combout\) # (\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~1618_combout\ & ((!\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1618_combout\,
	datab => \FD|BR|bancoReg~1616_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1619_combout\);

-- Location: LCCOMB_X58_Y45_N26
\FD|BR|bancoReg~1620\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1620_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~440_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|BR|bancoReg~440_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1620_combout\);

-- Location: LCCOMB_X58_Y45_N0
\FD|BR|bancoReg~1621\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1621_combout\ = (\FD|BR|bancoReg~1620_combout\ & (((\FD|BR|bancoReg~536_q\) # (!\FD|ROM|memROM~36_combout\)))) # (!\FD|BR|bancoReg~1620_combout\ & (\FD|BR|bancoReg~472_q\ & ((\FD|ROM|memROM~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1620_combout\,
	datab => \FD|BR|bancoReg~472_q\,
	datac => \FD|BR|bancoReg~536_q\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|bancoReg~1621_combout\);

-- Location: LCCOMB_X57_Y48_N10
\FD|BR|bancoReg~1613\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1613_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~184_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~184_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1613_combout\);

-- Location: LCCOMB_X63_Y48_N8
\FD|BR|bancoReg~1614\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1614_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1613_combout\ & (\FD|BR|bancoReg~280_q\)) # (!\FD|BR|bancoReg~1613_combout\ & ((\FD|BR|bancoReg~216_q\))))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~280_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~216_q\,
	datad => \FD|BR|bancoReg~1613_combout\,
	combout => \FD|BR|bancoReg~1614_combout\);

-- Location: LCCOMB_X58_Y45_N10
\FD|BR|bancoReg~1622\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1622_combout\ = (\FD|BR|bancoReg~1619_combout\ & ((\FD|BR|bancoReg~1621_combout\) # ((!\FD|ROM|memROM~32_combout\)))) # (!\FD|BR|bancoReg~1619_combout\ & (((\FD|BR|bancoReg~1614_combout\ & \FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1619_combout\,
	datab => \FD|BR|bancoReg~1621_combout\,
	datac => \FD|BR|bancoReg~1614_combout\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1622_combout\);

-- Location: FF_X47_Y50_N23
\FD|BR|bancoReg~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~792_q\);

-- Location: FF_X47_Y50_N9
\FD|BR|bancoReg~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1048_q\);

-- Location: FF_X46_Y50_N3
\FD|BR|bancoReg~664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~664_q\);

-- Location: FF_X46_Y50_N1
\FD|BR|bancoReg~920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~920_q\);

-- Location: LCCOMB_X46_Y50_N2
\FD|BR|bancoReg~1610\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1610_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~920_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~664_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~664_q\,
	datad => \FD|BR|bancoReg~920_q\,
	combout => \FD|BR|bancoReg~1610_combout\);

-- Location: LCCOMB_X47_Y50_N8
\FD|BR|bancoReg~1611\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1611_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1610_combout\ & ((\FD|BR|bancoReg~1048_q\))) # (!\FD|BR|bancoReg~1610_combout\ & (\FD|BR|bancoReg~792_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~792_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~1048_q\,
	datad => \FD|BR|bancoReg~1610_combout\,
	combout => \FD|BR|bancoReg~1611_combout\);

-- Location: FF_X43_Y46_N13
\FD|BR|bancoReg~856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~856_q\);

-- Location: FF_X48_Y46_N21
\FD|BR|bancoReg~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~984_q\);

-- Location: FF_X47_Y46_N31
\FD|BR|bancoReg~600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~600_q\);

-- Location: LCCOMB_X46_Y43_N14
\FD|BR|bancoReg~728feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~728feeder_combout\ = \FD|mux_lui|saida[18]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[18]~21_combout\,
	combout => \FD|BR|bancoReg~728feeder_combout\);

-- Location: FF_X46_Y43_N15
\FD|BR|bancoReg~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~728feeder_combout\,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~728_q\);

-- Location: LCCOMB_X47_Y46_N30
\FD|BR|bancoReg~1607\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1607_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~728_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~600_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~600_q\,
	datad => \FD|BR|bancoReg~728_q\,
	combout => \FD|BR|bancoReg~1607_combout\);

-- Location: LCCOMB_X48_Y46_N20
\FD|BR|bancoReg~1608\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1608_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1607_combout\ & ((\FD|BR|bancoReg~984_q\))) # (!\FD|BR|bancoReg~1607_combout\ & (\FD|BR|bancoReg~856_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~856_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~984_q\,
	datad => \FD|BR|bancoReg~1607_combout\,
	combout => \FD|BR|bancoReg~1608_combout\);

-- Location: FF_X47_Y49_N27
\FD|BR|bancoReg~568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~568_q\);

-- Location: LCCOMB_X47_Y49_N24
\FD|BR|bancoReg~696feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~696feeder_combout\ = \FD|mux_lui|saida[18]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[18]~21_combout\,
	combout => \FD|BR|bancoReg~696feeder_combout\);

-- Location: FF_X47_Y49_N25
\FD|BR|bancoReg~696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~696feeder_combout\,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~696_q\);

-- Location: LCCOMB_X47_Y49_N26
\FD|BR|bancoReg~1605\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1605_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~696_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~568_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~568_q\,
	datad => \FD|BR|bancoReg~696_q\,
	combout => \FD|BR|bancoReg~1605_combout\);

-- Location: FF_X48_Y49_N19
\FD|BR|bancoReg~952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~952_q\);

-- Location: FF_X48_Y49_N17
\FD|BR|bancoReg~824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~824_q\);

-- Location: LCCOMB_X48_Y49_N18
\FD|BR|bancoReg~1606\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1606_combout\ = (\FD|BR|bancoReg~1605_combout\ & (((\FD|BR|bancoReg~952_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1605_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~824_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1605_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~952_q\,
	datad => \FD|BR|bancoReg~824_q\,
	combout => \FD|BR|bancoReg~1606_combout\);

-- Location: LCCOMB_X57_Y49_N12
\FD|BR|bancoReg~1609\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1609_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1608_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1606_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1608_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~1606_combout\,
	combout => \FD|BR|bancoReg~1609_combout\);

-- Location: FF_X43_Y46_N19
\FD|BR|bancoReg~888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~888_q\);

-- Location: FF_X47_Y46_N21
\FD|BR|bancoReg~632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~632_q\);

-- Location: LCCOMB_X47_Y46_N20
\FD|BR|bancoReg~1603\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1603_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~888_q\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~632_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~888_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~632_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1603_combout\);

-- Location: FF_X48_Y48_N23
\FD|BR|bancoReg~1016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1016_q\);

-- Location: FF_X48_Y48_N21
\FD|BR|bancoReg~760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[18]~21_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~760_q\);

-- Location: LCCOMB_X48_Y48_N22
\FD|BR|bancoReg~1604\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1604_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1603_combout\ & (\FD|BR|bancoReg~1016_q\)) # (!\FD|BR|bancoReg~1603_combout\ & ((\FD|BR|bancoReg~760_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1603_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1603_combout\,
	datac => \FD|BR|bancoReg~1016_q\,
	datad => \FD|BR|bancoReg~760_q\,
	combout => \FD|BR|bancoReg~1604_combout\);

-- Location: LCCOMB_X52_Y49_N8
\FD|BR|bancoReg~1612\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1612_combout\ = (\FD|BR|bancoReg~1609_combout\ & ((\FD|BR|bancoReg~1611_combout\) # ((!\FD|ROM|memROM~33_combout\)))) # (!\FD|BR|bancoReg~1609_combout\ & (((\FD|ROM|memROM~33_combout\ & \FD|BR|bancoReg~1604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1611_combout\,
	datab => \FD|BR|bancoReg~1609_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1604_combout\,
	combout => \FD|BR|bancoReg~1612_combout\);

-- Location: LCCOMB_X52_Y49_N18
\FD|BR|saidaA[18]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[18]~27_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|bancoReg~1612_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1622_combout\ & ((!\FD|BR|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1622_combout\,
	datab => \FD|BR|bancoReg~1612_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|Equal0~0_combout\,
	combout => \FD|BR|saidaA[18]~27_combout\);

-- Location: LCCOMB_X54_Y40_N2
\FD|Somador_imediato|saida[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[18]~32_combout\ = ((\FD|Somador|saida[18]~32_combout\ $ (\FD|extensor|estendeSinal_OUT\(16) $ (!\FD|Somador_imediato|saida[17]~31\)))) # (GND)
-- \FD|Somador_imediato|saida[18]~33\ = CARRY((\FD|Somador|saida[18]~32_combout\ & ((\FD|extensor|estendeSinal_OUT\(16)) # (!\FD|Somador_imediato|saida[17]~31\))) # (!\FD|Somador|saida[18]~32_combout\ & (\FD|extensor|estendeSinal_OUT\(16) & 
-- !\FD|Somador_imediato|saida[17]~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[18]~32_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datad => VCC,
	cin => \FD|Somador_imediato|saida[17]~31\,
	combout => \FD|Somador_imediato|saida[18]~32_combout\,
	cout => \FD|Somador_imediato|saida[18]~33\);

-- Location: LCCOMB_X52_Y40_N24
\FD|Somador_imediato|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~16_combout\ = (\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[18]~32_combout\))) # (!\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|saida[18]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|saida[18]~32_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \FD|Somador|saida[18]~32_combout\,
	combout => \FD|Somador_imediato|Add0~16_combout\);

-- Location: LCCOMB_X52_Y49_N10
\FD|mux_jump2|saida[18]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[18]~34_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (!\FD|ROM|memROM~65_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \UC|pontosDeControle[0]~89_combout\,
	datad => \FD|Somador_imediato|Add0~16_combout\,
	combout => \FD|mux_jump2|saida[18]~34_combout\);

-- Location: LCCOMB_X52_Y49_N4
\FD|mux_jump2|saida[18]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[18]~35_combout\ = (\FD|mux_jump2|saida[18]~34_combout\) # ((\FD|BR|saidaA[18]~27_combout\ & \UC|pontosDeControle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|saidaA[18]~27_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|mux_jump2|saida[18]~34_combout\,
	combout => \FD|mux_jump2|saida[18]~35_combout\);

-- Location: FF_X52_Y49_N5
\FD|PC|data_s[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[18]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(18));

-- Location: LCCOMB_X53_Y40_N2
\FD|Somador|saida[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[18]~32_combout\ = (\FD|PC|data_s\(18) & (\FD|Somador|saida[17]~31\ $ (GND))) # (!\FD|PC|data_s\(18) & (!\FD|Somador|saida[17]~31\ & VCC))
-- \FD|Somador|saida[18]~33\ = CARRY((\FD|PC|data_s\(18) & !\FD|Somador|saida[17]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(18),
	datad => VCC,
	cin => \FD|Somador|saida[17]~31\,
	combout => \FD|Somador|saida[18]~32_combout\,
	cout => \FD|Somador|saida[18]~33\);

-- Location: LCCOMB_X54_Y40_N4
\FD|Somador_imediato|saida[19]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[19]~34_combout\ = (\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador|saida[19]~34_combout\ & (\FD|Somador_imediato|saida[18]~33\ & VCC)) # (!\FD|Somador|saida[19]~34_combout\ & (!\FD|Somador_imediato|saida[18]~33\)))) # 
-- (!\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador|saida[19]~34_combout\ & (!\FD|Somador_imediato|saida[18]~33\)) # (!\FD|Somador|saida[19]~34_combout\ & ((\FD|Somador_imediato|saida[18]~33\) # (GND)))))
-- \FD|Somador_imediato|saida[19]~35\ = CARRY((\FD|extensor|estendeSinal_OUT\(16) & (!\FD|Somador|saida[19]~34_combout\ & !\FD|Somador_imediato|saida[18]~33\)) # (!\FD|extensor|estendeSinal_OUT\(16) & ((!\FD|Somador_imediato|saida[18]~33\) # 
-- (!\FD|Somador|saida[19]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|extensor|estendeSinal_OUT\(16),
	datab => \FD|Somador|saida[19]~34_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[18]~33\,
	combout => \FD|Somador_imediato|saida[19]~34_combout\,
	cout => \FD|Somador_imediato|saida[19]~35\);

-- Location: LCCOMB_X55_Y40_N20
\FD|Somador_imediato|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~17_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[19]~34_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[19]~34_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|Somador|saida[19]~34_combout\,
	datac => \FD|Somador_imediato|saida[19]~34_combout\,
	datad => \FD|sel_mux_beq~combout\,
	combout => \FD|Somador_imediato|Add0~17_combout\);

-- Location: LCCOMB_X55_Y40_N22
\FD|mux_jump2|saida[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[19]~36_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~64_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~17_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \UC|pontosDeControle[0]~89_combout\,
	datad => \FD|Somador_imediato|Add0~17_combout\,
	combout => \FD|mux_jump2|saida[19]~36_combout\);

-- Location: FF_X53_Y50_N5
\FD|BR|bancoReg~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~345_q\);

-- Location: FF_X53_Y50_N15
\FD|BR|bancoReg~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~89_q\);

-- Location: LCCOMB_X53_Y50_N14
\FD|BR|bancoReg~1597\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1597_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~89_q\))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~345_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~345_q\,
	datac => \FD|BR|bancoReg~89_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1597_combout\);

-- Location: FF_X58_Y47_N27
\FD|BR|bancoReg~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~217_q\);

-- Location: LCCOMB_X54_Y50_N26
\FD|BR|bancoReg~1598\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1598_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1597_combout\ & ((\FD|BR|bancoReg~217_q\))) # (!\FD|BR|bancoReg~1597_combout\ & (\FD|BR|bancoReg~473_q\)))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~1597_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~1597_combout\,
	datac => \FD|BR|bancoReg~473_q\,
	datad => \FD|BR|bancoReg~217_q\,
	combout => \FD|BR|bancoReg~1598_combout\);

-- Location: FF_X57_Y49_N17
\FD|BR|bancoReg~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~313_q\);

-- Location: FF_X56_Y46_N5
\FD|BR|bancoReg~441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~441_q\);

-- Location: LCCOMB_X56_Y46_N4
\FD|BR|bancoReg~1595\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1595_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|BR|bancoReg~441_q\) # (\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~313_q\ & ((!\FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~313_q\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~441_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1595_combout\);

-- Location: FF_X57_Y49_N19
\FD|BR|bancoReg~185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~185_q\);

-- Location: FF_X56_Y47_N1
\FD|BR|bancoReg~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~57_q\);

-- Location: LCCOMB_X56_Y47_N0
\FD|BR|bancoReg~1596\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1596_combout\ = (\FD|BR|bancoReg~1595_combout\ & ((\FD|BR|bancoReg~185_q\) # ((!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1595_combout\ & (((\FD|BR|bancoReg~57_q\ & \FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1595_combout\,
	datab => \FD|BR|bancoReg~185_q\,
	datac => \FD|BR|bancoReg~57_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1596_combout\);

-- Location: LCCOMB_X56_Y47_N26
\FD|BR|bancoReg~1599\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1599_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1596_combout\))) # (!\FD|ROM|memROM~65_combout\ & 
-- (\FD|BR|bancoReg~1598_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1598_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|ROM|memROM~65_combout\,
	datad => \FD|BR|bancoReg~1596_combout\,
	combout => \FD|BR|bancoReg~1599_combout\);

-- Location: FF_X53_Y43_N31
\FD|BR|bancoReg~249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~249_q\);

-- Location: FF_X54_Y43_N21
\FD|BR|bancoReg~377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[19]~23_combout\,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~377_q\);

-- Location: FF_X54_Y43_N27
\FD|BR|bancoReg~505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~505_q\);

-- Location: LCCOMB_X54_Y43_N26
\FD|BR|bancoReg~1600\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1600_combout\ = (\FD|ROM|memROM~54_combout\ & (((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~505_q\))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~377_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~377_q\,
	datac => \FD|BR|bancoReg~505_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1600_combout\);

-- Location: FF_X53_Y43_N1
\FD|BR|bancoReg~121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~121_q\);

-- Location: LCCOMB_X53_Y43_N0
\FD|BR|bancoReg~1601\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1601_combout\ = (\FD|BR|bancoReg~1600_combout\ & ((\FD|BR|bancoReg~249_q\) # ((!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1600_combout\ & (((\FD|BR|bancoReg~121_q\ & \FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~249_q\,
	datab => \FD|BR|bancoReg~1600_combout\,
	datac => \FD|BR|bancoReg~121_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1601_combout\);

-- Location: FF_X57_Y46_N5
\FD|BR|bancoReg~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~281_q\);

-- Location: FF_X55_Y46_N29
\FD|BR|bancoReg~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~153_q\);

-- Location: FF_X56_Y46_N19
\FD|BR|bancoReg~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~409_q\);

-- Location: LCCOMB_X55_Y46_N28
\FD|BR|bancoReg~1593\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1593_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~153_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~409_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~153_q\,
	datad => \FD|BR|bancoReg~409_q\,
	combout => \FD|BR|bancoReg~1593_combout\);

-- Location: FF_X55_Y46_N31
\FD|BR|bancoReg~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~537_q\);

-- Location: LCCOMB_X55_Y46_N30
\FD|BR|bancoReg~1594\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1594_combout\ = (\FD|BR|bancoReg~1593_combout\ & ((\FD|BR|bancoReg~281_q\) # ((!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1593_combout\ & (((\FD|BR|bancoReg~537_q\ & \FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~281_q\,
	datab => \FD|BR|bancoReg~1593_combout\,
	datac => \FD|BR|bancoReg~537_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1594_combout\);

-- Location: LCCOMB_X53_Y43_N18
\FD|BR|bancoReg~1602\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1602_combout\ = (\FD|BR|bancoReg~1599_combout\ & ((\FD|BR|bancoReg~1601_combout\) # ((!\FD|ROM|memROM~64_combout\)))) # (!\FD|BR|bancoReg~1599_combout\ & (((\FD|BR|bancoReg~1594_combout\ & \FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1599_combout\,
	datab => \FD|BR|bancoReg~1601_combout\,
	datac => \FD|BR|bancoReg~1594_combout\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1602_combout\);

-- Location: LCCOMB_X48_Y41_N2
\FD|mux_Banco_Ula|saida[19]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[19]~16_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|extensor|estendeSinal_OUT\(16))))) # (!\UC|pontosDeControle~92_combout\ & (!\FD|BR|Equal1~0_combout\ & ((\FD|BR|bancoReg~1602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datac => \UC|pontosDeControle~92_combout\,
	datad => \FD|BR|bancoReg~1602_combout\,
	combout => \FD|mux_Banco_Ula|saida[19]~16_combout\);

-- Location: LCCOMB_X49_Y41_N6
\FD|ULA|soma[19]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[19]~38_combout\ = (\FD|BR|saidaA[19]~26_combout\ & ((\FD|mux_Banco_Ula|saida[19]~16_combout\ & (\FD|ULA|soma[18]~37\ & VCC)) # (!\FD|mux_Banco_Ula|saida[19]~16_combout\ & (!\FD|ULA|soma[18]~37\)))) # (!\FD|BR|saidaA[19]~26_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[19]~16_combout\ & (!\FD|ULA|soma[18]~37\)) # (!\FD|mux_Banco_Ula|saida[19]~16_combout\ & ((\FD|ULA|soma[18]~37\) # (GND)))))
-- \FD|ULA|soma[19]~39\ = CARRY((\FD|BR|saidaA[19]~26_combout\ & (!\FD|mux_Banco_Ula|saida[19]~16_combout\ & !\FD|ULA|soma[18]~37\)) # (!\FD|BR|saidaA[19]~26_combout\ & ((!\FD|ULA|soma[18]~37\) # (!\FD|mux_Banco_Ula|saida[19]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[19]~26_combout\,
	datab => \FD|mux_Banco_Ula|saida[19]~16_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[18]~37\,
	combout => \FD|ULA|soma[19]~38_combout\,
	cout => \FD|ULA|soma[19]~39\);

-- Location: LCCOMB_X48_Y41_N30
\FD|ULA|Mux12~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux12~5_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[19]~38_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[19]~38_combout\,
	combout => \FD|ULA|Mux12~5_combout\);

-- Location: LCCOMB_X48_Y42_N6
\FD|ULA|Add1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~38_combout\ = (\FD|BR|saidaA[19]~26_combout\ & ((\FD|mux_Banco_Ula|saida[19]~16_combout\ & (!\FD|ULA|Add1~37\)) # (!\FD|mux_Banco_Ula|saida[19]~16_combout\ & (\FD|ULA|Add1~37\ & VCC)))) # (!\FD|BR|saidaA[19]~26_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[19]~16_combout\ & ((\FD|ULA|Add1~37\) # (GND))) # (!\FD|mux_Banco_Ula|saida[19]~16_combout\ & (!\FD|ULA|Add1~37\))))
-- \FD|ULA|Add1~39\ = CARRY((\FD|BR|saidaA[19]~26_combout\ & (\FD|mux_Banco_Ula|saida[19]~16_combout\ & !\FD|ULA|Add1~37\)) # (!\FD|BR|saidaA[19]~26_combout\ & ((\FD|mux_Banco_Ula|saida[19]~16_combout\) # (!\FD|ULA|Add1~37\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[19]~26_combout\,
	datab => \FD|mux_Banco_Ula|saida[19]~16_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~37\,
	combout => \FD|ULA|Add1~38_combout\,
	cout => \FD|ULA|Add1~39\);

-- Location: LCCOMB_X48_Y41_N8
\FD|ULA|Mux12~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux12~6_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Add1~38_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Mux12~5_combout\)))) # (!\FD|ULA|Mux12~2_combout\ & (!\FD|ULA|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Mux12~5_combout\,
	datad => \FD|ULA|Add1~38_combout\,
	combout => \FD|ULA|Mux12~6_combout\);

-- Location: LCCOMB_X48_Y41_N26
\FD|ULA|Mux12~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux12~7_combout\ = (\FD|ULA|Mux12~6_combout\ & (((\FD|BR|saidaA[19]~26_combout\ & \FD|mux_Banco_Ula|saida[19]~16_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux12~6_combout\ & (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[19]~26_combout\) 
-- # (\FD|mux_Banco_Ula|saida[19]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~6_combout\,
	datab => \FD|ULA|Mux12~4_combout\,
	datac => \FD|BR|saidaA[19]~26_combout\,
	datad => \FD|mux_Banco_Ula|saida[19]~16_combout\,
	combout => \FD|ULA|Mux12~7_combout\);

-- Location: LCCOMB_X50_Y41_N26
\FD|ULA|Mux12~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux12~8_combout\ = (\FD|ULA|Mux12~7_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[15]~88_combout\,
	datab => \FD|ULA|Mux12~7_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux12~8_combout\);

-- Location: LCCOMB_X55_Y40_N6
\FD|mux_lui|saida[19]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[19]~22_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[19]~34_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \FD|ULA|Mux12~8_combout\,
	datac => \FD|Somador|saida[19]~34_combout\,
	datad => \UC|Equal1~12_combout\,
	combout => \FD|mux_lui|saida[19]~22_combout\);

-- Location: LCCOMB_X54_Y43_N20
\FD|mux_lui|saida[19]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[19]~23_combout\ = (\FD|mux_lui|saida[19]~22_combout\) # ((\FD|ROM|memROM~45_combout\ & \UC|Equal1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~45_combout\,
	datac => \UC|Equal1~12_combout\,
	datad => \FD|mux_lui|saida[19]~22_combout\,
	combout => \FD|mux_lui|saida[19]~23_combout\);

-- Location: FF_X54_Y50_N27
\FD|BR|bancoReg~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~473_q\);

-- Location: LCCOMB_X50_Y46_N2
\FD|BR|bancoReg~1590\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1590_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~473_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~441_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~473_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~441_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1590_combout\);

-- Location: LCCOMB_X50_Y46_N20
\FD|BR|bancoReg~1591\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1591_combout\ = (\FD|BR|bancoReg~1590_combout\ & ((\FD|BR|bancoReg~537_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~1590_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~537_q\,
	combout => \FD|BR|bancoReg~1591_combout\);

-- Location: LCCOMB_X50_Y46_N28
\FD|BR|bancoReg~1587\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1587_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~57_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~57_q\,
	combout => \FD|BR|bancoReg~1587_combout\);

-- Location: LCCOMB_X50_Y46_N22
\FD|BR|bancoReg~1588\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1588_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1587_combout\ & ((\FD|BR|bancoReg~153_q\))) # (!\FD|BR|bancoReg~1587_combout\ & (\FD|BR|bancoReg~89_q\)))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~89_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~153_q\,
	datad => \FD|BR|bancoReg~1587_combout\,
	combout => \FD|BR|bancoReg~1588_combout\);

-- Location: LCCOMB_X58_Y47_N26
\FD|BR|bancoReg~1585\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1585_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~217_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~185_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~185_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~217_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1585_combout\);

-- Location: LCCOMB_X57_Y46_N4
\FD|BR|bancoReg~1586\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1586_combout\ = (\FD|BR|bancoReg~1585_combout\ & ((\FD|BR|bancoReg~281_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~281_q\,
	datad => \FD|BR|bancoReg~1585_combout\,
	combout => \FD|BR|bancoReg~1586_combout\);

-- Location: LCCOMB_X50_Y46_N8
\FD|BR|bancoReg~1589\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1589_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1586_combout\))) # (!\FD|ROM|memROM~32_combout\ & 
-- (\FD|BR|bancoReg~1588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1588_combout\,
	datab => \FD|BR|bancoReg~1586_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1589_combout\);

-- Location: LCCOMB_X57_Y49_N16
\FD|BR|bancoReg~1583\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1583_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~313_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~313_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1583_combout\);

-- Location: LCCOMB_X56_Y46_N18
\FD|BR|bancoReg~1584\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1584_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1583_combout\ & ((\FD|BR|bancoReg~409_q\))) # (!\FD|BR|bancoReg~1583_combout\ & (\FD|BR|bancoReg~345_q\)))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~345_q\,
	datac => \FD|BR|bancoReg~409_q\,
	datad => \FD|BR|bancoReg~1583_combout\,
	combout => \FD|BR|bancoReg~1584_combout\);

-- Location: LCCOMB_X50_Y46_N14
\FD|BR|bancoReg~1592\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1592_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1589_combout\ & (\FD|BR|bancoReg~1591_combout\)) # (!\FD|BR|bancoReg~1589_combout\ & ((\FD|BR|bancoReg~1584_combout\))))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1589_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~1591_combout\,
	datac => \FD|BR|bancoReg~1589_combout\,
	datad => \FD|BR|bancoReg~1584_combout\,
	combout => \FD|BR|bancoReg~1592_combout\);

-- Location: FF_X46_Y50_N5
\FD|BR|bancoReg~921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~921_q\);

-- Location: FF_X47_Y50_N29
\FD|BR|bancoReg~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1049_q\);

-- Location: FF_X46_Y50_N15
\FD|BR|bancoReg~665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~665_q\);

-- Location: FF_X47_Y50_N3
\FD|BR|bancoReg~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~793_q\);

-- Location: LCCOMB_X46_Y50_N14
\FD|BR|bancoReg~1580\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1580_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\) # ((\FD|BR|bancoReg~793_q\)))) # (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~665_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~665_q\,
	datad => \FD|BR|bancoReg~793_q\,
	combout => \FD|BR|bancoReg~1580_combout\);

-- Location: LCCOMB_X47_Y50_N28
\FD|BR|bancoReg~1581\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1581_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1580_combout\ & ((\FD|BR|bancoReg~1049_q\))) # (!\FD|BR|bancoReg~1580_combout\ & (\FD|BR|bancoReg~921_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1580_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~921_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1049_q\,
	datad => \FD|BR|bancoReg~1580_combout\,
	combout => \FD|BR|bancoReg~1581_combout\);

-- Location: FF_X47_Y46_N27
\FD|BR|bancoReg~601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~601_q\);

-- Location: LCCOMB_X48_Y46_N8
\FD|BR|bancoReg~857feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~857feeder_combout\ = \FD|mux_lui|saida[19]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[19]~23_combout\,
	combout => \FD|BR|bancoReg~857feeder_combout\);

-- Location: FF_X48_Y46_N9
\FD|BR|bancoReg~857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~857feeder_combout\,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~857_q\);

-- Location: LCCOMB_X47_Y46_N26
\FD|BR|bancoReg~1575\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1575_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~857_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~601_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~601_q\,
	datad => \FD|BR|bancoReg~857_q\,
	combout => \FD|BR|bancoReg~1575_combout\);

-- Location: FF_X48_Y46_N11
\FD|BR|bancoReg~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~985_q\);

-- Location: LCCOMB_X45_Y47_N8
\FD|BR|bancoReg~729feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~729feeder_combout\ = \FD|mux_lui|saida[19]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[19]~23_combout\,
	combout => \FD|BR|bancoReg~729feeder_combout\);

-- Location: FF_X45_Y47_N9
\FD|BR|bancoReg~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~729feeder_combout\,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~729_q\);

-- Location: LCCOMB_X48_Y46_N10
\FD|BR|bancoReg~1576\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1576_combout\ = (\FD|BR|bancoReg~1575_combout\ & (((\FD|BR|bancoReg~985_q\)) # (!\FD|ROM|memROM~32_combout\))) # (!\FD|BR|bancoReg~1575_combout\ & (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~729_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1575_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~985_q\,
	datad => \FD|BR|bancoReg~729_q\,
	combout => \FD|BR|bancoReg~1576_combout\);

-- Location: LCCOMB_X45_Y47_N26
\FD|BR|bancoReg~697feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~697feeder_combout\ = \FD|mux_lui|saida[19]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[19]~23_combout\,
	combout => \FD|BR|bancoReg~697feeder_combout\);

-- Location: FF_X45_Y47_N27
\FD|BR|bancoReg~697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~697feeder_combout\,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~697_q\);

-- Location: FF_X49_Y47_N1
\FD|BR|bancoReg~953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~953_q\);

-- Location: FF_X50_Y47_N17
\FD|BR|bancoReg~569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~569_q\);

-- Location: FF_X50_Y47_N7
\FD|BR|bancoReg~825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[19]~23_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~825_q\);

-- Location: LCCOMB_X50_Y47_N16
\FD|BR|bancoReg~1577\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1577_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~825_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~569_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~569_q\,
	datad => \FD|BR|bancoReg~825_q\,
	combout => \FD|BR|bancoReg~1577_combout\);

-- Location: LCCOMB_X49_Y47_N0
\FD|BR|bancoReg~1578\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1578_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1577_combout\ & ((\FD|BR|bancoReg~953_q\))) # (!\FD|BR|bancoReg~1577_combout\ & (\FD|BR|bancoReg~697_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~697_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~953_q\,
	datad => \FD|BR|bancoReg~1577_combout\,
	combout => \FD|BR|bancoReg~1578_combout\);

-- Location: LCCOMB_X50_Y46_N0
\FD|BR|bancoReg~1579\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1579_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~1578_combout\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1578_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1579_combout\);

-- Location: LCCOMB_X50_Y46_N18
\FD|BR|bancoReg~1582\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1582_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1579_combout\ & (\FD|BR|bancoReg~1581_combout\)) # (!\FD|BR|bancoReg~1579_combout\ & ((\FD|BR|bancoReg~1576_combout\))))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1579_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1581_combout\,
	datab => \FD|BR|bancoReg~1576_combout\,
	datac => \FD|ROM|memROM~36_combout\,
	datad => \FD|BR|bancoReg~1579_combout\,
	combout => \FD|BR|bancoReg~1582_combout\);

-- Location: LCCOMB_X50_Y46_N16
\FD|BR|saidaA[19]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[19]~26_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|bancoReg~1582_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (!\FD|BR|Equal0~0_combout\ & (\FD|BR|bancoReg~1592_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|BR|bancoReg~1592_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1582_combout\,
	combout => \FD|BR|saidaA[19]~26_combout\);

-- Location: LCCOMB_X55_Y40_N4
\FD|mux_jump2|saida[19]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[19]~37_combout\ = (\FD|mux_jump2|saida[19]~36_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[19]~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_jump2|saida[19]~36_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|BR|saidaA[19]~26_combout\,
	combout => \FD|mux_jump2|saida[19]~37_combout\);

-- Location: FF_X55_Y40_N5
\FD|PC|data_s[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[19]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(19));

-- Location: LCCOMB_X53_Y40_N4
\FD|Somador|saida[19]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[19]~34_combout\ = (\FD|PC|data_s\(19) & (!\FD|Somador|saida[18]~33\)) # (!\FD|PC|data_s\(19) & ((\FD|Somador|saida[18]~33\) # (GND)))
-- \FD|Somador|saida[19]~35\ = CARRY((!\FD|Somador|saida[18]~33\) # (!\FD|PC|data_s\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(19),
	datad => VCC,
	cin => \FD|Somador|saida[18]~33\,
	combout => \FD|Somador|saida[19]~34_combout\,
	cout => \FD|Somador|saida[19]~35\);

-- Location: LCCOMB_X54_Y40_N6
\FD|Somador_imediato|saida[20]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[20]~36_combout\ = ((\FD|Somador|saida[20]~36_combout\ $ (\FD|extensor|estendeSinal_OUT\(16) $ (!\FD|Somador_imediato|saida[19]~35\)))) # (GND)
-- \FD|Somador_imediato|saida[20]~37\ = CARRY((\FD|Somador|saida[20]~36_combout\ & ((\FD|extensor|estendeSinal_OUT\(16)) # (!\FD|Somador_imediato|saida[19]~35\))) # (!\FD|Somador|saida[20]~36_combout\ & (\FD|extensor|estendeSinal_OUT\(16) & 
-- !\FD|Somador_imediato|saida[19]~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[20]~36_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datad => VCC,
	cin => \FD|Somador_imediato|saida[19]~35\,
	combout => \FD|Somador_imediato|saida[20]~36_combout\,
	cout => \FD|Somador_imediato|saida[20]~37\);

-- Location: LCCOMB_X52_Y40_N18
\FD|Somador_imediato|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~18_combout\ = (\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[20]~36_combout\))) # (!\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|saida[20]~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~combout\,
	datac => \FD|Somador_imediato|saida[20]~36_combout\,
	datad => \FD|Somador|saida[20]~36_combout\,
	combout => \FD|Somador_imediato|Add0~18_combout\);

-- Location: LCCOMB_X57_Y43_N2
\FD|mux_jump2|saida[20]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[20]~38_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \UC|pontosDeControle[0]~89_combout\,
	datad => \FD|Somador_imediato|Add0~18_combout\,
	combout => \FD|mux_jump2|saida[20]~38_combout\);

-- Location: FF_X54_Y46_N25
\FD|BR|bancoReg~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~282_q\);

-- Location: FF_X54_Y49_N21
\FD|BR|bancoReg~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~218_q\);

-- Location: LCCOMB_X54_Y46_N24
\FD|BR|bancoReg~1572\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1572_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\) # ((\FD|BR|bancoReg~282_q\)))) # (!\FD|ROM|memROM~64_combout\ & (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~218_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~282_q\,
	datad => \FD|BR|bancoReg~218_q\,
	combout => \FD|BR|bancoReg~1572_combout\);

-- Location: FF_X57_Y49_N27
\FD|BR|bancoReg~186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~186_q\);

-- Location: LCCOMB_X53_Y48_N28
\FD|BR|bancoReg~250feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~250feeder_combout\ = \FD|mux_lui|saida[20]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[20]~25_combout\,
	combout => \FD|BR|bancoReg~250feeder_combout\);

-- Location: FF_X53_Y48_N29
\FD|BR|bancoReg~250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~250feeder_combout\,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~250_q\);

-- Location: LCCOMB_X57_Y49_N26
\FD|BR|bancoReg~1573\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1573_combout\ = (\FD|BR|bancoReg~1572_combout\ & (((\FD|BR|bancoReg~250_q\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1572_combout\ & (\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~186_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1572_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~186_q\,
	datad => \FD|BR|bancoReg~250_q\,
	combout => \FD|BR|bancoReg~1573_combout\);

-- Location: FF_X56_Y41_N7
\FD|BR|bancoReg~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~474_q\);

-- Location: FF_X56_Y42_N31
\FD|BR|bancoReg~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~538_q\);

-- Location: LCCOMB_X56_Y42_N30
\FD|BR|bancoReg~1567\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1567_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~538_q\))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~474_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~474_q\,
	datac => \FD|BR|bancoReg~538_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1567_combout\);

-- Location: FF_X56_Y41_N1
\FD|BR|bancoReg~442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~442_q\);

-- Location: FF_X56_Y42_N25
\FD|BR|bancoReg~506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~506_q\);

-- Location: LCCOMB_X56_Y42_N24
\FD|BR|bancoReg~1568\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1568_combout\ = (\FD|BR|bancoReg~1567_combout\ & (((\FD|BR|bancoReg~506_q\) # (!\FD|ROM|memROM~65_combout\)))) # (!\FD|BR|bancoReg~1567_combout\ & (\FD|BR|bancoReg~442_q\ & ((\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1567_combout\,
	datab => \FD|BR|bancoReg~442_q\,
	datac => \FD|BR|bancoReg~506_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1568_combout\);

-- Location: FF_X58_Y48_N21
\FD|BR|bancoReg~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~346_q\);

-- Location: FF_X57_Y49_N7
\FD|BR|bancoReg~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~314_q\);

-- Location: LCCOMB_X58_Y48_N20
\FD|BR|bancoReg~1569\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1569_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\) # ((\FD|BR|bancoReg~314_q\)))) # (!\FD|ROM|memROM~65_combout\ & (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~346_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~346_q\,
	datad => \FD|BR|bancoReg~314_q\,
	combout => \FD|BR|bancoReg~1569_combout\);

-- Location: FF_X58_Y44_N11
\FD|BR|bancoReg~378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~378_q\);

-- Location: FF_X58_Y48_N31
\FD|BR|bancoReg~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~410_q\);

-- Location: LCCOMB_X58_Y44_N10
\FD|BR|bancoReg~1570\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1570_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1569_combout\ & (\FD|BR|bancoReg~378_q\)) # (!\FD|BR|bancoReg~1569_combout\ & ((\FD|BR|bancoReg~410_q\))))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~1569_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1569_combout\,
	datac => \FD|BR|bancoReg~378_q\,
	datad => \FD|BR|bancoReg~410_q\,
	combout => \FD|BR|bancoReg~1570_combout\);

-- Location: LCCOMB_X54_Y45_N28
\FD|BR|bancoReg~1571\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1571_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~1568_combout\)) # (!\FD|ROM|memROM~53_combout\ & 
-- ((\FD|BR|bancoReg~1570_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~1568_combout\,
	datad => \FD|BR|bancoReg~1570_combout\,
	combout => \FD|BR|bancoReg~1571_combout\);

-- Location: FF_X53_Y45_N29
\FD|BR|bancoReg~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~90_q\);

-- Location: FF_X53_Y45_N19
\FD|BR|bancoReg~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~58_q\);

-- Location: LCCOMB_X53_Y45_N28
\FD|BR|bancoReg~1565\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1565_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~58_q\))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~90_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~90_q\,
	datad => \FD|BR|bancoReg~58_q\,
	combout => \FD|BR|bancoReg~1565_combout\);

-- Location: FF_X53_Y48_N11
\FD|BR|bancoReg~122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~122_q\);

-- Location: FF_X52_Y45_N23
\FD|BR|bancoReg~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~154_q\);

-- Location: LCCOMB_X53_Y48_N10
\FD|BR|bancoReg~1566\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1566_combout\ = (\FD|BR|bancoReg~1565_combout\ & (((\FD|BR|bancoReg~122_q\)) # (!\FD|ROM|memROM~64_combout\))) # (!\FD|BR|bancoReg~1565_combout\ & (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~154_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1565_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~122_q\,
	datad => \FD|BR|bancoReg~154_q\,
	combout => \FD|BR|bancoReg~1566_combout\);

-- Location: LCCOMB_X54_Y45_N14
\FD|BR|bancoReg~1574\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1574_combout\ = (\FD|BR|bancoReg~1571_combout\ & ((\FD|BR|bancoReg~1573_combout\) # ((!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1571_combout\ & (((\FD|BR|bancoReg~1566_combout\ & \FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1573_combout\,
	datab => \FD|BR|bancoReg~1571_combout\,
	datac => \FD|BR|bancoReg~1566_combout\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1574_combout\);

-- Location: LCCOMB_X54_Y45_N16
\FD|mux_Banco_Ula|saida[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[20]~15_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|extensor|estendeSinal_OUT\(16))))) # (!\UC|pontosDeControle~92_combout\ & (!\FD|BR|Equal1~0_combout\ & ((\FD|BR|bancoReg~1574_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datac => \FD|BR|bancoReg~1574_combout\,
	datad => \UC|pontosDeControle~92_combout\,
	combout => \FD|mux_Banco_Ula|saida[20]~15_combout\);

-- Location: LCCOMB_X48_Y42_N8
\FD|ULA|Add1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~40_combout\ = ((\FD|BR|saidaA[20]~25_combout\ $ (\FD|mux_Banco_Ula|saida[20]~15_combout\ $ (\FD|ULA|Add1~39\)))) # (GND)
-- \FD|ULA|Add1~41\ = CARRY((\FD|BR|saidaA[20]~25_combout\ & ((!\FD|ULA|Add1~39\) # (!\FD|mux_Banco_Ula|saida[20]~15_combout\))) # (!\FD|BR|saidaA[20]~25_combout\ & (!\FD|mux_Banco_Ula|saida[20]~15_combout\ & !\FD|ULA|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[20]~25_combout\,
	datab => \FD|mux_Banco_Ula|saida[20]~15_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~39\,
	combout => \FD|ULA|Add1~40_combout\,
	cout => \FD|ULA|Add1~41\);

-- Location: LCCOMB_X49_Y41_N8
\FD|ULA|soma[20]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[20]~40_combout\ = ((\FD|BR|saidaA[20]~25_combout\ $ (\FD|mux_Banco_Ula|saida[20]~15_combout\ $ (!\FD|ULA|soma[19]~39\)))) # (GND)
-- \FD|ULA|soma[20]~41\ = CARRY((\FD|BR|saidaA[20]~25_combout\ & ((\FD|mux_Banco_Ula|saida[20]~15_combout\) # (!\FD|ULA|soma[19]~39\))) # (!\FD|BR|saidaA[20]~25_combout\ & (\FD|mux_Banco_Ula|saida[20]~15_combout\ & !\FD|ULA|soma[19]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[20]~25_combout\,
	datab => \FD|mux_Banco_Ula|saida[20]~15_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[19]~39\,
	combout => \FD|ULA|soma[20]~40_combout\,
	cout => \FD|ULA|soma[20]~41\);

-- Location: LCCOMB_X48_Y41_N4
\FD|ULA|Mux11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux11~2_combout\ = (\FD|ULA|soma[20]~40_combout\ & !\FD|UCULA|Mux11~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|ULA|soma[20]~40_combout\,
	datad => \FD|UCULA|Mux11~11_combout\,
	combout => \FD|ULA|Mux11~2_combout\);

-- Location: LCCOMB_X48_Y41_N6
\FD|ULA|Mux11~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux11~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~40_combout\)) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux11~2_combout\))))) # (!\FD|ULA|Mux12~2_combout\ & (!\FD|ULA|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Add1~40_combout\,
	datad => \FD|ULA|Mux11~2_combout\,
	combout => \FD|ULA|Mux11~3_combout\);

-- Location: LCCOMB_X48_Y41_N0
\FD|ULA|Mux11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux11~4_combout\ = (\FD|ULA|Mux11~3_combout\ & (((\FD|mux_Banco_Ula|saida[20]~15_combout\ & \FD|BR|saidaA[20]~25_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux11~3_combout\ & (\FD|ULA|Mux12~4_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[20]~15_combout\) # (\FD|BR|saidaA[20]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux11~3_combout\,
	datab => \FD|mux_Banco_Ula|saida[20]~15_combout\,
	datac => \FD|ULA|Mux12~4_combout\,
	datad => \FD|BR|saidaA[20]~25_combout\,
	combout => \FD|ULA|Mux11~4_combout\);

-- Location: LCCOMB_X47_Y42_N28
\FD|ULA|Mux11~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux11~5_combout\ = (\FD|ULA|Mux11~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[16]~93_combout\,
	datab => \FD|UCULA|Mux8~8_combout\,
	datac => \UC|pontosDeControle[15]~88_combout\,
	datad => \FD|ULA|Mux11~4_combout\,
	combout => \FD|ULA|Mux11~5_combout\);

-- Location: LCCOMB_X52_Y40_N0
\FD|mux_lui|saida[20]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[20]~24_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[20]~36_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux11~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \UC|Equal1~12_combout\,
	datac => \FD|ULA|Mux11~5_combout\,
	datad => \FD|Somador|saida[20]~36_combout\,
	combout => \FD|mux_lui|saida[20]~24_combout\);

-- Location: LCCOMB_X53_Y48_N6
\FD|mux_lui|saida[20]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[20]~25_combout\ = (\FD|mux_lui|saida[20]~24_combout\) # ((\FD|ROM|memROM~66_combout\ & \UC|Equal1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_lui|saida[20]~24_combout\,
	datab => \FD|ROM|memROM~66_combout\,
	datac => \UC|Equal1~12_combout\,
	combout => \FD|mux_lui|saida[20]~25_combout\);

-- Location: FF_X47_Y46_N23
\FD|BR|bancoReg~634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~634_q\);

-- Location: FF_X43_Y46_N7
\FD|BR|bancoReg~890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~890_q\);

-- Location: LCCOMB_X47_Y46_N22
\FD|BR|bancoReg~1545\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1545_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~890_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~634_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~634_q\,
	datad => \FD|BR|bancoReg~890_q\,
	combout => \FD|BR|bancoReg~1545_combout\);

-- Location: FF_X48_Y48_N5
\FD|BR|bancoReg~1018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1018_q\);

-- Location: FF_X48_Y45_N23
\FD|BR|bancoReg~762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~762_q\);

-- Location: LCCOMB_X48_Y48_N4
\FD|BR|bancoReg~1546\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1546_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1545_combout\ & (\FD|BR|bancoReg~1018_q\)) # (!\FD|BR|bancoReg~1545_combout\ & ((\FD|BR|bancoReg~762_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1545_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1545_combout\,
	datac => \FD|BR|bancoReg~1018_q\,
	datad => \FD|BR|bancoReg~762_q\,
	combout => \FD|BR|bancoReg~1546_combout\);

-- Location: FF_X46_Y50_N27
\FD|BR|bancoReg~666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~666_q\);

-- Location: FF_X46_Y50_N17
\FD|BR|bancoReg~922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~922_q\);

-- Location: LCCOMB_X46_Y50_N26
\FD|BR|bancoReg~1552\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1552_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~922_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~666_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~666_q\,
	datad => \FD|BR|bancoReg~922_q\,
	combout => \FD|BR|bancoReg~1552_combout\);

-- Location: FF_X47_Y50_N17
\FD|BR|bancoReg~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1050_q\);

-- Location: FF_X47_Y50_N7
\FD|BR|bancoReg~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~794_q\);

-- Location: LCCOMB_X47_Y50_N16
\FD|BR|bancoReg~1553\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1553_combout\ = (\FD|BR|bancoReg~1552_combout\ & (((\FD|BR|bancoReg~1050_q\)) # (!\FD|ROM|memROM~32_combout\))) # (!\FD|BR|bancoReg~1552_combout\ & (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~794_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1552_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~1050_q\,
	datad => \FD|BR|bancoReg~794_q\,
	combout => \FD|BR|bancoReg~1553_combout\);

-- Location: FF_X47_Y46_N1
\FD|BR|bancoReg~602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~602_q\);

-- Location: LCCOMB_X45_Y47_N30
\FD|BR|bancoReg~730feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~730feeder_combout\ = \FD|mux_lui|saida[20]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[20]~25_combout\,
	combout => \FD|BR|bancoReg~730feeder_combout\);

-- Location: FF_X45_Y47_N31
\FD|BR|bancoReg~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~730feeder_combout\,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~730_q\);

-- Location: LCCOMB_X47_Y46_N0
\FD|BR|bancoReg~1549\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1549_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~730_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~602_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~602_q\,
	datad => \FD|BR|bancoReg~730_q\,
	combout => \FD|BR|bancoReg~1549_combout\);

-- Location: FF_X48_Y46_N7
\FD|BR|bancoReg~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~986_q\);

-- Location: FF_X43_Y46_N25
\FD|BR|bancoReg~858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~858_q\);

-- Location: LCCOMB_X48_Y46_N6
\FD|BR|bancoReg~1550\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1550_combout\ = (\FD|BR|bancoReg~1549_combout\ & (((\FD|BR|bancoReg~986_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1549_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~858_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1549_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~986_q\,
	datad => \FD|BR|bancoReg~858_q\,
	combout => \FD|BR|bancoReg~1550_combout\);

-- Location: FF_X43_Y47_N21
\FD|BR|bancoReg~570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~570_q\);

-- Location: LCCOMB_X45_Y47_N4
\FD|BR|bancoReg~698feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~698feeder_combout\ = \FD|mux_lui|saida[20]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[20]~25_combout\,
	combout => \FD|BR|bancoReg~698feeder_combout\);

-- Location: FF_X45_Y47_N5
\FD|BR|bancoReg~698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~698feeder_combout\,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~698_q\);

-- Location: LCCOMB_X43_Y47_N20
\FD|BR|bancoReg~1547\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1547_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~698_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~570_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~570_q\,
	datad => \FD|BR|bancoReg~698_q\,
	combout => \FD|BR|bancoReg~1547_combout\);

-- Location: FF_X50_Y46_N25
\FD|BR|bancoReg~954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~954_q\);

-- Location: FF_X50_Y47_N29
\FD|BR|bancoReg~826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[20]~25_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~826_q\);

-- Location: LCCOMB_X50_Y46_N24
\FD|BR|bancoReg~1548\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1548_combout\ = (\FD|BR|bancoReg~1547_combout\ & (((\FD|BR|bancoReg~954_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1547_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~826_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1547_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~954_q\,
	datad => \FD|BR|bancoReg~826_q\,
	combout => \FD|BR|bancoReg~1548_combout\);

-- Location: LCCOMB_X50_Y46_N10
\FD|BR|bancoReg~1551\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1551_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1550_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1548_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~1550_combout\,
	datad => \FD|BR|bancoReg~1548_combout\,
	combout => \FD|BR|bancoReg~1551_combout\);

-- Location: LCCOMB_X50_Y46_N4
\FD|BR|bancoReg~1554\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1554_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1551_combout\ & ((\FD|BR|bancoReg~1553_combout\))) # (!\FD|BR|bancoReg~1551_combout\ & (\FD|BR|bancoReg~1546_combout\)))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1551_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1546_combout\,
	datab => \FD|BR|bancoReg~1553_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1551_combout\,
	combout => \FD|BR|bancoReg~1554_combout\);

-- Location: LCCOMB_X57_Y49_N4
\FD|BR|bancoReg~1555\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1555_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~186_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~186_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1555_combout\);

-- Location: LCCOMB_X54_Y49_N20
\FD|BR|bancoReg~1556\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1556_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1555_combout\ & ((\FD|BR|bancoReg~282_q\))) # (!\FD|BR|bancoReg~1555_combout\ & (\FD|BR|bancoReg~218_q\)))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~1555_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1555_combout\,
	datac => \FD|BR|bancoReg~218_q\,
	datad => \FD|BR|bancoReg~282_q\,
	combout => \FD|BR|bancoReg~1556_combout\);

-- Location: LCCOMB_X56_Y41_N0
\FD|BR|bancoReg~1562\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1562_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~442_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~442_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1562_combout\);

-- Location: LCCOMB_X56_Y41_N6
\FD|BR|bancoReg~1563\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1563_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1562_combout\ & (\FD|BR|bancoReg~538_q\)) # (!\FD|BR|bancoReg~1562_combout\ & ((\FD|BR|bancoReg~474_q\))))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1562_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~538_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~474_q\,
	datad => \FD|BR|bancoReg~1562_combout\,
	combout => \FD|BR|bancoReg~1563_combout\);

-- Location: LCCOMB_X57_Y49_N6
\FD|BR|bancoReg~1557\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1557_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~346_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~314_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~346_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~314_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1557_combout\);

-- Location: LCCOMB_X58_Y48_N30
\FD|BR|bancoReg~1558\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1558_combout\ = (\FD|BR|bancoReg~1557_combout\ & ((\FD|BR|bancoReg~410_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~410_q\,
	datad => \FD|BR|bancoReg~1557_combout\,
	combout => \FD|BR|bancoReg~1558_combout\);

-- Location: LCCOMB_X53_Y45_N18
\FD|BR|bancoReg~1559\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1559_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~90_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~58_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~58_q\,
	datad => \FD|BR|bancoReg~90_q\,
	combout => \FD|BR|bancoReg~1559_combout\);

-- Location: LCCOMB_X52_Y45_N22
\FD|BR|bancoReg~1560\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1560_combout\ = (\FD|BR|bancoReg~1559_combout\ & ((\FD|BR|bancoReg~154_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~154_q\,
	datad => \FD|BR|bancoReg~1559_combout\,
	combout => \FD|BR|bancoReg~1560_combout\);

-- Location: LCCOMB_X58_Y48_N16
\FD|BR|bancoReg~1561\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1561_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~1558_combout\)) # (!\FD|ROM|memROM~30_combout\ & 
-- ((\FD|BR|bancoReg~1560_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1558_combout\,
	datad => \FD|BR|bancoReg~1560_combout\,
	combout => \FD|BR|bancoReg~1561_combout\);

-- Location: LCCOMB_X50_Y49_N8
\FD|BR|bancoReg~1564\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1564_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1561_combout\ & ((\FD|BR|bancoReg~1563_combout\))) # (!\FD|BR|bancoReg~1561_combout\ & (\FD|BR|bancoReg~1556_combout\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1556_combout\,
	datab => \FD|BR|bancoReg~1563_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~1561_combout\,
	combout => \FD|BR|bancoReg~1564_combout\);

-- Location: LCCOMB_X50_Y46_N30
\FD|BR|saidaA[20]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[20]~25_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1554_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1564_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|BR|bancoReg~1554_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1564_combout\,
	combout => \FD|BR|saidaA[20]~25_combout\);

-- Location: LCCOMB_X50_Y42_N22
\FD|mux_jump2|saida[20]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[20]~39_combout\ = (\FD|mux_jump2|saida[20]~38_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[20]~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_jump2|saida[20]~38_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|BR|saidaA[20]~25_combout\,
	combout => \FD|mux_jump2|saida[20]~39_combout\);

-- Location: FF_X50_Y42_N23
\FD|PC|data_s[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[20]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(20));

-- Location: LCCOMB_X53_Y40_N6
\FD|Somador|saida[20]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[20]~36_combout\ = (\FD|PC|data_s\(20) & (\FD|Somador|saida[19]~35\ $ (GND))) # (!\FD|PC|data_s\(20) & (!\FD|Somador|saida[19]~35\ & VCC))
-- \FD|Somador|saida[20]~37\ = CARRY((\FD|PC|data_s\(20) & !\FD|Somador|saida[19]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(20),
	datad => VCC,
	cin => \FD|Somador|saida[19]~35\,
	combout => \FD|Somador|saida[20]~36_combout\,
	cout => \FD|Somador|saida[20]~37\);

-- Location: LCCOMB_X54_Y40_N8
\FD|Somador_imediato|saida[21]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[21]~38_combout\ = (\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador|saida[21]~38_combout\ & (\FD|Somador_imediato|saida[20]~37\ & VCC)) # (!\FD|Somador|saida[21]~38_combout\ & (!\FD|Somador_imediato|saida[20]~37\)))) # 
-- (!\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador|saida[21]~38_combout\ & (!\FD|Somador_imediato|saida[20]~37\)) # (!\FD|Somador|saida[21]~38_combout\ & ((\FD|Somador_imediato|saida[20]~37\) # (GND)))))
-- \FD|Somador_imediato|saida[21]~39\ = CARRY((\FD|extensor|estendeSinal_OUT\(16) & (!\FD|Somador|saida[21]~38_combout\ & !\FD|Somador_imediato|saida[20]~37\)) # (!\FD|extensor|estendeSinal_OUT\(16) & ((!\FD|Somador_imediato|saida[20]~37\) # 
-- (!\FD|Somador|saida[21]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|extensor|estendeSinal_OUT\(16),
	datab => \FD|Somador|saida[21]~38_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[20]~37\,
	combout => \FD|Somador_imediato|saida[21]~38_combout\,
	cout => \FD|Somador_imediato|saida[21]~39\);

-- Location: LCCOMB_X52_Y42_N26
\FD|Somador_imediato|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~19_combout\ = (\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[21]~38_combout\))) # (!\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|saida[21]~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|saida[21]~38_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \FD|Somador|saida[21]~38_combout\,
	combout => \FD|Somador_imediato|Add0~19_combout\);

-- Location: LCCOMB_X49_Y46_N4
\FD|mux_jump2|saida[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[21]~40_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (!\FD|ROM|memROM~54_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|Somador_imediato|Add0~19_combout\,
	datad => \UC|pontosDeControle[0]~89_combout\,
	combout => \FD|mux_jump2|saida[21]~40_combout\);

-- Location: FF_X57_Y43_N5
\FD|BR|bancoReg~187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~187_q\);

-- Location: FF_X57_Y43_N7
\FD|BR|bancoReg~443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~443_q\);

-- Location: FF_X56_Y44_N15
\FD|BR|bancoReg~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~59_q\);

-- Location: FF_X57_Y49_N9
\FD|BR|bancoReg~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~315_q\);

-- Location: LCCOMB_X56_Y44_N14
\FD|BR|bancoReg~1535\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1535_combout\ = (\FD|ROM|memROM~53_combout\ & (\FD|ROM|memROM~54_combout\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~59_q\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~315_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~59_q\,
	datad => \FD|BR|bancoReg~315_q\,
	combout => \FD|BR|bancoReg~1535_combout\);

-- Location: LCCOMB_X57_Y43_N6
\FD|BR|bancoReg~1536\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1536_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1535_combout\ & (\FD|BR|bancoReg~187_q\)) # (!\FD|BR|bancoReg~1535_combout\ & ((\FD|BR|bancoReg~443_q\))))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1535_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~187_q\,
	datac => \FD|BR|bancoReg~443_q\,
	datad => \FD|BR|bancoReg~1535_combout\,
	combout => \FD|BR|bancoReg~1536_combout\);

-- Location: FF_X55_Y45_N13
\FD|BR|bancoReg~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~539_q\);

-- Location: FF_X55_Y45_N11
\FD|BR|bancoReg~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~411_q\);

-- Location: LCCOMB_X55_Y45_N12
\FD|BR|bancoReg~1537\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1537_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~539_q\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~411_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~539_q\,
	datad => \FD|BR|bancoReg~411_q\,
	combout => \FD|BR|bancoReg~1537_combout\);

-- Location: FF_X55_Y46_N19
\FD|BR|bancoReg~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~155_q\);

-- Location: FF_X56_Y48_N9
\FD|BR|bancoReg~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~283_q\);

-- Location: LCCOMB_X55_Y46_N18
\FD|BR|bancoReg~1538\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1538_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1537_combout\ & ((\FD|BR|bancoReg~283_q\))) # (!\FD|BR|bancoReg~1537_combout\ & (\FD|BR|bancoReg~155_q\)))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~1537_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~1537_combout\,
	datac => \FD|BR|bancoReg~155_q\,
	datad => \FD|BR|bancoReg~283_q\,
	combout => \FD|BR|bancoReg~1538_combout\);

-- Location: LCCOMB_X54_Y45_N2
\FD|BR|bancoReg~347feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~347feeder_combout\ = \FD|mux_lui|saida[21]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[21]~27_combout\,
	combout => \FD|BR|bancoReg~347feeder_combout\);

-- Location: FF_X54_Y45_N3
\FD|BR|bancoReg~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~347feeder_combout\,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~347_q\);

-- Location: FF_X56_Y45_N1
\FD|BR|bancoReg~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~475_q\);

-- Location: LCCOMB_X56_Y45_N0
\FD|BR|bancoReg~1539\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1539_combout\ = (\FD|ROM|memROM~54_combout\ & (((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~475_q\))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~347_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~347_q\,
	datac => \FD|BR|bancoReg~475_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1539_combout\);

-- Location: FF_X56_Y45_N27
\FD|BR|bancoReg~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~91_q\);

-- Location: FF_X56_Y48_N23
\FD|BR|bancoReg~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~219_q\);

-- Location: LCCOMB_X56_Y45_N26
\FD|BR|bancoReg~1540\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1540_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1539_combout\ & ((\FD|BR|bancoReg~219_q\))) # (!\FD|BR|bancoReg~1539_combout\ & (\FD|BR|bancoReg~91_q\)))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~1539_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~1539_combout\,
	datac => \FD|BR|bancoReg~91_q\,
	datad => \FD|BR|bancoReg~219_q\,
	combout => \FD|BR|bancoReg~1540_combout\);

-- Location: LCCOMB_X57_Y43_N16
\FD|BR|bancoReg~1541\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1541_combout\ = (\FD|ROM|memROM~65_combout\ & (\FD|ROM|memROM~64_combout\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~1538_combout\)) # (!\FD|ROM|memROM~64_combout\ & 
-- ((\FD|BR|bancoReg~1540_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~1538_combout\,
	datad => \FD|BR|bancoReg~1540_combout\,
	combout => \FD|BR|bancoReg~1541_combout\);

-- Location: LCCOMB_X53_Y48_N8
\FD|BR|bancoReg~251feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~251feeder_combout\ = \FD|mux_lui|saida[21]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[21]~27_combout\,
	combout => \FD|BR|bancoReg~251feeder_combout\);

-- Location: FF_X53_Y48_N9
\FD|BR|bancoReg~251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~251feeder_combout\,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~251_q\);

-- Location: FF_X50_Y44_N11
\FD|BR|bancoReg~123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~123_q\);

-- Location: FF_X50_Y44_N21
\FD|BR|bancoReg~379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[21]~27_combout\,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~379_q\);

-- Location: LCCOMB_X50_Y44_N10
\FD|BR|bancoReg~1542\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1542_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~123_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~379_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~123_q\,
	datad => \FD|BR|bancoReg~379_q\,
	combout => \FD|BR|bancoReg~1542_combout\);

-- Location: FF_X58_Y45_N27
\FD|BR|bancoReg~507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~507_q\);

-- Location: LCCOMB_X58_Y44_N16
\FD|BR|bancoReg~1543\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1543_combout\ = (\FD|BR|bancoReg~1542_combout\ & ((\FD|BR|bancoReg~251_q\) # ((!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1542_combout\ & (((\FD|ROM|memROM~53_combout\ & \FD|BR|bancoReg~507_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~251_q\,
	datab => \FD|BR|bancoReg~1542_combout\,
	datac => \FD|ROM|memROM~53_combout\,
	datad => \FD|BR|bancoReg~507_q\,
	combout => \FD|BR|bancoReg~1543_combout\);

-- Location: LCCOMB_X57_Y43_N26
\FD|BR|bancoReg~1544\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1544_combout\ = (\FD|BR|bancoReg~1541_combout\ & (((\FD|BR|bancoReg~1543_combout\) # (!\FD|ROM|memROM~65_combout\)))) # (!\FD|BR|bancoReg~1541_combout\ & (\FD|BR|bancoReg~1536_combout\ & (\FD|ROM|memROM~65_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1536_combout\,
	datab => \FD|BR|bancoReg~1541_combout\,
	datac => \FD|ROM|memROM~65_combout\,
	datad => \FD|BR|bancoReg~1543_combout\,
	combout => \FD|BR|bancoReg~1544_combout\);

-- Location: LCCOMB_X57_Y43_N20
\FD|mux_Banco_Ula|saida[21]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[21]~14_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|extensor|estendeSinal_OUT\(16))))) # (!\UC|pontosDeControle~92_combout\ & (!\FD|BR|Equal1~0_combout\ & ((\FD|BR|bancoReg~1544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datac => \FD|BR|bancoReg~1544_combout\,
	datad => \UC|pontosDeControle~92_combout\,
	combout => \FD|mux_Banco_Ula|saida[21]~14_combout\);

-- Location: LCCOMB_X48_Y42_N10
\FD|ULA|Add1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~42_combout\ = (\FD|BR|saidaA[21]~24_combout\ & ((\FD|mux_Banco_Ula|saida[21]~14_combout\ & (!\FD|ULA|Add1~41\)) # (!\FD|mux_Banco_Ula|saida[21]~14_combout\ & (\FD|ULA|Add1~41\ & VCC)))) # (!\FD|BR|saidaA[21]~24_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[21]~14_combout\ & ((\FD|ULA|Add1~41\) # (GND))) # (!\FD|mux_Banco_Ula|saida[21]~14_combout\ & (!\FD|ULA|Add1~41\))))
-- \FD|ULA|Add1~43\ = CARRY((\FD|BR|saidaA[21]~24_combout\ & (\FD|mux_Banco_Ula|saida[21]~14_combout\ & !\FD|ULA|Add1~41\)) # (!\FD|BR|saidaA[21]~24_combout\ & ((\FD|mux_Banco_Ula|saida[21]~14_combout\) # (!\FD|ULA|Add1~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[21]~24_combout\,
	datab => \FD|mux_Banco_Ula|saida[21]~14_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~41\,
	combout => \FD|ULA|Add1~42_combout\,
	cout => \FD|ULA|Add1~43\);

-- Location: LCCOMB_X49_Y41_N10
\FD|ULA|soma[21]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[21]~42_combout\ = (\FD|mux_Banco_Ula|saida[21]~14_combout\ & ((\FD|BR|saidaA[21]~24_combout\ & (\FD|ULA|soma[20]~41\ & VCC)) # (!\FD|BR|saidaA[21]~24_combout\ & (!\FD|ULA|soma[20]~41\)))) # (!\FD|mux_Banco_Ula|saida[21]~14_combout\ & 
-- ((\FD|BR|saidaA[21]~24_combout\ & (!\FD|ULA|soma[20]~41\)) # (!\FD|BR|saidaA[21]~24_combout\ & ((\FD|ULA|soma[20]~41\) # (GND)))))
-- \FD|ULA|soma[21]~43\ = CARRY((\FD|mux_Banco_Ula|saida[21]~14_combout\ & (!\FD|BR|saidaA[21]~24_combout\ & !\FD|ULA|soma[20]~41\)) # (!\FD|mux_Banco_Ula|saida[21]~14_combout\ & ((!\FD|ULA|soma[20]~41\) # (!\FD|BR|saidaA[21]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[21]~14_combout\,
	datab => \FD|BR|saidaA[21]~24_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[20]~41\,
	combout => \FD|ULA|soma[21]~42_combout\,
	cout => \FD|ULA|soma[21]~43\);

-- Location: LCCOMB_X48_Y41_N18
\FD|ULA|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux10~2_combout\ = (\FD|ULA|soma[21]~42_combout\ & !\FD|UCULA|Mux11~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|ULA|soma[21]~42_combout\,
	datad => \FD|UCULA|Mux11~11_combout\,
	combout => \FD|ULA|Mux10~2_combout\);

-- Location: LCCOMB_X48_Y41_N20
\FD|ULA|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux10~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~42_combout\)) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux10~2_combout\))))) # (!\FD|ULA|Mux12~2_combout\ & (((!\FD|ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~42_combout\,
	datab => \FD|ULA|Mux10~2_combout\,
	datac => \FD|ULA|Mux12~2_combout\,
	datad => \FD|ULA|Mux12~3_combout\,
	combout => \FD|ULA|Mux10~3_combout\);

-- Location: LCCOMB_X48_Y41_N14
\FD|ULA|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux10~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[21]~24_combout\ & ((\FD|mux_Banco_Ula|saida[21]~14_combout\) # (!\FD|ULA|Mux10~3_combout\))) # (!\FD|BR|saidaA[21]~24_combout\ & (\FD|mux_Banco_Ula|saida[21]~14_combout\ & 
-- !\FD|ULA|Mux10~3_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux10~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[21]~24_combout\,
	datab => \FD|ULA|Mux12~4_combout\,
	datac => \FD|mux_Banco_Ula|saida[21]~14_combout\,
	datad => \FD|ULA|Mux10~3_combout\,
	combout => \FD|ULA|Mux10~4_combout\);

-- Location: LCCOMB_X50_Y44_N12
\FD|ULA|Mux10~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux10~5_combout\ = (\FD|ULA|Mux10~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux10~4_combout\,
	datab => \UC|pontosDeControle[15]~88_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux10~5_combout\);

-- Location: LCCOMB_X52_Y42_N30
\FD|mux_lui|saida[21]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[21]~26_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[21]~38_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux10~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \FD|ULA|Mux10~5_combout\,
	datac => \UC|Equal1~12_combout\,
	datad => \FD|Somador|saida[21]~38_combout\,
	combout => \FD|mux_lui|saida[21]~26_combout\);

-- Location: LCCOMB_X50_Y44_N20
\FD|mux_lui|saida[21]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[21]~27_combout\ = (\FD|mux_lui|saida[21]~26_combout\) # ((\FD|ROM|memROM~68_combout\ & \UC|Equal1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~68_combout\,
	datac => \UC|Equal1~12_combout\,
	datad => \FD|mux_lui|saida[21]~26_combout\,
	combout => \FD|mux_lui|saida[21]~27_combout\);

-- Location: LCCOMB_X45_Y47_N10
\FD|BR|bancoReg~731feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~731feeder_combout\ = \FD|mux_lui|saida[21]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[21]~27_combout\,
	combout => \FD|BR|bancoReg~731feeder_combout\);

-- Location: FF_X45_Y47_N11
\FD|BR|bancoReg~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~731feeder_combout\,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~731_q\);

-- Location: FF_X48_Y46_N13
\FD|BR|bancoReg~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~987_q\);

-- Location: LCCOMB_X46_Y46_N26
\FD|BR|bancoReg~859feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~859feeder_combout\ = \FD|mux_lui|saida[21]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[21]~27_combout\,
	combout => \FD|BR|bancoReg~859feeder_combout\);

-- Location: FF_X46_Y46_N27
\FD|BR|bancoReg~859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~859feeder_combout\,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~859_q\);

-- Location: FF_X47_Y46_N29
\FD|BR|bancoReg~603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~603_q\);

-- Location: LCCOMB_X47_Y46_N28
\FD|BR|bancoReg~1517\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1517_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~859_q\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~603_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~859_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~603_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1517_combout\);

-- Location: LCCOMB_X48_Y46_N12
\FD|BR|bancoReg~1518\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1518_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1517_combout\ & ((\FD|BR|bancoReg~987_q\))) # (!\FD|BR|bancoReg~1517_combout\ & (\FD|BR|bancoReg~731_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~731_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~987_q\,
	datad => \FD|BR|bancoReg~1517_combout\,
	combout => \FD|BR|bancoReg~1518_combout\);

-- Location: FF_X49_Y47_N13
\FD|BR|bancoReg~699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~699_q\);

-- Location: FF_X49_Y47_N31
\FD|BR|bancoReg~955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~955_q\);

-- Location: FF_X43_Y47_N27
\FD|BR|bancoReg~571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~571_q\);

-- Location: FF_X43_Y47_N25
\FD|BR|bancoReg~827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~827_q\);

-- Location: LCCOMB_X43_Y47_N26
\FD|BR|bancoReg~1519\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1519_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~827_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~571_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~571_q\,
	datad => \FD|BR|bancoReg~827_q\,
	combout => \FD|BR|bancoReg~1519_combout\);

-- Location: LCCOMB_X49_Y47_N30
\FD|BR|bancoReg~1520\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1520_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1519_combout\ & ((\FD|BR|bancoReg~955_q\))) # (!\FD|BR|bancoReg~1519_combout\ & (\FD|BR|bancoReg~699_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1519_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~699_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~955_q\,
	datad => \FD|BR|bancoReg~1519_combout\,
	combout => \FD|BR|bancoReg~1520_combout\);

-- Location: LCCOMB_X49_Y46_N16
\FD|BR|bancoReg~1521\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1521_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~1520_combout\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1520_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1521_combout\);

-- Location: FF_X50_Y51_N19
\FD|BR|bancoReg~667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~667_q\);

-- Location: LCCOMB_X50_Y51_N0
\FD|BR|bancoReg~795feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~795feeder_combout\ = \FD|mux_lui|saida[21]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[21]~27_combout\,
	combout => \FD|BR|bancoReg~795feeder_combout\);

-- Location: FF_X50_Y51_N1
\FD|BR|bancoReg~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~795feeder_combout\,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~795_q\);

-- Location: LCCOMB_X50_Y51_N18
\FD|BR|bancoReg~1522\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1522_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\) # ((\FD|BR|bancoReg~795_q\)))) # (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~667_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~667_q\,
	datad => \FD|BR|bancoReg~795_q\,
	combout => \FD|BR|bancoReg~1522_combout\);

-- Location: FF_X50_Y50_N25
\FD|BR|bancoReg~923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~923_q\);

-- Location: FF_X50_Y50_N11
\FD|BR|bancoReg~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[21]~27_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1051_q\);

-- Location: LCCOMB_X50_Y50_N10
\FD|BR|bancoReg~1523\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1523_combout\ = (\FD|BR|bancoReg~1522_combout\ & (((\FD|BR|bancoReg~1051_q\) # (!\FD|ROM|memROM~30_combout\)))) # (!\FD|BR|bancoReg~1522_combout\ & (\FD|BR|bancoReg~923_q\ & ((\FD|ROM|memROM~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1522_combout\,
	datab => \FD|BR|bancoReg~923_q\,
	datac => \FD|BR|bancoReg~1051_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1523_combout\);

-- Location: LCCOMB_X49_Y46_N26
\FD|BR|bancoReg~1524\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1524_combout\ = (\FD|BR|bancoReg~1521_combout\ & (((\FD|BR|bancoReg~1523_combout\) # (!\FD|ROM|memROM~36_combout\)))) # (!\FD|BR|bancoReg~1521_combout\ & (\FD|BR|bancoReg~1518_combout\ & ((\FD|ROM|memROM~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1518_combout\,
	datab => \FD|BR|bancoReg~1521_combout\,
	datac => \FD|BR|bancoReg~1523_combout\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|bancoReg~1524_combout\);

-- Location: LCCOMB_X56_Y45_N18
\FD|BR|bancoReg~1532\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1532_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~475_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~443_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~443_q\,
	datac => \FD|BR|bancoReg~475_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1532_combout\);

-- Location: LCCOMB_X56_Y45_N12
\FD|BR|bancoReg~1533\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1533_combout\ = (\FD|BR|bancoReg~1532_combout\ & ((\FD|BR|bancoReg~539_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~539_q\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1532_combout\,
	combout => \FD|BR|bancoReg~1533_combout\);

-- Location: LCCOMB_X57_Y49_N8
\FD|BR|bancoReg~1525\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1525_combout\ = (\FD|ROM|memROM~33_combout\) # ((!\FD|ROM|memROM~56_combout\ & \FD|BR|bancoReg~315_q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~315_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1525_combout\);

-- Location: LCCOMB_X55_Y45_N10
\FD|BR|bancoReg~1526\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1526_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1525_combout\ & ((\FD|BR|bancoReg~411_q\))) # (!\FD|BR|bancoReg~1525_combout\ & (\FD|BR|bancoReg~347_q\)))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~347_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~411_q\,
	datad => \FD|BR|bancoReg~1525_combout\,
	combout => \FD|BR|bancoReg~1526_combout\);

-- Location: LCCOMB_X56_Y48_N22
\FD|BR|bancoReg~1527\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1527_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~219_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~187_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~219_q\,
	datad => \FD|BR|bancoReg~187_q\,
	combout => \FD|BR|bancoReg~1527_combout\);

-- Location: LCCOMB_X56_Y48_N8
\FD|BR|bancoReg~1528\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1528_combout\ = (\FD|BR|bancoReg~1527_combout\ & ((\FD|BR|bancoReg~283_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1527_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~283_q\,
	combout => \FD|BR|bancoReg~1528_combout\);

-- Location: LCCOMB_X55_Y49_N8
\FD|BR|bancoReg~1529\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1529_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|BR|bancoReg~59_q\ & !\FD|ROM|memROM~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~59_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1529_combout\);

-- Location: LCCOMB_X56_Y45_N28
\FD|BR|bancoReg~1530\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1530_combout\ = (\FD|BR|bancoReg~1529_combout\ & ((\FD|BR|bancoReg~155_q\) # ((!\FD|ROM|memROM~36_combout\)))) # (!\FD|BR|bancoReg~1529_combout\ & (((\FD|BR|bancoReg~91_q\ & \FD|ROM|memROM~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1529_combout\,
	datab => \FD|BR|bancoReg~155_q\,
	datac => \FD|BR|bancoReg~91_q\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|bancoReg~1530_combout\);

-- Location: LCCOMB_X56_Y45_N6
\FD|BR|bancoReg~1531\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1531_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1528_combout\) # ((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & (((\FD|BR|bancoReg~1530_combout\ & !\FD|ROM|memROM~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1528_combout\,
	datab => \FD|BR|bancoReg~1530_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1531_combout\);

-- Location: LCCOMB_X56_Y45_N22
\FD|BR|bancoReg~1534\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1534_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1531_combout\ & (\FD|BR|bancoReg~1533_combout\)) # (!\FD|BR|bancoReg~1531_combout\ & ((\FD|BR|bancoReg~1526_combout\))))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1533_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1526_combout\,
	datad => \FD|BR|bancoReg~1531_combout\,
	combout => \FD|BR|bancoReg~1534_combout\);

-- Location: LCCOMB_X49_Y46_N28
\FD|BR|saidaA[21]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[21]~24_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1524_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1534_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|Equal0~0_combout\,
	datac => \FD|BR|bancoReg~1524_combout\,
	datad => \FD|BR|bancoReg~1534_combout\,
	combout => \FD|BR|saidaA[21]~24_combout\);

-- Location: LCCOMB_X49_Y46_N18
\FD|mux_jump2|saida[21]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[21]~41_combout\ = (\FD|mux_jump2|saida[21]~40_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[21]~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|pontosDeControle\(1),
	datac => \FD|mux_jump2|saida[21]~40_combout\,
	datad => \FD|BR|saidaA[21]~24_combout\,
	combout => \FD|mux_jump2|saida[21]~41_combout\);

-- Location: FF_X49_Y46_N19
\FD|PC|data_s[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[21]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(21));

-- Location: LCCOMB_X53_Y40_N8
\FD|Somador|saida[21]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[21]~38_combout\ = (\FD|PC|data_s\(21) & (!\FD|Somador|saida[20]~37\)) # (!\FD|PC|data_s\(21) & ((\FD|Somador|saida[20]~37\) # (GND)))
-- \FD|Somador|saida[21]~39\ = CARRY((!\FD|Somador|saida[20]~37\) # (!\FD|PC|data_s\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(21),
	datad => VCC,
	cin => \FD|Somador|saida[20]~37\,
	combout => \FD|Somador|saida[21]~38_combout\,
	cout => \FD|Somador|saida[21]~39\);

-- Location: LCCOMB_X54_Y40_N10
\FD|Somador_imediato|saida[22]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[22]~40_combout\ = ((\FD|Somador|saida[22]~40_combout\ $ (\FD|extensor|estendeSinal_OUT\(16) $ (!\FD|Somador_imediato|saida[21]~39\)))) # (GND)
-- \FD|Somador_imediato|saida[22]~41\ = CARRY((\FD|Somador|saida[22]~40_combout\ & ((\FD|extensor|estendeSinal_OUT\(16)) # (!\FD|Somador_imediato|saida[21]~39\))) # (!\FD|Somador|saida[22]~40_combout\ & (\FD|extensor|estendeSinal_OUT\(16) & 
-- !\FD|Somador_imediato|saida[21]~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[22]~40_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datad => VCC,
	cin => \FD|Somador_imediato|saida[21]~39\,
	combout => \FD|Somador_imediato|saida[22]~40_combout\,
	cout => \FD|Somador_imediato|saida[22]~41\);

-- Location: LCCOMB_X46_Y41_N22
\FD|Somador_imediato|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~20_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[22]~40_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[22]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[22]~40_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \FD|Somador_imediato|saida[22]~40_combout\,
	combout => \FD|Somador_imediato|Add0~20_combout\);

-- Location: FF_X52_Y42_N21
\FD|BR|bancoReg~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[22]~29_combout\,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~540_q\);

-- Location: FF_X56_Y42_N29
\FD|BR|bancoReg~508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~508_q\);

-- Location: FF_X56_Y41_N13
\FD|BR|bancoReg~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~476_q\);

-- Location: FF_X56_Y41_N27
\FD|BR|bancoReg~444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~444_q\);

-- Location: LCCOMB_X56_Y41_N12
\FD|BR|bancoReg~1507\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1507_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\) # ((\FD|BR|bancoReg~444_q\)))) # (!\FD|ROM|memROM~65_combout\ & (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~476_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~476_q\,
	datad => \FD|BR|bancoReg~444_q\,
	combout => \FD|BR|bancoReg~1507_combout\);

-- Location: LCCOMB_X56_Y42_N28
\FD|BR|bancoReg~1508\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1508_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1507_combout\ & ((\FD|BR|bancoReg~508_q\))) # (!\FD|BR|bancoReg~1507_combout\ & (\FD|BR|bancoReg~540_q\)))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~540_q\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~508_q\,
	datad => \FD|BR|bancoReg~1507_combout\,
	combout => \FD|BR|bancoReg~1508_combout\);

-- Location: LCCOMB_X52_Y48_N6
\FD|BR|bancoReg~316feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~316feeder_combout\ = \FD|mux_lui|saida[22]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[22]~29_combout\,
	combout => \FD|BR|bancoReg~316feeder_combout\);

-- Location: FF_X52_Y48_N7
\FD|BR|bancoReg~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~316feeder_combout\,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~316_q\);

-- Location: FF_X53_Y47_N1
\FD|BR|bancoReg~380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~380_q\);

-- Location: FF_X58_Y48_N5
\FD|BR|bancoReg~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~412_q\);

-- Location: FF_X58_Y48_N19
\FD|BR|bancoReg~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~348_q\);

-- Location: LCCOMB_X58_Y48_N4
\FD|BR|bancoReg~1511\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1511_combout\ = (\FD|ROM|memROM~65_combout\ & (\FD|ROM|memROM~64_combout\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~412_q\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~348_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~412_q\,
	datad => \FD|BR|bancoReg~348_q\,
	combout => \FD|BR|bancoReg~1511_combout\);

-- Location: LCCOMB_X53_Y47_N0
\FD|BR|bancoReg~1512\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1512_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1511_combout\ & ((\FD|BR|bancoReg~380_q\))) # (!\FD|BR|bancoReg~1511_combout\ & (\FD|BR|bancoReg~316_q\)))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~316_q\,
	datac => \FD|BR|bancoReg~380_q\,
	datad => \FD|BR|bancoReg~1511_combout\,
	combout => \FD|BR|bancoReg~1512_combout\);

-- Location: FF_X52_Y45_N29
\FD|BR|bancoReg~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~156_q\);

-- Location: FF_X52_Y45_N3
\FD|BR|bancoReg~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~92_q\);

-- Location: LCCOMB_X52_Y45_N28
\FD|BR|bancoReg~1509\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1509_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\) # ((\FD|BR|bancoReg~156_q\)))) # (!\FD|ROM|memROM~64_combout\ & (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~92_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~156_q\,
	datad => \FD|BR|bancoReg~92_q\,
	combout => \FD|BR|bancoReg~1509_combout\);

-- Location: FF_X50_Y44_N9
\FD|BR|bancoReg~124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~124_q\);

-- Location: LCCOMB_X56_Y47_N22
\FD|BR|bancoReg~60feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~60feeder_combout\ = \FD|mux_lui|saida[22]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[22]~29_combout\,
	combout => \FD|BR|bancoReg~60feeder_combout\);

-- Location: FF_X56_Y47_N23
\FD|BR|bancoReg~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~60feeder_combout\,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~60_q\);

-- Location: LCCOMB_X50_Y44_N8
\FD|BR|bancoReg~1510\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1510_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1509_combout\ & (\FD|BR|bancoReg~124_q\)) # (!\FD|BR|bancoReg~1509_combout\ & ((\FD|BR|bancoReg~60_q\))))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~1509_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~1509_combout\,
	datac => \FD|BR|bancoReg~124_q\,
	datad => \FD|BR|bancoReg~60_q\,
	combout => \FD|BR|bancoReg~1510_combout\);

-- Location: LCCOMB_X52_Y44_N8
\FD|BR|bancoReg~1513\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1513_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~1510_combout\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~1512_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~1512_combout\,
	datad => \FD|BR|bancoReg~1510_combout\,
	combout => \FD|BR|bancoReg~1513_combout\);

-- Location: FF_X56_Y48_N5
\FD|BR|bancoReg~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~284_q\);

-- Location: FF_X53_Y48_N15
\FD|BR|bancoReg~252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~252_q\);

-- Location: FF_X56_Y48_N11
\FD|BR|bancoReg~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~220_q\);

-- Location: FF_X57_Y48_N23
\FD|BR|bancoReg~188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~188_q\);

-- Location: LCCOMB_X56_Y48_N10
\FD|BR|bancoReg~1514\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1514_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\) # ((\FD|BR|bancoReg~188_q\)))) # (!\FD|ROM|memROM~65_combout\ & (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~220_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~220_q\,
	datad => \FD|BR|bancoReg~188_q\,
	combout => \FD|BR|bancoReg~1514_combout\);

-- Location: LCCOMB_X53_Y48_N14
\FD|BR|bancoReg~1515\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1515_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1514_combout\ & ((\FD|BR|bancoReg~252_q\))) # (!\FD|BR|bancoReg~1514_combout\ & (\FD|BR|bancoReg~284_q\)))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~284_q\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~252_q\,
	datad => \FD|BR|bancoReg~1514_combout\,
	combout => \FD|BR|bancoReg~1515_combout\);

-- Location: LCCOMB_X52_Y44_N2
\FD|BR|bancoReg~1516\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1516_combout\ = (\FD|BR|bancoReg~1513_combout\ & (((\FD|BR|bancoReg~1515_combout\) # (!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1513_combout\ & (\FD|BR|bancoReg~1508_combout\ & ((\FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1508_combout\,
	datab => \FD|BR|bancoReg~1513_combout\,
	datac => \FD|BR|bancoReg~1515_combout\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1516_combout\);

-- Location: LCCOMB_X52_Y44_N28
\FD|mux_Banco_Ula|saida[22]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[22]~13_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|extensor|estendeSinal_OUT\(16))) # (!\UC|pontosDeControle~92_combout\ & (((!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|extensor|estendeSinal_OUT\(16),
	datab => \FD|BR|Equal1~0_combout\,
	datac => \UC|pontosDeControle~92_combout\,
	datad => \FD|BR|bancoReg~1516_combout\,
	combout => \FD|mux_Banco_Ula|saida[22]~13_combout\);

-- Location: LCCOMB_X49_Y41_N12
\FD|ULA|soma[22]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[22]~44_combout\ = ((\FD|BR|saidaA[22]~23_combout\ $ (\FD|mux_Banco_Ula|saida[22]~13_combout\ $ (!\FD|ULA|soma[21]~43\)))) # (GND)
-- \FD|ULA|soma[22]~45\ = CARRY((\FD|BR|saidaA[22]~23_combout\ & ((\FD|mux_Banco_Ula|saida[22]~13_combout\) # (!\FD|ULA|soma[21]~43\))) # (!\FD|BR|saidaA[22]~23_combout\ & (\FD|mux_Banco_Ula|saida[22]~13_combout\ & !\FD|ULA|soma[21]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[22]~23_combout\,
	datab => \FD|mux_Banco_Ula|saida[22]~13_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[21]~43\,
	combout => \FD|ULA|soma[22]~44_combout\,
	cout => \FD|ULA|soma[22]~45\);

-- Location: LCCOMB_X48_Y41_N16
\FD|ULA|Mux9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux9~2_combout\ = (\FD|ULA|soma[22]~44_combout\ & !\FD|UCULA|Mux11~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|ULA|soma[22]~44_combout\,
	datad => \FD|UCULA|Mux11~11_combout\,
	combout => \FD|ULA|Mux9~2_combout\);

-- Location: LCCOMB_X48_Y42_N12
\FD|ULA|Add1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~44_combout\ = ((\FD|BR|saidaA[22]~23_combout\ $ (\FD|mux_Banco_Ula|saida[22]~13_combout\ $ (\FD|ULA|Add1~43\)))) # (GND)
-- \FD|ULA|Add1~45\ = CARRY((\FD|BR|saidaA[22]~23_combout\ & ((!\FD|ULA|Add1~43\) # (!\FD|mux_Banco_Ula|saida[22]~13_combout\))) # (!\FD|BR|saidaA[22]~23_combout\ & (!\FD|mux_Banco_Ula|saida[22]~13_combout\ & !\FD|ULA|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[22]~23_combout\,
	datab => \FD|mux_Banco_Ula|saida[22]~13_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~43\,
	combout => \FD|ULA|Add1~44_combout\,
	cout => \FD|ULA|Add1~45\);

-- Location: LCCOMB_X48_Y41_N10
\FD|ULA|Mux9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux9~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Add1~44_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Mux9~2_combout\)))) # (!\FD|ULA|Mux12~2_combout\ & (!\FD|ULA|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Mux9~2_combout\,
	datad => \FD|ULA|Add1~44_combout\,
	combout => \FD|ULA|Mux9~3_combout\);

-- Location: LCCOMB_X46_Y41_N14
\FD|ULA|Mux9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux9~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|mux_Banco_Ula|saida[22]~13_combout\ & ((\FD|BR|saidaA[22]~23_combout\) # (!\FD|ULA|Mux9~3_combout\))) # (!\FD|mux_Banco_Ula|saida[22]~13_combout\ & (!\FD|ULA|Mux9~3_combout\ & 
-- \FD|BR|saidaA[22]~23_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux9~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[22]~13_combout\,
	datab => \FD|ULA|Mux12~4_combout\,
	datac => \FD|ULA|Mux9~3_combout\,
	datad => \FD|BR|saidaA[22]~23_combout\,
	combout => \FD|ULA|Mux9~4_combout\);

-- Location: LCCOMB_X47_Y42_N30
\FD|ULA|Mux9~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux9~5_combout\ = (\FD|ULA|Mux9~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[16]~93_combout\,
	datab => \FD|UCULA|Mux8~8_combout\,
	datac => \UC|pontosDeControle[15]~88_combout\,
	datad => \FD|ULA|Mux9~4_combout\,
	combout => \FD|ULA|Mux9~5_combout\);

-- Location: LCCOMB_X52_Y42_N16
\FD|mux_lui|saida[22]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[22]~28_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[22]~40_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \FD|ULA|Mux9~5_combout\,
	datac => \UC|Equal1~12_combout\,
	datad => \FD|Somador|saida[22]~40_combout\,
	combout => \FD|mux_lui|saida[22]~28_combout\);

-- Location: LCCOMB_X52_Y42_N20
\FD|mux_lui|saida[22]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[22]~29_combout\ = (\FD|mux_lui|saida[22]~28_combout\) # ((\UC|Equal1~12_combout\ & \FD|ROM|memROM~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|Equal1~12_combout\,
	datac => \FD|ROM|memROM~67_combout\,
	datad => \FD|mux_lui|saida[22]~28_combout\,
	combout => \FD|mux_lui|saida[22]~29_combout\);

-- Location: FF_X50_Y51_N13
\FD|BR|bancoReg~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~796_q\);

-- Location: FF_X49_Y51_N27
\FD|BR|bancoReg~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1052_q\);

-- Location: FF_X50_Y51_N23
\FD|BR|bancoReg~668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~668_q\);

-- Location: FF_X49_Y51_N25
\FD|BR|bancoReg~924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~924_q\);

-- Location: LCCOMB_X50_Y51_N22
\FD|BR|bancoReg~1494\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1494_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~924_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~668_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~668_q\,
	datad => \FD|BR|bancoReg~924_q\,
	combout => \FD|BR|bancoReg~1494_combout\);

-- Location: LCCOMB_X49_Y51_N26
\FD|BR|bancoReg~1495\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1495_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1494_combout\ & ((\FD|BR|bancoReg~1052_q\))) # (!\FD|BR|bancoReg~1494_combout\ & (\FD|BR|bancoReg~796_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~796_q\,
	datac => \FD|BR|bancoReg~1052_q\,
	datad => \FD|BR|bancoReg~1494_combout\,
	combout => \FD|BR|bancoReg~1495_combout\);

-- Location: FF_X47_Y46_N3
\FD|BR|bancoReg~604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~604_q\);

-- Location: LCCOMB_X45_Y47_N24
\FD|BR|bancoReg~732feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~732feeder_combout\ = \FD|mux_lui|saida[22]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[22]~29_combout\,
	combout => \FD|BR|bancoReg~732feeder_combout\);

-- Location: FF_X45_Y47_N25
\FD|BR|bancoReg~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~732feeder_combout\,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~732_q\);

-- Location: LCCOMB_X47_Y46_N2
\FD|BR|bancoReg~1491\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1491_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~732_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~604_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~604_q\,
	datad => \FD|BR|bancoReg~732_q\,
	combout => \FD|BR|bancoReg~1491_combout\);

-- Location: FF_X48_Y46_N3
\FD|BR|bancoReg~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~988_q\);

-- Location: FF_X48_Y46_N25
\FD|BR|bancoReg~860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~860_q\);

-- Location: LCCOMB_X48_Y46_N2
\FD|BR|bancoReg~1492\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1492_combout\ = (\FD|BR|bancoReg~1491_combout\ & (((\FD|BR|bancoReg~988_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1491_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~860_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1491_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~988_q\,
	datad => \FD|BR|bancoReg~860_q\,
	combout => \FD|BR|bancoReg~1492_combout\);

-- Location: FF_X43_Y47_N15
\FD|BR|bancoReg~572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~572_q\);

-- Location: LCCOMB_X45_Y47_N6
\FD|BR|bancoReg~700feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~700feeder_combout\ = \FD|mux_lui|saida[22]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[22]~29_combout\,
	combout => \FD|BR|bancoReg~700feeder_combout\);

-- Location: FF_X45_Y47_N7
\FD|BR|bancoReg~700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~700feeder_combout\,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~700_q\);

-- Location: LCCOMB_X43_Y47_N14
\FD|BR|bancoReg~1489\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1489_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~700_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~572_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~572_q\,
	datad => \FD|BR|bancoReg~700_q\,
	combout => \FD|BR|bancoReg~1489_combout\);

-- Location: FF_X49_Y47_N27
\FD|BR|bancoReg~956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~956_q\);

-- Location: LCCOMB_X50_Y47_N2
\FD|BR|bancoReg~828feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~828feeder_combout\ = \FD|mux_lui|saida[22]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[22]~29_combout\,
	combout => \FD|BR|bancoReg~828feeder_combout\);

-- Location: FF_X50_Y47_N3
\FD|BR|bancoReg~828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~828feeder_combout\,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~828_q\);

-- Location: LCCOMB_X49_Y47_N26
\FD|BR|bancoReg~1490\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1490_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1489_combout\ & (\FD|BR|bancoReg~956_q\)) # (!\FD|BR|bancoReg~1489_combout\ & ((\FD|BR|bancoReg~828_q\))))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~1489_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~1489_combout\,
	datac => \FD|BR|bancoReg~956_q\,
	datad => \FD|BR|bancoReg~828_q\,
	combout => \FD|BR|bancoReg~1490_combout\);

-- Location: LCCOMB_X52_Y47_N24
\FD|BR|bancoReg~1493\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1493_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1492_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1490_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1492_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1490_combout\,
	combout => \FD|BR|bancoReg~1493_combout\);

-- Location: LCCOMB_X52_Y48_N4
\FD|BR|bancoReg~764feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~764feeder_combout\ = \FD|mux_lui|saida[22]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[22]~29_combout\,
	combout => \FD|BR|bancoReg~764feeder_combout\);

-- Location: FF_X52_Y48_N5
\FD|BR|bancoReg~764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~764feeder_combout\,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~764_q\);

-- Location: FF_X48_Y45_N11
\FD|BR|bancoReg~1020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1020_q\);

-- Location: FF_X47_Y46_N9
\FD|BR|bancoReg~636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[22]~29_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~636_q\);

-- Location: LCCOMB_X48_Y51_N26
\FD|BR|bancoReg~892feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~892feeder_combout\ = \FD|mux_lui|saida[22]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[22]~29_combout\,
	combout => \FD|BR|bancoReg~892feeder_combout\);

-- Location: FF_X48_Y51_N27
\FD|BR|bancoReg~892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~892feeder_combout\,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~892_q\);

-- Location: LCCOMB_X47_Y46_N8
\FD|BR|bancoReg~1487\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1487_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~892_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~636_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~636_q\,
	datad => \FD|BR|bancoReg~892_q\,
	combout => \FD|BR|bancoReg~1487_combout\);

-- Location: LCCOMB_X48_Y45_N10
\FD|BR|bancoReg~1488\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1488_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1487_combout\ & ((\FD|BR|bancoReg~1020_q\))) # (!\FD|BR|bancoReg~1487_combout\ & (\FD|BR|bancoReg~764_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~764_q\,
	datac => \FD|BR|bancoReg~1020_q\,
	datad => \FD|BR|bancoReg~1487_combout\,
	combout => \FD|BR|bancoReg~1488_combout\);

-- Location: LCCOMB_X48_Y45_N4
\FD|BR|bancoReg~1496\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1496_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1493_combout\ & (\FD|BR|bancoReg~1495_combout\)) # (!\FD|BR|bancoReg~1493_combout\ & ((\FD|BR|bancoReg~1488_combout\))))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1495_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1493_combout\,
	datad => \FD|BR|bancoReg~1488_combout\,
	combout => \FD|BR|bancoReg~1496_combout\);

-- Location: LCCOMB_X57_Y48_N22
\FD|BR|bancoReg~1497\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1497_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~220_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~188_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~220_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~188_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1497_combout\);

-- Location: LCCOMB_X56_Y48_N4
\FD|BR|bancoReg~1498\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1498_combout\ = (\FD|BR|bancoReg~1497_combout\ & ((\FD|BR|bancoReg~284_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~284_q\,
	datad => \FD|BR|bancoReg~1497_combout\,
	combout => \FD|BR|bancoReg~1498_combout\);

-- Location: LCCOMB_X58_Y48_N18
\FD|BR|bancoReg~1499\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1499_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~348_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~316_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|BR|bancoReg~316_q\,
	datac => \FD|BR|bancoReg~348_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1499_combout\);

-- Location: LCCOMB_X58_Y48_N14
\FD|BR|bancoReg~1500\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1500_combout\ = (\FD|BR|bancoReg~1499_combout\ & ((\FD|BR|bancoReg~412_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~412_q\,
	datac => \FD|BR|bancoReg~1499_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1500_combout\);

-- Location: LCCOMB_X52_Y45_N2
\FD|BR|bancoReg~1501\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1501_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~92_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~60_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~92_q\,
	datad => \FD|BR|bancoReg~60_q\,
	combout => \FD|BR|bancoReg~1501_combout\);

-- Location: LCCOMB_X58_Y48_N24
\FD|BR|bancoReg~1502\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1502_combout\ = (\FD|BR|bancoReg~1501_combout\ & ((\FD|BR|bancoReg~156_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1501_combout\,
	datab => \FD|BR|bancoReg~156_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1502_combout\);

-- Location: LCCOMB_X58_Y48_N10
\FD|BR|bancoReg~1503\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1503_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1500_combout\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (((!\FD|ROM|memROM~32_combout\ & \FD|BR|bancoReg~1502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1500_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~1502_combout\,
	combout => \FD|BR|bancoReg~1503_combout\);

-- Location: LCCOMB_X56_Y41_N26
\FD|BR|bancoReg~1504\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1504_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~476_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~444_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~476_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~444_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1504_combout\);

-- Location: LCCOMB_X52_Y44_N18
\FD|BR|bancoReg~1505\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1505_combout\ = (\FD|BR|bancoReg~1504_combout\ & ((\FD|BR|bancoReg~540_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~540_q\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1504_combout\,
	combout => \FD|BR|bancoReg~1505_combout\);

-- Location: LCCOMB_X52_Y44_N12
\FD|BR|bancoReg~1506\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1506_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1503_combout\ & ((\FD|BR|bancoReg~1505_combout\))) # (!\FD|BR|bancoReg~1503_combout\ & (\FD|BR|bancoReg~1498_combout\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1503_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1498_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~1503_combout\,
	datad => \FD|BR|bancoReg~1505_combout\,
	combout => \FD|BR|bancoReg~1506_combout\);

-- Location: LCCOMB_X52_Y44_N14
\FD|BR|saidaA[22]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[22]~23_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1496_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1506_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|BR|bancoReg~1496_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1506_combout\,
	combout => \FD|BR|saidaA[22]~23_combout\);

-- Location: LCCOMB_X46_Y41_N20
\FD|mux_jump2|saida[22]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[22]~42_combout\ = (\UC|pontosDeControle\(1) & (((\FD|BR|saidaA[22]~23_combout\)))) # (!\UC|pontosDeControle\(1) & (!\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador_imediato|Add0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle\(1),
	datab => \UC|pontosDeControle[0]~89_combout\,
	datac => \FD|Somador_imediato|Add0~20_combout\,
	datad => \FD|BR|saidaA[22]~23_combout\,
	combout => \FD|mux_jump2|saida[22]~42_combout\);

-- Location: FF_X46_Y41_N21
\FD|PC|data_s[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[22]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(22));

-- Location: LCCOMB_X53_Y40_N10
\FD|Somador|saida[22]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[22]~40_combout\ = (\FD|PC|data_s\(22) & (\FD|Somador|saida[21]~39\ $ (GND))) # (!\FD|PC|data_s\(22) & (!\FD|Somador|saida[21]~39\ & VCC))
-- \FD|Somador|saida[22]~41\ = CARRY((\FD|PC|data_s\(22) & !\FD|Somador|saida[21]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(22),
	datad => VCC,
	cin => \FD|Somador|saida[21]~39\,
	combout => \FD|Somador|saida[22]~40_combout\,
	cout => \FD|Somador|saida[22]~41\);

-- Location: LCCOMB_X54_Y40_N12
\FD|Somador_imediato|saida[23]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[23]~42_combout\ = (\FD|Somador|saida[23]~42_combout\ & ((\FD|extensor|estendeSinal_OUT\(16) & (\FD|Somador_imediato|saida[22]~41\ & VCC)) # (!\FD|extensor|estendeSinal_OUT\(16) & (!\FD|Somador_imediato|saida[22]~41\)))) # 
-- (!\FD|Somador|saida[23]~42_combout\ & ((\FD|extensor|estendeSinal_OUT\(16) & (!\FD|Somador_imediato|saida[22]~41\)) # (!\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador_imediato|saida[22]~41\) # (GND)))))
-- \FD|Somador_imediato|saida[23]~43\ = CARRY((\FD|Somador|saida[23]~42_combout\ & (!\FD|extensor|estendeSinal_OUT\(16) & !\FD|Somador_imediato|saida[22]~41\)) # (!\FD|Somador|saida[23]~42_combout\ & ((!\FD|Somador_imediato|saida[22]~41\) # 
-- (!\FD|extensor|estendeSinal_OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[23]~42_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datad => VCC,
	cin => \FD|Somador_imediato|saida[22]~41\,
	combout => \FD|Somador_imediato|saida[23]~42_combout\,
	cout => \FD|Somador_imediato|saida[23]~43\);

-- Location: LCCOMB_X52_Y42_N28
\FD|Somador_imediato|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~21_combout\ = (\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[23]~42_combout\))) # (!\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|saida[23]~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|saida[23]~42_combout\,
	datab => \FD|Somador|saida[23]~42_combout\,
	datac => \FD|sel_mux_beq~combout\,
	combout => \FD|Somador_imediato|Add0~21_combout\);

-- Location: LCCOMB_X48_Y44_N12
\FD|mux_jump2|saida[23]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[23]~43_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~36_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~21_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \UC|pontosDeControle[0]~89_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|Somador_imediato|Add0~21_combout\,
	combout => \FD|mux_jump2|saida[23]~43_combout\);

-- Location: LCCOMB_X48_Y44_N2
\FD|mux_jump2|saida[23]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[23]~44_combout\ = (\FD|mux_jump2|saida[23]~43_combout\) # ((\FD|BR|saidaA[23]~22_combout\ & \UC|pontosDeControle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|saidaA[23]~22_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|mux_jump2|saida[23]~43_combout\,
	combout => \FD|mux_jump2|saida[23]~44_combout\);

-- Location: FF_X48_Y44_N3
\FD|PC|data_s[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[23]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(23));

-- Location: LCCOMB_X53_Y40_N12
\FD|Somador|saida[23]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[23]~42_combout\ = (\FD|PC|data_s\(23) & (!\FD|Somador|saida[22]~41\)) # (!\FD|PC|data_s\(23) & ((\FD|Somador|saida[22]~41\) # (GND)))
-- \FD|Somador|saida[23]~43\ = CARRY((!\FD|Somador|saida[22]~41\) # (!\FD|PC|data_s\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(23),
	datad => VCC,
	cin => \FD|Somador|saida[22]~41\,
	combout => \FD|Somador|saida[23]~42_combout\,
	cout => \FD|Somador|saida[23]~43\);

-- Location: FF_X53_Y50_N31
\FD|BR|bancoReg~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~349_q\);

-- Location: FF_X53_Y50_N25
\FD|BR|bancoReg~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~93_q\);

-- Location: LCCOMB_X53_Y50_N24
\FD|BR|bancoReg~1481\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1481_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~93_q\))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~349_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~349_q\,
	datac => \FD|BR|bancoReg~93_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1481_combout\);

-- Location: FF_X54_Y50_N9
\FD|BR|bancoReg~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~477_q\);

-- Location: FF_X55_Y48_N1
\FD|BR|bancoReg~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~221_q\);

-- Location: LCCOMB_X54_Y50_N8
\FD|BR|bancoReg~1482\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1482_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1481_combout\ & ((\FD|BR|bancoReg~221_q\))) # (!\FD|BR|bancoReg~1481_combout\ & (\FD|BR|bancoReg~477_q\)))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~1481_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~1481_combout\,
	datac => \FD|BR|bancoReg~477_q\,
	datad => \FD|BR|bancoReg~221_q\,
	combout => \FD|BR|bancoReg~1482_combout\);

-- Location: FF_X56_Y47_N13
\FD|BR|bancoReg~189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~189_q\);

-- Location: FF_X56_Y46_N9
\FD|BR|bancoReg~445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~445_q\);

-- Location: FF_X52_Y48_N11
\FD|BR|bancoReg~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~317_q\);

-- Location: LCCOMB_X56_Y46_N8
\FD|BR|bancoReg~1479\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1479_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~445_q\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~317_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~445_q\,
	datad => \FD|BR|bancoReg~317_q\,
	combout => \FD|BR|bancoReg~1479_combout\);

-- Location: FF_X56_Y47_N31
\FD|BR|bancoReg~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~61_q\);

-- Location: LCCOMB_X56_Y47_N30
\FD|BR|bancoReg~1480\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1480_combout\ = (\FD|BR|bancoReg~1479_combout\ & ((\FD|BR|bancoReg~189_q\) # ((!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1479_combout\ & (((\FD|BR|bancoReg~61_q\ & \FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~189_q\,
	datab => \FD|BR|bancoReg~1479_combout\,
	datac => \FD|BR|bancoReg~61_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1480_combout\);

-- Location: LCCOMB_X56_Y47_N16
\FD|BR|bancoReg~1483\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1483_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1480_combout\))) # (!\FD|ROM|memROM~65_combout\ & 
-- (\FD|BR|bancoReg~1482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1482_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~1480_combout\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1483_combout\);

-- Location: FF_X53_Y43_N27
\FD|BR|bancoReg~253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~253_q\);

-- Location: FF_X54_Y43_N7
\FD|BR|bancoReg~381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~381_q\);

-- Location: FF_X54_Y43_N25
\FD|BR|bancoReg~509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~509_q\);

-- Location: LCCOMB_X54_Y43_N24
\FD|BR|bancoReg~1484\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1484_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|BR|bancoReg~509_q\) # (\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~381_q\ & ((!\FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~381_q\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~509_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1484_combout\);

-- Location: FF_X53_Y43_N21
\FD|BR|bancoReg~125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~125_q\);

-- Location: LCCOMB_X53_Y43_N20
\FD|BR|bancoReg~1485\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1485_combout\ = (\FD|BR|bancoReg~1484_combout\ & ((\FD|BR|bancoReg~253_q\) # ((!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1484_combout\ & (((\FD|BR|bancoReg~125_q\ & \FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~253_q\,
	datab => \FD|BR|bancoReg~1484_combout\,
	datac => \FD|BR|bancoReg~125_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1485_combout\);

-- Location: LCCOMB_X54_Y49_N18
\FD|BR|bancoReg~541feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~541feeder_combout\ = \FD|mux_lui|saida[23]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[23]~31_combout\,
	combout => \FD|BR|bancoReg~541feeder_combout\);

-- Location: FF_X54_Y49_N19
\FD|BR|bancoReg~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~541feeder_combout\,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~541_q\);

-- Location: FF_X57_Y46_N25
\FD|BR|bancoReg~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~285_q\);

-- Location: FF_X56_Y46_N23
\FD|BR|bancoReg~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~413_q\);

-- Location: FF_X57_Y46_N3
\FD|BR|bancoReg~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~157_q\);

-- Location: LCCOMB_X57_Y46_N2
\FD|BR|bancoReg~1477\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1477_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~157_q\))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~413_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~413_q\,
	datac => \FD|BR|bancoReg~157_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1477_combout\);

-- Location: LCCOMB_X57_Y46_N24
\FD|BR|bancoReg~1478\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1478_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1477_combout\ & ((\FD|BR|bancoReg~285_q\))) # (!\FD|BR|bancoReg~1477_combout\ & (\FD|BR|bancoReg~541_q\)))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~541_q\,
	datac => \FD|BR|bancoReg~285_q\,
	datad => \FD|BR|bancoReg~1477_combout\,
	combout => \FD|BR|bancoReg~1478_combout\);

-- Location: LCCOMB_X56_Y47_N2
\FD|BR|bancoReg~1486\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1486_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1483_combout\ & (\FD|BR|bancoReg~1485_combout\)) # (!\FD|BR|bancoReg~1483_combout\ & ((\FD|BR|bancoReg~1478_combout\))))) # (!\FD|ROM|memROM~64_combout\ & 
-- (\FD|BR|bancoReg~1483_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1483_combout\,
	datac => \FD|BR|bancoReg~1485_combout\,
	datad => \FD|BR|bancoReg~1478_combout\,
	combout => \FD|BR|bancoReg~1486_combout\);

-- Location: LCCOMB_X56_Y47_N20
\FD|mux_Banco_Ula|saida[23]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[23]~12_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|extensor|estendeSinal_OUT\(16))))) # (!\UC|pontosDeControle~92_combout\ & (\FD|BR|bancoReg~1486_combout\ & (!\FD|BR|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~92_combout\,
	datab => \FD|BR|bancoReg~1486_combout\,
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|extensor|estendeSinal_OUT\(16),
	combout => \FD|mux_Banco_Ula|saida[23]~12_combout\);

-- Location: LCCOMB_X48_Y42_N14
\FD|ULA|Add1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~46_combout\ = (\FD|BR|saidaA[23]~22_combout\ & ((\FD|mux_Banco_Ula|saida[23]~12_combout\ & (!\FD|ULA|Add1~45\)) # (!\FD|mux_Banco_Ula|saida[23]~12_combout\ & (\FD|ULA|Add1~45\ & VCC)))) # (!\FD|BR|saidaA[23]~22_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[23]~12_combout\ & ((\FD|ULA|Add1~45\) # (GND))) # (!\FD|mux_Banco_Ula|saida[23]~12_combout\ & (!\FD|ULA|Add1~45\))))
-- \FD|ULA|Add1~47\ = CARRY((\FD|BR|saidaA[23]~22_combout\ & (\FD|mux_Banco_Ula|saida[23]~12_combout\ & !\FD|ULA|Add1~45\)) # (!\FD|BR|saidaA[23]~22_combout\ & ((\FD|mux_Banco_Ula|saida[23]~12_combout\) # (!\FD|ULA|Add1~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[23]~22_combout\,
	datab => \FD|mux_Banco_Ula|saida[23]~12_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~45\,
	combout => \FD|ULA|Add1~46_combout\,
	cout => \FD|ULA|Add1~47\);

-- Location: LCCOMB_X49_Y41_N14
\FD|ULA|soma[23]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[23]~46_combout\ = (\FD|BR|saidaA[23]~22_combout\ & ((\FD|mux_Banco_Ula|saida[23]~12_combout\ & (\FD|ULA|soma[22]~45\ & VCC)) # (!\FD|mux_Banco_Ula|saida[23]~12_combout\ & (!\FD|ULA|soma[22]~45\)))) # (!\FD|BR|saidaA[23]~22_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[23]~12_combout\ & (!\FD|ULA|soma[22]~45\)) # (!\FD|mux_Banco_Ula|saida[23]~12_combout\ & ((\FD|ULA|soma[22]~45\) # (GND)))))
-- \FD|ULA|soma[23]~47\ = CARRY((\FD|BR|saidaA[23]~22_combout\ & (!\FD|mux_Banco_Ula|saida[23]~12_combout\ & !\FD|ULA|soma[22]~45\)) # (!\FD|BR|saidaA[23]~22_combout\ & ((!\FD|ULA|soma[22]~45\) # (!\FD|mux_Banco_Ula|saida[23]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[23]~22_combout\,
	datab => \FD|mux_Banco_Ula|saida[23]~12_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[22]~45\,
	combout => \FD|ULA|soma[23]~46_combout\,
	cout => \FD|ULA|soma[23]~47\);

-- Location: LCCOMB_X48_Y44_N4
\FD|ULA|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux8~2_combout\ = (\FD|ULA|soma[23]~46_combout\ & !\FD|UCULA|Mux11~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|ULA|soma[23]~46_combout\,
	datad => \FD|UCULA|Mux11~11_combout\,
	combout => \FD|ULA|Mux8~2_combout\);

-- Location: LCCOMB_X48_Y44_N6
\FD|ULA|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux8~3_combout\ = (\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~46_combout\ & ((\FD|ULA|Mux12~2_combout\)))) # (!\FD|ULA|Mux12~3_combout\ & (((\FD|ULA|Mux8~2_combout\) # (!\FD|ULA|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~46_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Mux8~2_combout\,
	datad => \FD|ULA|Mux12~2_combout\,
	combout => \FD|ULA|Mux8~3_combout\);

-- Location: LCCOMB_X48_Y44_N8
\FD|ULA|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux8~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|mux_Banco_Ula|saida[23]~12_combout\ & ((\FD|BR|saidaA[23]~22_combout\) # (!\FD|ULA|Mux8~3_combout\))) # (!\FD|mux_Banco_Ula|saida[23]~12_combout\ & (\FD|BR|saidaA[23]~22_combout\ & 
-- !\FD|ULA|Mux8~3_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[23]~12_combout\,
	datab => \FD|BR|saidaA[23]~22_combout\,
	datac => \FD|ULA|Mux12~4_combout\,
	datad => \FD|ULA|Mux8~3_combout\,
	combout => \FD|ULA|Mux8~4_combout\);

-- Location: LCCOMB_X50_Y44_N30
\FD|ULA|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux8~5_combout\ = (\FD|ULA|Mux8~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux8~4_combout\,
	datab => \UC|pontosDeControle[15]~88_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux8~5_combout\);

-- Location: LCCOMB_X52_Y42_N10
\FD|mux_lui|saida[23]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[23]~30_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & (\FD|Somador|saida[23]~42_combout\)) # (!\UC|pontosDeControle[7]~96_combout\ & ((\FD|ULA|Mux8~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \UC|Equal1~12_combout\,
	datac => \FD|Somador|saida[23]~42_combout\,
	datad => \FD|ULA|Mux8~5_combout\,
	combout => \FD|mux_lui|saida[23]~30_combout\);

-- Location: LCCOMB_X52_Y42_N4
\FD|mux_lui|saida[23]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[23]~31_combout\ = (\FD|mux_lui|saida[23]~30_combout\) # ((\UC|Equal1~12_combout\ & \FD|ROM|memROM~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|Equal1~12_combout\,
	datac => \FD|ROM|memROM~67_combout\,
	datad => \FD|mux_lui|saida[23]~30_combout\,
	combout => \FD|mux_lui|saida[23]~31_combout\);

-- Location: FF_X47_Y46_N7
\FD|BR|bancoReg~637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~637_q\);

-- Location: FF_X52_Y48_N25
\FD|BR|bancoReg~765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~765_q\);

-- Location: LCCOMB_X47_Y46_N6
\FD|BR|bancoReg~1457\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1457_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~765_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~637_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~637_q\,
	datad => \FD|BR|bancoReg~765_q\,
	combout => \FD|BR|bancoReg~1457_combout\);

-- Location: FF_X46_Y48_N15
\FD|BR|bancoReg~1021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1021_q\);

-- Location: FF_X48_Y51_N9
\FD|BR|bancoReg~893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~893_q\);

-- Location: LCCOMB_X46_Y48_N14
\FD|BR|bancoReg~1458\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1458_combout\ = (\FD|BR|bancoReg~1457_combout\ & (((\FD|BR|bancoReg~1021_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1457_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~893_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1457_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1021_q\,
	datad => \FD|BR|bancoReg~893_q\,
	combout => \FD|BR|bancoReg~1458_combout\);

-- Location: FF_X50_Y50_N29
\FD|BR|bancoReg~925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~925_q\);

-- Location: FF_X50_Y50_N23
\FD|BR|bancoReg~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1053_q\);

-- Location: FF_X50_Y51_N3
\FD|BR|bancoReg~669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~669_q\);

-- Location: FF_X50_Y51_N17
\FD|BR|bancoReg~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~797_q\);

-- Location: LCCOMB_X50_Y51_N2
\FD|BR|bancoReg~1464\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1464_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\) # ((\FD|BR|bancoReg~797_q\)))) # (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~669_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~669_q\,
	datad => \FD|BR|bancoReg~797_q\,
	combout => \FD|BR|bancoReg~1464_combout\);

-- Location: LCCOMB_X50_Y50_N22
\FD|BR|bancoReg~1465\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1465_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1464_combout\ & ((\FD|BR|bancoReg~1053_q\))) # (!\FD|BR|bancoReg~1464_combout\ & (\FD|BR|bancoReg~925_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~925_q\,
	datac => \FD|BR|bancoReg~1053_q\,
	datad => \FD|BR|bancoReg~1464_combout\,
	combout => \FD|BR|bancoReg~1465_combout\);

-- Location: FF_X49_Y47_N7
\FD|BR|bancoReg~701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~701_q\);

-- Location: FF_X49_Y47_N9
\FD|BR|bancoReg~957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~957_q\);

-- Location: FF_X50_Y47_N15
\FD|BR|bancoReg~829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~829_q\);

-- Location: FF_X50_Y47_N25
\FD|BR|bancoReg~573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~573_q\);

-- Location: LCCOMB_X50_Y47_N24
\FD|BR|bancoReg~1459\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1459_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~829_q\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~573_q\ & !\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~829_q\,
	datac => \FD|BR|bancoReg~573_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1459_combout\);

-- Location: LCCOMB_X49_Y47_N8
\FD|BR|bancoReg~1460\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1460_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1459_combout\ & ((\FD|BR|bancoReg~957_q\))) # (!\FD|BR|bancoReg~1459_combout\ & (\FD|BR|bancoReg~701_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~701_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~957_q\,
	datad => \FD|BR|bancoReg~1459_combout\,
	combout => \FD|BR|bancoReg~1460_combout\);

-- Location: LCCOMB_X46_Y43_N28
\FD|BR|bancoReg~733feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~733feeder_combout\ = \FD|mux_lui|saida[23]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[23]~31_combout\,
	combout => \FD|BR|bancoReg~733feeder_combout\);

-- Location: FF_X46_Y43_N29
\FD|BR|bancoReg~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~733feeder_combout\,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~733_q\);

-- Location: FF_X45_Y46_N27
\FD|BR|bancoReg~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~989_q\);

-- Location: FF_X45_Y46_N17
\FD|BR|bancoReg~605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[23]~31_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~605_q\);

-- Location: LCCOMB_X43_Y46_N20
\FD|BR|bancoReg~861feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~861feeder_combout\ = \FD|mux_lui|saida[23]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[23]~31_combout\,
	combout => \FD|BR|bancoReg~861feeder_combout\);

-- Location: FF_X43_Y46_N21
\FD|BR|bancoReg~861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~861feeder_combout\,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~861_q\);

-- Location: LCCOMB_X45_Y46_N16
\FD|BR|bancoReg~1461\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1461_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~861_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~605_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~605_q\,
	datad => \FD|BR|bancoReg~861_q\,
	combout => \FD|BR|bancoReg~1461_combout\);

-- Location: LCCOMB_X45_Y46_N26
\FD|BR|bancoReg~1462\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1462_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1461_combout\ & ((\FD|BR|bancoReg~989_q\))) # (!\FD|BR|bancoReg~1461_combout\ & (\FD|BR|bancoReg~733_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~733_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~989_q\,
	datad => \FD|BR|bancoReg~1461_combout\,
	combout => \FD|BR|bancoReg~1462_combout\);

-- Location: LCCOMB_X55_Y49_N24
\FD|BR|bancoReg~1463\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1463_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1462_combout\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1460_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1460_combout\,
	datab => \FD|BR|bancoReg~1462_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1463_combout\);

-- Location: LCCOMB_X55_Y49_N10
\FD|BR|bancoReg~1466\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1466_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1463_combout\ & ((\FD|BR|bancoReg~1465_combout\))) # (!\FD|BR|bancoReg~1463_combout\ & (\FD|BR|bancoReg~1458_combout\)))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1458_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1465_combout\,
	datad => \FD|BR|bancoReg~1463_combout\,
	combout => \FD|BR|bancoReg~1466_combout\);

-- Location: LCCOMB_X55_Y48_N0
\FD|BR|bancoReg~1469\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1469_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~221_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~189_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|BR|bancoReg~189_q\,
	datac => \FD|BR|bancoReg~221_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1469_combout\);

-- Location: LCCOMB_X55_Y48_N2
\FD|BR|bancoReg~1470\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1470_combout\ = (\FD|BR|bancoReg~1469_combout\ & ((\FD|BR|bancoReg~285_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1469_combout\,
	datad => \FD|BR|bancoReg~285_q\,
	combout => \FD|BR|bancoReg~1470_combout\);

-- Location: LCCOMB_X53_Y50_N10
\FD|BR|bancoReg~1471\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1471_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~93_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~61_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~93_q\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~61_q\,
	combout => \FD|BR|bancoReg~1471_combout\);

-- Location: LCCOMB_X55_Y49_N4
\FD|BR|bancoReg~1472\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1472_combout\ = (\FD|BR|bancoReg~1471_combout\ & ((\FD|BR|bancoReg~157_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1471_combout\,
	datad => \FD|BR|bancoReg~157_q\,
	combout => \FD|BR|bancoReg~1472_combout\);

-- Location: LCCOMB_X55_Y49_N30
\FD|BR|bancoReg~1473\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1473_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1470_combout\)) # (!\FD|ROM|memROM~32_combout\ & 
-- ((\FD|BR|bancoReg~1472_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1470_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1472_combout\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1473_combout\);

-- Location: LCCOMB_X53_Y50_N30
\FD|BR|bancoReg~1467\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1467_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~349_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~317_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~349_q\,
	datad => \FD|BR|bancoReg~317_q\,
	combout => \FD|BR|bancoReg~1467_combout\);

-- Location: LCCOMB_X56_Y46_N22
\FD|BR|bancoReg~1468\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1468_combout\ = (\FD|BR|bancoReg~1467_combout\ & ((\FD|BR|bancoReg~413_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~413_q\,
	datad => \FD|BR|bancoReg~1467_combout\,
	combout => \FD|BR|bancoReg~1468_combout\);

-- Location: LCCOMB_X55_Y49_N0
\FD|BR|bancoReg~1474\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1474_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~477_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~445_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~445_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~477_q\,
	combout => \FD|BR|bancoReg~1474_combout\);

-- Location: LCCOMB_X55_Y49_N2
\FD|BR|bancoReg~1475\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1475_combout\ = (\FD|BR|bancoReg~1474_combout\ & ((\FD|BR|bancoReg~541_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~541_q\,
	datac => \FD|BR|bancoReg~1474_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1475_combout\);

-- Location: LCCOMB_X55_Y49_N28
\FD|BR|bancoReg~1476\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1476_combout\ = (\FD|BR|bancoReg~1473_combout\ & (((\FD|BR|bancoReg~1475_combout\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1473_combout\ & (\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~1468_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1473_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1468_combout\,
	datad => \FD|BR|bancoReg~1475_combout\,
	combout => \FD|BR|bancoReg~1476_combout\);

-- Location: LCCOMB_X55_Y49_N22
\FD|BR|saidaA[23]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[23]~22_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1466_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1476_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1466_combout\,
	datab => \FD|BR|Equal0~0_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1476_combout\,
	combout => \FD|BR|saidaA[23]~22_combout\);

-- Location: LCCOMB_X48_Y42_N16
\FD|ULA|Add1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~48_combout\ = ((\FD|BR|saidaA[24]~21_combout\ $ (\FD|mux_Banco_Ula|saida[24]~11_combout\ $ (\FD|ULA|Add1~47\)))) # (GND)
-- \FD|ULA|Add1~49\ = CARRY((\FD|BR|saidaA[24]~21_combout\ & ((!\FD|ULA|Add1~47\) # (!\FD|mux_Banco_Ula|saida[24]~11_combout\))) # (!\FD|BR|saidaA[24]~21_combout\ & (!\FD|mux_Banco_Ula|saida[24]~11_combout\ & !\FD|ULA|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[24]~21_combout\,
	datab => \FD|mux_Banco_Ula|saida[24]~11_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~47\,
	combout => \FD|ULA|Add1~48_combout\,
	cout => \FD|ULA|Add1~49\);

-- Location: LCCOMB_X49_Y41_N16
\FD|ULA|soma[24]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[24]~48_combout\ = ((\FD|BR|saidaA[24]~21_combout\ $ (\FD|mux_Banco_Ula|saida[24]~11_combout\ $ (!\FD|ULA|soma[23]~47\)))) # (GND)
-- \FD|ULA|soma[24]~49\ = CARRY((\FD|BR|saidaA[24]~21_combout\ & ((\FD|mux_Banco_Ula|saida[24]~11_combout\) # (!\FD|ULA|soma[23]~47\))) # (!\FD|BR|saidaA[24]~21_combout\ & (\FD|mux_Banco_Ula|saida[24]~11_combout\ & !\FD|ULA|soma[23]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[24]~21_combout\,
	datab => \FD|mux_Banco_Ula|saida[24]~11_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[23]~47\,
	combout => \FD|ULA|soma[24]~48_combout\,
	cout => \FD|ULA|soma[24]~49\);

-- Location: LCCOMB_X48_Y44_N26
\FD|ULA|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux7~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[24]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[24]~48_combout\,
	combout => \FD|ULA|Mux7~2_combout\);

-- Location: LCCOMB_X48_Y44_N28
\FD|ULA|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux7~3_combout\ = (\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~48_combout\ & ((\FD|ULA|Mux12~2_combout\)))) # (!\FD|ULA|Mux12~3_combout\ & (((\FD|ULA|Mux7~2_combout\) # (!\FD|ULA|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~48_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Mux7~2_combout\,
	datad => \FD|ULA|Mux12~2_combout\,
	combout => \FD|ULA|Mux7~3_combout\);

-- Location: LCCOMB_X48_Y44_N14
\FD|ULA|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux7~4_combout\ = (\FD|ULA|Mux7~3_combout\ & (((\FD|mux_Banco_Ula|saida[24]~11_combout\ & \FD|BR|saidaA[24]~21_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux7~3_combout\ & (\FD|ULA|Mux12~4_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[24]~11_combout\) # (\FD|BR|saidaA[24]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[24]~11_combout\,
	datab => \FD|ULA|Mux7~3_combout\,
	datac => \FD|ULA|Mux12~4_combout\,
	datad => \FD|BR|saidaA[24]~21_combout\,
	combout => \FD|ULA|Mux7~4_combout\);

-- Location: LCCOMB_X50_Y44_N0
\FD|ULA|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux7~5_combout\ = (\FD|ULA|Mux7~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|Mux8~8_combout\,
	datab => \UC|pontosDeControle[15]~88_combout\,
	datac => \FD|ULA|Mux7~4_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux7~5_combout\);

-- Location: LCCOMB_X54_Y40_N14
\FD|Somador_imediato|saida[24]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[24]~44_combout\ = ((\FD|extensor|estendeSinal_OUT\(16) $ (\FD|Somador|saida[24]~44_combout\ $ (!\FD|Somador_imediato|saida[23]~43\)))) # (GND)
-- \FD|Somador_imediato|saida[24]~45\ = CARRY((\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador|saida[24]~44_combout\) # (!\FD|Somador_imediato|saida[23]~43\))) # (!\FD|extensor|estendeSinal_OUT\(16) & (\FD|Somador|saida[24]~44_combout\ & 
-- !\FD|Somador_imediato|saida[23]~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|extensor|estendeSinal_OUT\(16),
	datab => \FD|Somador|saida[24]~44_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[23]~43\,
	combout => \FD|Somador_imediato|saida[24]~44_combout\,
	cout => \FD|Somador_imediato|saida[24]~45\);

-- Location: LCCOMB_X52_Y42_N22
\FD|Somador_imediato|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~22_combout\ = (\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[24]~44_combout\))) # (!\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|saida[24]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|Somador_imediato|saida[24]~44_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \FD|Somador|saida[24]~44_combout\,
	combout => \FD|Somador_imediato|Add0~22_combout\);

-- Location: LCCOMB_X52_Y49_N20
\FD|mux_jump2|saida[24]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[24]~45_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~33_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \UC|pontosDeControle[0]~89_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|Somador_imediato|Add0~22_combout\,
	combout => \FD|mux_jump2|saida[24]~45_combout\);

-- Location: LCCOMB_X52_Y49_N22
\FD|mux_jump2|saida[24]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[24]~46_combout\ = (\FD|mux_jump2|saida[24]~45_combout\) # ((\FD|BR|saidaA[24]~21_combout\ & \UC|pontosDeControle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|saidaA[24]~21_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|mux_jump2|saida[24]~45_combout\,
	combout => \FD|mux_jump2|saida[24]~46_combout\);

-- Location: FF_X52_Y49_N23
\FD|PC|data_s[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[24]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(24));

-- Location: LCCOMB_X53_Y40_N14
\FD|Somador|saida[24]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[24]~44_combout\ = (\FD|PC|data_s\(24) & (\FD|Somador|saida[23]~43\ $ (GND))) # (!\FD|PC|data_s\(24) & (!\FD|Somador|saida[23]~43\ & VCC))
-- \FD|Somador|saida[24]~45\ = CARRY((\FD|PC|data_s\(24) & !\FD|Somador|saida[23]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(24),
	datad => VCC,
	cin => \FD|Somador|saida[23]~43\,
	combout => \FD|Somador|saida[24]~44_combout\,
	cout => \FD|Somador|saida[24]~45\);

-- Location: LCCOMB_X52_Y42_N14
\FD|mux_lui|saida[24]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[24]~32_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[24]~44_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \FD|ULA|Mux7~5_combout\,
	datac => \UC|Equal1~12_combout\,
	datad => \FD|Somador|saida[24]~44_combout\,
	combout => \FD|mux_lui|saida[24]~32_combout\);

-- Location: LCCOMB_X52_Y42_N18
\FD|mux_lui|saida[24]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[24]~33_combout\ = (\FD|mux_lui|saida[24]~32_combout\) # ((\FD|ROM|memROM~67_combout\ & \UC|Equal1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~67_combout\,
	datab => \FD|mux_lui|saida[24]~32_combout\,
	datac => \UC|Equal1~12_combout\,
	combout => \FD|mux_lui|saida[24]~33_combout\);

-- Location: FF_X50_Y51_N29
\FD|BR|bancoReg~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~798_q\);

-- Location: FF_X50_Y51_N7
\FD|BR|bancoReg~670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~670_q\);

-- Location: FF_X49_Y51_N15
\FD|BR|bancoReg~926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~926_q\);

-- Location: LCCOMB_X50_Y51_N6
\FD|BR|bancoReg~1434\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1434_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~926_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~670_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~670_q\,
	datad => \FD|BR|bancoReg~926_q\,
	combout => \FD|BR|bancoReg~1434_combout\);

-- Location: FF_X52_Y49_N27
\FD|BR|bancoReg~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1054_q\);

-- Location: LCCOMB_X52_Y49_N26
\FD|BR|bancoReg~1435\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1435_combout\ = (\FD|BR|bancoReg~1434_combout\ & (((\FD|BR|bancoReg~1054_q\) # (!\FD|ROM|memROM~32_combout\)))) # (!\FD|BR|bancoReg~1434_combout\ & (\FD|BR|bancoReg~798_q\ & ((\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~798_q\,
	datab => \FD|BR|bancoReg~1434_combout\,
	datac => \FD|BR|bancoReg~1054_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1435_combout\);

-- Location: FF_X48_Y48_N1
\FD|BR|bancoReg~766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~766_q\);

-- Location: FF_X48_Y48_N19
\FD|BR|bancoReg~1022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1022_q\);

-- Location: FF_X48_Y51_N15
\FD|BR|bancoReg~638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~638_q\);

-- Location: FF_X48_Y51_N29
\FD|BR|bancoReg~894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~894_q\);

-- Location: LCCOMB_X48_Y51_N14
\FD|BR|bancoReg~1427\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1427_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~894_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~638_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~638_q\,
	datad => \FD|BR|bancoReg~894_q\,
	combout => \FD|BR|bancoReg~1427_combout\);

-- Location: LCCOMB_X48_Y48_N18
\FD|BR|bancoReg~1428\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1428_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1427_combout\ & ((\FD|BR|bancoReg~1022_q\))) # (!\FD|BR|bancoReg~1427_combout\ & (\FD|BR|bancoReg~766_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1427_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~766_q\,
	datac => \FD|BR|bancoReg~1022_q\,
	datad => \FD|BR|bancoReg~1427_combout\,
	combout => \FD|BR|bancoReg~1428_combout\);

-- Location: FF_X43_Y46_N11
\FD|BR|bancoReg~862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~862_q\);

-- Location: FF_X45_Y46_N15
\FD|BR|bancoReg~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~990_q\);

-- Location: FF_X45_Y46_N21
\FD|BR|bancoReg~606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~606_q\);

-- Location: FF_X43_Y49_N29
\FD|BR|bancoReg~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~734_q\);

-- Location: LCCOMB_X45_Y46_N20
\FD|BR|bancoReg~1431\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1431_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~734_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~606_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~606_q\,
	datad => \FD|BR|bancoReg~734_q\,
	combout => \FD|BR|bancoReg~1431_combout\);

-- Location: LCCOMB_X45_Y46_N14
\FD|BR|bancoReg~1432\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1432_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1431_combout\ & ((\FD|BR|bancoReg~990_q\))) # (!\FD|BR|bancoReg~1431_combout\ & (\FD|BR|bancoReg~862_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~862_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~990_q\,
	datad => \FD|BR|bancoReg~1431_combout\,
	combout => \FD|BR|bancoReg~1432_combout\);

-- Location: FF_X43_Y47_N5
\FD|BR|bancoReg~574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~574_q\);

-- Location: FF_X48_Y47_N11
\FD|BR|bancoReg~702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~702_q\);

-- Location: LCCOMB_X43_Y47_N4
\FD|BR|bancoReg~1429\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1429_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~702_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~574_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~574_q\,
	datad => \FD|BR|bancoReg~702_q\,
	combout => \FD|BR|bancoReg~1429_combout\);

-- Location: FF_X49_Y47_N29
\FD|BR|bancoReg~958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[24]~33_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~958_q\);

-- Location: LCCOMB_X50_Y47_N4
\FD|BR|bancoReg~830feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~830feeder_combout\ = \FD|mux_lui|saida[24]~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[24]~33_combout\,
	combout => \FD|BR|bancoReg~830feeder_combout\);

-- Location: FF_X50_Y47_N5
\FD|BR|bancoReg~830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~830feeder_combout\,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~830_q\);

-- Location: LCCOMB_X49_Y47_N28
\FD|BR|bancoReg~1430\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1430_combout\ = (\FD|BR|bancoReg~1429_combout\ & (((\FD|BR|bancoReg~958_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1429_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~830_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1429_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~958_q\,
	datad => \FD|BR|bancoReg~830_q\,
	combout => \FD|BR|bancoReg~1430_combout\);

-- Location: LCCOMB_X52_Y49_N0
\FD|BR|bancoReg~1433\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1433_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1432_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1432_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~1430_combout\,
	combout => \FD|BR|bancoReg~1433_combout\);

-- Location: LCCOMB_X52_Y49_N12
\FD|BR|bancoReg~1436\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1436_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1433_combout\ & (\FD|BR|bancoReg~1435_combout\)) # (!\FD|BR|bancoReg~1433_combout\ & ((\FD|BR|bancoReg~1428_combout\))))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1433_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1435_combout\,
	datab => \FD|BR|bancoReg~1428_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1433_combout\,
	combout => \FD|BR|bancoReg~1436_combout\);

-- Location: LCCOMB_X55_Y48_N30
\FD|BR|bancoReg~1437\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1437_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~222_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~190_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~222_q\,
	datad => \FD|BR|bancoReg~190_q\,
	combout => \FD|BR|bancoReg~1437_combout\);

-- Location: LCCOMB_X52_Y49_N6
\FD|BR|bancoReg~1438\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1438_combout\ = (\FD|BR|bancoReg~1437_combout\ & ((\FD|BR|bancoReg~286_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~286_q\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1437_combout\,
	combout => \FD|BR|bancoReg~1438_combout\);

-- Location: LCCOMB_X56_Y46_N20
\FD|BR|bancoReg~1444\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1444_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~478_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~446_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~478_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~446_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1444_combout\);

-- Location: LCCOMB_X52_Y49_N2
\FD|BR|bancoReg~1445\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1445_combout\ = (\FD|BR|bancoReg~1444_combout\ & ((\FD|BR|bancoReg~542_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~542_q\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1444_combout\,
	combout => \FD|BR|bancoReg~1445_combout\);

-- Location: LCCOMB_X53_Y45_N22
\FD|BR|bancoReg~1441\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1441_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~94_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~62_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~62_q\,
	datad => \FD|BR|bancoReg~94_q\,
	combout => \FD|BR|bancoReg~1441_combout\);

-- Location: LCCOMB_X52_Y45_N8
\FD|BR|bancoReg~1442\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1442_combout\ = (\FD|BR|bancoReg~1441_combout\ & ((\FD|BR|bancoReg~158_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~158_q\,
	datad => \FD|BR|bancoReg~1441_combout\,
	combout => \FD|BR|bancoReg~1442_combout\);

-- Location: LCCOMB_X55_Y49_N20
\FD|BR|bancoReg~1439\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1439_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~350_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~318_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|BR|bancoReg~350_q\,
	datac => \FD|BR|bancoReg~318_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1439_combout\);

-- Location: LCCOMB_X56_Y46_N2
\FD|BR|bancoReg~1440\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1440_combout\ = (\FD|BR|bancoReg~1439_combout\ & ((\FD|BR|bancoReg~414_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~414_q\,
	datad => \FD|BR|bancoReg~1439_combout\,
	combout => \FD|BR|bancoReg~1440_combout\);

-- Location: LCCOMB_X52_Y49_N24
\FD|BR|bancoReg~1443\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1443_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1440_combout\))) # (!\FD|ROM|memROM~30_combout\ & 
-- (\FD|BR|bancoReg~1442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1442_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|BR|bancoReg~1440_combout\,
	combout => \FD|BR|bancoReg~1443_combout\);

-- Location: LCCOMB_X52_Y49_N28
\FD|BR|bancoReg~1446\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1446_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1443_combout\ & ((\FD|BR|bancoReg~1445_combout\))) # (!\FD|BR|bancoReg~1443_combout\ & (\FD|BR|bancoReg~1438_combout\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1443_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1438_combout\,
	datab => \FD|BR|bancoReg~1445_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~1443_combout\,
	combout => \FD|BR|bancoReg~1446_combout\);

-- Location: LCCOMB_X52_Y49_N14
\FD|BR|saidaA[24]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[24]~21_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1436_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1446_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1436_combout\,
	datab => \FD|BR|bancoReg~1446_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|Equal0~0_combout\,
	combout => \FD|BR|saidaA[24]~21_combout\);

-- Location: LCCOMB_X49_Y41_N18
\FD|ULA|soma[25]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[25]~50_combout\ = (\FD|BR|saidaA[25]~20_combout\ & ((\FD|mux_Banco_Ula|saida[25]~10_combout\ & (\FD|ULA|soma[24]~49\ & VCC)) # (!\FD|mux_Banco_Ula|saida[25]~10_combout\ & (!\FD|ULA|soma[24]~49\)))) # (!\FD|BR|saidaA[25]~20_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[25]~10_combout\ & (!\FD|ULA|soma[24]~49\)) # (!\FD|mux_Banco_Ula|saida[25]~10_combout\ & ((\FD|ULA|soma[24]~49\) # (GND)))))
-- \FD|ULA|soma[25]~51\ = CARRY((\FD|BR|saidaA[25]~20_combout\ & (!\FD|mux_Banco_Ula|saida[25]~10_combout\ & !\FD|ULA|soma[24]~49\)) # (!\FD|BR|saidaA[25]~20_combout\ & ((!\FD|ULA|soma[24]~49\) # (!\FD|mux_Banco_Ula|saida[25]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[25]~20_combout\,
	datab => \FD|mux_Banco_Ula|saida[25]~10_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[24]~49\,
	combout => \FD|ULA|soma[25]~50_combout\,
	cout => \FD|ULA|soma[25]~51\);

-- Location: LCCOMB_X48_Y44_N10
\FD|ULA|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux6~2_combout\ = (\FD|ULA|soma[25]~50_combout\ & !\FD|UCULA|Mux11~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|ULA|soma[25]~50_combout\,
	datad => \FD|UCULA|Mux11~11_combout\,
	combout => \FD|ULA|Mux6~2_combout\);

-- Location: LCCOMB_X48_Y42_N18
\FD|ULA|Add1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~50_combout\ = (\FD|mux_Banco_Ula|saida[25]~10_combout\ & ((\FD|BR|saidaA[25]~20_combout\ & (!\FD|ULA|Add1~49\)) # (!\FD|BR|saidaA[25]~20_combout\ & ((\FD|ULA|Add1~49\) # (GND))))) # (!\FD|mux_Banco_Ula|saida[25]~10_combout\ & 
-- ((\FD|BR|saidaA[25]~20_combout\ & (\FD|ULA|Add1~49\ & VCC)) # (!\FD|BR|saidaA[25]~20_combout\ & (!\FD|ULA|Add1~49\))))
-- \FD|ULA|Add1~51\ = CARRY((\FD|mux_Banco_Ula|saida[25]~10_combout\ & ((!\FD|ULA|Add1~49\) # (!\FD|BR|saidaA[25]~20_combout\))) # (!\FD|mux_Banco_Ula|saida[25]~10_combout\ & (!\FD|BR|saidaA[25]~20_combout\ & !\FD|ULA|Add1~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[25]~10_combout\,
	datab => \FD|BR|saidaA[25]~20_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~49\,
	combout => \FD|ULA|Add1~50_combout\,
	cout => \FD|ULA|Add1~51\);

-- Location: LCCOMB_X48_Y44_N20
\FD|ULA|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux6~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Add1~50_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Mux6~2_combout\)))) # (!\FD|ULA|Mux12~2_combout\ & (((!\FD|ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux6~2_combout\,
	datab => \FD|ULA|Mux12~2_combout\,
	datac => \FD|ULA|Mux12~3_combout\,
	datad => \FD|ULA|Add1~50_combout\,
	combout => \FD|ULA|Mux6~3_combout\);

-- Location: LCCOMB_X48_Y44_N22
\FD|ULA|Mux6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux6~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|mux_Banco_Ula|saida[25]~10_combout\ & ((\FD|BR|saidaA[25]~20_combout\) # (!\FD|ULA|Mux6~3_combout\))) # (!\FD|mux_Banco_Ula|saida[25]~10_combout\ & (\FD|BR|saidaA[25]~20_combout\ & 
-- !\FD|ULA|Mux6~3_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[25]~10_combout\,
	datab => \FD|BR|saidaA[25]~20_combout\,
	datac => \FD|ULA|Mux12~4_combout\,
	datad => \FD|ULA|Mux6~3_combout\,
	combout => \FD|ULA|Mux6~4_combout\);

-- Location: LCCOMB_X50_Y44_N2
\FD|ULA|Mux6~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux6~5_combout\ = (\FD|ULA|Mux6~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux6~4_combout\,
	datab => \UC|pontosDeControle[15]~88_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux6~5_combout\);

-- Location: LCCOMB_X54_Y40_N16
\FD|Somador_imediato|saida[25]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[25]~46_combout\ = (\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador|saida[25]~46_combout\ & (\FD|Somador_imediato|saida[24]~45\ & VCC)) # (!\FD|Somador|saida[25]~46_combout\ & (!\FD|Somador_imediato|saida[24]~45\)))) # 
-- (!\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador|saida[25]~46_combout\ & (!\FD|Somador_imediato|saida[24]~45\)) # (!\FD|Somador|saida[25]~46_combout\ & ((\FD|Somador_imediato|saida[24]~45\) # (GND)))))
-- \FD|Somador_imediato|saida[25]~47\ = CARRY((\FD|extensor|estendeSinal_OUT\(16) & (!\FD|Somador|saida[25]~46_combout\ & !\FD|Somador_imediato|saida[24]~45\)) # (!\FD|extensor|estendeSinal_OUT\(16) & ((!\FD|Somador_imediato|saida[24]~45\) # 
-- (!\FD|Somador|saida[25]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|extensor|estendeSinal_OUT\(16),
	datab => \FD|Somador|saida[25]~46_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[24]~45\,
	combout => \FD|Somador_imediato|saida[25]~46_combout\,
	cout => \FD|Somador_imediato|saida[25]~47\);

-- Location: LCCOMB_X52_Y40_N12
\FD|Somador_imediato|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~23_combout\ = (\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[25]~46_combout\))) # (!\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|saida[25]~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~combout\,
	datab => \FD|Somador_imediato|saida[25]~46_combout\,
	datad => \FD|Somador|saida[25]~46_combout\,
	combout => \FD|Somador_imediato|Add0~23_combout\);

-- Location: LCCOMB_X55_Y42_N4
\FD|mux_jump2|saida[25]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[25]~47_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~23_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|Somador_imediato|Add0~23_combout\,
	combout => \FD|mux_jump2|saida[25]~47_combout\);

-- Location: LCCOMB_X48_Y44_N0
\FD|mux_jump2|saida[25]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[25]~48_combout\ = (\FD|mux_jump2|saida[25]~47_combout\) # ((\FD|BR|saidaA[25]~20_combout\ & \UC|pontosDeControle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|saidaA[25]~20_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|mux_jump2|saida[25]~47_combout\,
	combout => \FD|mux_jump2|saida[25]~48_combout\);

-- Location: FF_X48_Y44_N1
\FD|PC|data_s[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[25]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(25));

-- Location: LCCOMB_X53_Y40_N16
\FD|Somador|saida[25]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[25]~46_combout\ = (\FD|PC|data_s\(25) & (!\FD|Somador|saida[24]~45\)) # (!\FD|PC|data_s\(25) & ((\FD|Somador|saida[24]~45\) # (GND)))
-- \FD|Somador|saida[25]~47\ = CARRY((!\FD|Somador|saida[24]~45\) # (!\FD|PC|data_s\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(25),
	datad => VCC,
	cin => \FD|Somador|saida[24]~45\,
	combout => \FD|Somador|saida[25]~46_combout\,
	cout => \FD|Somador|saida[25]~47\);

-- Location: LCCOMB_X52_Y40_N10
\FD|mux_lui|saida[25]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[25]~34_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[25]~46_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux6~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \UC|Equal1~12_combout\,
	datac => \FD|ULA|Mux6~5_combout\,
	datad => \FD|Somador|saida[25]~46_combout\,
	combout => \FD|mux_lui|saida[25]~34_combout\);

-- Location: LCCOMB_X52_Y40_N4
\FD|mux_lui|saida[25]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[25]~35_combout\ = (\FD|mux_lui|saida[25]~34_combout\) # ((\UC|Equal1~12_combout\ & \FD|ROM|memROM~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|Equal1~12_combout\,
	datac => \FD|ROM|memROM~67_combout\,
	datad => \FD|mux_lui|saida[25]~34_combout\,
	combout => \FD|mux_lui|saida[25]~35_combout\);

-- Location: FF_X50_Y50_N17
\FD|BR|bancoReg~927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~927_q\);

-- Location: FF_X50_Y50_N27
\FD|BR|bancoReg~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1055_q\);

-- Location: FF_X50_Y51_N9
\FD|BR|bancoReg~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~799_q\);

-- Location: FF_X50_Y51_N11
\FD|BR|bancoReg~671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~671_q\);

-- Location: LCCOMB_X50_Y51_N10
\FD|BR|bancoReg~1404\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1404_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~799_q\) # ((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & (((\FD|BR|bancoReg~671_q\ & !\FD|ROM|memROM~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~799_q\,
	datac => \FD|BR|bancoReg~671_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1404_combout\);

-- Location: LCCOMB_X50_Y50_N26
\FD|BR|bancoReg~1405\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1405_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1404_combout\ & ((\FD|BR|bancoReg~1055_q\))) # (!\FD|BR|bancoReg~1404_combout\ & (\FD|BR|bancoReg~927_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~927_q\,
	datac => \FD|BR|bancoReg~1055_q\,
	datad => \FD|BR|bancoReg~1404_combout\,
	combout => \FD|BR|bancoReg~1405_combout\);

-- Location: FF_X47_Y46_N5
\FD|BR|bancoReg~639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~639_q\);

-- Location: LCCOMB_X48_Y45_N0
\FD|BR|bancoReg~767feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~767feeder_combout\ = \FD|mux_lui|saida[25]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[25]~35_combout\,
	combout => \FD|BR|bancoReg~767feeder_combout\);

-- Location: FF_X48_Y45_N1
\FD|BR|bancoReg~767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~767feeder_combout\,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~767_q\);

-- Location: LCCOMB_X47_Y46_N4
\FD|BR|bancoReg~1397\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1397_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~767_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~639_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~639_q\,
	datad => \FD|BR|bancoReg~767_q\,
	combout => \FD|BR|bancoReg~1397_combout\);

-- Location: LCCOMB_X48_Y51_N10
\FD|BR|bancoReg~895feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~895feeder_combout\ = \FD|mux_lui|saida[25]~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[25]~35_combout\,
	combout => \FD|BR|bancoReg~895feeder_combout\);

-- Location: FF_X48_Y51_N11
\FD|BR|bancoReg~895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~895feeder_combout\,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~895_q\);

-- Location: FF_X46_Y48_N29
\FD|BR|bancoReg~1023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1023_q\);

-- Location: LCCOMB_X46_Y48_N28
\FD|BR|bancoReg~1398\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1398_combout\ = (\FD|BR|bancoReg~1397_combout\ & (((\FD|BR|bancoReg~1023_q\) # (!\FD|ROM|memROM~30_combout\)))) # (!\FD|BR|bancoReg~1397_combout\ & (\FD|BR|bancoReg~895_q\ & ((\FD|ROM|memROM~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1397_combout\,
	datab => \FD|BR|bancoReg~895_q\,
	datac => \FD|BR|bancoReg~1023_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1398_combout\);

-- Location: FF_X43_Y47_N19
\FD|BR|bancoReg~575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~575_q\);

-- Location: FF_X43_Y47_N17
\FD|BR|bancoReg~831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~831_q\);

-- Location: LCCOMB_X43_Y47_N18
\FD|BR|bancoReg~1399\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1399_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~831_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~575_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~575_q\,
	datad => \FD|BR|bancoReg~831_q\,
	combout => \FD|BR|bancoReg~1399_combout\);

-- Location: FF_X49_Y47_N19
\FD|BR|bancoReg~959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~959_q\);

-- Location: FF_X49_Y47_N25
\FD|BR|bancoReg~703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~703_q\);

-- Location: LCCOMB_X49_Y47_N18
\FD|BR|bancoReg~1400\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1400_combout\ = (\FD|BR|bancoReg~1399_combout\ & (((\FD|BR|bancoReg~959_q\)) # (!\FD|ROM|memROM~32_combout\))) # (!\FD|BR|bancoReg~1399_combout\ & (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~703_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1399_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~959_q\,
	datad => \FD|BR|bancoReg~703_q\,
	combout => \FD|BR|bancoReg~1400_combout\);

-- Location: FF_X45_Y46_N9
\FD|BR|bancoReg~607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~607_q\);

-- Location: FF_X46_Y46_N25
\FD|BR|bancoReg~863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~863_q\);

-- Location: LCCOMB_X45_Y46_N8
\FD|BR|bancoReg~1401\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1401_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~863_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~607_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~607_q\,
	datad => \FD|BR|bancoReg~863_q\,
	combout => \FD|BR|bancoReg~1401_combout\);

-- Location: FF_X45_Y46_N11
\FD|BR|bancoReg~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~991_q\);

-- Location: FF_X43_Y49_N27
\FD|BR|bancoReg~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[25]~35_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~735_q\);

-- Location: LCCOMB_X45_Y46_N10
\FD|BR|bancoReg~1402\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1402_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1401_combout\ & (\FD|BR|bancoReg~991_q\)) # (!\FD|BR|bancoReg~1401_combout\ & ((\FD|BR|bancoReg~735_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1401_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1401_combout\,
	datac => \FD|BR|bancoReg~991_q\,
	datad => \FD|BR|bancoReg~735_q\,
	combout => \FD|BR|bancoReg~1402_combout\);

-- Location: LCCOMB_X53_Y46_N12
\FD|BR|bancoReg~1403\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1403_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1402_combout\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1400_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1400_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~1402_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1403_combout\);

-- Location: LCCOMB_X53_Y46_N6
\FD|BR|bancoReg~1406\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1406_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1403_combout\ & (\FD|BR|bancoReg~1405_combout\)) # (!\FD|BR|bancoReg~1403_combout\ & ((\FD|BR|bancoReg~1398_combout\))))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1405_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1398_combout\,
	datad => \FD|BR|bancoReg~1403_combout\,
	combout => \FD|BR|bancoReg~1406_combout\);

-- Location: LCCOMB_X53_Y46_N18
\FD|BR|bancoReg~1409\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1409_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~223_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~191_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~191_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~223_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1409_combout\);

-- Location: LCCOMB_X53_Y46_N4
\FD|BR|bancoReg~1410\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1410_combout\ = (\FD|BR|bancoReg~1409_combout\ & ((\FD|BR|bancoReg~287_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~287_q\,
	datad => \FD|BR|bancoReg~1409_combout\,
	combout => \FD|BR|bancoReg~1410_combout\);

-- Location: LCCOMB_X53_Y46_N14
\FD|BR|bancoReg~1411\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1411_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~95_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~63_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~63_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~95_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1411_combout\);

-- Location: LCCOMB_X53_Y46_N24
\FD|BR|bancoReg~1412\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1412_combout\ = (\FD|BR|bancoReg~1411_combout\ & ((\FD|BR|bancoReg~159_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~159_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1411_combout\,
	combout => \FD|BR|bancoReg~1412_combout\);

-- Location: LCCOMB_X53_Y46_N26
\FD|BR|bancoReg~1413\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1413_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1410_combout\) # ((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & (((!\FD|ROM|memROM~30_combout\ & \FD|BR|bancoReg~1412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1410_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|BR|bancoReg~1412_combout\,
	combout => \FD|BR|bancoReg~1413_combout\);

-- Location: LCCOMB_X53_Y50_N28
\FD|BR|bancoReg~1407\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1407_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~351_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~319_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~351_q\,
	datad => \FD|BR|bancoReg~319_q\,
	combout => \FD|BR|bancoReg~1407_combout\);

-- Location: LCCOMB_X53_Y46_N0
\FD|BR|bancoReg~1408\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1408_combout\ = (\FD|BR|bancoReg~1407_combout\ & ((\FD|BR|bancoReg~415_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1407_combout\,
	datad => \FD|BR|bancoReg~415_q\,
	combout => \FD|BR|bancoReg~1408_combout\);

-- Location: LCCOMB_X52_Y42_N12
\FD|BR|bancoReg~1414\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1414_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~479_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~447_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~447_q\,
	datad => \FD|BR|bancoReg~479_q\,
	combout => \FD|BR|bancoReg~1414_combout\);

-- Location: LCCOMB_X52_Y42_N6
\FD|BR|bancoReg~1415\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1415_combout\ = (\FD|BR|bancoReg~1414_combout\ & ((\FD|BR|bancoReg~543_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~543_q\,
	datad => \FD|BR|bancoReg~1414_combout\,
	combout => \FD|BR|bancoReg~1415_combout\);

-- Location: LCCOMB_X53_Y46_N28
\FD|BR|bancoReg~1416\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1416_combout\ = (\FD|BR|bancoReg~1413_combout\ & (((\FD|BR|bancoReg~1415_combout\) # (!\FD|ROM|memROM~30_combout\)))) # (!\FD|BR|bancoReg~1413_combout\ & (\FD|BR|bancoReg~1408_combout\ & (\FD|ROM|memROM~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1413_combout\,
	datab => \FD|BR|bancoReg~1408_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|BR|bancoReg~1415_combout\,
	combout => \FD|BR|bancoReg~1416_combout\);

-- Location: LCCOMB_X53_Y46_N30
\FD|BR|saidaA[25]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[25]~20_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1406_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1416_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1406_combout\,
	datab => \FD|BR|bancoReg~1416_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|Equal0~0_combout\,
	combout => \FD|BR|saidaA[25]~20_combout\);

-- Location: LCCOMB_X49_Y41_N20
\FD|ULA|soma[26]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[26]~52_combout\ = ((\FD|mux_Banco_Ula|saida[26]~9_combout\ $ (\FD|BR|saidaA[26]~19_combout\ $ (!\FD|ULA|soma[25]~51\)))) # (GND)
-- \FD|ULA|soma[26]~53\ = CARRY((\FD|mux_Banco_Ula|saida[26]~9_combout\ & ((\FD|BR|saidaA[26]~19_combout\) # (!\FD|ULA|soma[25]~51\))) # (!\FD|mux_Banco_Ula|saida[26]~9_combout\ & (\FD|BR|saidaA[26]~19_combout\ & !\FD|ULA|soma[25]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[26]~9_combout\,
	datab => \FD|BR|saidaA[26]~19_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[25]~51\,
	combout => \FD|ULA|soma[26]~52_combout\,
	cout => \FD|ULA|soma[26]~53\);

-- Location: LCCOMB_X48_Y44_N16
\FD|ULA|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux5~2_combout\ = (\FD|ULA|soma[26]~52_combout\ & !\FD|UCULA|Mux11~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|ULA|soma[26]~52_combout\,
	datad => \FD|UCULA|Mux11~11_combout\,
	combout => \FD|ULA|Mux5~2_combout\);

-- Location: LCCOMB_X48_Y42_N20
\FD|ULA|Add1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~52_combout\ = ((\FD|mux_Banco_Ula|saida[26]~9_combout\ $ (\FD|BR|saidaA[26]~19_combout\ $ (\FD|ULA|Add1~51\)))) # (GND)
-- \FD|ULA|Add1~53\ = CARRY((\FD|mux_Banco_Ula|saida[26]~9_combout\ & (\FD|BR|saidaA[26]~19_combout\ & !\FD|ULA|Add1~51\)) # (!\FD|mux_Banco_Ula|saida[26]~9_combout\ & ((\FD|BR|saidaA[26]~19_combout\) # (!\FD|ULA|Add1~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[26]~9_combout\,
	datab => \FD|BR|saidaA[26]~19_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~51\,
	combout => \FD|ULA|Add1~52_combout\,
	cout => \FD|ULA|Add1~53\);

-- Location: LCCOMB_X48_Y44_N18
\FD|ULA|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux5~3_combout\ = (\FD|ULA|Mux12~3_combout\ & (((\FD|ULA|Add1~52_combout\ & \FD|ULA|Mux12~2_combout\)))) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux5~2_combout\) # ((!\FD|ULA|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux5~2_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Add1~52_combout\,
	datad => \FD|ULA|Mux12~2_combout\,
	combout => \FD|ULA|Mux5~3_combout\);

-- Location: LCCOMB_X49_Y45_N14
\FD|ULA|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux5~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[26]~19_combout\ & ((\FD|mux_Banco_Ula|saida[26]~9_combout\) # (!\FD|ULA|Mux5~3_combout\))) # (!\FD|BR|saidaA[26]~19_combout\ & (\FD|mux_Banco_Ula|saida[26]~9_combout\ & 
-- !\FD|ULA|Mux5~3_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~4_combout\,
	datab => \FD|BR|saidaA[26]~19_combout\,
	datac => \FD|mux_Banco_Ula|saida[26]~9_combout\,
	datad => \FD|ULA|Mux5~3_combout\,
	combout => \FD|ULA|Mux5~4_combout\);

-- Location: LCCOMB_X49_Y45_N16
\FD|ULA|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux5~5_combout\ = (\FD|ULA|Mux5~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[15]~88_combout\,
	datab => \UC|pontosDeControle[16]~93_combout\,
	datac => \FD|ULA|Mux5~4_combout\,
	datad => \FD|UCULA|Mux8~8_combout\,
	combout => \FD|ULA|Mux5~5_combout\);

-- Location: LCCOMB_X52_Y40_N14
\FD|mux_lui|saida[26]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[26]~36_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[26]~48_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \UC|Equal1~12_combout\,
	datac => \FD|ULA|Mux5~5_combout\,
	datad => \FD|Somador|saida[26]~48_combout\,
	combout => \FD|mux_lui|saida[26]~36_combout\);

-- Location: LCCOMB_X52_Y42_N2
\FD|mux_lui|saida[26]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[26]~37_combout\ = (\FD|mux_lui|saida[26]~36_combout\) # ((\FD|ROM|memROM~67_combout\ & \UC|Equal1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~67_combout\,
	datab => \FD|mux_lui|saida[26]~36_combout\,
	datac => \UC|Equal1~12_combout\,
	combout => \FD|mux_lui|saida[26]~37_combout\);

-- Location: FF_X56_Y48_N17
\FD|BR|bancoReg~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~288_q\);

-- Location: LCCOMB_X57_Y49_N28
\FD|BR|bancoReg~1377\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1377_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~224_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~192_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~224_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~192_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1377_combout\);

-- Location: LCCOMB_X56_Y48_N16
\FD|BR|bancoReg~1378\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1378_combout\ = (\FD|BR|bancoReg~1377_combout\ & ((\FD|BR|bancoReg~288_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~288_q\,
	datad => \FD|BR|bancoReg~1377_combout\,
	combout => \FD|BR|bancoReg~1378_combout\);

-- Location: LCCOMB_X56_Y41_N14
\FD|BR|bancoReg~1384\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1384_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~480_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~448_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~480_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~448_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1384_combout\);

-- Location: LCCOMB_X58_Y45_N8
\FD|BR|bancoReg~1385\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1385_combout\ = (\FD|BR|bancoReg~1384_combout\ & ((\FD|BR|bancoReg~544_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1384_combout\,
	datad => \FD|BR|bancoReg~544_q\,
	combout => \FD|BR|bancoReg~1385_combout\);

-- Location: LCCOMB_X58_Y48_N12
\FD|BR|bancoReg~1379\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1379_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~352_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~320_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~320_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~352_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1379_combout\);

-- Location: LCCOMB_X58_Y48_N8
\FD|BR|bancoReg~1380\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1380_combout\ = (\FD|BR|bancoReg~1379_combout\ & ((\FD|BR|bancoReg~416_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~416_q\,
	datac => \FD|BR|bancoReg~1379_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1380_combout\);

-- Location: LCCOMB_X52_Y45_N4
\FD|BR|bancoReg~1381\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1381_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~96_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~64_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~96_q\,
	datad => \FD|BR|bancoReg~64_q\,
	combout => \FD|BR|bancoReg~1381_combout\);

-- Location: LCCOMB_X49_Y45_N6
\FD|BR|bancoReg~1382\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1382_combout\ = (\FD|BR|bancoReg~1381_combout\ & ((\FD|BR|bancoReg~160_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~160_q\,
	datac => \FD|BR|bancoReg~1381_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1382_combout\);

-- Location: LCCOMB_X49_Y45_N24
\FD|BR|bancoReg~1383\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1383_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~1380_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1382_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~1380_combout\,
	datad => \FD|BR|bancoReg~1382_combout\,
	combout => \FD|BR|bancoReg~1383_combout\);

-- Location: LCCOMB_X49_Y45_N10
\FD|BR|bancoReg~1386\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1386_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1383_combout\ & ((\FD|BR|bancoReg~1385_combout\))) # (!\FD|BR|bancoReg~1383_combout\ & (\FD|BR|bancoReg~1378_combout\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1378_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~1385_combout\,
	datad => \FD|BR|bancoReg~1383_combout\,
	combout => \FD|BR|bancoReg~1386_combout\);

-- Location: LCCOMB_X47_Y48_N16
\FD|BR|bancoReg~896feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~896feeder_combout\ = \FD|mux_lui|saida[26]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[26]~37_combout\,
	combout => \FD|BR|bancoReg~896feeder_combout\);

-- Location: FF_X47_Y48_N17
\FD|BR|bancoReg~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~896feeder_combout\,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~896_q\);

-- Location: FF_X47_Y48_N27
\FD|BR|bancoReg~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~640_q\);

-- Location: LCCOMB_X47_Y48_N26
\FD|BR|bancoReg~1367\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1367_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~896_q\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~640_q\ & !\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~896_q\,
	datac => \FD|BR|bancoReg~640_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1367_combout\);

-- Location: FF_X48_Y48_N31
\FD|BR|bancoReg~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1024_q\);

-- Location: FF_X48_Y48_N13
\FD|BR|bancoReg~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~768_q\);

-- Location: LCCOMB_X48_Y48_N30
\FD|BR|bancoReg~1368\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1368_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1367_combout\ & (\FD|BR|bancoReg~1024_q\)) # (!\FD|BR|bancoReg~1367_combout\ & ((\FD|BR|bancoReg~768_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1367_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1367_combout\,
	datac => \FD|BR|bancoReg~1024_q\,
	datad => \FD|BR|bancoReg~768_q\,
	combout => \FD|BR|bancoReg~1368_combout\);

-- Location: LCCOMB_X50_Y47_N18
\FD|BR|bancoReg~832feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~832feeder_combout\ = \FD|mux_lui|saida[26]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[26]~37_combout\,
	combout => \FD|BR|bancoReg~832feeder_combout\);

-- Location: FF_X50_Y47_N19
\FD|BR|bancoReg~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~832feeder_combout\,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~832_q\);

-- Location: FF_X49_Y47_N15
\FD|BR|bancoReg~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~960_q\);

-- Location: FF_X48_Y47_N31
\FD|BR|bancoReg~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~704_q\);

-- Location: FF_X48_Y47_N9
\FD|BR|bancoReg~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~576_q\);

-- Location: LCCOMB_X48_Y47_N8
\FD|BR|bancoReg~1369\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1369_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~704_q\) # ((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & (((\FD|BR|bancoReg~576_q\ & !\FD|ROM|memROM~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~704_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~576_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1369_combout\);

-- Location: LCCOMB_X49_Y47_N14
\FD|BR|bancoReg~1370\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1370_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1369_combout\ & ((\FD|BR|bancoReg~960_q\))) # (!\FD|BR|bancoReg~1369_combout\ & (\FD|BR|bancoReg~832_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~832_q\,
	datac => \FD|BR|bancoReg~960_q\,
	datad => \FD|BR|bancoReg~1369_combout\,
	combout => \FD|BR|bancoReg~1370_combout\);

-- Location: FF_X46_Y46_N31
\FD|BR|bancoReg~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~864_q\);

-- Location: FF_X45_Y46_N31
\FD|BR|bancoReg~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~992_q\);

-- Location: FF_X45_Y46_N29
\FD|BR|bancoReg~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~608_q\);

-- Location: LCCOMB_X46_Y43_N26
\FD|BR|bancoReg~736feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~736feeder_combout\ = \FD|mux_lui|saida[26]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[26]~37_combout\,
	combout => \FD|BR|bancoReg~736feeder_combout\);

-- Location: FF_X46_Y43_N27
\FD|BR|bancoReg~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~736feeder_combout\,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~736_q\);

-- Location: LCCOMB_X45_Y46_N28
\FD|BR|bancoReg~1371\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1371_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~736_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~608_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~608_q\,
	datad => \FD|BR|bancoReg~736_q\,
	combout => \FD|BR|bancoReg~1371_combout\);

-- Location: LCCOMB_X45_Y46_N30
\FD|BR|bancoReg~1372\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1372_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1371_combout\ & ((\FD|BR|bancoReg~992_q\))) # (!\FD|BR|bancoReg~1371_combout\ & (\FD|BR|bancoReg~864_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~864_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~992_q\,
	datad => \FD|BR|bancoReg~1371_combout\,
	combout => \FD|BR|bancoReg~1372_combout\);

-- Location: LCCOMB_X49_Y45_N26
\FD|BR|bancoReg~1373\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1373_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1372_combout\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1370_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1370_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~1372_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1373_combout\);

-- Location: FF_X50_Y51_N5
\FD|BR|bancoReg~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~800_q\);

-- Location: FF_X50_Y51_N15
\FD|BR|bancoReg~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~672_q\);

-- Location: LCCOMB_X49_Y51_N2
\FD|BR|bancoReg~928feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~928feeder_combout\ = \FD|mux_lui|saida[26]~37_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[26]~37_combout\,
	combout => \FD|BR|bancoReg~928feeder_combout\);

-- Location: FF_X49_Y51_N3
\FD|BR|bancoReg~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~928feeder_combout\,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~928_q\);

-- Location: LCCOMB_X50_Y51_N14
\FD|BR|bancoReg~1374\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1374_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~928_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~672_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~672_q\,
	datad => \FD|BR|bancoReg~928_q\,
	combout => \FD|BR|bancoReg~1374_combout\);

-- Location: FF_X49_Y51_N21
\FD|BR|bancoReg~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[26]~37_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1056_q\);

-- Location: LCCOMB_X49_Y51_N20
\FD|BR|bancoReg~1375\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1375_combout\ = (\FD|BR|bancoReg~1374_combout\ & (((\FD|BR|bancoReg~1056_q\) # (!\FD|ROM|memROM~32_combout\)))) # (!\FD|BR|bancoReg~1374_combout\ & (\FD|BR|bancoReg~800_q\ & ((\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~800_q\,
	datab => \FD|BR|bancoReg~1374_combout\,
	datac => \FD|BR|bancoReg~1056_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1375_combout\);

-- Location: LCCOMB_X49_Y45_N20
\FD|BR|bancoReg~1376\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1376_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1373_combout\ & ((\FD|BR|bancoReg~1375_combout\))) # (!\FD|BR|bancoReg~1373_combout\ & (\FD|BR|bancoReg~1368_combout\)))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1368_combout\,
	datac => \FD|BR|bancoReg~1373_combout\,
	datad => \FD|BR|bancoReg~1375_combout\,
	combout => \FD|BR|bancoReg~1376_combout\);

-- Location: LCCOMB_X49_Y45_N28
\FD|BR|saidaA[26]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[26]~19_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1376_combout\))) # (!\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1386_combout\,
	datab => \FD|BR|bancoReg~1376_combout\,
	datac => \FD|BR|Equal0~0_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|saidaA[26]~19_combout\);

-- Location: LCCOMB_X54_Y40_N18
\FD|Somador_imediato|saida[26]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[26]~48_combout\ = ((\FD|extensor|estendeSinal_OUT\(16) $ (\FD|Somador|saida[26]~48_combout\ $ (!\FD|Somador_imediato|saida[25]~47\)))) # (GND)
-- \FD|Somador_imediato|saida[26]~49\ = CARRY((\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador|saida[26]~48_combout\) # (!\FD|Somador_imediato|saida[25]~47\))) # (!\FD|extensor|estendeSinal_OUT\(16) & (\FD|Somador|saida[26]~48_combout\ & 
-- !\FD|Somador_imediato|saida[25]~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|extensor|estendeSinal_OUT\(16),
	datab => \FD|Somador|saida[26]~48_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[25]~47\,
	combout => \FD|Somador_imediato|saida[26]~48_combout\,
	cout => \FD|Somador_imediato|saida[26]~49\);

-- Location: LCCOMB_X55_Y40_N16
\FD|Somador_imediato|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~24_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[26]~48_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[26]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[26]~48_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \FD|Somador_imediato|saida[26]~48_combout\,
	combout => \FD|Somador_imediato|Add0~24_combout\);

-- Location: LCCOMB_X55_Y40_N10
\FD|mux_jump2|saida[26]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[26]~49_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \UC|pontosDeControle[0]~89_combout\,
	datad => \FD|Somador_imediato|Add0~24_combout\,
	combout => \FD|mux_jump2|saida[26]~49_combout\);

-- Location: LCCOMB_X55_Y40_N8
\FD|mux_jump2|saida[26]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[26]~50_combout\ = (\FD|mux_jump2|saida[26]~49_combout\) # ((\FD|BR|saidaA[26]~19_combout\ & \UC|pontosDeControle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[26]~19_combout\,
	datab => \UC|pontosDeControle\(1),
	datad => \FD|mux_jump2|saida[26]~49_combout\,
	combout => \FD|mux_jump2|saida[26]~50_combout\);

-- Location: FF_X55_Y40_N9
\FD|PC|data_s[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[26]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(26));

-- Location: LCCOMB_X53_Y40_N18
\FD|Somador|saida[26]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[26]~48_combout\ = (\FD|PC|data_s\(26) & (\FD|Somador|saida[25]~47\ $ (GND))) # (!\FD|PC|data_s\(26) & (!\FD|Somador|saida[25]~47\ & VCC))
-- \FD|Somador|saida[26]~49\ = CARRY((\FD|PC|data_s\(26) & !\FD|Somador|saida[25]~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(26),
	datad => VCC,
	cin => \FD|Somador|saida[25]~47\,
	combout => \FD|Somador|saida[26]~48_combout\,
	cout => \FD|Somador|saida[26]~49\);

-- Location: LCCOMB_X54_Y40_N20
\FD|Somador_imediato|saida[27]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[27]~50_combout\ = (\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador|saida[27]~50_combout\ & (\FD|Somador_imediato|saida[26]~49\ & VCC)) # (!\FD|Somador|saida[27]~50_combout\ & (!\FD|Somador_imediato|saida[26]~49\)))) # 
-- (!\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador|saida[27]~50_combout\ & (!\FD|Somador_imediato|saida[26]~49\)) # (!\FD|Somador|saida[27]~50_combout\ & ((\FD|Somador_imediato|saida[26]~49\) # (GND)))))
-- \FD|Somador_imediato|saida[27]~51\ = CARRY((\FD|extensor|estendeSinal_OUT\(16) & (!\FD|Somador|saida[27]~50_combout\ & !\FD|Somador_imediato|saida[26]~49\)) # (!\FD|extensor|estendeSinal_OUT\(16) & ((!\FD|Somador_imediato|saida[26]~49\) # 
-- (!\FD|Somador|saida[27]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|extensor|estendeSinal_OUT\(16),
	datab => \FD|Somador|saida[27]~50_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[26]~49\,
	combout => \FD|Somador_imediato|saida[27]~50_combout\,
	cout => \FD|Somador_imediato|saida[27]~51\);

-- Location: LCCOMB_X54_Y40_N30
\FD|Somador_imediato|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~25_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[27]~50_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[27]~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~combout\,
	datab => \FD|Somador|saida[27]~50_combout\,
	datad => \FD|Somador_imediato|saida[27]~50_combout\,
	combout => \FD|Somador_imediato|Add0~25_combout\);

-- Location: LCCOMB_X52_Y49_N30
\FD|mux_jump2|saida[27]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[27]~51_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~33_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~25_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \UC|pontosDeControle[0]~89_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|Somador_imediato|Add0~25_combout\,
	combout => \FD|mux_jump2|saida[27]~51_combout\);

-- Location: FF_X56_Y49_N5
\FD|BR|bancoReg~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~161_q\);

-- Location: FF_X53_Y49_N25
\FD|BR|bancoReg~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~417_q\);

-- Location: LCCOMB_X56_Y49_N4
\FD|BR|bancoReg~1357\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1357_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~161_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~417_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~161_q\,
	datad => \FD|BR|bancoReg~417_q\,
	combout => \FD|BR|bancoReg~1357_combout\);

-- Location: FF_X52_Y40_N27
\FD|BR|bancoReg~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~289_q\);

-- Location: FF_X52_Y40_N21
\FD|BR|bancoReg~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[27]~39_combout\,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~545_q\);

-- Location: LCCOMB_X52_Y40_N26
\FD|BR|bancoReg~1358\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1358_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1357_combout\ & (\FD|BR|bancoReg~289_q\)) # (!\FD|BR|bancoReg~1357_combout\ & ((\FD|BR|bancoReg~545_q\))))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~1357_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~1357_combout\,
	datac => \FD|BR|bancoReg~289_q\,
	datad => \FD|BR|bancoReg~545_q\,
	combout => \FD|BR|bancoReg~1358_combout\);

-- Location: FF_X53_Y43_N15
\FD|BR|bancoReg~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~257_q\);

-- Location: FF_X53_Y43_N9
\FD|BR|bancoReg~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~129_q\);

-- Location: FF_X54_Y43_N3
\FD|BR|bancoReg~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~385_q\);

-- Location: FF_X54_Y43_N5
\FD|BR|bancoReg~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~513_q\);

-- Location: LCCOMB_X54_Y43_N4
\FD|BR|bancoReg~1364\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1364_combout\ = (\FD|ROM|memROM~54_combout\ & (((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~513_q\))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~385_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~385_q\,
	datac => \FD|BR|bancoReg~513_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1364_combout\);

-- Location: LCCOMB_X53_Y43_N8
\FD|BR|bancoReg~1365\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1365_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1364_combout\ & (\FD|BR|bancoReg~257_q\)) # (!\FD|BR|bancoReg~1364_combout\ & ((\FD|BR|bancoReg~129_q\))))) # (!\FD|ROM|memROM~54_combout\ & 
-- (((\FD|BR|bancoReg~1364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~257_q\,
	datac => \FD|BR|bancoReg~129_q\,
	datad => \FD|BR|bancoReg~1364_combout\,
	combout => \FD|BR|bancoReg~1365_combout\);

-- Location: FF_X53_Y50_N1
\FD|BR|bancoReg~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~353_q\);

-- Location: FF_X53_Y50_N27
\FD|BR|bancoReg~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~97_q\);

-- Location: LCCOMB_X53_Y50_N26
\FD|BR|bancoReg~1361\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1361_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~97_q\))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~353_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~353_q\,
	datac => \FD|BR|bancoReg~97_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1361_combout\);

-- Location: FF_X54_Y50_N15
\FD|BR|bancoReg~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~481_q\);

-- Location: FF_X55_Y48_N13
\FD|BR|bancoReg~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~225_q\);

-- Location: LCCOMB_X54_Y50_N14
\FD|BR|bancoReg~1362\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1362_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1361_combout\ & ((\FD|BR|bancoReg~225_q\))) # (!\FD|BR|bancoReg~1361_combout\ & (\FD|BR|bancoReg~481_q\)))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~1361_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~1361_combout\,
	datac => \FD|BR|bancoReg~481_q\,
	datad => \FD|BR|bancoReg~225_q\,
	combout => \FD|BR|bancoReg~1362_combout\);

-- Location: LCCOMB_X57_Y48_N16
\FD|BR|bancoReg~193feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~193feeder_combout\ = \FD|mux_lui|saida[27]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[27]~39_combout\,
	combout => \FD|BR|bancoReg~193feeder_combout\);

-- Location: FF_X57_Y48_N17
\FD|BR|bancoReg~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~193feeder_combout\,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~193_q\);

-- Location: FF_X56_Y44_N21
\FD|BR|bancoReg~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~65_q\);

-- Location: FF_X57_Y48_N27
\FD|BR|bancoReg~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~449_q\);

-- Location: LCCOMB_X52_Y48_N14
\FD|BR|bancoReg~321feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~321feeder_combout\ = \FD|mux_lui|saida[27]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[27]~39_combout\,
	combout => \FD|BR|bancoReg~321feeder_combout\);

-- Location: FF_X52_Y48_N15
\FD|BR|bancoReg~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~321feeder_combout\,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~321_q\);

-- Location: LCCOMB_X57_Y48_N26
\FD|BR|bancoReg~1359\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1359_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\) # ((\FD|BR|bancoReg~449_q\)))) # (!\FD|ROM|memROM~53_combout\ & (!\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~321_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~449_q\,
	datad => \FD|BR|bancoReg~321_q\,
	combout => \FD|BR|bancoReg~1359_combout\);

-- Location: LCCOMB_X56_Y44_N20
\FD|BR|bancoReg~1360\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1360_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1359_combout\ & (\FD|BR|bancoReg~193_q\)) # (!\FD|BR|bancoReg~1359_combout\ & ((\FD|BR|bancoReg~65_q\))))) # (!\FD|ROM|memROM~54_combout\ & 
-- (((\FD|BR|bancoReg~1359_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~193_q\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~65_q\,
	datad => \FD|BR|bancoReg~1359_combout\,
	combout => \FD|BR|bancoReg~1360_combout\);

-- Location: LCCOMB_X50_Y43_N24
\FD|BR|bancoReg~1363\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1363_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1360_combout\))) # (!\FD|ROM|memROM~65_combout\ & 
-- (\FD|BR|bancoReg~1362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1362_combout\,
	datac => \FD|ROM|memROM~65_combout\,
	datad => \FD|BR|bancoReg~1360_combout\,
	combout => \FD|BR|bancoReg~1363_combout\);

-- Location: LCCOMB_X50_Y43_N2
\FD|BR|bancoReg~1366\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1366_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1363_combout\ & ((\FD|BR|bancoReg~1365_combout\))) # (!\FD|BR|bancoReg~1363_combout\ & (\FD|BR|bancoReg~1358_combout\)))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1363_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1358_combout\,
	datab => \FD|BR|bancoReg~1365_combout\,
	datac => \FD|ROM|memROM~64_combout\,
	datad => \FD|BR|bancoReg~1363_combout\,
	combout => \FD|BR|bancoReg~1366_combout\);

-- Location: LCCOMB_X50_Y43_N20
\FD|mux_Banco_Ula|saida[27]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[27]~8_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|extensor|estendeSinal_OUT\(16))))) # (!\UC|pontosDeControle~92_combout\ & (!\FD|BR|Equal1~0_combout\ & ((\FD|BR|bancoReg~1366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~92_combout\,
	datab => \FD|BR|Equal1~0_combout\,
	datac => \FD|extensor|estendeSinal_OUT\(16),
	datad => \FD|BR|bancoReg~1366_combout\,
	combout => \FD|mux_Banco_Ula|saida[27]~8_combout\);

-- Location: LCCOMB_X48_Y42_N22
\FD|ULA|Add1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~54_combout\ = (\FD|mux_Banco_Ula|saida[27]~8_combout\ & ((\FD|BR|saidaA[27]~18_combout\ & (!\FD|ULA|Add1~53\)) # (!\FD|BR|saidaA[27]~18_combout\ & ((\FD|ULA|Add1~53\) # (GND))))) # (!\FD|mux_Banco_Ula|saida[27]~8_combout\ & 
-- ((\FD|BR|saidaA[27]~18_combout\ & (\FD|ULA|Add1~53\ & VCC)) # (!\FD|BR|saidaA[27]~18_combout\ & (!\FD|ULA|Add1~53\))))
-- \FD|ULA|Add1~55\ = CARRY((\FD|mux_Banco_Ula|saida[27]~8_combout\ & ((!\FD|ULA|Add1~53\) # (!\FD|BR|saidaA[27]~18_combout\))) # (!\FD|mux_Banco_Ula|saida[27]~8_combout\ & (!\FD|BR|saidaA[27]~18_combout\ & !\FD|ULA|Add1~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[27]~8_combout\,
	datab => \FD|BR|saidaA[27]~18_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~53\,
	combout => \FD|ULA|Add1~54_combout\,
	cout => \FD|ULA|Add1~55\);

-- Location: LCCOMB_X49_Y41_N22
\FD|ULA|soma[27]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[27]~54_combout\ = (\FD|mux_Banco_Ula|saida[27]~8_combout\ & ((\FD|BR|saidaA[27]~18_combout\ & (\FD|ULA|soma[26]~53\ & VCC)) # (!\FD|BR|saidaA[27]~18_combout\ & (!\FD|ULA|soma[26]~53\)))) # (!\FD|mux_Banco_Ula|saida[27]~8_combout\ & 
-- ((\FD|BR|saidaA[27]~18_combout\ & (!\FD|ULA|soma[26]~53\)) # (!\FD|BR|saidaA[27]~18_combout\ & ((\FD|ULA|soma[26]~53\) # (GND)))))
-- \FD|ULA|soma[27]~55\ = CARRY((\FD|mux_Banco_Ula|saida[27]~8_combout\ & (!\FD|BR|saidaA[27]~18_combout\ & !\FD|ULA|soma[26]~53\)) # (!\FD|mux_Banco_Ula|saida[27]~8_combout\ & ((!\FD|ULA|soma[26]~53\) # (!\FD|BR|saidaA[27]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[27]~8_combout\,
	datab => \FD|BR|saidaA[27]~18_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[26]~53\,
	combout => \FD|ULA|soma[27]~54_combout\,
	cout => \FD|ULA|soma[27]~55\);

-- Location: LCCOMB_X47_Y41_N18
\FD|ULA|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux4~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[27]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[27]~54_combout\,
	combout => \FD|ULA|Mux4~2_combout\);

-- Location: LCCOMB_X47_Y41_N28
\FD|ULA|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux4~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~54_combout\)) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux4~2_combout\))))) # (!\FD|ULA|Mux12~2_combout\ & (((!\FD|ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~54_combout\,
	datab => \FD|ULA|Mux12~2_combout\,
	datac => \FD|ULA|Mux12~3_combout\,
	datad => \FD|ULA|Mux4~2_combout\,
	combout => \FD|ULA|Mux4~3_combout\);

-- Location: LCCOMB_X47_Y41_N6
\FD|ULA|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux4~4_combout\ = (\FD|ULA|Mux4~3_combout\ & (((\FD|BR|saidaA[27]~18_combout\ & \FD|mux_Banco_Ula|saida[27]~8_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux4~3_combout\ & (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[27]~18_combout\) # 
-- (\FD|mux_Banco_Ula|saida[27]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[27]~18_combout\,
	datab => \FD|ULA|Mux4~3_combout\,
	datac => \FD|ULA|Mux12~4_combout\,
	datad => \FD|mux_Banco_Ula|saida[27]~8_combout\,
	combout => \FD|ULA|Mux4~4_combout\);

-- Location: LCCOMB_X50_Y44_N28
\FD|ULA|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux4~5_combout\ = (\FD|ULA|Mux4~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|Mux8~8_combout\,
	datab => \UC|pontosDeControle[15]~88_combout\,
	datac => \FD|ULA|Mux4~4_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux4~5_combout\);

-- Location: LCCOMB_X52_Y40_N16
\FD|mux_lui|saida[27]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[27]~38_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & (\FD|Somador|saida[27]~50_combout\)) # (!\UC|pontosDeControle[7]~96_combout\ & ((\FD|ULA|Mux4~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \UC|Equal1~12_combout\,
	datac => \FD|Somador|saida[27]~50_combout\,
	datad => \FD|ULA|Mux4~5_combout\,
	combout => \FD|mux_lui|saida[27]~38_combout\);

-- Location: LCCOMB_X52_Y40_N20
\FD|mux_lui|saida[27]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[27]~39_combout\ = (\FD|mux_lui|saida[27]~38_combout\) # ((\UC|Equal1~12_combout\ & \FD|ROM|memROM~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|Equal1~12_combout\,
	datac => \FD|ROM|memROM~67_combout\,
	datad => \FD|mux_lui|saida[27]~38_combout\,
	combout => \FD|mux_lui|saida[27]~39_combout\);

-- Location: LCCOMB_X47_Y48_N20
\FD|BR|bancoReg~897feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~897feeder_combout\ = \FD|mux_lui|saida[27]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[27]~39_combout\,
	combout => \FD|BR|bancoReg~897feeder_combout\);

-- Location: FF_X47_Y48_N21
\FD|BR|bancoReg~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~897feeder_combout\,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~897_q\);

-- Location: FF_X46_Y48_N11
\FD|BR|bancoReg~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1025_q\);

-- Location: LCCOMB_X52_Y48_N20
\FD|BR|bancoReg~769feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~769feeder_combout\ = \FD|mux_lui|saida[27]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[27]~39_combout\,
	combout => \FD|BR|bancoReg~769feeder_combout\);

-- Location: FF_X52_Y48_N21
\FD|BR|bancoReg~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~769feeder_combout\,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~769_q\);

-- Location: FF_X47_Y48_N7
\FD|BR|bancoReg~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~641_q\);

-- Location: LCCOMB_X47_Y48_N6
\FD|BR|bancoReg~1337\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1337_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~769_q\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~641_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~769_q\,
	datac => \FD|BR|bancoReg~641_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1337_combout\);

-- Location: LCCOMB_X46_Y48_N10
\FD|BR|bancoReg~1338\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1338_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1337_combout\ & ((\FD|BR|bancoReg~1025_q\))) # (!\FD|BR|bancoReg~1337_combout\ & (\FD|BR|bancoReg~897_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~897_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1025_q\,
	datad => \FD|BR|bancoReg~1337_combout\,
	combout => \FD|BR|bancoReg~1338_combout\);

-- Location: FF_X50_Y50_N21
\FD|BR|bancoReg~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~929_q\);

-- Location: FF_X50_Y50_N31
\FD|BR|bancoReg~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1057_q\);

-- Location: FF_X50_Y51_N27
\FD|BR|bancoReg~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~673_q\);

-- Location: FF_X50_Y51_N25
\FD|BR|bancoReg~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~801_q\);

-- Location: LCCOMB_X50_Y51_N26
\FD|BR|bancoReg~1344\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1344_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\) # ((\FD|BR|bancoReg~801_q\)))) # (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~673_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~673_q\,
	datad => \FD|BR|bancoReg~801_q\,
	combout => \FD|BR|bancoReg~1344_combout\);

-- Location: LCCOMB_X50_Y50_N30
\FD|BR|bancoReg~1345\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1345_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1344_combout\ & ((\FD|BR|bancoReg~1057_q\))) # (!\FD|BR|bancoReg~1344_combout\ & (\FD|BR|bancoReg~929_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~929_q\,
	datac => \FD|BR|bancoReg~1057_q\,
	datad => \FD|BR|bancoReg~1344_combout\,
	combout => \FD|BR|bancoReg~1345_combout\);

-- Location: FF_X45_Y46_N1
\FD|BR|bancoReg~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~609_q\);

-- Location: FF_X46_Y46_N29
\FD|BR|bancoReg~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~865_q\);

-- Location: LCCOMB_X45_Y46_N0
\FD|BR|bancoReg~1341\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1341_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~865_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~609_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~609_q\,
	datad => \FD|BR|bancoReg~865_q\,
	combout => \FD|BR|bancoReg~1341_combout\);

-- Location: FF_X45_Y46_N3
\FD|BR|bancoReg~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~993_q\);

-- Location: LCCOMB_X46_Y43_N16
\FD|BR|bancoReg~737feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~737feeder_combout\ = \FD|mux_lui|saida[27]~39_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[27]~39_combout\,
	combout => \FD|BR|bancoReg~737feeder_combout\);

-- Location: FF_X46_Y43_N17
\FD|BR|bancoReg~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~737feeder_combout\,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~737_q\);

-- Location: LCCOMB_X45_Y46_N2
\FD|BR|bancoReg~1342\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1342_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1341_combout\ & (\FD|BR|bancoReg~993_q\)) # (!\FD|BR|bancoReg~1341_combout\ & ((\FD|BR|bancoReg~737_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1341_combout\,
	datac => \FD|BR|bancoReg~993_q\,
	datad => \FD|BR|bancoReg~737_q\,
	combout => \FD|BR|bancoReg~1342_combout\);

-- Location: FF_X49_Y47_N11
\FD|BR|bancoReg~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~705_q\);

-- Location: FF_X50_Y47_N31
\FD|BR|bancoReg~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~833_q\);

-- Location: FF_X50_Y47_N1
\FD|BR|bancoReg~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~577_q\);

-- Location: LCCOMB_X50_Y47_N0
\FD|BR|bancoReg~1339\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1339_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~833_q\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~577_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~833_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~577_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1339_combout\);

-- Location: FF_X49_Y47_N5
\FD|BR|bancoReg~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[27]~39_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~961_q\);

-- Location: LCCOMB_X49_Y47_N4
\FD|BR|bancoReg~1340\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1340_combout\ = (\FD|BR|bancoReg~1339_combout\ & (((\FD|BR|bancoReg~961_q\) # (!\FD|ROM|memROM~32_combout\)))) # (!\FD|BR|bancoReg~1339_combout\ & (\FD|BR|bancoReg~705_q\ & ((\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~705_q\,
	datab => \FD|BR|bancoReg~1339_combout\,
	datac => \FD|BR|bancoReg~961_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1340_combout\);

-- Location: LCCOMB_X53_Y49_N28
\FD|BR|bancoReg~1343\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1343_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1342_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1342_combout\,
	datad => \FD|BR|bancoReg~1340_combout\,
	combout => \FD|BR|bancoReg~1343_combout\);

-- Location: LCCOMB_X53_Y49_N14
\FD|BR|bancoReg~1346\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1346_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1343_combout\ & ((\FD|BR|bancoReg~1345_combout\))) # (!\FD|BR|bancoReg~1343_combout\ & (\FD|BR|bancoReg~1338_combout\)))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1338_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1345_combout\,
	datad => \FD|BR|bancoReg~1343_combout\,
	combout => \FD|BR|bancoReg~1346_combout\);

-- Location: LCCOMB_X56_Y49_N10
\FD|BR|bancoReg~1351\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1351_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~97_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~65_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~97_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~65_q\,
	combout => \FD|BR|bancoReg~1351_combout\);

-- Location: LCCOMB_X56_Y49_N22
\FD|BR|bancoReg~1352\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1352_combout\ = (\FD|BR|bancoReg~1351_combout\ & ((\FD|BR|bancoReg~161_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~161_q\,
	datad => \FD|BR|bancoReg~1351_combout\,
	combout => \FD|BR|bancoReg~1352_combout\);

-- Location: LCCOMB_X55_Y48_N12
\FD|BR|bancoReg~1349\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1349_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~225_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~193_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~225_q\,
	datad => \FD|BR|bancoReg~193_q\,
	combout => \FD|BR|bancoReg~1349_combout\);

-- Location: LCCOMB_X56_Y49_N24
\FD|BR|bancoReg~1350\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1350_combout\ = (\FD|BR|bancoReg~1349_combout\ & ((\FD|BR|bancoReg~289_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~289_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1349_combout\,
	combout => \FD|BR|bancoReg~1350_combout\);

-- Location: LCCOMB_X56_Y49_N8
\FD|BR|bancoReg~1353\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1353_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1350_combout\))) # (!\FD|ROM|memROM~32_combout\ & 
-- (\FD|BR|bancoReg~1352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1352_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~1350_combout\,
	combout => \FD|BR|bancoReg~1353_combout\);

-- Location: LCCOMB_X57_Y48_N12
\FD|BR|bancoReg~1354\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1354_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~481_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~449_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~449_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~481_q\,
	combout => \FD|BR|bancoReg~1354_combout\);

-- Location: LCCOMB_X53_Y49_N18
\FD|BR|bancoReg~1355\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1355_combout\ = (\FD|BR|bancoReg~1354_combout\ & ((\FD|BR|bancoReg~545_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~545_q\,
	datad => \FD|BR|bancoReg~1354_combout\,
	combout => \FD|BR|bancoReg~1355_combout\);

-- Location: LCCOMB_X53_Y50_N0
\FD|BR|bancoReg~1347\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1347_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~353_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~321_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~353_q\,
	datad => \FD|BR|bancoReg~321_q\,
	combout => \FD|BR|bancoReg~1347_combout\);

-- Location: LCCOMB_X53_Y49_N24
\FD|BR|bancoReg~1348\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1348_combout\ = (\FD|BR|bancoReg~1347_combout\ & ((\FD|BR|bancoReg~417_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1347_combout\,
	datac => \FD|BR|bancoReg~417_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1348_combout\);

-- Location: LCCOMB_X53_Y49_N20
\FD|BR|bancoReg~1356\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1356_combout\ = (\FD|BR|bancoReg~1353_combout\ & (((\FD|BR|bancoReg~1355_combout\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1353_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1348_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1353_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1355_combout\,
	datad => \FD|BR|bancoReg~1348_combout\,
	combout => \FD|BR|bancoReg~1356_combout\);

-- Location: LCCOMB_X53_Y49_N22
\FD|BR|saidaA[27]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[27]~18_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1346_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1356_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1346_combout\,
	datad => \FD|BR|bancoReg~1356_combout\,
	combout => \FD|BR|saidaA[27]~18_combout\);

-- Location: LCCOMB_X52_Y49_N16
\FD|mux_jump2|saida[27]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[27]~52_combout\ = (\FD|mux_jump2|saida[27]~51_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[27]~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_jump2|saida[27]~51_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|BR|saidaA[27]~18_combout\,
	combout => \FD|mux_jump2|saida[27]~52_combout\);

-- Location: FF_X52_Y49_N17
\FD|PC|data_s[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[27]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(27));

-- Location: LCCOMB_X53_Y40_N20
\FD|Somador|saida[27]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[27]~50_combout\ = (\FD|PC|data_s\(27) & (!\FD|Somador|saida[26]~49\)) # (!\FD|PC|data_s\(27) & ((\FD|Somador|saida[26]~49\) # (GND)))
-- \FD|Somador|saida[27]~51\ = CARRY((!\FD|Somador|saida[26]~49\) # (!\FD|PC|data_s\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(27),
	datad => VCC,
	cin => \FD|Somador|saida[26]~49\,
	combout => \FD|Somador|saida[27]~50_combout\,
	cout => \FD|Somador|saida[27]~51\);

-- Location: LCCOMB_X54_Y40_N22
\FD|Somador_imediato|saida[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[28]~52_combout\ = ((\FD|extensor|estendeSinal_OUT\(16) $ (\FD|Somador|saida[28]~52_combout\ $ (!\FD|Somador_imediato|saida[27]~51\)))) # (GND)
-- \FD|Somador_imediato|saida[28]~53\ = CARRY((\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador|saida[28]~52_combout\) # (!\FD|Somador_imediato|saida[27]~51\))) # (!\FD|extensor|estendeSinal_OUT\(16) & (\FD|Somador|saida[28]~52_combout\ & 
-- !\FD|Somador_imediato|saida[27]~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|extensor|estendeSinal_OUT\(16),
	datab => \FD|Somador|saida[28]~52_combout\,
	datad => VCC,
	cin => \FD|Somador_imediato|saida[27]~51\,
	combout => \FD|Somador_imediato|saida[28]~52_combout\,
	cout => \FD|Somador_imediato|saida[28]~53\);

-- Location: LCCOMB_X55_Y40_N28
\FD|Somador_imediato|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~26_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[28]~52_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[28]~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|Somador|saida[28]~52_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \FD|Somador_imediato|saida[28]~52_combout\,
	combout => \FD|Somador_imediato|Add0~26_combout\);

-- Location: LCCOMB_X55_Y40_N30
\FD|mux_jump2|saida[28]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[28]~53_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador|saida[28]~52_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[28]~52_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \UC|pontosDeControle[0]~89_combout\,
	datad => \FD|Somador_imediato|Add0~26_combout\,
	combout => \FD|mux_jump2|saida[28]~53_combout\);

-- Location: FF_X52_Y45_N19
\FD|BR|bancoReg~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~162_q\);

-- Location: FF_X53_Y45_N5
\FD|BR|bancoReg~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~98_q\);

-- Location: FF_X53_Y45_N3
\FD|BR|bancoReg~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~66_q\);

-- Location: LCCOMB_X53_Y45_N4
\FD|BR|bancoReg~1327\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1327_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~66_q\))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~98_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~98_q\,
	datad => \FD|BR|bancoReg~66_q\,
	combout => \FD|BR|bancoReg~1327_combout\);

-- Location: FF_X53_Y42_N7
\FD|BR|bancoReg~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~130_q\);

-- Location: LCCOMB_X53_Y42_N6
\FD|BR|bancoReg~1328\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1328_combout\ = (\FD|BR|bancoReg~1327_combout\ & (((\FD|BR|bancoReg~130_q\) # (!\FD|ROM|memROM~64_combout\)))) # (!\FD|BR|bancoReg~1327_combout\ & (\FD|BR|bancoReg~162_q\ & ((\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~162_q\,
	datab => \FD|BR|bancoReg~1327_combout\,
	datac => \FD|BR|bancoReg~130_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1328_combout\);

-- Location: FF_X56_Y48_N19
\FD|BR|bancoReg~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~290_q\);

-- Location: FF_X56_Y48_N1
\FD|BR|bancoReg~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~226_q\);

-- Location: LCCOMB_X56_Y48_N18
\FD|BR|bancoReg~1334\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1334_combout\ = (\FD|ROM|memROM~65_combout\ & (\FD|ROM|memROM~64_combout\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~290_q\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~226_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~290_q\,
	datad => \FD|BR|bancoReg~226_q\,
	combout => \FD|BR|bancoReg~1334_combout\);

-- Location: FF_X53_Y42_N5
\FD|BR|bancoReg~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~258_q\);

-- Location: FF_X57_Y47_N1
\FD|BR|bancoReg~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~194_q\);

-- Location: LCCOMB_X53_Y42_N4
\FD|BR|bancoReg~1335\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1335_combout\ = (\FD|BR|bancoReg~1334_combout\ & (((\FD|BR|bancoReg~258_q\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1334_combout\ & (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~194_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1334_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~258_q\,
	datad => \FD|BR|bancoReg~194_q\,
	combout => \FD|BR|bancoReg~1335_combout\);

-- Location: FF_X57_Y49_N11
\FD|BR|bancoReg~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~322_q\);

-- Location: FF_X53_Y49_N17
\FD|BR|bancoReg~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~354_q\);

-- Location: LCCOMB_X53_Y49_N16
\FD|BR|bancoReg~1331\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1331_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~322_q\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~354_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~322_q\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~354_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1331_combout\);

-- Location: FF_X53_Y47_N29
\FD|BR|bancoReg~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~386_q\);

-- Location: FF_X53_Y49_N27
\FD|BR|bancoReg~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~418_q\);

-- Location: LCCOMB_X53_Y47_N28
\FD|BR|bancoReg~1332\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1332_combout\ = (\FD|BR|bancoReg~1331_combout\ & (((\FD|BR|bancoReg~386_q\)) # (!\FD|ROM|memROM~64_combout\))) # (!\FD|BR|bancoReg~1331_combout\ & (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~418_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1331_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~386_q\,
	datad => \FD|BR|bancoReg~418_q\,
	combout => \FD|BR|bancoReg~1332_combout\);

-- Location: FF_X55_Y40_N1
\FD|BR|bancoReg~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~546_q\);

-- Location: FF_X57_Y44_N21
\FD|BR|bancoReg~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~482_q\);

-- Location: LCCOMB_X57_Y44_N20
\FD|BR|bancoReg~1329\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1329_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~546_q\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~482_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~546_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~482_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1329_combout\);

-- Location: FF_X56_Y42_N17
\FD|BR|bancoReg~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~514_q\);

-- Location: FF_X56_Y41_N29
\FD|BR|bancoReg~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~450_q\);

-- Location: LCCOMB_X56_Y42_N16
\FD|BR|bancoReg~1330\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1330_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1329_combout\ & (\FD|BR|bancoReg~514_q\)) # (!\FD|BR|bancoReg~1329_combout\ & ((\FD|BR|bancoReg~450_q\))))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~1329_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~1329_combout\,
	datac => \FD|BR|bancoReg~514_q\,
	datad => \FD|BR|bancoReg~450_q\,
	combout => \FD|BR|bancoReg~1330_combout\);

-- Location: LCCOMB_X53_Y42_N8
\FD|BR|bancoReg~1333\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1333_combout\ = (\FD|ROM|memROM~54_combout\ & (((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1330_combout\))) # (!\FD|ROM|memROM~53_combout\ & 
-- (\FD|BR|bancoReg~1332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~1332_combout\,
	datac => \FD|BR|bancoReg~1330_combout\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1333_combout\);

-- Location: LCCOMB_X53_Y42_N10
\FD|BR|bancoReg~1336\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1336_combout\ = (\FD|BR|bancoReg~1333_combout\ & (((\FD|BR|bancoReg~1335_combout\) # (!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1333_combout\ & (\FD|BR|bancoReg~1328_combout\ & ((\FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1328_combout\,
	datab => \FD|BR|bancoReg~1335_combout\,
	datac => \FD|BR|bancoReg~1333_combout\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1336_combout\);

-- Location: LCCOMB_X54_Y42_N12
\FD|mux_Banco_Ula|saida[28]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[28]~7_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|extensor|estendeSinal_OUT\(16))))) # (!\UC|pontosDeControle~92_combout\ & (!\FD|BR|Equal1~0_combout\ & ((\FD|BR|bancoReg~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datab => \UC|pontosDeControle~92_combout\,
	datac => \FD|extensor|estendeSinal_OUT\(16),
	datad => \FD|BR|bancoReg~1336_combout\,
	combout => \FD|mux_Banco_Ula|saida[28]~7_combout\);

-- Location: LCCOMB_X48_Y42_N24
\FD|ULA|Add1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~56_combout\ = ((\FD|mux_Banco_Ula|saida[28]~7_combout\ $ (\FD|BR|saidaA[28]~17_combout\ $ (\FD|ULA|Add1~55\)))) # (GND)
-- \FD|ULA|Add1~57\ = CARRY((\FD|mux_Banco_Ula|saida[28]~7_combout\ & (\FD|BR|saidaA[28]~17_combout\ & !\FD|ULA|Add1~55\)) # (!\FD|mux_Banco_Ula|saida[28]~7_combout\ & ((\FD|BR|saidaA[28]~17_combout\) # (!\FD|ULA|Add1~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[28]~7_combout\,
	datab => \FD|BR|saidaA[28]~17_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~55\,
	combout => \FD|ULA|Add1~56_combout\,
	cout => \FD|ULA|Add1~57\);

-- Location: LCCOMB_X49_Y41_N24
\FD|ULA|soma[28]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[28]~56_combout\ = ((\FD|mux_Banco_Ula|saida[28]~7_combout\ $ (\FD|BR|saidaA[28]~17_combout\ $ (!\FD|ULA|soma[27]~55\)))) # (GND)
-- \FD|ULA|soma[28]~57\ = CARRY((\FD|mux_Banco_Ula|saida[28]~7_combout\ & ((\FD|BR|saidaA[28]~17_combout\) # (!\FD|ULA|soma[27]~55\))) # (!\FD|mux_Banco_Ula|saida[28]~7_combout\ & (\FD|BR|saidaA[28]~17_combout\ & !\FD|ULA|soma[27]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[28]~7_combout\,
	datab => \FD|BR|saidaA[28]~17_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[27]~55\,
	combout => \FD|ULA|soma[28]~56_combout\,
	cout => \FD|ULA|soma[28]~57\);

-- Location: LCCOMB_X47_Y41_N16
\FD|ULA|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux3~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[28]~56_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[28]~56_combout\,
	combout => \FD|ULA|Mux3~2_combout\);

-- Location: LCCOMB_X47_Y41_N10
\FD|ULA|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux3~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~56_combout\)) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux3~2_combout\))))) # (!\FD|ULA|Mux12~2_combout\ & (((!\FD|ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~56_combout\,
	datab => \FD|ULA|Mux12~2_combout\,
	datac => \FD|ULA|Mux12~3_combout\,
	datad => \FD|ULA|Mux3~2_combout\,
	combout => \FD|ULA|Mux3~3_combout\);

-- Location: LCCOMB_X47_Y41_N20
\FD|ULA|Mux3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux3~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|mux_Banco_Ula|saida[28]~7_combout\ & ((\FD|BR|saidaA[28]~17_combout\) # (!\FD|ULA|Mux3~3_combout\))) # (!\FD|mux_Banco_Ula|saida[28]~7_combout\ & (\FD|BR|saidaA[28]~17_combout\ & 
-- !\FD|ULA|Mux3~3_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~4_combout\,
	datab => \FD|mux_Banco_Ula|saida[28]~7_combout\,
	datac => \FD|BR|saidaA[28]~17_combout\,
	datad => \FD|ULA|Mux3~3_combout\,
	combout => \FD|ULA|Mux3~4_combout\);

-- Location: LCCOMB_X50_Y41_N4
\FD|ULA|Mux3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux3~5_combout\ = (\FD|ULA|Mux3~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[15]~88_combout\,
	datab => \UC|pontosDeControle[16]~93_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \FD|ULA|Mux3~4_combout\,
	combout => \FD|ULA|Mux3~5_combout\);

-- Location: LCCOMB_X55_Y40_N12
\FD|mux_lui|saida[28]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[28]~40_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[28]~52_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datab => \FD|ULA|Mux3~5_combout\,
	datac => \UC|pontosDeControle[7]~96_combout\,
	datad => \FD|Somador|saida[28]~52_combout\,
	combout => \FD|mux_lui|saida[28]~40_combout\);

-- Location: LCCOMB_X55_Y40_N14
\FD|mux_lui|saida[28]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[28]~41_combout\ = (\FD|mux_lui|saida[28]~40_combout\) # ((\UC|Equal1~12_combout\ & \FD|ROM|memROM~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datac => \FD|ROM|memROM~67_combout\,
	datad => \FD|mux_lui|saida[28]~40_combout\,
	combout => \FD|mux_lui|saida[28]~41_combout\);

-- Location: FF_X48_Y48_N9
\FD|BR|bancoReg~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~770_q\);

-- Location: FF_X48_Y48_N3
\FD|BR|bancoReg~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1026_q\);

-- Location: LCCOMB_X47_Y48_N0
\FD|BR|bancoReg~898feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~898feeder_combout\ = \FD|mux_lui|saida[28]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[28]~41_combout\,
	combout => \FD|BR|bancoReg~898feeder_combout\);

-- Location: FF_X47_Y48_N1
\FD|BR|bancoReg~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~898feeder_combout\,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~898_q\);

-- Location: FF_X47_Y48_N3
\FD|BR|bancoReg~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~642_q\);

-- Location: LCCOMB_X47_Y48_N2
\FD|BR|bancoReg~1307\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1307_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~898_q\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~642_q\ & !\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~898_q\,
	datac => \FD|BR|bancoReg~642_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1307_combout\);

-- Location: LCCOMB_X48_Y48_N2
\FD|BR|bancoReg~1308\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1308_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1307_combout\ & ((\FD|BR|bancoReg~1026_q\))) # (!\FD|BR|bancoReg~1307_combout\ & (\FD|BR|bancoReg~770_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~770_q\,
	datac => \FD|BR|bancoReg~1026_q\,
	datad => \FD|BR|bancoReg~1307_combout\,
	combout => \FD|BR|bancoReg~1308_combout\);

-- Location: LCCOMB_X48_Y47_N26
\FD|BR|bancoReg~706feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~706feeder_combout\ = \FD|mux_lui|saida[28]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[28]~41_combout\,
	combout => \FD|BR|bancoReg~706feeder_combout\);

-- Location: FF_X48_Y47_N27
\FD|BR|bancoReg~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~706feeder_combout\,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~706_q\);

-- Location: FF_X48_Y47_N13
\FD|BR|bancoReg~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~578_q\);

-- Location: LCCOMB_X48_Y47_N12
\FD|BR|bancoReg~1309\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1309_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~706_q\) # ((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & (((\FD|BR|bancoReg~578_q\ & !\FD|ROM|memROM~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~706_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~578_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1309_combout\);

-- Location: FF_X49_Y47_N17
\FD|BR|bancoReg~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~962_q\);

-- Location: LCCOMB_X50_Y47_N12
\FD|BR|bancoReg~834feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~834feeder_combout\ = \FD|mux_lui|saida[28]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[28]~41_combout\,
	combout => \FD|BR|bancoReg~834feeder_combout\);

-- Location: FF_X50_Y47_N13
\FD|BR|bancoReg~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~834feeder_combout\,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~834_q\);

-- Location: LCCOMB_X49_Y47_N16
\FD|BR|bancoReg~1310\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1310_combout\ = (\FD|BR|bancoReg~1309_combout\ & (((\FD|BR|bancoReg~962_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1309_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~834_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1309_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~962_q\,
	datad => \FD|BR|bancoReg~834_q\,
	combout => \FD|BR|bancoReg~1310_combout\);

-- Location: FF_X45_Y46_N13
\FD|BR|bancoReg~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~610_q\);

-- Location: FF_X46_Y43_N7
\FD|BR|bancoReg~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~738_q\);

-- Location: LCCOMB_X45_Y46_N12
\FD|BR|bancoReg~1311\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1311_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~738_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~610_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~610_q\,
	datad => \FD|BR|bancoReg~738_q\,
	combout => \FD|BR|bancoReg~1311_combout\);

-- Location: FF_X45_Y46_N7
\FD|BR|bancoReg~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~994_q\);

-- Location: FF_X46_Y46_N3
\FD|BR|bancoReg~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~866_q\);

-- Location: LCCOMB_X45_Y46_N6
\FD|BR|bancoReg~1312\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1312_combout\ = (\FD|BR|bancoReg~1311_combout\ & (((\FD|BR|bancoReg~994_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1311_combout\ & (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~866_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1311_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~994_q\,
	datad => \FD|BR|bancoReg~866_q\,
	combout => \FD|BR|bancoReg~1312_combout\);

-- Location: LCCOMB_X49_Y45_N4
\FD|BR|bancoReg~1313\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1313_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1312_combout\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1310_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1310_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~1312_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1313_combout\);

-- Location: FF_X49_Y49_N27
\FD|BR|bancoReg~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~930_q\);

-- Location: FF_X49_Y49_N13
\FD|BR|bancoReg~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~674_q\);

-- Location: LCCOMB_X49_Y49_N12
\FD|BR|bancoReg~1314\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1314_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~930_q\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~674_q\ & !\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~930_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~674_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1314_combout\);

-- Location: FF_X49_Y51_N9
\FD|BR|bancoReg~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[28]~41_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1058_q\);

-- Location: LCCOMB_X49_Y50_N0
\FD|BR|bancoReg~802feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~802feeder_combout\ = \FD|mux_lui|saida[28]~41_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[28]~41_combout\,
	combout => \FD|BR|bancoReg~802feeder_combout\);

-- Location: FF_X49_Y50_N1
\FD|BR|bancoReg~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~802feeder_combout\,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~802_q\);

-- Location: LCCOMB_X49_Y51_N8
\FD|BR|bancoReg~1315\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1315_combout\ = (\FD|BR|bancoReg~1314_combout\ & (((\FD|BR|bancoReg~1058_q\)) # (!\FD|ROM|memROM~32_combout\))) # (!\FD|BR|bancoReg~1314_combout\ & (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~802_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1314_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~1058_q\,
	datad => \FD|BR|bancoReg~802_q\,
	combout => \FD|BR|bancoReg~1315_combout\);

-- Location: LCCOMB_X49_Y45_N22
\FD|BR|bancoReg~1316\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1316_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1313_combout\ & ((\FD|BR|bancoReg~1315_combout\))) # (!\FD|BR|bancoReg~1313_combout\ & (\FD|BR|bancoReg~1308_combout\)))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1308_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1313_combout\,
	datad => \FD|BR|bancoReg~1315_combout\,
	combout => \FD|BR|bancoReg~1316_combout\);

-- Location: LCCOMB_X56_Y41_N28
\FD|BR|bancoReg~1324\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1324_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~482_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~450_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~482_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~450_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1324_combout\);

-- Location: LCCOMB_X55_Y48_N26
\FD|BR|bancoReg~1325\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1325_combout\ = (\FD|BR|bancoReg~1324_combout\ & ((\FD|BR|bancoReg~546_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~546_q\,
	datad => \FD|BR|bancoReg~1324_combout\,
	combout => \FD|BR|bancoReg~1325_combout\);

-- Location: LCCOMB_X56_Y48_N0
\FD|BR|bancoReg~1317\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1317_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~226_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~194_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~226_q\,
	datad => \FD|BR|bancoReg~194_q\,
	combout => \FD|BR|bancoReg~1317_combout\);

-- Location: LCCOMB_X56_Y48_N28
\FD|BR|bancoReg~1318\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1318_combout\ = (\FD|BR|bancoReg~1317_combout\ & ((\FD|BR|bancoReg~290_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~290_q\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1317_combout\,
	combout => \FD|BR|bancoReg~1318_combout\);

-- Location: LCCOMB_X57_Y49_N10
\FD|BR|bancoReg~1319\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1319_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~354_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~322_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~354_q\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~322_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1319_combout\);

-- Location: LCCOMB_X53_Y49_N26
\FD|BR|bancoReg~1320\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1320_combout\ = (\FD|BR|bancoReg~1319_combout\ & ((\FD|BR|bancoReg~418_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~418_q\,
	datad => \FD|BR|bancoReg~1319_combout\,
	combout => \FD|BR|bancoReg~1320_combout\);

-- Location: LCCOMB_X53_Y45_N2
\FD|BR|bancoReg~1321\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1321_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~98_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~66_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|BR|bancoReg~98_q\,
	datac => \FD|BR|bancoReg~66_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1321_combout\);

-- Location: LCCOMB_X52_Y45_N18
\FD|BR|bancoReg~1322\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1322_combout\ = (\FD|BR|bancoReg~1321_combout\ & ((\FD|BR|bancoReg~162_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~162_q\,
	datad => \FD|BR|bancoReg~1321_combout\,
	combout => \FD|BR|bancoReg~1322_combout\);

-- Location: LCCOMB_X49_Y49_N6
\FD|BR|bancoReg~1323\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1323_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~1320_combout\)) # (!\FD|ROM|memROM~30_combout\ & 
-- ((\FD|BR|bancoReg~1322_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1320_combout\,
	datad => \FD|BR|bancoReg~1322_combout\,
	combout => \FD|BR|bancoReg~1323_combout\);

-- Location: LCCOMB_X49_Y49_N16
\FD|BR|bancoReg~1326\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1326_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1323_combout\ & (\FD|BR|bancoReg~1325_combout\)) # (!\FD|BR|bancoReg~1323_combout\ & ((\FD|BR|bancoReg~1318_combout\))))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1323_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1325_combout\,
	datac => \FD|BR|bancoReg~1318_combout\,
	datad => \FD|BR|bancoReg~1323_combout\,
	combout => \FD|BR|bancoReg~1326_combout\);

-- Location: LCCOMB_X49_Y45_N8
\FD|BR|saidaA[28]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[28]~17_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1316_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1326_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|Equal0~0_combout\,
	datac => \FD|BR|bancoReg~1316_combout\,
	datad => \FD|BR|bancoReg~1326_combout\,
	combout => \FD|BR|saidaA[28]~17_combout\);

-- Location: LCCOMB_X55_Y40_N18
\FD|mux_jump2|saida[28]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[28]~54_combout\ = (\FD|mux_jump2|saida[28]~53_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[28]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_jump2|saida[28]~53_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|BR|saidaA[28]~17_combout\,
	combout => \FD|mux_jump2|saida[28]~54_combout\);

-- Location: FF_X55_Y40_N19
\FD|PC|data_s[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[28]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(28));

-- Location: LCCOMB_X53_Y40_N22
\FD|Somador|saida[28]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[28]~52_combout\ = (\FD|PC|data_s\(28) & (\FD|Somador|saida[27]~51\ $ (GND))) # (!\FD|PC|data_s\(28) & (!\FD|Somador|saida[27]~51\ & VCC))
-- \FD|Somador|saida[28]~53\ = CARRY((\FD|PC|data_s\(28) & !\FD|Somador|saida[27]~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|PC|data_s\(28),
	datad => VCC,
	cin => \FD|Somador|saida[27]~51\,
	combout => \FD|Somador|saida[28]~52_combout\,
	cout => \FD|Somador|saida[28]~53\);

-- Location: LCCOMB_X54_Y40_N24
\FD|Somador_imediato|saida[29]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[29]~54_combout\ = (\FD|Somador|saida[29]~54_combout\ & ((\FD|extensor|estendeSinal_OUT\(16) & (\FD|Somador_imediato|saida[28]~53\ & VCC)) # (!\FD|extensor|estendeSinal_OUT\(16) & (!\FD|Somador_imediato|saida[28]~53\)))) # 
-- (!\FD|Somador|saida[29]~54_combout\ & ((\FD|extensor|estendeSinal_OUT\(16) & (!\FD|Somador_imediato|saida[28]~53\)) # (!\FD|extensor|estendeSinal_OUT\(16) & ((\FD|Somador_imediato|saida[28]~53\) # (GND)))))
-- \FD|Somador_imediato|saida[29]~55\ = CARRY((\FD|Somador|saida[29]~54_combout\ & (!\FD|extensor|estendeSinal_OUT\(16) & !\FD|Somador_imediato|saida[28]~53\)) # (!\FD|Somador|saida[29]~54_combout\ & ((!\FD|Somador_imediato|saida[28]~53\) # 
-- (!\FD|extensor|estendeSinal_OUT\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[29]~54_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datad => VCC,
	cin => \FD|Somador_imediato|saida[28]~53\,
	combout => \FD|Somador_imediato|saida[29]~54_combout\,
	cout => \FD|Somador_imediato|saida[29]~55\);

-- Location: LCCOMB_X47_Y41_N4
\FD|Somador_imediato|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~27_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[29]~54_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[29]~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~combout\,
	datac => \FD|Somador|saida[29]~54_combout\,
	datad => \FD|Somador_imediato|saida[29]~54_combout\,
	combout => \FD|Somador_imediato|Add0~27_combout\);

-- Location: LCCOMB_X47_Y41_N22
\FD|mux_jump2|saida[29]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[29]~55_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador|saida[29]~54_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[29]~54_combout\,
	datab => \UC|pontosDeControle[0]~89_combout\,
	datac => \FD|Somador_imediato|Add0~27_combout\,
	datad => \UC|pontosDeControle\(1),
	combout => \FD|mux_jump2|saida[29]~55_combout\);

-- Location: FF_X53_Y44_N29
\FD|BR|bancoReg~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~67_q\);

-- Location: FF_X53_Y44_N25
\FD|BR|bancoReg~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~323_q\);

-- Location: LCCOMB_X53_Y44_N28
\FD|BR|bancoReg~1297\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1297_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~67_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~323_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~67_q\,
	datad => \FD|BR|bancoReg~323_q\,
	combout => \FD|BR|bancoReg~1297_combout\);

-- Location: FF_X55_Y44_N7
\FD|BR|bancoReg~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~451_q\);

-- Location: FF_X55_Y44_N13
\FD|BR|bancoReg~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~195_q\);

-- Location: LCCOMB_X55_Y44_N6
\FD|BR|bancoReg~1298\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1298_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1297_combout\ & ((\FD|BR|bancoReg~195_q\))) # (!\FD|BR|bancoReg~1297_combout\ & (\FD|BR|bancoReg~451_q\)))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~1297_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~1297_combout\,
	datac => \FD|BR|bancoReg~451_q\,
	datad => \FD|BR|bancoReg~195_q\,
	combout => \FD|BR|bancoReg~1298_combout\);

-- Location: FF_X53_Y47_N3
\FD|BR|bancoReg~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~131_q\);

-- Location: FF_X53_Y47_N25
\FD|BR|bancoReg~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~387_q\);

-- Location: LCCOMB_X53_Y47_N2
\FD|BR|bancoReg~1304\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1304_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~131_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~387_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~131_q\,
	datad => \FD|BR|bancoReg~387_q\,
	combout => \FD|BR|bancoReg~1304_combout\);

-- Location: FF_X54_Y47_N25
\FD|BR|bancoReg~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~515_q\);

-- Location: LCCOMB_X54_Y46_N10
\FD|BR|bancoReg~259feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~259feeder_combout\ = \FD|mux_lui|saida[29]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[29]~43_combout\,
	combout => \FD|BR|bancoReg~259feeder_combout\);

-- Location: FF_X54_Y46_N11
\FD|BR|bancoReg~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~259feeder_combout\,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~259_q\);

-- Location: LCCOMB_X54_Y47_N24
\FD|BR|bancoReg~1305\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1305_combout\ = (\FD|BR|bancoReg~1304_combout\ & (((\FD|BR|bancoReg~259_q\)) # (!\FD|ROM|memROM~53_combout\))) # (!\FD|BR|bancoReg~1304_combout\ & (\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~515_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1304_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~515_q\,
	datad => \FD|BR|bancoReg~259_q\,
	combout => \FD|BR|bancoReg~1305_combout\);

-- Location: FF_X52_Y44_N27
\FD|BR|bancoReg~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~483_q\);

-- Location: FF_X52_Y44_N1
\FD|BR|bancoReg~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~355_q\);

-- Location: LCCOMB_X52_Y44_N26
\FD|BR|bancoReg~1301\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1301_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~483_q\)) # (!\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~355_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~483_q\,
	datad => \FD|BR|bancoReg~355_q\,
	combout => \FD|BR|bancoReg~1301_combout\);

-- Location: FF_X54_Y48_N9
\FD|BR|bancoReg~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~99_q\);

-- Location: FF_X55_Y48_N23
\FD|BR|bancoReg~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~227_q\);

-- Location: LCCOMB_X54_Y48_N8
\FD|BR|bancoReg~1302\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1302_combout\ = (\FD|BR|bancoReg~1301_combout\ & (((\FD|BR|bancoReg~227_q\)) # (!\FD|ROM|memROM~54_combout\))) # (!\FD|BR|bancoReg~1301_combout\ & (\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~99_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1301_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~99_q\,
	datad => \FD|BR|bancoReg~227_q\,
	combout => \FD|BR|bancoReg~1302_combout\);

-- Location: FF_X55_Y45_N7
\FD|BR|bancoReg~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~419_q\);

-- Location: FF_X52_Y42_N25
\FD|BR|bancoReg~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[29]~43_combout\,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~547_q\);

-- Location: LCCOMB_X55_Y45_N6
\FD|BR|bancoReg~1299\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1299_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~547_q\))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~419_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~419_q\,
	datad => \FD|BR|bancoReg~547_q\,
	combout => \FD|BR|bancoReg~1299_combout\);

-- Location: FF_X54_Y48_N19
\FD|BR|bancoReg~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~163_q\);

-- Location: FF_X55_Y48_N25
\FD|BR|bancoReg~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~291_q\);

-- Location: LCCOMB_X54_Y48_N18
\FD|BR|bancoReg~1300\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1300_combout\ = (\FD|BR|bancoReg~1299_combout\ & (((\FD|BR|bancoReg~291_q\)) # (!\FD|ROM|memROM~54_combout\))) # (!\FD|BR|bancoReg~1299_combout\ & (\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~163_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1299_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~163_q\,
	datad => \FD|BR|bancoReg~291_q\,
	combout => \FD|BR|bancoReg~1300_combout\);

-- Location: LCCOMB_X58_Y47_N30
\FD|BR|bancoReg~1303\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1303_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|BR|bancoReg~1300_combout\) # (\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~1302_combout\ & ((!\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1302_combout\,
	datac => \FD|BR|bancoReg~1300_combout\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1303_combout\);

-- Location: LCCOMB_X58_Y47_N8
\FD|BR|bancoReg~1306\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1306_combout\ = (\FD|BR|bancoReg~1303_combout\ & (((\FD|BR|bancoReg~1305_combout\) # (!\FD|ROM|memROM~65_combout\)))) # (!\FD|BR|bancoReg~1303_combout\ & (\FD|BR|bancoReg~1298_combout\ & ((\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1298_combout\,
	datab => \FD|BR|bancoReg~1305_combout\,
	datac => \FD|BR|bancoReg~1303_combout\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1306_combout\);

-- Location: LCCOMB_X50_Y45_N4
\FD|mux_Banco_Ula|saida[29]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[29]~6_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|extensor|estendeSinal_OUT\(16))) # (!\UC|pontosDeControle~92_combout\ & (((!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~92_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1306_combout\,
	combout => \FD|mux_Banco_Ula|saida[29]~6_combout\);

-- Location: LCCOMB_X49_Y41_N26
\FD|ULA|soma[29]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[29]~58_combout\ = (\FD|mux_Banco_Ula|saida[29]~6_combout\ & ((\FD|BR|saidaA[29]~16_combout\ & (\FD|ULA|soma[28]~57\ & VCC)) # (!\FD|BR|saidaA[29]~16_combout\ & (!\FD|ULA|soma[28]~57\)))) # (!\FD|mux_Banco_Ula|saida[29]~6_combout\ & 
-- ((\FD|BR|saidaA[29]~16_combout\ & (!\FD|ULA|soma[28]~57\)) # (!\FD|BR|saidaA[29]~16_combout\ & ((\FD|ULA|soma[28]~57\) # (GND)))))
-- \FD|ULA|soma[29]~59\ = CARRY((\FD|mux_Banco_Ula|saida[29]~6_combout\ & (!\FD|BR|saidaA[29]~16_combout\ & !\FD|ULA|soma[28]~57\)) # (!\FD|mux_Banco_Ula|saida[29]~6_combout\ & ((!\FD|ULA|soma[28]~57\) # (!\FD|BR|saidaA[29]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[29]~6_combout\,
	datab => \FD|BR|saidaA[29]~16_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[28]~57\,
	combout => \FD|ULA|soma[29]~58_combout\,
	cout => \FD|ULA|soma[29]~59\);

-- Location: LCCOMB_X47_Y41_N24
\FD|ULA|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux2~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[29]~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[29]~58_combout\,
	combout => \FD|ULA|Mux2~2_combout\);

-- Location: LCCOMB_X48_Y42_N26
\FD|ULA|Add1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~58_combout\ = (\FD|mux_Banco_Ula|saida[29]~6_combout\ & ((\FD|BR|saidaA[29]~16_combout\ & (!\FD|ULA|Add1~57\)) # (!\FD|BR|saidaA[29]~16_combout\ & ((\FD|ULA|Add1~57\) # (GND))))) # (!\FD|mux_Banco_Ula|saida[29]~6_combout\ & 
-- ((\FD|BR|saidaA[29]~16_combout\ & (\FD|ULA|Add1~57\ & VCC)) # (!\FD|BR|saidaA[29]~16_combout\ & (!\FD|ULA|Add1~57\))))
-- \FD|ULA|Add1~59\ = CARRY((\FD|mux_Banco_Ula|saida[29]~6_combout\ & ((!\FD|ULA|Add1~57\) # (!\FD|BR|saidaA[29]~16_combout\))) # (!\FD|mux_Banco_Ula|saida[29]~6_combout\ & (!\FD|BR|saidaA[29]~16_combout\ & !\FD|ULA|Add1~57\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[29]~6_combout\,
	datab => \FD|BR|saidaA[29]~16_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~57\,
	combout => \FD|ULA|Add1~58_combout\,
	cout => \FD|ULA|Add1~59\);

-- Location: LCCOMB_X47_Y41_N2
\FD|ULA|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux2~3_combout\ = (\FD|ULA|Mux12~3_combout\ & (((\FD|ULA|Mux12~2_combout\ & \FD|ULA|Add1~58_combout\)))) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux2~2_combout\) # ((!\FD|ULA|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~3_combout\,
	datab => \FD|ULA|Mux2~2_combout\,
	datac => \FD|ULA|Mux12~2_combout\,
	datad => \FD|ULA|Add1~58_combout\,
	combout => \FD|ULA|Mux2~3_combout\);

-- Location: LCCOMB_X47_Y41_N12
\FD|ULA|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux2~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|mux_Banco_Ula|saida[29]~6_combout\ & ((\FD|BR|saidaA[29]~16_combout\) # (!\FD|ULA|Mux2~3_combout\))) # (!\FD|mux_Banco_Ula|saida[29]~6_combout\ & (\FD|BR|saidaA[29]~16_combout\ & 
-- !\FD|ULA|Mux2~3_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux2~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~4_combout\,
	datab => \FD|mux_Banco_Ula|saida[29]~6_combout\,
	datac => \FD|BR|saidaA[29]~16_combout\,
	datad => \FD|ULA|Mux2~3_combout\,
	combout => \FD|ULA|Mux2~4_combout\);

-- Location: LCCOMB_X50_Y41_N14
\FD|ULA|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux2~5_combout\ = (\FD|ULA|Mux2~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[15]~88_combout\,
	datab => \UC|pontosDeControle[16]~93_combout\,
	datac => \FD|UCULA|Mux8~8_combout\,
	datad => \FD|ULA|Mux2~4_combout\,
	combout => \FD|ULA|Mux2~5_combout\);

-- Location: LCCOMB_X52_Y42_N0
\FD|mux_lui|saida[29]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[29]~42_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[29]~54_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux2~5_combout\,
	datab => \FD|Somador|saida[29]~54_combout\,
	datac => \UC|Equal1~12_combout\,
	datad => \UC|pontosDeControle[7]~96_combout\,
	combout => \FD|mux_lui|saida[29]~42_combout\);

-- Location: LCCOMB_X52_Y42_N24
\FD|mux_lui|saida[29]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[29]~43_combout\ = (\FD|mux_lui|saida[29]~42_combout\) # ((\FD|ROM|memROM~67_combout\ & \UC|Equal1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~67_combout\,
	datac => \UC|Equal1~12_combout\,
	datad => \FD|mux_lui|saida[29]~42_combout\,
	combout => \FD|mux_lui|saida[29]~43_combout\);

-- Location: FF_X49_Y50_N5
\FD|BR|bancoReg~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~803_q\);

-- Location: FF_X49_Y50_N23
\FD|BR|bancoReg~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~675_q\);

-- Location: LCCOMB_X49_Y50_N22
\FD|BR|bancoReg~1284\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1284_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~803_q\) # ((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & (((\FD|BR|bancoReg~675_q\ & !\FD|ROM|memROM~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~803_q\,
	datac => \FD|BR|bancoReg~675_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1284_combout\);

-- Location: FF_X50_Y50_N3
\FD|BR|bancoReg~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1059_q\);

-- Location: FF_X50_Y50_N1
\FD|BR|bancoReg~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~931_q\);

-- Location: LCCOMB_X50_Y50_N2
\FD|BR|bancoReg~1285\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1285_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1284_combout\ & (\FD|BR|bancoReg~1059_q\)) # (!\FD|BR|bancoReg~1284_combout\ & ((\FD|BR|bancoReg~931_q\))))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~1284_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~1284_combout\,
	datac => \FD|BR|bancoReg~1059_q\,
	datad => \FD|BR|bancoReg~931_q\,
	combout => \FD|BR|bancoReg~1285_combout\);

-- Location: LCCOMB_X47_Y48_N12
\FD|BR|bancoReg~899feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~899feeder_combout\ = \FD|mux_lui|saida[29]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[29]~43_combout\,
	combout => \FD|BR|bancoReg~899feeder_combout\);

-- Location: FF_X47_Y48_N13
\FD|BR|bancoReg~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~899feeder_combout\,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~899_q\);

-- Location: FF_X46_Y48_N25
\FD|BR|bancoReg~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1027_q\);

-- Location: FF_X52_Y48_N19
\FD|BR|bancoReg~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~771_q\);

-- Location: FF_X47_Y48_N23
\FD|BR|bancoReg~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~643_q\);

-- Location: LCCOMB_X47_Y48_N22
\FD|BR|bancoReg~1277\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1277_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~771_q\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~643_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~771_q\,
	datac => \FD|BR|bancoReg~643_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1277_combout\);

-- Location: LCCOMB_X46_Y48_N24
\FD|BR|bancoReg~1278\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1278_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1277_combout\ & ((\FD|BR|bancoReg~1027_q\))) # (!\FD|BR|bancoReg~1277_combout\ & (\FD|BR|bancoReg~899_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~899_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1027_q\,
	datad => \FD|BR|bancoReg~1277_combout\,
	combout => \FD|BR|bancoReg~1278_combout\);

-- Location: FF_X45_Y46_N25
\FD|BR|bancoReg~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~611_q\);

-- Location: LCCOMB_X46_Y46_N16
\FD|BR|bancoReg~867feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~867feeder_combout\ = \FD|mux_lui|saida[29]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[29]~43_combout\,
	combout => \FD|BR|bancoReg~867feeder_combout\);

-- Location: FF_X46_Y46_N17
\FD|BR|bancoReg~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~867feeder_combout\,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~867_q\);

-- Location: LCCOMB_X45_Y46_N24
\FD|BR|bancoReg~1281\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1281_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~867_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~611_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~611_q\,
	datad => \FD|BR|bancoReg~867_q\,
	combout => \FD|BR|bancoReg~1281_combout\);

-- Location: FF_X45_Y46_N19
\FD|BR|bancoReg~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~995_q\);

-- Location: FF_X46_Y43_N13
\FD|BR|bancoReg~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~739_q\);

-- Location: LCCOMB_X45_Y46_N18
\FD|BR|bancoReg~1282\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1282_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1281_combout\ & (\FD|BR|bancoReg~995_q\)) # (!\FD|BR|bancoReg~1281_combout\ & ((\FD|BR|bancoReg~739_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1281_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1281_combout\,
	datac => \FD|BR|bancoReg~995_q\,
	datad => \FD|BR|bancoReg~739_q\,
	combout => \FD|BR|bancoReg~1282_combout\);

-- Location: FF_X48_Y47_N1
\FD|BR|bancoReg~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~579_q\);

-- Location: LCCOMB_X50_Y47_N10
\FD|BR|bancoReg~835feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~835feeder_combout\ = \FD|mux_lui|saida[29]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[29]~43_combout\,
	combout => \FD|BR|bancoReg~835feeder_combout\);

-- Location: FF_X50_Y47_N11
\FD|BR|bancoReg~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~835feeder_combout\,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~835_q\);

-- Location: LCCOMB_X48_Y47_N0
\FD|BR|bancoReg~1279\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1279_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~835_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~579_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~579_q\,
	datad => \FD|BR|bancoReg~835_q\,
	combout => \FD|BR|bancoReg~1279_combout\);

-- Location: FF_X47_Y47_N11
\FD|BR|bancoReg~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[29]~43_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~963_q\);

-- Location: LCCOMB_X48_Y47_N22
\FD|BR|bancoReg~707feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~707feeder_combout\ = \FD|mux_lui|saida[29]~43_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[29]~43_combout\,
	combout => \FD|BR|bancoReg~707feeder_combout\);

-- Location: FF_X48_Y47_N23
\FD|BR|bancoReg~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~707feeder_combout\,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~707_q\);

-- Location: LCCOMB_X47_Y47_N10
\FD|BR|bancoReg~1280\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1280_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1279_combout\ & (\FD|BR|bancoReg~963_q\)) # (!\FD|BR|bancoReg~1279_combout\ & ((\FD|BR|bancoReg~707_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1279_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1279_combout\,
	datac => \FD|BR|bancoReg~963_q\,
	datad => \FD|BR|bancoReg~707_q\,
	combout => \FD|BR|bancoReg~1280_combout\);

-- Location: LCCOMB_X53_Y44_N20
\FD|BR|bancoReg~1283\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1283_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1282_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1282_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~1280_combout\,
	combout => \FD|BR|bancoReg~1283_combout\);

-- Location: LCCOMB_X53_Y44_N6
\FD|BR|bancoReg~1286\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1286_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1283_combout\ & (\FD|BR|bancoReg~1285_combout\)) # (!\FD|BR|bancoReg~1283_combout\ & ((\FD|BR|bancoReg~1278_combout\))))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1285_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1278_combout\,
	datad => \FD|BR|bancoReg~1283_combout\,
	combout => \FD|BR|bancoReg~1286_combout\);

-- Location: LCCOMB_X52_Y44_N0
\FD|BR|bancoReg~1287\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1287_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~355_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~323_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~355_q\,
	datad => \FD|BR|bancoReg~323_q\,
	combout => \FD|BR|bancoReg~1287_combout\);

-- Location: LCCOMB_X53_Y44_N10
\FD|BR|bancoReg~1288\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1288_combout\ = (\FD|BR|bancoReg~1287_combout\ & ((\FD|BR|bancoReg~419_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1287_combout\,
	datab => \FD|BR|bancoReg~419_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1288_combout\);

-- Location: LCCOMB_X53_Y44_N4
\FD|BR|bancoReg~1294\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1294_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~483_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~451_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~483_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~451_q\,
	combout => \FD|BR|bancoReg~1294_combout\);

-- Location: LCCOMB_X53_Y44_N30
\FD|BR|bancoReg~1295\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1295_combout\ = (\FD|BR|bancoReg~1294_combout\ & ((\FD|BR|bancoReg~547_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1294_combout\,
	datad => \FD|BR|bancoReg~547_q\,
	combout => \FD|BR|bancoReg~1295_combout\);

-- Location: LCCOMB_X55_Y48_N22
\FD|BR|bancoReg~1289\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1289_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~227_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~195_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~227_q\,
	datad => \FD|BR|bancoReg~195_q\,
	combout => \FD|BR|bancoReg~1289_combout\);

-- Location: LCCOMB_X55_Y48_N24
\FD|BR|bancoReg~1290\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1290_combout\ = (\FD|BR|bancoReg~1289_combout\ & ((\FD|BR|bancoReg~291_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1289_combout\,
	datac => \FD|BR|bancoReg~291_q\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1290_combout\);

-- Location: LCCOMB_X53_Y44_N22
\FD|BR|bancoReg~1291\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1291_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~99_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~67_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~67_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~99_q\,
	combout => \FD|BR|bancoReg~1291_combout\);

-- Location: LCCOMB_X53_Y44_N8
\FD|BR|bancoReg~1292\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1292_combout\ = (\FD|BR|bancoReg~1291_combout\ & ((\FD|BR|bancoReg~163_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1291_combout\,
	datad => \FD|BR|bancoReg~163_q\,
	combout => \FD|BR|bancoReg~1292_combout\);

-- Location: LCCOMB_X53_Y44_N2
\FD|BR|bancoReg~1293\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1293_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1290_combout\)) # (!\FD|ROM|memROM~32_combout\ & 
-- ((\FD|BR|bancoReg~1292_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1290_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1292_combout\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1293_combout\);

-- Location: LCCOMB_X53_Y44_N0
\FD|BR|bancoReg~1296\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1296_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1293_combout\ & ((\FD|BR|bancoReg~1295_combout\))) # (!\FD|BR|bancoReg~1293_combout\ & (\FD|BR|bancoReg~1288_combout\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1293_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1288_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1295_combout\,
	datad => \FD|BR|bancoReg~1293_combout\,
	combout => \FD|BR|bancoReg~1296_combout\);

-- Location: LCCOMB_X53_Y44_N26
\FD|BR|saidaA[29]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[29]~16_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1286_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1296_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1286_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|Equal0~0_combout\,
	datad => \FD|BR|bancoReg~1296_combout\,
	combout => \FD|BR|saidaA[29]~16_combout\);

-- Location: LCCOMB_X47_Y41_N14
\FD|mux_jump2|saida[29]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[29]~56_combout\ = (\FD|mux_jump2|saida[29]~55_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[29]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_jump2|saida[29]~55_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|BR|saidaA[29]~16_combout\,
	combout => \FD|mux_jump2|saida[29]~56_combout\);

-- Location: FF_X47_Y41_N15
\FD|PC|data_s[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[29]~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(29));

-- Location: LCCOMB_X53_Y40_N24
\FD|Somador|saida[29]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[29]~54_combout\ = (\FD|PC|data_s\(29) & (!\FD|Somador|saida[28]~53\)) # (!\FD|PC|data_s\(29) & ((\FD|Somador|saida[28]~53\) # (GND)))
-- \FD|Somador|saida[29]~55\ = CARRY((!\FD|Somador|saida[28]~53\) # (!\FD|PC|data_s\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(29),
	datad => VCC,
	cin => \FD|Somador|saida[28]~53\,
	combout => \FD|Somador|saida[29]~54_combout\,
	cout => \FD|Somador|saida[29]~55\);

-- Location: LCCOMB_X54_Y40_N26
\FD|Somador_imediato|saida[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[30]~56_combout\ = ((\FD|Somador|saida[30]~56_combout\ $ (\FD|extensor|estendeSinal_OUT\(16) $ (!\FD|Somador_imediato|saida[29]~55\)))) # (GND)
-- \FD|Somador_imediato|saida[30]~57\ = CARRY((\FD|Somador|saida[30]~56_combout\ & ((\FD|extensor|estendeSinal_OUT\(16)) # (!\FD|Somador_imediato|saida[29]~55\))) # (!\FD|Somador|saida[30]~56_combout\ & (\FD|extensor|estendeSinal_OUT\(16) & 
-- !\FD|Somador_imediato|saida[29]~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador|saida[30]~56_combout\,
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datad => VCC,
	cin => \FD|Somador_imediato|saida[29]~55\,
	combout => \FD|Somador_imediato|saida[30]~56_combout\,
	cout => \FD|Somador_imediato|saida[30]~57\);

-- Location: LCCOMB_X54_Y44_N28
\FD|Somador_imediato|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~28_combout\ = (\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[30]~56_combout\))) # (!\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|saida[30]~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~combout\,
	datac => \FD|Somador_imediato|saida[30]~56_combout\,
	datad => \FD|Somador|saida[30]~56_combout\,
	combout => \FD|Somador_imediato|Add0~28_combout\);

-- Location: LCCOMB_X54_Y44_N6
\FD|mux_jump2|saida[30]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[30]~57_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador|saida[30]~56_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~28_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \FD|Somador|saida[30]~56_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|Somador_imediato|Add0~28_combout\,
	combout => \FD|mux_jump2|saida[30]~57_combout\);

-- Location: FF_X56_Y48_N13
\FD|BR|bancoReg~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~228_q\);

-- Location: FF_X57_Y48_N21
\FD|BR|bancoReg~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~196_q\);

-- Location: LCCOMB_X57_Y48_N20
\FD|BR|bancoReg~1257\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1257_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~228_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~196_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~228_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~196_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1257_combout\);

-- Location: LCCOMB_X56_Y48_N30
\FD|BR|bancoReg~1258\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1258_combout\ = (\FD|BR|bancoReg~1257_combout\ & ((\FD|BR|bancoReg~292_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~292_q\,
	datad => \FD|BR|bancoReg~1257_combout\,
	combout => \FD|BR|bancoReg~1258_combout\);

-- Location: FF_X52_Y45_N25
\FD|BR|bancoReg~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~164_q\);

-- Location: LCCOMB_X56_Y44_N2
\FD|BR|bancoReg~68feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~68feeder_combout\ = \FD|mux_lui|saida[30]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[30]~45_combout\,
	combout => \FD|BR|bancoReg~68feeder_combout\);

-- Location: FF_X56_Y44_N3
\FD|BR|bancoReg~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~68feeder_combout\,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~68_q\);

-- Location: FF_X52_Y45_N15
\FD|BR|bancoReg~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~100_q\);

-- Location: LCCOMB_X52_Y45_N14
\FD|BR|bancoReg~1261\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1261_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~100_q\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~68_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~68_q\,
	datac => \FD|BR|bancoReg~100_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1261_combout\);

-- Location: LCCOMB_X49_Y48_N10
\FD|BR|bancoReg~1262\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1262_combout\ = (\FD|BR|bancoReg~1261_combout\ & ((\FD|BR|bancoReg~164_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~164_q\,
	datad => \FD|BR|bancoReg~1261_combout\,
	combout => \FD|BR|bancoReg~1262_combout\);

-- Location: FF_X53_Y49_N31
\FD|BR|bancoReg~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~420_q\);

-- Location: FF_X53_Y49_N13
\FD|BR|bancoReg~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~356_q\);

-- Location: LCCOMB_X52_Y48_N0
\FD|BR|bancoReg~324feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~324feeder_combout\ = \FD|mux_lui|saida[30]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[30]~45_combout\,
	combout => \FD|BR|bancoReg~324feeder_combout\);

-- Location: FF_X52_Y48_N1
\FD|BR|bancoReg~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~324feeder_combout\,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~324_q\);

-- Location: LCCOMB_X53_Y49_N12
\FD|BR|bancoReg~1259\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1259_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~356_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~324_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~356_q\,
	datad => \FD|BR|bancoReg~324_q\,
	combout => \FD|BR|bancoReg~1259_combout\);

-- Location: LCCOMB_X49_Y48_N0
\FD|BR|bancoReg~1260\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1260_combout\ = (\FD|BR|bancoReg~1259_combout\ & ((\FD|BR|bancoReg~420_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~420_q\,
	datad => \FD|BR|bancoReg~1259_combout\,
	combout => \FD|BR|bancoReg~1260_combout\);

-- Location: LCCOMB_X49_Y48_N4
\FD|BR|bancoReg~1263\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1263_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1260_combout\))) # (!\FD|ROM|memROM~30_combout\ & 
-- (\FD|BR|bancoReg~1262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1262_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|BR|bancoReg~1260_combout\,
	combout => \FD|BR|bancoReg~1263_combout\);

-- Location: FF_X54_Y44_N3
\FD|BR|bancoReg~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~484_q\);

-- Location: FF_X57_Y48_N15
\FD|BR|bancoReg~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~452_q\);

-- Location: LCCOMB_X57_Y48_N14
\FD|BR|bancoReg~1264\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1264_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~484_q\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~452_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~484_q\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~452_q\,
	datad => \FD|ROM|memROM~56_combout\,
	combout => \FD|BR|bancoReg~1264_combout\);

-- Location: FF_X54_Y44_N21
\FD|BR|bancoReg~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[30]~45_combout\,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~548_q\);

-- Location: LCCOMB_X49_Y48_N6
\FD|BR|bancoReg~1265\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1265_combout\ = (\FD|BR|bancoReg~1264_combout\ & ((\FD|BR|bancoReg~548_q\) # (!\FD|ROM|memROM~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1264_combout\,
	datad => \FD|BR|bancoReg~548_q\,
	combout => \FD|BR|bancoReg~1265_combout\);

-- Location: LCCOMB_X49_Y48_N8
\FD|BR|bancoReg~1266\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1266_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1263_combout\ & ((\FD|BR|bancoReg~1265_combout\))) # (!\FD|BR|bancoReg~1263_combout\ & (\FD|BR|bancoReg~1258_combout\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1258_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~1263_combout\,
	datad => \FD|BR|bancoReg~1265_combout\,
	combout => \FD|BR|bancoReg~1266_combout\);

-- Location: LCCOMB_X48_Y50_N24
\FD|BR|bancoReg~804feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~804feeder_combout\ = \FD|mux_lui|saida[30]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[30]~45_combout\,
	combout => \FD|BR|bancoReg~804feeder_combout\);

-- Location: FF_X48_Y50_N25
\FD|BR|bancoReg~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~804feeder_combout\,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~804_q\);

-- Location: FF_X48_Y50_N3
\FD|BR|bancoReg~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1060_q\);

-- Location: LCCOMB_X49_Y49_N30
\FD|BR|bancoReg~932feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~932feeder_combout\ = \FD|mux_lui|saida[30]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[30]~45_combout\,
	combout => \FD|BR|bancoReg~932feeder_combout\);

-- Location: FF_X49_Y49_N31
\FD|BR|bancoReg~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~932feeder_combout\,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~932_q\);

-- Location: FF_X49_Y49_N1
\FD|BR|bancoReg~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~676_q\);

-- Location: LCCOMB_X49_Y49_N0
\FD|BR|bancoReg~1254\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1254_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~932_q\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~676_q\ & !\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~932_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~676_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1254_combout\);

-- Location: LCCOMB_X48_Y50_N2
\FD|BR|bancoReg~1255\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1255_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1254_combout\ & ((\FD|BR|bancoReg~1060_q\))) # (!\FD|BR|bancoReg~1254_combout\ & (\FD|BR|bancoReg~804_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1254_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~804_q\,
	datac => \FD|BR|bancoReg~1060_q\,
	datad => \FD|BR|bancoReg~1254_combout\,
	combout => \FD|BR|bancoReg~1255_combout\);

-- Location: LCCOMB_X52_Y48_N22
\FD|BR|bancoReg~772feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~772feeder_combout\ = \FD|mux_lui|saida[30]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[30]~45_combout\,
	combout => \FD|BR|bancoReg~772feeder_combout\);

-- Location: FF_X52_Y48_N23
\FD|BR|bancoReg~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~772feeder_combout\,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~772_q\);

-- Location: FF_X48_Y48_N15
\FD|BR|bancoReg~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1028_q\);

-- Location: FF_X47_Y48_N9
\FD|BR|bancoReg~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~900_q\);

-- Location: FF_X47_Y48_N11
\FD|BR|bancoReg~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~644_q\);

-- Location: LCCOMB_X47_Y48_N10
\FD|BR|bancoReg~1247\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1247_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~900_q\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~644_q\ & !\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~900_q\,
	datac => \FD|BR|bancoReg~644_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1247_combout\);

-- Location: LCCOMB_X48_Y48_N14
\FD|BR|bancoReg~1248\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1248_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1247_combout\ & ((\FD|BR|bancoReg~1028_q\))) # (!\FD|BR|bancoReg~1247_combout\ & (\FD|BR|bancoReg~772_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~772_q\,
	datac => \FD|BR|bancoReg~1028_q\,
	datad => \FD|BR|bancoReg~1247_combout\,
	combout => \FD|BR|bancoReg~1248_combout\);

-- Location: LCCOMB_X48_Y47_N18
\FD|BR|bancoReg~708feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~708feeder_combout\ = \FD|mux_lui|saida[30]~45_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[30]~45_combout\,
	combout => \FD|BR|bancoReg~708feeder_combout\);

-- Location: FF_X48_Y47_N19
\FD|BR|bancoReg~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~708feeder_combout\,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~708_q\);

-- Location: FF_X47_Y47_N1
\FD|BR|bancoReg~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~964_q\);

-- Location: FF_X48_Y47_N5
\FD|BR|bancoReg~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~580_q\);

-- Location: FF_X50_Y47_N9
\FD|BR|bancoReg~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~836_q\);

-- Location: LCCOMB_X48_Y47_N4
\FD|BR|bancoReg~1249\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1249_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~836_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~580_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~580_q\,
	datad => \FD|BR|bancoReg~836_q\,
	combout => \FD|BR|bancoReg~1249_combout\);

-- Location: LCCOMB_X47_Y47_N0
\FD|BR|bancoReg~1250\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1250_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1249_combout\ & ((\FD|BR|bancoReg~964_q\))) # (!\FD|BR|bancoReg~1249_combout\ & (\FD|BR|bancoReg~708_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~708_q\,
	datac => \FD|BR|bancoReg~964_q\,
	datad => \FD|BR|bancoReg~1249_combout\,
	combout => \FD|BR|bancoReg~1250_combout\);

-- Location: FF_X48_Y46_N5
\FD|BR|bancoReg~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~868_q\);

-- Location: FF_X48_Y46_N31
\FD|BR|bancoReg~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~996_q\);

-- Location: FF_X49_Y48_N3
\FD|BR|bancoReg~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~612_q\);

-- Location: FF_X49_Y48_N25
\FD|BR|bancoReg~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~740_q\);

-- Location: LCCOMB_X49_Y48_N2
\FD|BR|bancoReg~1251\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1251_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~740_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~612_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~612_q\,
	datad => \FD|BR|bancoReg~740_q\,
	combout => \FD|BR|bancoReg~1251_combout\);

-- Location: LCCOMB_X48_Y46_N30
\FD|BR|bancoReg~1252\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1252_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1251_combout\ & ((\FD|BR|bancoReg~996_q\))) # (!\FD|BR|bancoReg~1251_combout\ & (\FD|BR|bancoReg~868_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1251_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~868_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~996_q\,
	datad => \FD|BR|bancoReg~1251_combout\,
	combout => \FD|BR|bancoReg~1252_combout\);

-- Location: LCCOMB_X49_Y48_N20
\FD|BR|bancoReg~1253\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1253_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1252_combout\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1250_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1250_combout\,
	datad => \FD|BR|bancoReg~1252_combout\,
	combout => \FD|BR|bancoReg~1253_combout\);

-- Location: LCCOMB_X49_Y48_N22
\FD|BR|bancoReg~1256\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1256_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1253_combout\ & (\FD|BR|bancoReg~1255_combout\)) # (!\FD|BR|bancoReg~1253_combout\ & ((\FD|BR|bancoReg~1248_combout\))))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1255_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1248_combout\,
	datad => \FD|BR|bancoReg~1253_combout\,
	combout => \FD|BR|bancoReg~1256_combout\);

-- Location: LCCOMB_X49_Y48_N26
\FD|BR|saidaA[30]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[30]~15_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1256_combout\))) # (!\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|BR|bancoReg~1266_combout\,
	datac => \FD|BR|bancoReg~1256_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|saidaA[30]~15_combout\);

-- Location: LCCOMB_X47_Y41_N30
\FD|mux_jump2|saida[30]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[30]~58_combout\ = (\FD|mux_jump2|saida[30]~57_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[30]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_jump2|saida[30]~57_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|BR|saidaA[30]~15_combout\,
	combout => \FD|mux_jump2|saida[30]~58_combout\);

-- Location: FF_X47_Y41_N31
\FD|PC|data_s[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[30]~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(30));

-- Location: LCCOMB_X53_Y40_N26
\FD|Somador|saida[30]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[30]~56_combout\ = (\FD|PC|data_s\(30) & (\FD|Somador|saida[29]~55\ $ (GND))) # (!\FD|PC|data_s\(30) & (!\FD|Somador|saida[29]~55\ & VCC))
-- \FD|Somador|saida[30]~57\ = CARRY((\FD|PC|data_s\(30) & !\FD|Somador|saida[29]~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(30),
	datad => VCC,
	cin => \FD|Somador|saida[29]~55\,
	combout => \FD|Somador|saida[30]~56_combout\,
	cout => \FD|Somador|saida[30]~57\);

-- Location: LCCOMB_X48_Y42_N28
\FD|ULA|Add1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~60_combout\ = ((\FD|mux_Banco_Ula|saida[30]~5_combout\ $ (\FD|BR|saidaA[30]~15_combout\ $ (\FD|ULA|Add1~59\)))) # (GND)
-- \FD|ULA|Add1~61\ = CARRY((\FD|mux_Banco_Ula|saida[30]~5_combout\ & (\FD|BR|saidaA[30]~15_combout\ & !\FD|ULA|Add1~59\)) # (!\FD|mux_Banco_Ula|saida[30]~5_combout\ & ((\FD|BR|saidaA[30]~15_combout\) # (!\FD|ULA|Add1~59\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[30]~5_combout\,
	datab => \FD|BR|saidaA[30]~15_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~59\,
	combout => \FD|ULA|Add1~60_combout\,
	cout => \FD|ULA|Add1~61\);

-- Location: LCCOMB_X49_Y41_N28
\FD|ULA|soma[30]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[30]~60_combout\ = ((\FD|BR|saidaA[30]~15_combout\ $ (\FD|mux_Banco_Ula|saida[30]~5_combout\ $ (!\FD|ULA|soma[29]~59\)))) # (GND)
-- \FD|ULA|soma[30]~61\ = CARRY((\FD|BR|saidaA[30]~15_combout\ & ((\FD|mux_Banco_Ula|saida[30]~5_combout\) # (!\FD|ULA|soma[29]~59\))) # (!\FD|BR|saidaA[30]~15_combout\ & (\FD|mux_Banco_Ula|saida[30]~5_combout\ & !\FD|ULA|soma[29]~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[30]~15_combout\,
	datab => \FD|mux_Banco_Ula|saida[30]~5_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[29]~59\,
	combout => \FD|ULA|soma[30]~60_combout\,
	cout => \FD|ULA|soma[30]~61\);

-- Location: LCCOMB_X46_Y42_N30
\FD|ULA|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux1~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[30]~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[30]~60_combout\,
	combout => \FD|ULA|Mux1~2_combout\);

-- Location: LCCOMB_X47_Y41_N8
\FD|ULA|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux1~3_combout\ = (\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~60_combout\ & (\FD|ULA|Mux12~2_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (((\FD|ULA|Mux1~2_combout\) # (!\FD|ULA|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~3_combout\,
	datab => \FD|ULA|Add1~60_combout\,
	datac => \FD|ULA|Mux12~2_combout\,
	datad => \FD|ULA|Mux1~2_combout\,
	combout => \FD|ULA|Mux1~3_combout\);

-- Location: LCCOMB_X47_Y41_N26
\FD|ULA|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux1~4_combout\ = (\FD|ULA|Mux1~3_combout\ & (((\FD|BR|saidaA[30]~15_combout\ & \FD|mux_Banco_Ula|saida[30]~5_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux1~3_combout\ & (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[30]~15_combout\) # 
-- (\FD|mux_Banco_Ula|saida[30]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[30]~15_combout\,
	datab => \FD|ULA|Mux1~3_combout\,
	datac => \FD|ULA|Mux12~4_combout\,
	datad => \FD|mux_Banco_Ula|saida[30]~5_combout\,
	combout => \FD|ULA|Mux1~4_combout\);

-- Location: LCCOMB_X50_Y44_N6
\FD|ULA|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux1~5_combout\ = (\FD|ULA|Mux1~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|Mux8~8_combout\,
	datab => \UC|pontosDeControle[15]~88_combout\,
	datac => \FD|ULA|Mux1~4_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux1~5_combout\);

-- Location: LCCOMB_X54_Y44_N10
\FD|mux_lui|saida[30]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[30]~44_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & (\FD|Somador|saida[30]~56_combout\)) # (!\UC|pontosDeControle[7]~96_combout\ & ((\FD|ULA|Mux1~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \FD|Somador|saida[30]~56_combout\,
	datac => \FD|ULA|Mux1~5_combout\,
	datad => \UC|Equal1~12_combout\,
	combout => \FD|mux_lui|saida[30]~44_combout\);

-- Location: LCCOMB_X54_Y44_N20
\FD|mux_lui|saida[30]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[30]~45_combout\ = (\FD|mux_lui|saida[30]~44_combout\) # ((\FD|ROM|memROM~68_combout\ & \UC|Equal1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~68_combout\,
	datab => \UC|Equal1~12_combout\,
	datad => \FD|mux_lui|saida[30]~44_combout\,
	combout => \FD|mux_lui|saida[30]~45_combout\);

-- Location: FF_X56_Y48_N31
\FD|BR|bancoReg~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~292_q\);

-- Location: FF_X53_Y43_N11
\FD|BR|bancoReg~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~260_q\);

-- Location: LCCOMB_X56_Y48_N12
\FD|BR|bancoReg~1274\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1274_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~196_q\)) # (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~228_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~196_q\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~228_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1274_combout\);

-- Location: LCCOMB_X53_Y43_N10
\FD|BR|bancoReg~1275\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1275_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1274_combout\ & ((\FD|BR|bancoReg~260_q\))) # (!\FD|BR|bancoReg~1274_combout\ & (\FD|BR|bancoReg~292_q\)))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~292_q\,
	datac => \FD|BR|bancoReg~260_q\,
	datad => \FD|BR|bancoReg~1274_combout\,
	combout => \FD|BR|bancoReg~1275_combout\);

-- Location: LCCOMB_X54_Y44_N2
\FD|BR|bancoReg~1267\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1267_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~452_q\))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~484_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~484_q\,
	datad => \FD|BR|bancoReg~452_q\,
	combout => \FD|BR|bancoReg~1267_combout\);

-- Location: FF_X58_Y45_N5
\FD|BR|bancoReg~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~516_q\);

-- Location: LCCOMB_X58_Y45_N4
\FD|BR|bancoReg~1268\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1268_combout\ = (\FD|BR|bancoReg~1267_combout\ & (((\FD|BR|bancoReg~516_q\) # (!\FD|ROM|memROM~64_combout\)))) # (!\FD|BR|bancoReg~1267_combout\ & (\FD|BR|bancoReg~548_q\ & ((\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~548_q\,
	datab => \FD|BR|bancoReg~1267_combout\,
	datac => \FD|BR|bancoReg~516_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1268_combout\);

-- Location: LCCOMB_X52_Y45_N24
\FD|BR|bancoReg~1269\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1269_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|BR|bancoReg~164_q\) # (\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~100_q\ & ((!\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~100_q\,
	datac => \FD|BR|bancoReg~164_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1269_combout\);

-- Location: FF_X53_Y47_N21
\FD|BR|bancoReg~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~132_q\);

-- Location: LCCOMB_X53_Y47_N20
\FD|BR|bancoReg~1270\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1270_combout\ = (\FD|BR|bancoReg~1269_combout\ & (((\FD|BR|bancoReg~132_q\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1269_combout\ & (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~68_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1269_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~132_q\,
	datad => \FD|BR|bancoReg~68_q\,
	combout => \FD|BR|bancoReg~1270_combout\);

-- Location: FF_X53_Y47_N19
\FD|BR|bancoReg~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[30]~45_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~388_q\);

-- Location: LCCOMB_X53_Y49_N30
\FD|BR|bancoReg~1271\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1271_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|BR|bancoReg~420_q\) # (\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~356_q\ & ((!\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~356_q\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~420_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1271_combout\);

-- Location: LCCOMB_X53_Y47_N18
\FD|BR|bancoReg~1272\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1272_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1271_combout\ & ((\FD|BR|bancoReg~388_q\))) # (!\FD|BR|bancoReg~1271_combout\ & (\FD|BR|bancoReg~324_q\)))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~324_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~388_q\,
	datad => \FD|BR|bancoReg~1271_combout\,
	combout => \FD|BR|bancoReg~1272_combout\);

-- Location: LCCOMB_X53_Y47_N6
\FD|BR|bancoReg~1273\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1273_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1270_combout\) # ((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & (((!\FD|ROM|memROM~53_combout\ & \FD|BR|bancoReg~1272_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~1270_combout\,
	datac => \FD|ROM|memROM~53_combout\,
	datad => \FD|BR|bancoReg~1272_combout\,
	combout => \FD|BR|bancoReg~1273_combout\);

-- Location: LCCOMB_X53_Y43_N12
\FD|BR|bancoReg~1276\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1276_combout\ = (\FD|BR|bancoReg~1273_combout\ & ((\FD|BR|bancoReg~1275_combout\) # ((!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1273_combout\ & (((\FD|BR|bancoReg~1268_combout\ & \FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1275_combout\,
	datab => \FD|BR|bancoReg~1268_combout\,
	datac => \FD|BR|bancoReg~1273_combout\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1276_combout\);

-- Location: LCCOMB_X50_Y45_N10
\FD|mux_Banco_Ula|saida[30]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[30]~5_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|extensor|estendeSinal_OUT\(16))))) # (!\UC|pontosDeControle~92_combout\ & (\FD|BR|bancoReg~1276_combout\ & (!\FD|BR|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~92_combout\,
	datab => \FD|BR|bancoReg~1276_combout\,
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|extensor|estendeSinal_OUT\(16),
	combout => \FD|mux_Banco_Ula|saida[30]~5_combout\);

-- Location: LCCOMB_X48_Y42_N30
\FD|ULA|Add1~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~62_combout\ = \FD|mux_Banco_Ula|saida[31]~4_combout\ $ (\FD|ULA|Add1~61\ $ (!\FD|BR|saidaA[31]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[31]~4_combout\,
	datad => \FD|BR|saidaA[31]~14_combout\,
	cin => \FD|ULA|Add1~61\,
	combout => \FD|ULA|Add1~62_combout\);

-- Location: LCCOMB_X49_Y41_N30
\FD|ULA|soma[31]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[31]~62_combout\ = \FD|BR|saidaA[31]~14_combout\ $ (\FD|ULA|soma[30]~61\ $ (\FD|mux_Banco_Ula|saida[31]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|saidaA[31]~14_combout\,
	datad => \FD|mux_Banco_Ula|saida[31]~4_combout\,
	cin => \FD|ULA|soma[30]~61\,
	combout => \FD|ULA|soma[31]~62_combout\);

-- Location: LCCOMB_X46_Y43_N4
\FD|ULA|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux0~0_combout\ = (\FD|ULA|soma[31]~62_combout\ & !\FD|UCULA|Mux11~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|soma[31]~62_combout\,
	datac => \FD|UCULA|Mux11~11_combout\,
	combout => \FD|ULA|Mux0~0_combout\);

-- Location: LCCOMB_X47_Y42_N6
\FD|ULA|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux0~1_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~62_combout\)) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux0~0_combout\))))) # (!\FD|ULA|Mux12~2_combout\ & (!\FD|ULA|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Add1~62_combout\,
	datad => \FD|ULA|Mux0~0_combout\,
	combout => \FD|ULA|Mux0~1_combout\);

-- Location: LCCOMB_X47_Y42_N24
\FD|ULA|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux0~2_combout\ = (\FD|ULA|Mux0~1_combout\ & (((\FD|BR|saidaA[31]~14_combout\ & \FD|mux_Banco_Ula|saida[31]~4_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux0~1_combout\ & (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[31]~14_combout\) # 
-- (\FD|mux_Banco_Ula|saida[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux0~1_combout\,
	datab => \FD|ULA|Mux12~4_combout\,
	datac => \FD|BR|saidaA[31]~14_combout\,
	datad => \FD|mux_Banco_Ula|saida[31]~4_combout\,
	combout => \FD|ULA|Mux0~2_combout\);

-- Location: LCCOMB_X47_Y42_N4
\FD|ULA|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux0~3_combout\ = (\FD|ULA|Mux0~2_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[16]~93_combout\,
	datab => \FD|UCULA|Mux8~8_combout\,
	datac => \UC|pontosDeControle[15]~88_combout\,
	datad => \FD|ULA|Mux0~2_combout\,
	combout => \FD|ULA|Mux0~3_combout\);

-- Location: LCCOMB_X54_Y40_N28
\FD|Somador_imediato|saida[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|saida[31]~58_combout\ = \FD|extensor|estendeSinal_OUT\(16) $ (\FD|Somador_imediato|saida[30]~57\ $ (\FD|Somador|saida[31]~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \FD|extensor|estendeSinal_OUT\(16),
	datad => \FD|Somador|saida[31]~58_combout\,
	cin => \FD|Somador_imediato|saida[30]~57\,
	combout => \FD|Somador_imediato|saida[31]~58_combout\);

-- Location: LCCOMB_X52_Y40_N22
\FD|Somador_imediato|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~29_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[31]~58_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[31]~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~combout\,
	datab => \FD|Somador|saida[31]~58_combout\,
	datad => \FD|Somador_imediato|saida[31]~58_combout\,
	combout => \FD|Somador_imediato|Add0~29_combout\);

-- Location: LCCOMB_X47_Y44_N14
\FD|mux_jump2|saida[31]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[31]~59_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador|saida[31]~58_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|Somador|saida[31]~58_combout\,
	datad => \FD|Somador_imediato|Add0~29_combout\,
	combout => \FD|mux_jump2|saida[31]~59_combout\);

-- Location: LCCOMB_X47_Y44_N20
\FD|mux_jump2|saida[31]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[31]~60_combout\ = (\FD|mux_jump2|saida[31]~59_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[31]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|mux_jump2|saida[31]~59_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|BR|saidaA[31]~14_combout\,
	combout => \FD|mux_jump2|saida[31]~60_combout\);

-- Location: FF_X47_Y44_N21
\FD|PC|data_s[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[31]~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(31));

-- Location: LCCOMB_X53_Y40_N28
\FD|Somador|saida[31]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador|saida[31]~58_combout\ = \FD|PC|data_s\(31) $ (\FD|Somador|saida[30]~57\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(31),
	cin => \FD|Somador|saida[30]~57\,
	combout => \FD|Somador|saida[31]~58_combout\);

-- Location: LCCOMB_X52_Y40_N2
\FD|mux_lui|saida[31]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[31]~46_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[31]~58_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \UC|Equal1~12_combout\,
	datac => \FD|ULA|Mux0~3_combout\,
	datad => \FD|Somador|saida[31]~58_combout\,
	combout => \FD|mux_lui|saida[31]~46_combout\);

-- Location: LCCOMB_X47_Y50_N14
\FD|mux_lui|saida[31]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[31]~47_combout\ = (\FD|mux_lui|saida[31]~46_combout\) # ((\UC|Equal1~12_combout\ & \FD|ROM|memROM~67_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datac => \FD|mux_lui|saida[31]~46_combout\,
	datad => \FD|ROM|memROM~67_combout\,
	combout => \FD|mux_lui|saida[31]~47_combout\);

-- Location: FF_X52_Y48_N29
\FD|BR|bancoReg~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~773_q\);

-- Location: FF_X48_Y48_N27
\FD|BR|bancoReg~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1029_q\);

-- Location: LCCOMB_X52_Y48_N28
\FD|BR|bancoReg~1245\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1245_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~36_combout\) # ((\FD|BR|bancoReg~1029_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~773_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~773_q\,
	datad => \FD|BR|bancoReg~1029_q\,
	combout => \FD|BR|bancoReg~1245_combout\);

-- Location: FF_X47_Y50_N27
\FD|BR|bancoReg~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~805_q\);

-- Location: FF_X47_Y50_N13
\FD|BR|bancoReg~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1061_q\);

-- Location: LCCOMB_X47_Y50_N26
\FD|BR|bancoReg~1246\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1246_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1245_combout\ & ((\FD|BR|bancoReg~1061_q\))) # (!\FD|BR|bancoReg~1245_combout\ & (\FD|BR|bancoReg~805_q\)))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~1245_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1245_combout\,
	datac => \FD|BR|bancoReg~805_q\,
	datad => \FD|BR|bancoReg~1061_q\,
	combout => \FD|BR|bancoReg~1246_combout\);

-- Location: FF_X48_Y51_N1
\FD|BR|bancoReg~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~645_q\);

-- Location: FF_X48_Y51_N23
\FD|BR|bancoReg~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~901_q\);

-- Location: LCCOMB_X48_Y51_N0
\FD|BR|bancoReg~1243\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1243_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~36_combout\) # ((\FD|BR|bancoReg~901_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~645_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~645_q\,
	datad => \FD|BR|bancoReg~901_q\,
	combout => \FD|BR|bancoReg~1243_combout\);

-- Location: FF_X49_Y51_N7
\FD|BR|bancoReg~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[31]~47_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~933_q\);

-- Location: LCCOMB_X49_Y50_N2
\FD|BR|bancoReg~677feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~677feeder_combout\ = \FD|mux_lui|saida[31]~47_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[31]~47_combout\,
	combout => \FD|BR|bancoReg~677feeder_combout\);

-- Location: FF_X49_Y50_N3
\FD|BR|bancoReg~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~677feeder_combout\,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~677_q\);

-- Location: LCCOMB_X49_Y51_N6
\FD|BR|bancoReg~1244\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1244_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1243_combout\ & (\FD|BR|bancoReg~933_q\)) # (!\FD|BR|bancoReg~1243_combout\ & ((\FD|BR|bancoReg~677_q\))))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~1243_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1243_combout\,
	datac => \FD|BR|bancoReg~933_q\,
	datad => \FD|BR|bancoReg~677_q\,
	combout => \FD|BR|bancoReg~1244_combout\);

-- Location: LCCOMB_X48_Y48_N20
\FD|BR|saidaA[31]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[31]~13_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1246_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1244_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1246_combout\,
	datad => \FD|BR|bancoReg~1244_combout\,
	combout => \FD|BR|saidaA[31]~13_combout\);

-- Location: LCCOMB_X55_Y44_N18
\FD|BR|bancoReg~1238\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1238_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~197_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~69_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~69_q\,
	datac => \FD|BR|bancoReg~197_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1238_combout\);

-- Location: LCCOMB_X52_Y48_N2
\FD|BR|bancoReg~1239\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1239_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1238_combout\ & (\FD|BR|bancoReg~453_q\)) # (!\FD|BR|bancoReg~1238_combout\ & ((\FD|BR|bancoReg~325_q\))))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~453_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~325_q\,
	datad => \FD|BR|bancoReg~1238_combout\,
	combout => \FD|BR|bancoReg~1239_combout\);

-- Location: LCCOMB_X55_Y48_N28
\FD|BR|bancoReg~1240\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1240_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~229_q\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~101_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~229_q\,
	datad => \FD|BR|bancoReg~101_q\,
	combout => \FD|BR|bancoReg~1240_combout\);

-- Location: LCCOMB_X54_Y45_N24
\FD|BR|bancoReg~1241\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1241_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1240_combout\ & (\FD|BR|bancoReg~485_q\)) # (!\FD|BR|bancoReg~1240_combout\ & ((\FD|BR|bancoReg~357_q\))))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1240_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~485_q\,
	datac => \FD|BR|bancoReg~357_q\,
	datad => \FD|BR|bancoReg~1240_combout\,
	combout => \FD|BR|bancoReg~1241_combout\);

-- Location: LCCOMB_X47_Y45_N6
\FD|BR|bancoReg~1242\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1242_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1241_combout\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1239_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~56_combout\,
	datab => \FD|BR|bancoReg~1239_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1241_combout\,
	combout => \FD|BR|bancoReg~1242_combout\);

-- Location: LCCOMB_X47_Y45_N24
\FD|BR|saidaA[31]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[31]~14_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|saidaA[31]~13_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1242_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|Equal0~0_combout\,
	datac => \FD|BR|saidaA[31]~13_combout\,
	datad => \FD|BR|bancoReg~1242_combout\,
	combout => \FD|BR|saidaA[31]~14_combout\);

-- Location: LCCOMB_X46_Y42_N8
\FD|ULA|Mux31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux31~0_combout\ = (\FD|UCULA|Mux10~1_combout\ & (\FD|UCULA|Mux11~11_combout\ & \FD|UCULA|Mux9~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux10~1_combout\,
	datac => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|UCULA|Mux9~6_combout\,
	combout => \FD|ULA|Mux31~0_combout\);

-- Location: LCCOMB_X47_Y42_N18
\FD|ULA|Mux31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux31~1_combout\ = (\FD|ULA|Mux31~0_combout\ & ((\FD|BR|saidaA[31]~14_combout\ & (!\FD|ULA|Add1~62_combout\ & \FD|mux_Banco_Ula|saida[31]~4_combout\)) # (!\FD|BR|saidaA[31]~14_combout\ & (\FD|ULA|Add1~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[31]~14_combout\,
	datab => \FD|ULA|Mux31~0_combout\,
	datac => \FD|ULA|Add1~62_combout\,
	datad => \FD|mux_Banco_Ula|saida[31]~4_combout\,
	combout => \FD|ULA|Mux31~1_combout\);

-- Location: LCCOMB_X47_Y42_N20
\FD|ULA|Mux31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux31~2_combout\ = (\FD|ULA|Mux31~0_combout\ & ((\FD|ULA|Add1~62_combout\ & ((\FD|mux_Banco_Ula|saida[31]~4_combout\))) # (!\FD|ULA|Add1~62_combout\ & (!\FD|BR|saidaA[31]~14_combout\ & !\FD|mux_Banco_Ula|saida[31]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[31]~14_combout\,
	datab => \FD|ULA|Mux31~0_combout\,
	datac => \FD|ULA|Add1~62_combout\,
	datad => \FD|mux_Banco_Ula|saida[31]~4_combout\,
	combout => \FD|ULA|Mux31~2_combout\);

-- Location: LCCOMB_X47_Y42_N8
\FD|UCULA|Mux8~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|UCULA|Mux8~7_combout\ = (\UC|pontosDeControle[16]~93_combout\ & (!\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((\FD|UCULA|Mux8~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[16]~93_combout\,
	datac => \UC|pontosDeControle[15]~88_combout\,
	datad => \FD|UCULA|Mux8~8_combout\,
	combout => \FD|UCULA|Mux8~7_combout\);

-- Location: LCCOMB_X47_Y42_N10
\FD|ULA|Mux31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux31~3_combout\ = (\FD|UCULA|Mux8~7_combout\ & (\FD|ULA|Mux31~1_combout\)) # (!\FD|UCULA|Mux8~7_combout\ & ((\FD|ULA|Mux0~2_combout\ & ((\FD|ULA|Mux31~2_combout\))) # (!\FD|ULA|Mux0~2_combout\ & (\FD|ULA|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux31~1_combout\,
	datab => \FD|ULA|Mux31~2_combout\,
	datac => \FD|UCULA|Mux8~7_combout\,
	datad => \FD|ULA|Mux0~2_combout\,
	combout => \FD|ULA|Mux31~3_combout\);

-- Location: LCCOMB_X54_Y47_N16
\FD|BR|bancoReg~2011\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2011_combout\ = !\FD|mux_lui|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[0]~0_combout\,
	combout => \FD|BR|bancoReg~2011_combout\);

-- Location: FF_X54_Y47_N17
\FD|BR|bancoReg~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2011_combout\,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~422_q\);

-- Location: FF_X57_Y47_N11
\FD|BR|bancoReg~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~166_q\);

-- Location: FF_X53_Y44_N17
\FD|BR|bancoReg~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~38_q\);

-- Location: LCCOMB_X53_Y44_N18
\FD|BR|bancoReg~2012\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2012_combout\ = !\FD|mux_lui|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[0]~0_combout\,
	combout => \FD|BR|bancoReg~2012_combout\);

-- Location: FF_X53_Y44_N19
\FD|BR|bancoReg~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2012_combout\,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~294_q\);

-- Location: LCCOMB_X53_Y44_N16
\FD|BR|bancoReg~1208\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1208_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\) # ((\FD|BR|bancoReg~38_q\)))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|ROM|memROM~53_combout\ & ((!\FD|BR|bancoReg~294_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~38_q\,
	datad => \FD|BR|bancoReg~294_q\,
	combout => \FD|BR|bancoReg~1208_combout\);

-- Location: LCCOMB_X57_Y47_N10
\FD|BR|bancoReg~1209\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1209_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1208_combout\ & ((\FD|BR|bancoReg~166_q\))) # (!\FD|BR|bancoReg~1208_combout\ & (!\FD|BR|bancoReg~422_q\)))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~422_q\,
	datac => \FD|BR|bancoReg~166_q\,
	datad => \FD|BR|bancoReg~1208_combout\,
	combout => \FD|BR|bancoReg~1209_combout\);

-- Location: FF_X57_Y47_N9
\FD|BR|bancoReg~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~230_q\);

-- Location: FF_X54_Y47_N27
\FD|BR|bancoReg~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~486_q\);

-- Location: LCCOMB_X57_Y45_N26
\FD|BR|bancoReg~2013\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2013_combout\ = !\FD|mux_lui|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[0]~0_combout\,
	combout => \FD|BR|bancoReg~2013_combout\);

-- Location: FF_X57_Y45_N27
\FD|BR|bancoReg~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2013_combout\,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~358_q\);

-- Location: FF_X57_Y45_N1
\FD|BR|bancoReg~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~102_q\);

-- Location: LCCOMB_X57_Y45_N0
\FD|BR|bancoReg~1215\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1215_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~102_q\))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|BR|bancoReg~358_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~358_q\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~102_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1215_combout\);

-- Location: LCCOMB_X54_Y47_N26
\FD|BR|bancoReg~1216\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1216_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1215_combout\ & (\FD|BR|bancoReg~230_q\)) # (!\FD|BR|bancoReg~1215_combout\ & ((\FD|BR|bancoReg~486_q\))))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~230_q\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~486_q\,
	datad => \FD|BR|bancoReg~1215_combout\,
	combout => \FD|BR|bancoReg~1216_combout\);

-- Location: FF_X52_Y44_N17
\FD|BR|bancoReg~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~326_q\);

-- Location: FF_X52_Y44_N11
\FD|BR|bancoReg~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~454_q\);

-- Location: LCCOMB_X52_Y44_N10
\FD|BR|bancoReg~1212\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1212_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|BR|bancoReg~454_q\) # (\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~326_q\ & ((!\FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~326_q\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~454_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1212_combout\);

-- Location: FF_X56_Y48_N25
\FD|BR|bancoReg~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~198_q\);

-- Location: FF_X54_Y45_N9
\FD|BR|bancoReg~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~70_q\);

-- Location: LCCOMB_X56_Y48_N24
\FD|BR|bancoReg~1213\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1213_combout\ = (\FD|BR|bancoReg~1212_combout\ & (((\FD|BR|bancoReg~198_q\)) # (!\FD|ROM|memROM~54_combout\))) # (!\FD|BR|bancoReg~1212_combout\ & (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~70_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1212_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~198_q\,
	datad => \FD|BR|bancoReg~70_q\,
	combout => \FD|BR|bancoReg~1213_combout\);

-- Location: FF_X55_Y45_N25
\FD|BR|bancoReg~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~390_q\);

-- Location: LCCOMB_X55_Y45_N24
\FD|BR|bancoReg~1210\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1210_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~518_q\))) # (!\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~390_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~390_q\,
	datad => \FD|BR|bancoReg~518_q\,
	combout => \FD|BR|bancoReg~1210_combout\);

-- Location: FF_X57_Y46_N1
\FD|BR|bancoReg~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~134_q\);

-- Location: FF_X57_Y46_N11
\FD|BR|bancoReg~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~262_q\);

-- Location: LCCOMB_X57_Y46_N10
\FD|BR|bancoReg~1211\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1211_combout\ = (\FD|BR|bancoReg~1210_combout\ & (((\FD|BR|bancoReg~262_q\) # (!\FD|ROM|memROM~54_combout\)))) # (!\FD|BR|bancoReg~1210_combout\ & (\FD|BR|bancoReg~134_q\ & ((\FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1210_combout\,
	datab => \FD|BR|bancoReg~134_q\,
	datac => \FD|BR|bancoReg~262_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1211_combout\);

-- Location: LCCOMB_X57_Y47_N2
\FD|BR|bancoReg~1214\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1214_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1211_combout\))) # (!\FD|ROM|memROM~64_combout\ & 
-- (\FD|BR|bancoReg~1213_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1213_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~1211_combout\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1214_combout\);

-- Location: LCCOMB_X57_Y47_N12
\FD|BR|bancoReg~1217\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1217_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1214_combout\ & ((\FD|BR|bancoReg~1216_combout\))) # (!\FD|BR|bancoReg~1214_combout\ & (\FD|BR|bancoReg~1209_combout\)))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1209_combout\,
	datab => \FD|BR|bancoReg~1216_combout\,
	datac => \FD|ROM|memROM~65_combout\,
	datad => \FD|BR|bancoReg~1214_combout\,
	combout => \FD|BR|bancoReg~1217_combout\);

-- Location: LCCOMB_X57_Y47_N30
\FD|mux_Banco_Ula|saida[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[0]~2_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|ROM|memROM~63_combout\)))) # (!\UC|pontosDeControle~92_combout\ & (!\FD|BR|Equal1~0_combout\ & ((\FD|BR|bancoReg~1217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~92_combout\,
	datab => \FD|BR|Equal1~0_combout\,
	datac => \FD|ROM|memROM~63_combout\,
	datad => \FD|BR|bancoReg~1217_combout\,
	combout => \FD|mux_Banco_Ula|saida[0]~2_combout\);

-- Location: LCCOMB_X48_Y43_N0
\FD|ULA|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~0_combout\ = (\FD|BR|saidaA[0]~0_combout\ & ((GND) # (!\FD|mux_Banco_Ula|saida[0]~2_combout\))) # (!\FD|BR|saidaA[0]~0_combout\ & (\FD|mux_Banco_Ula|saida[0]~2_combout\ $ (GND)))
-- \FD|ULA|Add1~1\ = CARRY((\FD|BR|saidaA[0]~0_combout\) # (!\FD|mux_Banco_Ula|saida[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[0]~0_combout\,
	datab => \FD|mux_Banco_Ula|saida[0]~2_combout\,
	datad => VCC,
	combout => \FD|ULA|Add1~0_combout\,
	cout => \FD|ULA|Add1~1\);

-- Location: LCCOMB_X49_Y42_N0
\FD|ULA|soma[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[0]~0_combout\ = (\FD|BR|saidaA[0]~0_combout\ & (\FD|mux_Banco_Ula|saida[0]~2_combout\ $ (VCC))) # (!\FD|BR|saidaA[0]~0_combout\ & (\FD|mux_Banco_Ula|saida[0]~2_combout\ & VCC))
-- \FD|ULA|soma[0]~1\ = CARRY((\FD|BR|saidaA[0]~0_combout\ & \FD|mux_Banco_Ula|saida[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[0]~0_combout\,
	datab => \FD|mux_Banco_Ula|saida[0]~2_combout\,
	datad => VCC,
	combout => \FD|ULA|soma[0]~0_combout\,
	cout => \FD|ULA|soma[0]~1\);

-- Location: LCCOMB_X46_Y42_N12
\FD|ULA|Mux31~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux31~6_combout\ = (\FD|UCULA|Mux9~6_combout\ & (\FD|ULA|Add1~0_combout\)) # (!\FD|UCULA|Mux9~6_combout\ & ((\FD|ULA|soma[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux9~6_combout\,
	datac => \FD|ULA|Add1~0_combout\,
	datad => \FD|ULA|soma[0]~0_combout\,
	combout => \FD|ULA|Mux31~6_combout\);

-- Location: LCCOMB_X46_Y42_N26
\FD|ULA|Mux31~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux31~5_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[0]~0_combout\ & ((\FD|UCULA|Mux11~11_combout\) # (\FD|mux_Banco_Ula|saida[0]~2_combout\))) # (!\FD|BR|saidaA[0]~0_combout\ & (\FD|UCULA|Mux11~11_combout\ & 
-- \FD|mux_Banco_Ula|saida[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[0]~0_combout\,
	datab => \FD|UCULA|Mux11~11_combout\,
	datac => \FD|mux_Banco_Ula|saida[0]~2_combout\,
	datad => \FD|ULA|Mux12~4_combout\,
	combout => \FD|ULA|Mux31~5_combout\);

-- Location: LCCOMB_X46_Y42_N14
\FD|ULA|Mux31~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux31~7_combout\ = (\FD|ULA|Mux31~5_combout\) # ((\FD|ULA|Mux31~6_combout\ & (!\FD|UCULA|Mux11~11_combout\ & \FD|UCULA|Mux10~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux31~6_combout\,
	datab => \FD|UCULA|Mux11~11_combout\,
	datac => \FD|ULA|Mux31~5_combout\,
	datad => \FD|UCULA|Mux10~1_combout\,
	combout => \FD|ULA|Mux31~7_combout\);

-- Location: LCCOMB_X47_Y42_N12
\FD|ULA|Mux31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux31~4_combout\ = (\FD|BR|saidaA[31]~14_combout\ & (\FD|ULA|Mux31~0_combout\ & (\FD|ULA|Add1~62_combout\ & !\FD|mux_Banco_Ula|saida[31]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[31]~14_combout\,
	datab => \FD|ULA|Mux31~0_combout\,
	datac => \FD|ULA|Add1~62_combout\,
	datad => \FD|mux_Banco_Ula|saida[31]~4_combout\,
	combout => \FD|ULA|Mux31~4_combout\);

-- Location: LCCOMB_X47_Y42_N14
\FD|ULA|Mux31~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux31~8_combout\ = (!\FD|UCULA|Mux8~7_combout\ & ((\FD|ULA|Mux31~3_combout\) # ((\FD|ULA|Mux31~7_combout\) # (\FD|ULA|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux31~3_combout\,
	datab => \FD|ULA|Mux31~7_combout\,
	datac => \FD|UCULA|Mux8~7_combout\,
	datad => \FD|ULA|Mux31~4_combout\,
	combout => \FD|ULA|Mux31~8_combout\);

-- Location: LCCOMB_X83_Y52_N10
\FD|mux_jump2|saida[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[0]~0_combout\ = (\UC|pontosDeControle\(1) & (((\FD|BR|saidaA[0]~0_combout\)))) # (!\UC|pontosDeControle\(1) & (!\UC|pontosDeControle[0]~89_combout\ & (\FD|PC|data_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle\(1),
	datab => \UC|pontosDeControle[0]~89_combout\,
	datac => \FD|PC|data_s\(0),
	datad => \FD|BR|saidaA[0]~0_combout\,
	combout => \FD|mux_jump2|saida[0]~0_combout\);

-- Location: FF_X83_Y52_N11
\FD|PC|data_s[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(0));

-- Location: LCCOMB_X55_Y42_N30
\FD|mux_lui|saida[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[0]~0_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|PC|data_s\(0)))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \FD|ULA|Mux31~8_combout\,
	datac => \UC|Equal1~12_combout\,
	datad => \FD|PC|data_s\(0),
	combout => \FD|mux_lui|saida[0]~0_combout\);

-- Location: FF_X54_Y49_N25
\FD|BR|bancoReg~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~518_q\);

-- Location: LCCOMB_X57_Y45_N28
\FD|BR|bancoReg~1079\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1079_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~36_combout\)))) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~390_q\))) # (!\FD|ROM|memROM~36_combout\ & (!\FD|BR|bancoReg~358_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~358_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|ROM|memROM~36_combout\,
	datad => \FD|BR|bancoReg~390_q\,
	combout => \FD|BR|bancoReg~1079_combout\);

-- Location: LCCOMB_X50_Y48_N26
\FD|BR|bancoReg~1080\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1080_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1079_combout\ & (\FD|BR|bancoReg~518_q\)) # (!\FD|BR|bancoReg~1079_combout\ & ((\FD|BR|bancoReg~486_q\))))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1079_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~518_q\,
	datac => \FD|BR|bancoReg~486_q\,
	datad => \FD|BR|bancoReg~1079_combout\,
	combout => \FD|BR|bancoReg~1080_combout\);

-- Location: LCCOMB_X57_Y46_N0
\FD|BR|bancoReg~1072\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1072_combout\ = (\FD|ROM|memROM~36_combout\ & (((\FD|BR|bancoReg~134_q\) # (\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~102_q\ & ((!\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~102_q\,
	datac => \FD|BR|bancoReg~134_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1072_combout\);

-- Location: LCCOMB_X57_Y47_N8
\FD|BR|bancoReg~1073\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1073_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1072_combout\ & (\FD|BR|bancoReg~262_q\)) # (!\FD|BR|bancoReg~1072_combout\ & ((\FD|BR|bancoReg~230_q\))))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1072_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~262_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~230_q\,
	datad => \FD|BR|bancoReg~1072_combout\,
	combout => \FD|BR|bancoReg~1073_combout\);

-- Location: LCCOMB_X54_Y45_N8
\FD|BR|bancoReg~1074\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1074_combout\ = (\FD|ROM|memROM~36_combout\ & (((\FD|BR|bancoReg~70_q\) # (\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~38_q\ & ((!\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~38_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~70_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1074_combout\);

-- Location: LCCOMB_X55_Y44_N8
\FD|BR|bancoReg~1075\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1075_combout\ = (\FD|BR|bancoReg~1074_combout\ & ((\FD|BR|bancoReg~198_q\) # ((!\FD|ROM|memROM~32_combout\)))) # (!\FD|BR|bancoReg~1074_combout\ & (((\FD|ROM|memROM~32_combout\ & \FD|BR|bancoReg~166_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~198_q\,
	datab => \FD|BR|bancoReg~1074_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~166_q\,
	combout => \FD|BR|bancoReg~1075_combout\);

-- Location: LCCOMB_X52_Y44_N16
\FD|BR|bancoReg~1076\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1076_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~326_q\)))) # (!\FD|ROM|memROM~36_combout\ & (!\FD|ROM|memROM~32_combout\ & ((!\FD|BR|bancoReg~294_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~326_q\,
	datad => \FD|BR|bancoReg~294_q\,
	combout => \FD|BR|bancoReg~1076_combout\);

-- Location: LCCOMB_X52_Y44_N20
\FD|BR|bancoReg~1077\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1077_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1076_combout\ & (\FD|BR|bancoReg~454_q\)) # (!\FD|BR|bancoReg~1076_combout\ & ((!\FD|BR|bancoReg~422_q\))))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1076_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~454_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~422_q\,
	datad => \FD|BR|bancoReg~1076_combout\,
	combout => \FD|BR|bancoReg~1077_combout\);

-- Location: LCCOMB_X50_Y48_N16
\FD|BR|bancoReg~1078\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1078_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~57_combout\ & ((\FD|BR|bancoReg~1077_combout\))) # (!\FD|ROM|memROM~57_combout\ & (\FD|BR|bancoReg~1075_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1075_combout\,
	datab => \FD|ROM|memROM~57_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1077_combout\,
	combout => \FD|BR|bancoReg~1078_combout\);

-- Location: LCCOMB_X50_Y48_N4
\FD|BR|bancoReg~1081\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1081_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1078_combout\ & (\FD|BR|bancoReg~1080_combout\)) # (!\FD|BR|bancoReg~1078_combout\ & ((\FD|BR|bancoReg~1073_combout\))))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1078_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1080_combout\,
	datab => \FD|BR|bancoReg~1073_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1078_combout\,
	combout => \FD|BR|bancoReg~1081_combout\);

-- Location: FF_X47_Y48_N19
\FD|BR|bancoReg~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~614_q\);

-- Location: LCCOMB_X46_Y48_N8
\FD|BR|bancoReg~742feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~742feeder_combout\ = \FD|mux_lui|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[0]~0_combout\,
	combout => \FD|BR|bancoReg~742feeder_combout\);

-- Location: FF_X46_Y48_N9
\FD|BR|bancoReg~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~742feeder_combout\,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~742_q\);

-- Location: LCCOMB_X47_Y48_N18
\FD|BR|bancoReg~1062\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1062_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~742_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~614_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~614_q\,
	datad => \FD|BR|bancoReg~742_q\,
	combout => \FD|BR|bancoReg~1062_combout\);

-- Location: FF_X46_Y48_N19
\FD|BR|bancoReg~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~998_q\);

-- Location: LCCOMB_X47_Y48_N24
\FD|BR|bancoReg~870feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~870feeder_combout\ = \FD|mux_lui|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[0]~0_combout\,
	combout => \FD|BR|bancoReg~870feeder_combout\);

-- Location: FF_X47_Y48_N25
\FD|BR|bancoReg~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~870feeder_combout\,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~870_q\);

-- Location: LCCOMB_X46_Y48_N18
\FD|BR|bancoReg~1063\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1063_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1062_combout\ & (\FD|BR|bancoReg~998_q\)) # (!\FD|BR|bancoReg~1062_combout\ & ((\FD|BR|bancoReg~870_q\))))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~1062_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~1062_combout\,
	datac => \FD|BR|bancoReg~998_q\,
	datad => \FD|BR|bancoReg~870_q\,
	combout => \FD|BR|bancoReg~1063_combout\);

-- Location: FF_X49_Y49_N9
\FD|BR|bancoReg~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~902_q\);

-- Location: FF_X50_Y49_N27
\FD|BR|bancoReg~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1030_q\);

-- Location: FF_X49_Y49_N11
\FD|BR|bancoReg~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~646_q\);

-- Location: LCCOMB_X50_Y49_N24
\FD|BR|bancoReg~774feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~774feeder_combout\ = \FD|mux_lui|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[0]~0_combout\,
	combout => \FD|BR|bancoReg~774feeder_combout\);

-- Location: FF_X50_Y49_N25
\FD|BR|bancoReg~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~774feeder_combout\,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~774_q\);

-- Location: LCCOMB_X49_Y49_N10
\FD|BR|bancoReg~1069\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1069_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\) # ((\FD|BR|bancoReg~774_q\)))) # (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~646_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~646_q\,
	datad => \FD|BR|bancoReg~774_q\,
	combout => \FD|BR|bancoReg~1069_combout\);

-- Location: LCCOMB_X50_Y49_N26
\FD|BR|bancoReg~1070\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1070_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1069_combout\ & ((\FD|BR|bancoReg~1030_q\))) # (!\FD|BR|bancoReg~1069_combout\ & (\FD|BR|bancoReg~902_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~902_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1030_q\,
	datad => \FD|BR|bancoReg~1069_combout\,
	combout => \FD|BR|bancoReg~1070_combout\);

-- Location: FF_X48_Y47_N3
\FD|BR|bancoReg~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~550_q\);

-- Location: LCCOMB_X48_Y47_N16
\FD|BR|bancoReg~678feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~678feeder_combout\ = \FD|mux_lui|saida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[0]~0_combout\,
	combout => \FD|BR|bancoReg~678feeder_combout\);

-- Location: FF_X48_Y47_N17
\FD|BR|bancoReg~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~678feeder_combout\,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~678_q\);

-- Location: LCCOMB_X48_Y47_N2
\FD|BR|bancoReg~1064\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1064_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~678_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~550_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~550_q\,
	datad => \FD|BR|bancoReg~678_q\,
	combout => \FD|BR|bancoReg~1064_combout\);

-- Location: FF_X48_Y49_N3
\FD|BR|bancoReg~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~934_q\);

-- Location: FF_X48_Y49_N1
\FD|BR|bancoReg~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~806_q\);

-- Location: LCCOMB_X48_Y49_N2
\FD|BR|bancoReg~1065\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1065_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1064_combout\ & (\FD|BR|bancoReg~934_q\)) # (!\FD|BR|bancoReg~1064_combout\ & ((\FD|BR|bancoReg~806_q\))))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~1064_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~1064_combout\,
	datac => \FD|BR|bancoReg~934_q\,
	datad => \FD|BR|bancoReg~806_q\,
	combout => \FD|BR|bancoReg~1065_combout\);

-- Location: FF_X50_Y48_N9
\FD|BR|bancoReg~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~838_q\);

-- Location: FF_X50_Y48_N19
\FD|BR|bancoReg~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~966_q\);

-- Location: FF_X49_Y48_N19
\FD|BR|bancoReg~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~582_q\);

-- Location: FF_X49_Y48_N17
\FD|BR|bancoReg~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[0]~0_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~710_q\);

-- Location: LCCOMB_X49_Y48_N18
\FD|BR|bancoReg~1066\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1066_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~710_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~582_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~582_q\,
	datad => \FD|BR|bancoReg~710_q\,
	combout => \FD|BR|bancoReg~1066_combout\);

-- Location: LCCOMB_X50_Y48_N18
\FD|BR|bancoReg~1067\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1067_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1066_combout\ & ((\FD|BR|bancoReg~966_q\))) # (!\FD|BR|bancoReg~1066_combout\ & (\FD|BR|bancoReg~838_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1066_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~838_q\,
	datac => \FD|BR|bancoReg~966_q\,
	datad => \FD|BR|bancoReg~1066_combout\,
	combout => \FD|BR|bancoReg~1067_combout\);

-- Location: LCCOMB_X50_Y48_N12
\FD|BR|bancoReg~1068\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1068_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1067_combout\))) # (!\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1065_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1065_combout\,
	datac => \FD|ROM|memROM~56_combout\,
	datad => \FD|BR|bancoReg~1067_combout\,
	combout => \FD|BR|bancoReg~1068_combout\);

-- Location: LCCOMB_X50_Y48_N30
\FD|BR|bancoReg~1071\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1071_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1068_combout\ & ((\FD|BR|bancoReg~1070_combout\))) # (!\FD|BR|bancoReg~1068_combout\ & (\FD|BR|bancoReg~1063_combout\)))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1063_combout\,
	datab => \FD|BR|bancoReg~1070_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1068_combout\,
	combout => \FD|BR|bancoReg~1071_combout\);

-- Location: LCCOMB_X50_Y48_N22
\FD|BR|saidaA[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[0]~0_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1071_combout\))) # (!\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1081_combout\,
	datac => \FD|BR|bancoReg~1071_combout\,
	datad => \FD|BR|Equal0~0_combout\,
	combout => \FD|BR|saidaA[0]~0_combout\);

-- Location: LCCOMB_X49_Y42_N2
\FD|ULA|soma[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[1]~2_combout\ = (\FD|BR|saidaA[1]~5_combout\ & ((\FD|mux_Banco_Ula|saida[1]~1_combout\ & (\FD|ULA|soma[0]~1\ & VCC)) # (!\FD|mux_Banco_Ula|saida[1]~1_combout\ & (!\FD|ULA|soma[0]~1\)))) # (!\FD|BR|saidaA[1]~5_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[1]~1_combout\ & (!\FD|ULA|soma[0]~1\)) # (!\FD|mux_Banco_Ula|saida[1]~1_combout\ & ((\FD|ULA|soma[0]~1\) # (GND)))))
-- \FD|ULA|soma[1]~3\ = CARRY((\FD|BR|saidaA[1]~5_combout\ & (!\FD|mux_Banco_Ula|saida[1]~1_combout\ & !\FD|ULA|soma[0]~1\)) # (!\FD|BR|saidaA[1]~5_combout\ & ((!\FD|ULA|soma[0]~1\) # (!\FD|mux_Banco_Ula|saida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[1]~5_combout\,
	datab => \FD|mux_Banco_Ula|saida[1]~1_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[0]~1\,
	combout => \FD|ULA|soma[1]~2_combout\,
	cout => \FD|ULA|soma[1]~3\);

-- Location: LCCOMB_X46_Y42_N0
\FD|ULA|Mux30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux30~2_combout\ = (\FD|ULA|soma[1]~2_combout\ & !\FD|UCULA|Mux11~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|ULA|soma[1]~2_combout\,
	datad => \FD|UCULA|Mux11~11_combout\,
	combout => \FD|ULA|Mux30~2_combout\);

-- Location: LCCOMB_X48_Y43_N2
\FD|ULA|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~2_combout\ = (\FD|BR|saidaA[1]~5_combout\ & ((\FD|mux_Banco_Ula|saida[1]~1_combout\ & (!\FD|ULA|Add1~1\)) # (!\FD|mux_Banco_Ula|saida[1]~1_combout\ & (\FD|ULA|Add1~1\ & VCC)))) # (!\FD|BR|saidaA[1]~5_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[1]~1_combout\ & ((\FD|ULA|Add1~1\) # (GND))) # (!\FD|mux_Banco_Ula|saida[1]~1_combout\ & (!\FD|ULA|Add1~1\))))
-- \FD|ULA|Add1~3\ = CARRY((\FD|BR|saidaA[1]~5_combout\ & (\FD|mux_Banco_Ula|saida[1]~1_combout\ & !\FD|ULA|Add1~1\)) # (!\FD|BR|saidaA[1]~5_combout\ & ((\FD|mux_Banco_Ula|saida[1]~1_combout\) # (!\FD|ULA|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[1]~5_combout\,
	datab => \FD|mux_Banco_Ula|saida[1]~1_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~1\,
	combout => \FD|ULA|Add1~2_combout\,
	cout => \FD|ULA|Add1~3\);

-- Location: LCCOMB_X47_Y43_N24
\FD|ULA|Mux30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux30~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Add1~2_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Mux30~2_combout\)))) # (!\FD|ULA|Mux12~2_combout\ & (((!\FD|ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Mux30~2_combout\,
	datac => \FD|ULA|Mux12~3_combout\,
	datad => \FD|ULA|Add1~2_combout\,
	combout => \FD|ULA|Mux30~3_combout\);

-- Location: LCCOMB_X47_Y43_N10
\FD|ULA|Mux30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux30~4_combout\ = (\FD|ULA|Mux30~3_combout\ & (((\FD|BR|saidaA[1]~5_combout\ & \FD|mux_Banco_Ula|saida[1]~1_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux30~3_combout\ & (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[1]~5_combout\) # 
-- (\FD|mux_Banco_Ula|saida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[1]~5_combout\,
	datab => \FD|ULA|Mux30~3_combout\,
	datac => \FD|mux_Banco_Ula|saida[1]~1_combout\,
	datad => \FD|ULA|Mux12~4_combout\,
	combout => \FD|ULA|Mux30~4_combout\);

-- Location: LCCOMB_X47_Y42_N2
\FD|ULA|Mux30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux30~5_combout\ = (\FD|ULA|Mux30~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[16]~93_combout\,
	datab => \FD|UCULA|Mux8~8_combout\,
	datac => \UC|pontosDeControle[15]~88_combout\,
	datad => \FD|ULA|Mux30~4_combout\,
	combout => \FD|ULA|Mux30~5_combout\);

-- Location: LCCOMB_X55_Y41_N2
\FD|mux_lui|saida[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[1]~1_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & (\FD|PC|data_s\(1))) # (!\UC|pontosDeControle[7]~96_combout\ & ((\FD|ULA|Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datab => \UC|pontosDeControle[7]~96_combout\,
	datac => \FD|PC|data_s\(1),
	datad => \FD|ULA|Mux30~5_combout\,
	combout => \FD|mux_lui|saida[1]~1_combout\);

-- Location: FF_X49_Y49_N21
\FD|BR|bancoReg~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~903_q\);

-- Location: FF_X50_Y49_N1
\FD|BR|bancoReg~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1031_q\);

-- Location: FF_X49_Y49_N23
\FD|BR|bancoReg~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~647_q\);

-- Location: FF_X49_Y50_N29
\FD|BR|bancoReg~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[1]~1_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~775_q\);

-- Location: LCCOMB_X49_Y49_N22
\FD|BR|bancoReg~1116\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1116_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\) # ((\FD|BR|bancoReg~775_q\)))) # (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~647_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~647_q\,
	datad => \FD|BR|bancoReg~775_q\,
	combout => \FD|BR|bancoReg~1116_combout\);

-- Location: LCCOMB_X50_Y49_N0
\FD|BR|bancoReg~1117\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1117_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1116_combout\ & ((\FD|BR|bancoReg~1031_q\))) # (!\FD|BR|bancoReg~1116_combout\ & (\FD|BR|bancoReg~903_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~903_q\,
	datac => \FD|BR|bancoReg~1031_q\,
	datad => \FD|BR|bancoReg~1116_combout\,
	combout => \FD|BR|bancoReg~1117_combout\);

-- Location: LCCOMB_X54_Y47_N10
\FD|BR|bancoReg~1120\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1120_combout\ = (\FD|ROM|memROM~36_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~36_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~423_q\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~295_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~423_q\,
	datad => \FD|BR|bancoReg~295_q\,
	combout => \FD|BR|bancoReg~1120_combout\);

-- Location: LCCOMB_X54_Y44_N26
\FD|BR|bancoReg~1121\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1121_combout\ = (\FD|BR|bancoReg~1120_combout\ & (((!\FD|ROM|memROM~36_combout\) # (!\FD|BR|bancoReg~455_q\)))) # (!\FD|BR|bancoReg~1120_combout\ & (!\FD|BR|bancoReg~327_q\ & ((\FD|ROM|memROM~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~327_q\,
	datab => \FD|BR|bancoReg~455_q\,
	datac => \FD|BR|bancoReg~1120_combout\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|bancoReg~1121_combout\);

-- Location: LCCOMB_X54_Y45_N26
\FD|BR|bancoReg~1118\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1118_combout\ = (\FD|ROM|memROM~36_combout\ & (((\FD|BR|bancoReg~71_q\) # (\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~39_q\ & ((!\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~39_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~71_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1118_combout\);

-- Location: LCCOMB_X57_Y47_N14
\FD|BR|bancoReg~1119\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1119_combout\ = (\FD|BR|bancoReg~1118_combout\ & ((\FD|BR|bancoReg~199_q\) # ((!\FD|ROM|memROM~32_combout\)))) # (!\FD|BR|bancoReg~1118_combout\ & (((\FD|BR|bancoReg~167_q\ & \FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~199_q\,
	datab => \FD|BR|bancoReg~1118_combout\,
	datac => \FD|BR|bancoReg~167_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1119_combout\);

-- Location: LCCOMB_X50_Y49_N18
\FD|BR|bancoReg~1122\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1122_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~57_combout\ & (\FD|BR|bancoReg~1121_combout\)) # (!\FD|ROM|memROM~57_combout\ & ((\FD|BR|bancoReg~1119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1121_combout\,
	datab => \FD|ROM|memROM~57_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1119_combout\,
	combout => \FD|BR|bancoReg~1122_combout\);

-- Location: LCCOMB_X50_Y49_N4
\FD|BR|saidaA[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[1]~5_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1117_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|BR|bancoReg~1117_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1122_combout\,
	combout => \FD|BR|saidaA[1]~5_combout\);

-- Location: LCCOMB_X49_Y42_N4
\FD|ULA|soma[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|soma[2]~4_combout\ = ((\FD|mux_Banco_Ula|saida[2]~0_combout\ $ (\FD|BR|saidaA[2]~4_combout\ $ (!\FD|ULA|soma[1]~3\)))) # (GND)
-- \FD|ULA|soma[2]~5\ = CARRY((\FD|mux_Banco_Ula|saida[2]~0_combout\ & ((\FD|BR|saidaA[2]~4_combout\) # (!\FD|ULA|soma[1]~3\))) # (!\FD|mux_Banco_Ula|saida[2]~0_combout\ & (\FD|BR|saidaA[2]~4_combout\ & !\FD|ULA|soma[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[2]~0_combout\,
	datab => \FD|BR|saidaA[2]~4_combout\,
	datad => VCC,
	cin => \FD|ULA|soma[1]~3\,
	combout => \FD|ULA|soma[2]~4_combout\,
	cout => \FD|ULA|soma[2]~5\);

-- Location: LCCOMB_X46_Y43_N8
\FD|ULA|Mux29~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux29~2_combout\ = (\FD|ULA|soma[2]~4_combout\ & !\FD|UCULA|Mux11~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ULA|soma[2]~4_combout\,
	datac => \FD|UCULA|Mux11~11_combout\,
	combout => \FD|ULA|Mux29~2_combout\);

-- Location: LCCOMB_X48_Y43_N4
\FD|ULA|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~4_combout\ = ((\FD|BR|saidaA[2]~4_combout\ $ (\FD|mux_Banco_Ula|saida[2]~0_combout\ $ (\FD|ULA|Add1~3\)))) # (GND)
-- \FD|ULA|Add1~5\ = CARRY((\FD|BR|saidaA[2]~4_combout\ & ((!\FD|ULA|Add1~3\) # (!\FD|mux_Banco_Ula|saida[2]~0_combout\))) # (!\FD|BR|saidaA[2]~4_combout\ & (!\FD|mux_Banco_Ula|saida[2]~0_combout\ & !\FD|ULA|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[2]~4_combout\,
	datab => \FD|mux_Banco_Ula|saida[2]~0_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~3\,
	combout => \FD|ULA|Add1~4_combout\,
	cout => \FD|ULA|Add1~5\);

-- Location: LCCOMB_X47_Y43_N16
\FD|ULA|Mux29~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux29~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Add1~4_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Mux29~2_combout\)))) # (!\FD|ULA|Mux12~2_combout\ & (((!\FD|ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux29~2_combout\,
	datab => \FD|ULA|Mux12~2_combout\,
	datac => \FD|ULA|Mux12~3_combout\,
	datad => \FD|ULA|Add1~4_combout\,
	combout => \FD|ULA|Mux29~3_combout\);

-- Location: LCCOMB_X47_Y43_N26
\FD|ULA|Mux29~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux29~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[2]~4_combout\ & ((\FD|mux_Banco_Ula|saida[2]~0_combout\) # (!\FD|ULA|Mux29~3_combout\))) # (!\FD|BR|saidaA[2]~4_combout\ & (\FD|mux_Banco_Ula|saida[2]~0_combout\ & 
-- !\FD|ULA|Mux29~3_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux29~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~4_combout\,
	datab => \FD|BR|saidaA[2]~4_combout\,
	datac => \FD|mux_Banco_Ula|saida[2]~0_combout\,
	datad => \FD|ULA|Mux29~3_combout\,
	combout => \FD|ULA|Mux29~4_combout\);

-- Location: LCCOMB_X47_Y42_N22
\FD|ULA|Mux29~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux29~5_combout\ = (\FD|ULA|Mux29~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[15]~88_combout\,
	datab => \FD|ULA|Mux29~4_combout\,
	datac => \UC|pontosDeControle[16]~93_combout\,
	datad => \FD|UCULA|Mux8~8_combout\,
	combout => \FD|ULA|Mux29~5_combout\);

-- Location: LCCOMB_X58_Y47_N18
\FD|mux_lui|saida[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[2]~2_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[2]~0_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[7]~96_combout\,
	datab => \FD|ULA|Mux29~5_combout\,
	datac => \FD|Somador|saida[2]~0_combout\,
	datad => \UC|Equal1~12_combout\,
	combout => \FD|mux_lui|saida[2]~2_combout\);

-- Location: FF_X52_Y45_N21
\FD|BR|bancoReg~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~136_q\);

-- Location: LCCOMB_X52_Y45_N20
\FD|BR|bancoReg~1190\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1190_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\) # ((\FD|BR|bancoReg~136_q\)))) # (!\FD|ROM|memROM~64_combout\ & (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~72_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~136_q\,
	datad => \FD|BR|bancoReg~72_q\,
	combout => \FD|BR|bancoReg~1190_combout\);

-- Location: FF_X57_Y45_N3
\FD|BR|bancoReg~104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~104_q\);

-- Location: LCCOMB_X57_Y45_N2
\FD|BR|bancoReg~1191\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1191_combout\ = (\FD|BR|bancoReg~1190_combout\ & (((\FD|BR|bancoReg~104_q\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1190_combout\ & (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~40_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1190_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~104_q\,
	datad => \FD|BR|bancoReg~40_q\,
	combout => \FD|BR|bancoReg~1191_combout\);

-- Location: LCCOMB_X53_Y49_N10
\FD|BR|bancoReg~2025\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2025_combout\ = !\FD|mux_lui|saida[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[2]~2_combout\,
	combout => \FD|BR|bancoReg~2025_combout\);

-- Location: FF_X53_Y49_N11
\FD|BR|bancoReg~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2025_combout\,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~392_q\);

-- Location: LCCOMB_X53_Y49_N8
\FD|BR|bancoReg~1192\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1192_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|ROM|memROM~65_combout\)) # (!\FD|BR|bancoReg~392_q\))) # (!\FD|ROM|memROM~64_combout\ & (((\FD|BR|bancoReg~328_q\ & !\FD|ROM|memROM~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~392_q\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~328_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1192_combout\);

-- Location: FF_X57_Y45_N5
\FD|BR|bancoReg~360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~360_q\);

-- Location: LCCOMB_X57_Y45_N4
\FD|BR|bancoReg~1193\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1193_combout\ = (\FD|BR|bancoReg~1192_combout\ & (((\FD|BR|bancoReg~360_q\)) # (!\FD|ROM|memROM~65_combout\))) # (!\FD|BR|bancoReg~1192_combout\ & (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~296_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1192_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~360_q\,
	datad => \FD|BR|bancoReg~296_q\,
	combout => \FD|BR|bancoReg~1193_combout\);

-- Location: LCCOMB_X57_Y45_N30
\FD|BR|bancoReg~1194\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1194_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~1191_combout\)) # (!\FD|ROM|memROM~54_combout\ & 
-- ((\FD|BR|bancoReg~1193_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1191_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~1193_combout\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1194_combout\);

-- Location: FF_X58_Y45_N25
\FD|BR|bancoReg~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~520_q\);

-- Location: FF_X58_Y45_N19
\FD|BR|bancoReg~488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[2]~2_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~488_q\);

-- Location: LCCOMB_X58_Y47_N16
\FD|BR|bancoReg~1188\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1188_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((!\FD|BR|bancoReg~424_q\))) # (!\FD|ROM|memROM~65_combout\ & (!\FD|BR|bancoReg~456_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~456_q\,
	datad => \FD|BR|bancoReg~424_q\,
	combout => \FD|BR|bancoReg~1188_combout\);

-- Location: LCCOMB_X58_Y45_N18
\FD|BR|bancoReg~1189\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1189_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1188_combout\ & ((\FD|BR|bancoReg~488_q\))) # (!\FD|BR|bancoReg~1188_combout\ & (\FD|BR|bancoReg~520_q\)))) # (!\FD|ROM|memROM~64_combout\ & 
-- (((\FD|BR|bancoReg~1188_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~520_q\,
	datac => \FD|BR|bancoReg~488_q\,
	datad => \FD|BR|bancoReg~1188_combout\,
	combout => \FD|BR|bancoReg~1189_combout\);

-- Location: LCCOMB_X57_Y43_N10
\FD|BR|bancoReg~1195\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1195_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\) # ((\FD|BR|bancoReg~168_q\)))) # (!\FD|ROM|memROM~65_combout\ & (!\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~200_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~168_q\,
	datad => \FD|BR|bancoReg~200_q\,
	combout => \FD|BR|bancoReg~1195_combout\);

-- Location: LCCOMB_X56_Y43_N26
\FD|BR|bancoReg~2026\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2026_combout\ = !\FD|mux_lui|saida[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[2]~2_combout\,
	combout => \FD|BR|bancoReg~2026_combout\);

-- Location: FF_X56_Y43_N27
\FD|BR|bancoReg~232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2026_combout\,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~232_q\);

-- Location: FF_X58_Y47_N19
\FD|BR|bancoReg~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[2]~2_combout\,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~264_q\);

-- Location: LCCOMB_X57_Y45_N8
\FD|BR|bancoReg~1196\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1196_combout\ = (\FD|BR|bancoReg~1195_combout\ & (((!\FD|ROM|memROM~64_combout\)) # (!\FD|BR|bancoReg~232_q\))) # (!\FD|BR|bancoReg~1195_combout\ & (((\FD|ROM|memROM~64_combout\ & \FD|BR|bancoReg~264_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1195_combout\,
	datab => \FD|BR|bancoReg~232_q\,
	datac => \FD|ROM|memROM~64_combout\,
	datad => \FD|BR|bancoReg~264_q\,
	combout => \FD|BR|bancoReg~1196_combout\);

-- Location: LCCOMB_X57_Y45_N10
\FD|BR|bancoReg~1197\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1197_combout\ = (\FD|BR|bancoReg~1194_combout\ & (((\FD|BR|bancoReg~1196_combout\) # (!\FD|ROM|memROM~53_combout\)))) # (!\FD|BR|bancoReg~1194_combout\ & (\FD|BR|bancoReg~1189_combout\ & ((\FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1194_combout\,
	datab => \FD|BR|bancoReg~1189_combout\,
	datac => \FD|BR|bancoReg~1196_combout\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1197_combout\);

-- Location: LCCOMB_X57_Y45_N20
\FD|mux_Banco_Ula|saida[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[2]~0_combout\ = (\UC|pontosDeControle~92_combout\ & (((\FD|ROM|memROM~58_combout\)))) # (!\UC|pontosDeControle~92_combout\ & (!\FD|BR|Equal1~0_combout\ & ((\FD|BR|bancoReg~1197_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datab => \FD|ROM|memROM~58_combout\,
	datac => \UC|pontosDeControle~92_combout\,
	datad => \FD|BR|bancoReg~1197_combout\,
	combout => \FD|mux_Banco_Ula|saida[2]~0_combout\);

-- Location: LCCOMB_X46_Y43_N18
\FD|ULA|Mux28~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux28~2_combout\ = (\FD|ULA|soma[3]~6_combout\ & !\FD|UCULA|Mux11~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ULA|soma[3]~6_combout\,
	datac => \FD|UCULA|Mux11~11_combout\,
	combout => \FD|ULA|Mux28~2_combout\);

-- Location: LCCOMB_X48_Y43_N6
\FD|ULA|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~6_combout\ = (\FD|BR|saidaA[3]~1_combout\ & ((\FD|mux_Banco_Ula|saida[3]~3_combout\ & (!\FD|ULA|Add1~5\)) # (!\FD|mux_Banco_Ula|saida[3]~3_combout\ & (\FD|ULA|Add1~5\ & VCC)))) # (!\FD|BR|saidaA[3]~1_combout\ & 
-- ((\FD|mux_Banco_Ula|saida[3]~3_combout\ & ((\FD|ULA|Add1~5\) # (GND))) # (!\FD|mux_Banco_Ula|saida[3]~3_combout\ & (!\FD|ULA|Add1~5\))))
-- \FD|ULA|Add1~7\ = CARRY((\FD|BR|saidaA[3]~1_combout\ & (\FD|mux_Banco_Ula|saida[3]~3_combout\ & !\FD|ULA|Add1~5\)) # (!\FD|BR|saidaA[3]~1_combout\ & ((\FD|mux_Banco_Ula|saida[3]~3_combout\) # (!\FD|ULA|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[3]~1_combout\,
	datab => \FD|mux_Banco_Ula|saida[3]~3_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~5\,
	combout => \FD|ULA|Add1~6_combout\,
	cout => \FD|ULA|Add1~7\);

-- Location: LCCOMB_X47_Y43_N4
\FD|ULA|Mux28~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux28~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Add1~6_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Mux28~2_combout\)))) # (!\FD|ULA|Mux12~2_combout\ & (((!\FD|ULA|Mux12~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Mux28~2_combout\,
	datac => \FD|ULA|Mux12~3_combout\,
	datad => \FD|ULA|Add1~6_combout\,
	combout => \FD|ULA|Mux28~3_combout\);

-- Location: LCCOMB_X47_Y43_N22
\FD|ULA|Mux28~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux28~4_combout\ = (\FD|ULA|Mux28~3_combout\ & (((\FD|BR|saidaA[3]~1_combout\ & \FD|mux_Banco_Ula|saida[3]~3_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux28~3_combout\ & (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[3]~1_combout\) # 
-- (\FD|mux_Banco_Ula|saida[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[3]~1_combout\,
	datab => \FD|mux_Banco_Ula|saida[3]~3_combout\,
	datac => \FD|ULA|Mux28~3_combout\,
	datad => \FD|ULA|Mux12~4_combout\,
	combout => \FD|ULA|Mux28~4_combout\);

-- Location: LCCOMB_X47_Y42_N0
\FD|ULA|Mux28~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux28~5_combout\ = (\FD|ULA|Mux28~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & (\UC|pontosDeControle[15]~88_combout\)) # (!\UC|pontosDeControle[16]~93_combout\ & ((!\FD|UCULA|Mux8~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[15]~88_combout\,
	datab => \FD|ULA|Mux28~4_combout\,
	datac => \UC|pontosDeControle[16]~93_combout\,
	datad => \FD|UCULA|Mux8~8_combout\,
	combout => \FD|ULA|Mux28~5_combout\);

-- Location: LCCOMB_X55_Y42_N8
\FD|mux_lui|saida[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[3]~3_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[3]~2_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux28~5_combout\,
	datab => \FD|Somador|saida[3]~2_combout\,
	datac => \UC|Equal1~12_combout\,
	datad => \UC|pontosDeControle[7]~96_combout\,
	combout => \FD|mux_lui|saida[3]~3_combout\);

-- Location: FF_X54_Y50_N17
\FD|BR|bancoReg~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~201_q\);

-- Location: FF_X54_Y50_N19
\FD|BR|bancoReg~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~457_q\);

-- Location: LCCOMB_X53_Y50_N8
\FD|BR|bancoReg~2017\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2017_combout\ = !\FD|mux_lui|saida[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~2017_combout\);

-- Location: FF_X53_Y50_N9
\FD|BR|bancoReg~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2017_combout\,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~329_q\);

-- Location: FF_X53_Y50_N3
\FD|BR|bancoReg~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~73_q\);

-- Location: LCCOMB_X53_Y50_N2
\FD|BR|bancoReg~1222\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1222_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~73_q\))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|BR|bancoReg~329_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~329_q\,
	datac => \FD|BR|bancoReg~73_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1222_combout\);

-- Location: LCCOMB_X54_Y50_N18
\FD|BR|bancoReg~1223\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1223_combout\ = (\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1222_combout\ & (\FD|BR|bancoReg~201_q\)) # (!\FD|BR|bancoReg~1222_combout\ & ((\FD|BR|bancoReg~457_q\))))) # (!\FD|ROM|memROM~53_combout\ & 
-- (((\FD|BR|bancoReg~1222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~53_combout\,
	datab => \FD|BR|bancoReg~201_q\,
	datac => \FD|BR|bancoReg~457_q\,
	datad => \FD|BR|bancoReg~1222_combout\,
	combout => \FD|BR|bancoReg~1223_combout\);

-- Location: LCCOMB_X53_Y51_N0
\FD|BR|bancoReg~2015\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2015_combout\ = !\FD|mux_lui|saida[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~2015_combout\);

-- Location: FF_X53_Y51_N1
\FD|BR|bancoReg~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2015_combout\,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~297_q\);

-- Location: LCCOMB_X54_Y47_N0
\FD|BR|bancoReg~2016\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2016_combout\ = !\FD|mux_lui|saida[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~2016_combout\);

-- Location: FF_X54_Y47_N1
\FD|BR|bancoReg~425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2016_combout\,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~425_q\);

-- Location: LCCOMB_X54_Y51_N6
\FD|BR|bancoReg~1220\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1220_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\) # (!\FD|BR|bancoReg~425_q\)))) # (!\FD|ROM|memROM~53_combout\ & (!\FD|BR|bancoReg~297_q\ & ((!\FD|ROM|memROM~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~297_q\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~425_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1220_combout\);

-- Location: FF_X53_Y51_N3
\FD|BR|bancoReg~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~41_q\);

-- Location: FF_X55_Y44_N27
\FD|BR|bancoReg~169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~169_q\);

-- Location: LCCOMB_X53_Y51_N2
\FD|BR|bancoReg~1221\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1221_combout\ = (\FD|BR|bancoReg~1220_combout\ & (((\FD|BR|bancoReg~169_q\)) # (!\FD|ROM|memROM~54_combout\))) # (!\FD|BR|bancoReg~1220_combout\ & (\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~41_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1220_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~41_q\,
	datad => \FD|BR|bancoReg~169_q\,
	combout => \FD|BR|bancoReg~1221_combout\);

-- Location: LCCOMB_X54_Y51_N8
\FD|BR|bancoReg~1224\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1224_combout\ = (\FD|ROM|memROM~64_combout\ & (\FD|ROM|memROM~65_combout\)) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1221_combout\))) # (!\FD|ROM|memROM~65_combout\ & 
-- (\FD|BR|bancoReg~1223_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~1223_combout\,
	datad => \FD|BR|bancoReg~1221_combout\,
	combout => \FD|BR|bancoReg~1224_combout\);

-- Location: FF_X54_Y47_N5
\FD|BR|bancoReg~489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~489_q\);

-- Location: LCCOMB_X53_Y47_N8
\FD|BR|bancoReg~2014\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2014_combout\ = !\FD|mux_lui|saida[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~2014_combout\);

-- Location: FF_X53_Y47_N9
\FD|BR|bancoReg~361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2014_combout\,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~361_q\);

-- Location: LCCOMB_X54_Y47_N4
\FD|BR|bancoReg~1225\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1225_combout\ = (\FD|ROM|memROM~54_combout\ & (\FD|ROM|memROM~53_combout\)) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & (\FD|BR|bancoReg~489_q\)) # (!\FD|ROM|memROM~53_combout\ & ((!\FD|BR|bancoReg~361_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~489_q\,
	datad => \FD|BR|bancoReg~361_q\,
	combout => \FD|BR|bancoReg~1225_combout\);

-- Location: FF_X49_Y45_N19
\FD|BR|bancoReg~105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~105_q\);

-- Location: FF_X49_Y45_N1
\FD|BR|bancoReg~233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~233_q\);

-- Location: LCCOMB_X49_Y45_N18
\FD|BR|bancoReg~1226\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1226_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1225_combout\ & ((\FD|BR|bancoReg~233_q\))) # (!\FD|BR|bancoReg~1225_combout\ & (\FD|BR|bancoReg~105_q\)))) # (!\FD|ROM|memROM~54_combout\ & (\FD|BR|bancoReg~1225_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~1225_combout\,
	datac => \FD|BR|bancoReg~105_q\,
	datad => \FD|BR|bancoReg~233_q\,
	combout => \FD|BR|bancoReg~1226_combout\);

-- Location: FF_X55_Y42_N9
\FD|BR|bancoReg~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[3]~3_combout\,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~521_q\);

-- Location: LCCOMB_X54_Y51_N22
\FD|BR|bancoReg~2018\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2018_combout\ = !\FD|mux_lui|saida[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~2018_combout\);

-- Location: FF_X54_Y51_N23
\FD|BR|bancoReg~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2018_combout\,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~393_q\);

-- Location: FF_X54_Y51_N17
\FD|BR|bancoReg~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~137_q\);

-- Location: LCCOMB_X54_Y51_N16
\FD|BR|bancoReg~1218\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1218_combout\ = (\FD|ROM|memROM~53_combout\ & (((\FD|ROM|memROM~54_combout\)))) # (!\FD|ROM|memROM~53_combout\ & ((\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~137_q\))) # (!\FD|ROM|memROM~54_combout\ & (!\FD|BR|bancoReg~393_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~393_q\,
	datab => \FD|ROM|memROM~53_combout\,
	datac => \FD|BR|bancoReg~137_q\,
	datad => \FD|ROM|memROM~54_combout\,
	combout => \FD|BR|bancoReg~1218_combout\);

-- Location: LCCOMB_X53_Y46_N10
\FD|BR|bancoReg~2019\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2019_combout\ = !\FD|mux_lui|saida[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~2019_combout\);

-- Location: FF_X53_Y46_N11
\FD|BR|bancoReg~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2019_combout\,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~265_q\);

-- Location: LCCOMB_X54_Y51_N20
\FD|BR|bancoReg~1219\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1219_combout\ = (\FD|BR|bancoReg~1218_combout\ & (((!\FD|ROM|memROM~53_combout\) # (!\FD|BR|bancoReg~265_q\)))) # (!\FD|BR|bancoReg~1218_combout\ & (\FD|BR|bancoReg~521_q\ & ((\FD|ROM|memROM~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~521_q\,
	datab => \FD|BR|bancoReg~1218_combout\,
	datac => \FD|BR|bancoReg~265_q\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1219_combout\);

-- Location: LCCOMB_X54_Y51_N18
\FD|BR|bancoReg~1227\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1227_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|BR|bancoReg~1224_combout\ & (\FD|BR|bancoReg~1226_combout\)) # (!\FD|BR|bancoReg~1224_combout\ & ((\FD|BR|bancoReg~1219_combout\))))) # (!\FD|ROM|memROM~64_combout\ & 
-- (\FD|BR|bancoReg~1224_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~1224_combout\,
	datac => \FD|BR|bancoReg~1226_combout\,
	datad => \FD|BR|bancoReg~1219_combout\,
	combout => \FD|BR|bancoReg~1227_combout\);

-- Location: LCCOMB_X54_Y42_N26
\FD|mux_Banco_Ula|saida[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[3]~3_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|ROM|memROM~45_combout\)) # (!\UC|pontosDeControle~92_combout\ & (((!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1227_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~45_combout\,
	datab => \UC|pontosDeControle~92_combout\,
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1227_combout\,
	combout => \FD|mux_Banco_Ula|saida[3]~3_combout\);

-- Location: LCCOMB_X48_Y43_N8
\FD|ULA|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Add1~8_combout\ = ((\FD|mux_Banco_Ula|saida[4]~31_combout\ $ (\FD|BR|saidaA[4]~6_combout\ $ (\FD|ULA|Add1~7\)))) # (GND)
-- \FD|ULA|Add1~9\ = CARRY((\FD|mux_Banco_Ula|saida[4]~31_combout\ & (\FD|BR|saidaA[4]~6_combout\ & !\FD|ULA|Add1~7\)) # (!\FD|mux_Banco_Ula|saida[4]~31_combout\ & ((\FD|BR|saidaA[4]~6_combout\) # (!\FD|ULA|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_Banco_Ula|saida[4]~31_combout\,
	datab => \FD|BR|saidaA[4]~6_combout\,
	datad => VCC,
	cin => \FD|ULA|Add1~7\,
	combout => \FD|ULA|Add1~8_combout\,
	cout => \FD|ULA|Add1~9\);

-- Location: LCCOMB_X49_Y43_N24
\FD|ULA|Mux27~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux27~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[4]~8_combout\,
	combout => \FD|ULA|Mux27~2_combout\);

-- Location: LCCOMB_X49_Y43_N10
\FD|ULA|Mux27~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux27~3_combout\ = (\FD|ULA|Mux12~2_combout\ & ((\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Add1~8_combout\)) # (!\FD|ULA|Mux12~3_combout\ & ((\FD|ULA|Mux27~2_combout\))))) # (!\FD|ULA|Mux12~2_combout\ & (!\FD|ULA|Mux12~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~2_combout\,
	datab => \FD|ULA|Mux12~3_combout\,
	datac => \FD|ULA|Add1~8_combout\,
	datad => \FD|ULA|Mux27~2_combout\,
	combout => \FD|ULA|Mux27~3_combout\);

-- Location: LCCOMB_X49_Y43_N28
\FD|ULA|Mux27~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux27~4_combout\ = (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[4]~6_combout\ & ((\FD|mux_Banco_Ula|saida[4]~31_combout\) # (!\FD|ULA|Mux27~3_combout\))) # (!\FD|BR|saidaA[4]~6_combout\ & (\FD|mux_Banco_Ula|saida[4]~31_combout\ & 
-- !\FD|ULA|Mux27~3_combout\)))) # (!\FD|ULA|Mux12~4_combout\ & (((\FD|ULA|Mux27~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~4_combout\,
	datab => \FD|BR|saidaA[4]~6_combout\,
	datac => \FD|mux_Banco_Ula|saida[4]~31_combout\,
	datad => \FD|ULA|Mux27~3_combout\,
	combout => \FD|ULA|Mux27~4_combout\);

-- Location: LCCOMB_X56_Y39_N30
\FD|ULA|Mux27~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux27~5_combout\ = (\FD|ULA|Mux27~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux27~4_combout\,
	datab => \FD|UCULA|Mux8~8_combout\,
	datac => \UC|pontosDeControle[15]~88_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux27~5_combout\);

-- Location: LCCOMB_X52_Y40_N8
\FD|mux_lui|saida[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[4]~4_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & ((\FD|Somador|saida[4]~4_combout\))) # (!\UC|pontosDeControle[7]~96_combout\ & (\FD|ULA|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux27~5_combout\,
	datab => \UC|Equal1~12_combout\,
	datac => \UC|pontosDeControle[7]~96_combout\,
	datad => \FD|Somador|saida[4]~4_combout\,
	combout => \FD|mux_lui|saida[4]~4_combout\);

-- Location: FF_X55_Y44_N29
\FD|BR|bancoReg~170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1999_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~170_q\);

-- Location: FF_X54_Y46_N1
\FD|BR|bancoReg~234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1995_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~234_q\);

-- Location: FF_X58_Y47_N23
\FD|BR|bancoReg~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1998_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~266_q\);

-- Location: FF_X55_Y47_N29
\FD|BR|bancoReg~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2002_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~202_q\);

-- Location: LCCOMB_X58_Y47_N22
\FD|BR|bancoReg~1960\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1960_combout\ = (\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\) # ((\FD|BR|bancoReg~266_q\)))) # (!\FD|ROM|memROM~64_combout\ & (!\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~202_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~266_q\,
	datad => \FD|BR|bancoReg~202_q\,
	combout => \FD|BR|bancoReg~1960_combout\);

-- Location: LCCOMB_X54_Y46_N0
\FD|BR|bancoReg~1961\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1961_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1960_combout\ & ((\FD|BR|bancoReg~234_q\))) # (!\FD|BR|bancoReg~1960_combout\ & (\FD|BR|bancoReg~170_q\)))) # (!\FD|ROM|memROM~65_combout\ & 
-- (((\FD|BR|bancoReg~1960_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~170_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|BR|bancoReg~234_q\,
	datad => \FD|BR|bancoReg~1960_combout\,
	combout => \FD|BR|bancoReg~1961_combout\);

-- Location: FF_X54_Y48_N25
\FD|BR|bancoReg~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1996_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~138_q\);

-- Location: FF_X54_Y48_N11
\FD|BR|bancoReg~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2000_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~74_q\);

-- Location: FF_X53_Y51_N27
\FD|BR|bancoReg~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2001_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~42_q\);

-- Location: LCCOMB_X53_Y51_N26
\FD|BR|bancoReg~1953\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1953_combout\ = (\FD|ROM|memROM~64_combout\ & (((\FD|ROM|memROM~65_combout\)))) # (!\FD|ROM|memROM~64_combout\ & ((\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~42_q\))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~74_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~64_combout\,
	datab => \FD|BR|bancoReg~74_q\,
	datac => \FD|BR|bancoReg~42_q\,
	datad => \FD|ROM|memROM~65_combout\,
	combout => \FD|BR|bancoReg~1953_combout\);

-- Location: FF_X53_Y47_N5
\FD|BR|bancoReg~106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1997_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~106_q\);

-- Location: LCCOMB_X53_Y47_N4
\FD|BR|bancoReg~1954\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1954_combout\ = (\FD|BR|bancoReg~1953_combout\ & (((\FD|BR|bancoReg~106_q\) # (!\FD|ROM|memROM~64_combout\)))) # (!\FD|BR|bancoReg~1953_combout\ & (\FD|BR|bancoReg~138_q\ & ((\FD|ROM|memROM~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~138_q\,
	datab => \FD|BR|bancoReg~1953_combout\,
	datac => \FD|BR|bancoReg~106_q\,
	datad => \FD|ROM|memROM~64_combout\,
	combout => \FD|BR|bancoReg~1954_combout\);

-- Location: FF_X58_Y48_N27
\FD|BR|bancoReg~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2004_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~330_q\);

-- Location: FF_X53_Y51_N17
\FD|BR|bancoReg~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2005_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~298_q\);

-- Location: LCCOMB_X58_Y48_N26
\FD|BR|bancoReg~1957\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1957_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\) # ((\FD|BR|bancoReg~298_q\)))) # (!\FD|ROM|memROM~65_combout\ & (!\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~330_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~330_q\,
	datad => \FD|BR|bancoReg~298_q\,
	combout => \FD|BR|bancoReg~1957_combout\);

-- Location: FF_X58_Y48_N1
\FD|BR|bancoReg~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2008_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~394_q\);

-- Location: FF_X53_Y47_N11
\FD|BR|bancoReg~362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2009_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~362_q\);

-- Location: LCCOMB_X58_Y48_N0
\FD|BR|bancoReg~1958\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1958_combout\ = (\FD|BR|bancoReg~1957_combout\ & (((\FD|BR|bancoReg~362_q\)) # (!\FD|ROM|memROM~64_combout\))) # (!\FD|BR|bancoReg~1957_combout\ & (\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~394_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1957_combout\,
	datab => \FD|ROM|memROM~64_combout\,
	datac => \FD|BR|bancoReg~394_q\,
	datad => \FD|BR|bancoReg~362_q\,
	combout => \FD|BR|bancoReg~1958_combout\);

-- Location: FF_X52_Y40_N9
\FD|BR|bancoReg~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_lui|saida[4]~4_combout\,
	ena => \FD|BR|bancoReg~2010_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~522_q\);

-- Location: LCCOMB_X55_Y47_N6
\FD|BR|bancoReg~2024\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~2024_combout\ = !\FD|mux_lui|saida[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|mux_lui|saida[4]~4_combout\,
	combout => \FD|BR|bancoReg~2024_combout\);

-- Location: FF_X55_Y47_N7
\FD|BR|bancoReg~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~2024_combout\,
	ena => \FD|BR|bancoReg~2006_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~458_q\);

-- Location: LCCOMB_X55_Y47_N12
\FD|BR|bancoReg~1955\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1955_combout\ = (\FD|ROM|memROM~65_combout\ & (((\FD|ROM|memROM~64_combout\)))) # (!\FD|ROM|memROM~65_combout\ & ((\FD|ROM|memROM~64_combout\ & (\FD|BR|bancoReg~522_q\)) # (!\FD|ROM|memROM~64_combout\ & ((!\FD|BR|bancoReg~458_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~522_q\,
	datab => \FD|ROM|memROM~65_combout\,
	datac => \FD|ROM|memROM~64_combout\,
	datad => \FD|BR|bancoReg~458_q\,
	combout => \FD|BR|bancoReg~1955_combout\);

-- Location: FF_X54_Y47_N15
\FD|BR|bancoReg~490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2007_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~490_q\);

-- Location: FF_X54_Y47_N29
\FD|BR|bancoReg~426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~2003_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~426_q\);

-- Location: LCCOMB_X54_Y47_N14
\FD|BR|bancoReg~1956\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1956_combout\ = (\FD|ROM|memROM~65_combout\ & ((\FD|BR|bancoReg~1955_combout\ & (\FD|BR|bancoReg~490_q\)) # (!\FD|BR|bancoReg~1955_combout\ & ((\FD|BR|bancoReg~426_q\))))) # (!\FD|ROM|memROM~65_combout\ & (\FD|BR|bancoReg~1955_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~65_combout\,
	datab => \FD|BR|bancoReg~1955_combout\,
	datac => \FD|BR|bancoReg~490_q\,
	datad => \FD|BR|bancoReg~426_q\,
	combout => \FD|BR|bancoReg~1956_combout\);

-- Location: LCCOMB_X54_Y47_N18
\FD|BR|bancoReg~1959\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1959_combout\ = (\FD|ROM|memROM~54_combout\ & (((\FD|ROM|memROM~53_combout\)))) # (!\FD|ROM|memROM~54_combout\ & ((\FD|ROM|memROM~53_combout\ & ((\FD|BR|bancoReg~1956_combout\))) # (!\FD|ROM|memROM~53_combout\ & 
-- (\FD|BR|bancoReg~1958_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1958_combout\,
	datab => \FD|ROM|memROM~54_combout\,
	datac => \FD|BR|bancoReg~1956_combout\,
	datad => \FD|ROM|memROM~53_combout\,
	combout => \FD|BR|bancoReg~1959_combout\);

-- Location: LCCOMB_X54_Y47_N20
\FD|BR|bancoReg~1962\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1962_combout\ = (\FD|ROM|memROM~54_combout\ & ((\FD|BR|bancoReg~1959_combout\ & (\FD|BR|bancoReg~1961_combout\)) # (!\FD|BR|bancoReg~1959_combout\ & ((\FD|BR|bancoReg~1954_combout\))))) # (!\FD|ROM|memROM~54_combout\ & 
-- (((\FD|BR|bancoReg~1959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~54_combout\,
	datab => \FD|BR|bancoReg~1961_combout\,
	datac => \FD|BR|bancoReg~1954_combout\,
	datad => \FD|BR|bancoReg~1959_combout\,
	combout => \FD|BR|bancoReg~1962_combout\);

-- Location: LCCOMB_X53_Y42_N22
\FD|mux_Banco_Ula|saida[4]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_Banco_Ula|saida[4]~31_combout\ = (\UC|pontosDeControle~92_combout\ & (\FD|ROM|memROM~66_combout\)) # (!\UC|pontosDeControle~92_combout\ & (((!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1962_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~66_combout\,
	datab => \FD|BR|Equal1~0_combout\,
	datac => \FD|BR|bancoReg~1962_combout\,
	datad => \UC|pontosDeControle~92_combout\,
	combout => \FD|mux_Banco_Ula|saida[4]~31_combout\);

-- Location: LCCOMB_X50_Y42_N10
\FD|ULA|Mux26~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux26~2_combout\ = (!\FD|UCULA|Mux11~11_combout\ & \FD|ULA|soma[5]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux11~11_combout\,
	datad => \FD|ULA|soma[5]~10_combout\,
	combout => \FD|ULA|Mux26~2_combout\);

-- Location: LCCOMB_X50_Y42_N4
\FD|ULA|Mux26~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux26~3_combout\ = (\FD|ULA|Mux12~3_combout\ & (\FD|ULA|Mux12~2_combout\ & (\FD|ULA|Add1~10_combout\))) # (!\FD|ULA|Mux12~3_combout\ & (((\FD|ULA|Mux26~2_combout\)) # (!\FD|ULA|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux12~3_combout\,
	datab => \FD|ULA|Mux12~2_combout\,
	datac => \FD|ULA|Add1~10_combout\,
	datad => \FD|ULA|Mux26~2_combout\,
	combout => \FD|ULA|Mux26~3_combout\);

-- Location: LCCOMB_X50_Y42_N14
\FD|ULA|Mux26~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux26~4_combout\ = (\FD|ULA|Mux26~3_combout\ & (((\FD|BR|saidaA[5]~12_combout\ & \FD|mux_Banco_Ula|saida[5]~30_combout\)) # (!\FD|ULA|Mux12~4_combout\))) # (!\FD|ULA|Mux26~3_combout\ & (\FD|ULA|Mux12~4_combout\ & ((\FD|BR|saidaA[5]~12_combout\) # 
-- (\FD|mux_Banco_Ula|saida[5]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[5]~12_combout\,
	datab => \FD|ULA|Mux26~3_combout\,
	datac => \FD|mux_Banco_Ula|saida[5]~30_combout\,
	datad => \FD|ULA|Mux12~4_combout\,
	combout => \FD|ULA|Mux26~4_combout\);

-- Location: LCCOMB_X56_Y43_N4
\FD|ULA|Mux26~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Mux26~5_combout\ = (\FD|ULA|Mux26~4_combout\ & ((\UC|pontosDeControle[16]~93_combout\ & ((\UC|pontosDeControle[15]~88_combout\))) # (!\UC|pontosDeControle[16]~93_combout\ & (!\FD|UCULA|Mux8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|Mux8~8_combout\,
	datab => \UC|pontosDeControle[15]~88_combout\,
	datac => \FD|ULA|Mux26~4_combout\,
	datad => \UC|pontosDeControle[16]~93_combout\,
	combout => \FD|ULA|Mux26~5_combout\);

-- Location: LCCOMB_X56_Y43_N22
\FD|mux_lui|saida[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_lui|saida[5]~5_combout\ = (!\UC|Equal1~12_combout\ & ((\UC|pontosDeControle[7]~96_combout\ & (\FD|Somador|saida[5]~6_combout\)) # (!\UC|pontosDeControle[7]~96_combout\ & ((\FD|ULA|Mux26~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|Equal1~12_combout\,
	datab => \FD|Somador|saida[5]~6_combout\,
	datac => \FD|ULA|Mux26~5_combout\,
	datad => \UC|pontosDeControle[7]~96_combout\,
	combout => \FD|mux_lui|saida[5]~5_combout\);

-- Location: FF_X48_Y51_N13
\FD|BR|bancoReg~875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~875_q\);

-- Location: FF_X49_Y51_N5
\FD|BR|bancoReg~907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~907_q\);

-- Location: LCCOMB_X48_Y51_N12
\FD|BR|bancoReg~1185\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1185_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~36_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~907_q\))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~875_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~875_q\,
	datad => \FD|BR|bancoReg~907_q\,
	combout => \FD|BR|bancoReg~1185_combout\);

-- Location: FF_X48_Y50_N15
\FD|BR|bancoReg~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1035_q\);

-- Location: FF_X48_Y48_N25
\FD|BR|bancoReg~1003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1003_q\);

-- Location: LCCOMB_X48_Y50_N14
\FD|BR|bancoReg~1186\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1186_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1185_combout\ & (\FD|BR|bancoReg~1035_q\)) # (!\FD|BR|bancoReg~1185_combout\ & ((\FD|BR|bancoReg~1003_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1185_combout\,
	datac => \FD|BR|bancoReg~1035_q\,
	datad => \FD|BR|bancoReg~1003_q\,
	combout => \FD|BR|bancoReg~1186_combout\);

-- Location: FF_X46_Y47_N9
\FD|BR|bancoReg~587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~587_q\);

-- Location: FF_X43_Y47_N31
\FD|BR|bancoReg~555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~555_q\);

-- Location: LCCOMB_X43_Y47_N30
\FD|BR|bancoReg~1180\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1180_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~587_q\) # ((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~36_combout\ & (((\FD|BR|bancoReg~555_q\ & !\FD|ROM|memROM~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~587_q\,
	datac => \FD|BR|bancoReg~555_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1180_combout\);

-- Location: FF_X45_Y47_N19
\FD|BR|bancoReg~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~715_q\);

-- Location: FF_X45_Y47_N1
\FD|BR|bancoReg~683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~683_q\);

-- Location: LCCOMB_X45_Y47_N18
\FD|BR|bancoReg~1181\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1181_combout\ = (\FD|BR|bancoReg~1180_combout\ & (((\FD|BR|bancoReg~715_q\)) # (!\FD|ROM|memROM~32_combout\))) # (!\FD|BR|bancoReg~1180_combout\ & (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~683_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1180_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~715_q\,
	datad => \FD|BR|bancoReg~683_q\,
	combout => \FD|BR|bancoReg~1181_combout\);

-- Location: FF_X47_Y47_N5
\FD|BR|bancoReg~939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~939_q\);

-- Location: FF_X46_Y47_N19
\FD|BR|bancoReg~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~971_q\);

-- Location: FF_X47_Y47_N23
\FD|BR|bancoReg~811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~811_q\);

-- Location: FF_X46_Y46_N23
\FD|BR|bancoReg~843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~843_q\);

-- Location: LCCOMB_X47_Y47_N22
\FD|BR|bancoReg~1182\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1182_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~36_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~843_q\))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~811_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~811_q\,
	datad => \FD|BR|bancoReg~843_q\,
	combout => \FD|BR|bancoReg~1182_combout\);

-- Location: LCCOMB_X46_Y47_N18
\FD|BR|bancoReg~1183\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1183_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1182_combout\ & ((\FD|BR|bancoReg~971_q\))) # (!\FD|BR|bancoReg~1182_combout\ & (\FD|BR|bancoReg~939_q\)))) # (!\FD|ROM|memROM~32_combout\ & 
-- (((\FD|BR|bancoReg~1182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~939_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~971_q\,
	datad => \FD|BR|bancoReg~1182_combout\,
	combout => \FD|BR|bancoReg~1183_combout\);

-- Location: LCCOMB_X45_Y47_N20
\FD|BR|bancoReg~1184\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1184_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~57_combout\ & ((\FD|BR|bancoReg~1183_combout\))) # (!\FD|ROM|memROM~57_combout\ & (\FD|BR|bancoReg~1181_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~57_combout\,
	datab => \FD|BR|bancoReg~1181_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1183_combout\,
	combout => \FD|BR|bancoReg~1184_combout\);

-- Location: LCCOMB_X49_Y50_N24
\FD|BR|bancoReg~651feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~651feeder_combout\ = \FD|mux_lui|saida[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[5]~5_combout\,
	combout => \FD|BR|bancoReg~651feeder_combout\);

-- Location: FF_X49_Y50_N25
\FD|BR|bancoReg~651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~651feeder_combout\,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~651_q\);

-- Location: FF_X47_Y46_N19
\FD|BR|bancoReg~619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~619_q\);

-- Location: LCCOMB_X47_Y46_N18
\FD|BR|bancoReg~1178\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1178_combout\ = (\FD|ROM|memROM~32_combout\ & (((\FD|ROM|memROM~36_combout\)))) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~651_q\)) # (!\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~619_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~651_q\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~619_q\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|bancoReg~1178_combout\);

-- Location: FF_X48_Y50_N5
\FD|BR|bancoReg~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~779_q\);

-- Location: FF_X52_Y48_N17
\FD|BR|bancoReg~747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[5]~5_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~747_q\);

-- Location: LCCOMB_X48_Y50_N4
\FD|BR|bancoReg~1179\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1179_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1178_combout\ & (\FD|BR|bancoReg~779_q\)) # (!\FD|BR|bancoReg~1178_combout\ & ((\FD|BR|bancoReg~747_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1178_combout\,
	datac => \FD|BR|bancoReg~779_q\,
	datad => \FD|BR|bancoReg~747_q\,
	combout => \FD|BR|bancoReg~1179_combout\);

-- Location: LCCOMB_X45_Y47_N16
\FD|BR|saidaA[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[5]~11_combout\ = (\FD|BR|bancoReg~1184_combout\ & (\FD|BR|bancoReg~1186_combout\)) # (!\FD|BR|bancoReg~1184_combout\ & ((\FD|BR|bancoReg~1179_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1186_combout\,
	datab => \FD|BR|bancoReg~1184_combout\,
	datad => \FD|BR|bancoReg~1179_combout\,
	combout => \FD|BR|saidaA[5]~11_combout\);

-- Location: LCCOMB_X55_Y44_N22
\FD|BR|bancoReg~1174\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1174_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~36_combout\) # ((\FD|BR|bancoReg~427_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~171_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~427_q\,
	datad => \FD|BR|bancoReg~171_q\,
	combout => \FD|BR|bancoReg~1174_combout\);

-- Location: LCCOMB_X56_Y45_N16
\FD|BR|bancoReg~1175\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1175_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1174_combout\ & (\FD|BR|bancoReg~459_q\)) # (!\FD|BR|bancoReg~1174_combout\ & ((\FD|BR|bancoReg~203_q\))))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~1174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1174_combout\,
	datac => \FD|BR|bancoReg~459_q\,
	datad => \FD|BR|bancoReg~203_q\,
	combout => \FD|BR|bancoReg~1175_combout\);

-- Location: LCCOMB_X53_Y51_N4
\FD|BR|bancoReg~1176\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1176_combout\ = (\FD|ROM|memROM~36_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~36_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~299_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~43_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~43_q\,
	datac => \FD|BR|bancoReg~299_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1176_combout\);

-- Location: LCCOMB_X53_Y51_N24
\FD|BR|bancoReg~1177\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1177_combout\ = (\FD|BR|bancoReg~1176_combout\ & ((\FD|BR|bancoReg~331_q\) # ((!\FD|ROM|memROM~36_combout\)))) # (!\FD|BR|bancoReg~1176_combout\ & (((\FD|BR|bancoReg~75_q\ & \FD|ROM|memROM~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~331_q\,
	datab => \FD|BR|bancoReg~75_q\,
	datac => \FD|BR|bancoReg~1176_combout\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|bancoReg~1177_combout\);

-- Location: LCCOMB_X53_Y51_N10
\FD|BR|saidaA[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[5]~10_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1175_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~1175_combout\,
	datad => \FD|BR|bancoReg~1177_combout\,
	combout => \FD|BR|saidaA[5]~10_combout\);

-- Location: LCCOMB_X53_Y51_N28
\FD|BR|saidaA[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[5]~12_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & (\FD|BR|saidaA[5]~11_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|saidaA[5]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|Equal0~0_combout\,
	datac => \FD|BR|saidaA[5]~11_combout\,
	datad => \FD|BR|saidaA[5]~10_combout\,
	combout => \FD|BR|saidaA[5]~12_combout\);

-- Location: LCCOMB_X56_Y43_N20
\FD|Somador_imediato|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~3_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[5]~6_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~combout\,
	datac => \FD|Somador|saida[5]~6_combout\,
	datad => \FD|Somador_imediato|saida[5]~6_combout\,
	combout => \FD|Somador_imediato|Add0~3_combout\);

-- Location: LCCOMB_X47_Y44_N16
\FD|mux_jump2|saida[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[5]~8_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~45_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \FD|ROM|memROM~45_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|Somador_imediato|Add0~3_combout\,
	combout => \FD|mux_jump2|saida[5]~8_combout\);

-- Location: LCCOMB_X47_Y44_N24
\FD|mux_jump2|saida[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[5]~9_combout\ = (\FD|mux_jump2|saida[5]~8_combout\) # ((\FD|BR|saidaA[5]~12_combout\ & \UC|pontosDeControle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[5]~12_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|mux_jump2|saida[5]~8_combout\,
	combout => \FD|mux_jump2|saida[5]~9_combout\);

-- Location: FF_X47_Y44_N25
\FD|PC|data_s[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[5]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(5));

-- Location: LCCOMB_X49_Y44_N6
\UC|pontosDeControle[12]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[12]~60_combout\ = (\FD|PC|data_s\(3) & (!\FD|PC|data_s\(4) & \FD|PC|data_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(3),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(5),
	combout => \UC|pontosDeControle[12]~60_combout\);

-- Location: LCCOMB_X49_Y44_N28
\UC|pontosDeControle[12]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[12]~97_combout\ = (\UC|pontosDeControle[12]~60_combout\ & (!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \FD|PC|data_s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[12]~60_combout\,
	datab => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|PC|data_s\(2),
	combout => \UC|pontosDeControle[12]~97_combout\);

-- Location: LCCOMB_X49_Y44_N10
\UC|Equal9~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal9~3_combout\ = (\FD|PC|data_s\(3) & (\FD|PC|data_s\(4) & \FD|PC|data_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(3),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(5),
	combout => \UC|Equal9~3_combout\);

-- Location: LCCOMB_X49_Y44_N0
\UC|Equal9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal9~12_combout\ = (!\FD|PC|data_s\(6) & (\UC|Equal9~3_combout\ & (!\FD|PC|data_s\(7) & !\FD|PC|data_s\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \UC|Equal9~3_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|PC|data_s\(2),
	combout => \UC|Equal9~12_combout\);

-- Location: LCCOMB_X47_Y43_N28
\FD|ULA|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Equal0~0_combout\ = (!\FD|ULA|Add1~6_combout\ & (!\FD|ULA|Add1~62_combout\ & (!\FD|ULA|Add1~0_combout\ & !\FD|ULA|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~6_combout\,
	datab => \FD|ULA|Add1~62_combout\,
	datac => \FD|ULA|Add1~0_combout\,
	datad => \FD|ULA|Add1~2_combout\,
	combout => \FD|ULA|Equal0~0_combout\);

-- Location: LCCOMB_X49_Y43_N22
\FD|ULA|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Equal0~3_combout\ = (!\FD|ULA|Add1~30_combout\ & (!\FD|ULA|Add1~24_combout\ & (!\FD|ULA|Add1~26_combout\ & !\FD|ULA|Add1~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~30_combout\,
	datab => \FD|ULA|Add1~24_combout\,
	datac => \FD|ULA|Add1~26_combout\,
	datad => \FD|ULA|Add1~20_combout\,
	combout => \FD|ULA|Equal0~3_combout\);

-- Location: LCCOMB_X47_Y43_N30
\FD|ULA|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Equal0~1_combout\ = (!\FD|ULA|Add1~10_combout\ & (!\FD|ULA|Add1~14_combout\ & (!\FD|ULA|Add1~8_combout\ & !\FD|ULA|Add1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~10_combout\,
	datab => \FD|ULA|Add1~14_combout\,
	datac => \FD|ULA|Add1~8_combout\,
	datad => \FD|ULA|Add1~4_combout\,
	combout => \FD|ULA|Equal0~1_combout\);

-- Location: LCCOMB_X50_Y42_N20
\FD|ULA|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Equal0~2_combout\ = (!\FD|ULA|Add1~16_combout\ & (!\FD|ULA|Add1~22_combout\ & (!\FD|ULA|Add1~18_combout\ & !\FD|ULA|Add1~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~16_combout\,
	datab => \FD|ULA|Add1~22_combout\,
	datac => \FD|ULA|Add1~18_combout\,
	datad => \FD|ULA|Add1~12_combout\,
	combout => \FD|ULA|Equal0~2_combout\);

-- Location: LCCOMB_X49_Y44_N24
\FD|ULA|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Equal0~4_combout\ = (\FD|ULA|Equal0~0_combout\ & (\FD|ULA|Equal0~3_combout\ & (\FD|ULA|Equal0~1_combout\ & \FD|ULA|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Equal0~0_combout\,
	datab => \FD|ULA|Equal0~3_combout\,
	datac => \FD|ULA|Equal0~1_combout\,
	datad => \FD|ULA|Equal0~2_combout\,
	combout => \FD|ULA|Equal0~4_combout\);

-- Location: LCCOMB_X47_Y41_N0
\FD|ULA|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Equal0~8_combout\ = (!\FD|ULA|Add1~56_combout\ & (!\FD|ULA|Add1~58_combout\ & (!\FD|ULA|Add1~60_combout\ & !\FD|ULA|Add1~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~56_combout\,
	datab => \FD|ULA|Add1~58_combout\,
	datac => \FD|ULA|Add1~60_combout\,
	datad => \FD|ULA|Add1~54_combout\,
	combout => \FD|ULA|Equal0~8_combout\);

-- Location: LCCOMB_X48_Y44_N24
\FD|ULA|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Equal0~7_combout\ = (!\FD|ULA|Add1~48_combout\ & (!\FD|ULA|Add1~50_combout\ & (!\FD|ULA|Add1~52_combout\ & !\FD|ULA|Add1~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~48_combout\,
	datab => \FD|ULA|Add1~50_combout\,
	datac => \FD|ULA|Add1~52_combout\,
	datad => \FD|ULA|Add1~46_combout\,
	combout => \FD|ULA|Equal0~7_combout\);

-- Location: LCCOMB_X48_Y41_N28
\FD|ULA|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Equal0~6_combout\ = (!\FD|ULA|Add1~40_combout\ & (!\FD|ULA|Add1~38_combout\ & (!\FD|ULA|Add1~44_combout\ & !\FD|ULA|Add1~42_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~40_combout\,
	datab => \FD|ULA|Add1~38_combout\,
	datac => \FD|ULA|Add1~44_combout\,
	datad => \FD|ULA|Add1~42_combout\,
	combout => \FD|ULA|Equal0~6_combout\);

-- Location: LCCOMB_X49_Y40_N2
\FD|ULA|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Equal0~5_combout\ = (!\FD|ULA|Add1~32_combout\ & (!\FD|ULA|Add1~36_combout\ & (!\FD|ULA|Add1~34_combout\ & !\FD|ULA|Add1~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Add1~32_combout\,
	datab => \FD|ULA|Add1~36_combout\,
	datac => \FD|ULA|Add1~34_combout\,
	datad => \FD|ULA|Add1~28_combout\,
	combout => \FD|ULA|Equal0~5_combout\);

-- Location: LCCOMB_X49_Y44_N18
\FD|ULA|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Equal0~9_combout\ = (\FD|ULA|Equal0~8_combout\ & (\FD|ULA|Equal0~7_combout\ & (\FD|ULA|Equal0~6_combout\ & \FD|ULA|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Equal0~8_combout\,
	datab => \FD|ULA|Equal0~7_combout\,
	datac => \FD|ULA|Equal0~6_combout\,
	datad => \FD|ULA|Equal0~5_combout\,
	combout => \FD|ULA|Equal0~9_combout\);

-- Location: LCCOMB_X49_Y44_N14
\FD|sel_mux_beq\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|sel_mux_beq~combout\ = (\UC|pontosDeControle[12]~97_combout\ & (((\FD|ULA|Equal0~4_combout\ & \FD|ULA|Equal0~9_combout\)))) # (!\UC|pontosDeControle[12]~97_combout\ & (((!\FD|ULA|Equal0~9_combout\) # (!\FD|ULA|Equal0~4_combout\)) # 
-- (!\UC|Equal9~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[12]~97_combout\,
	datab => \UC|Equal9~12_combout\,
	datac => \FD|ULA|Equal0~4_combout\,
	datad => \FD|ULA|Equal0~9_combout\,
	combout => \FD|sel_mux_beq~combout\);

-- Location: LCCOMB_X52_Y40_N28
\FD|Somador_imediato|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~0_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[2]~0_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~combout\,
	datac => \FD|Somador|saida[2]~0_combout\,
	datad => \FD|Somador_imediato|saida[2]~0_combout\,
	combout => \FD|Somador_imediato|Add0~0_combout\);

-- Location: LCCOMB_X83_Y52_N14
\FD|mux_jump2|saida[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[2]~2_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & ((\FD|ROM|memROM~63_combout\))) # (!\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador_imediato|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|Add0~0_combout\,
	datab => \UC|pontosDeControle[0]~89_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|ROM|memROM~63_combout\,
	combout => \FD|mux_jump2|saida[2]~2_combout\);

-- Location: LCCOMB_X83_Y52_N8
\FD|mux_jump2|saida[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[2]~3_combout\ = (\FD|mux_jump2|saida[2]~2_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle\(1),
	datab => \FD|mux_jump2|saida[2]~2_combout\,
	datac => \FD|BR|saidaA[2]~4_combout\,
	combout => \FD|mux_jump2|saida[2]~3_combout\);

-- Location: FF_X83_Y52_N9
\FD|PC|data_s[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(2));

-- Location: LCCOMB_X46_Y44_N10
\FD|ROM|memROM~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~29_combout\ = (\FD|PC|data_s\(4) & ((\FD|PC|data_s\(5) $ (\FD|PC|data_s\(3))) # (!\FD|PC|data_s\(2)))) # (!\FD|PC|data_s\(4) & (((\FD|PC|data_s\(5)) # (\FD|PC|data_s\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datab => \FD|PC|data_s\(5),
	datac => \FD|PC|data_s\(4),
	datad => \FD|PC|data_s\(3),
	combout => \FD|ROM|memROM~29_combout\);

-- Location: LCCOMB_X46_Y44_N28
\FD|ROM|memROM~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~30_combout\ = (!\FD|PC|data_s\(7) & ((\FD|PC|data_s\(6) & ((\FD|ROM|memROM~28_combout\))) # (!\FD|PC|data_s\(6) & (\FD|ROM|memROM~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~29_combout\,
	datab => \FD|PC|data_s\(6),
	datac => \FD|ROM|memROM~28_combout\,
	datad => \FD|PC|data_s\(7),
	combout => \FD|ROM|memROM~30_combout\);

-- Location: LCCOMB_X52_Y45_N10
\FD|BR|bancoReg~1167\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1167_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~204_q\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~76_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~204_q\,
	datac => \FD|BR|bancoReg~76_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1167_combout\);

-- Location: LCCOMB_X57_Y44_N24
\FD|BR|bancoReg~1168\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1168_combout\ = (\FD|BR|bancoReg~1167_combout\ & (((\FD|BR|bancoReg~460_q\)) # (!\FD|ROM|memROM~30_combout\))) # (!\FD|BR|bancoReg~1167_combout\ & (\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~332_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1167_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~332_q\,
	datad => \FD|BR|bancoReg~460_q\,
	combout => \FD|BR|bancoReg~1168_combout\);

-- Location: LCCOMB_X53_Y51_N18
\FD|BR|bancoReg~1165\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1165_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\) # ((\FD|BR|bancoReg~172_q\)))) # (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~44_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~44_q\,
	datad => \FD|BR|bancoReg~172_q\,
	combout => \FD|BR|bancoReg~1165_combout\);

-- Location: LCCOMB_X56_Y41_N8
\FD|BR|bancoReg~1166\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1166_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1165_combout\ & ((\FD|BR|bancoReg~428_q\))) # (!\FD|BR|bancoReg~1165_combout\ & (\FD|BR|bancoReg~300_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~300_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~428_q\,
	datad => \FD|BR|bancoReg~1165_combout\,
	combout => \FD|BR|bancoReg~1166_combout\);

-- Location: LCCOMB_X56_Y41_N10
\FD|BR|bancoReg~1169\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1169_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1168_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1168_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|BR|bancoReg~1166_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1169_combout\);

-- Location: FF_X47_Y50_N31
\FD|BR|bancoReg~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~780_q\);

-- Location: FF_X46_Y48_N23
\FD|BR|bancoReg~748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~748_q\);

-- Location: LCCOMB_X46_Y48_N12
\FD|BR|bancoReg~1004feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1004feeder_combout\ = \FD|mux_lui|saida[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[6]~6_combout\,
	combout => \FD|BR|bancoReg~1004feeder_combout\);

-- Location: FF_X46_Y48_N13
\FD|BR|bancoReg~1004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~1004feeder_combout\,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1004_q\);

-- Location: LCCOMB_X46_Y48_N22
\FD|BR|bancoReg~1172\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1172_combout\ = (\FD|ROM|memROM~36_combout\ & (\FD|ROM|memROM~30_combout\)) # (!\FD|ROM|memROM~36_combout\ & ((\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1004_q\))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~748_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~748_q\,
	datad => \FD|BR|bancoReg~1004_q\,
	combout => \FD|BR|bancoReg~1172_combout\);

-- Location: FF_X47_Y50_N25
\FD|BR|bancoReg~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1036_q\);

-- Location: LCCOMB_X47_Y50_N24
\FD|BR|bancoReg~1173\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1173_combout\ = (\FD|BR|bancoReg~1172_combout\ & (((\FD|BR|bancoReg~1036_q\) # (!\FD|ROM|memROM~36_combout\)))) # (!\FD|BR|bancoReg~1172_combout\ & (\FD|BR|bancoReg~780_q\ & ((\FD|ROM|memROM~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~780_q\,
	datab => \FD|BR|bancoReg~1172_combout\,
	datac => \FD|BR|bancoReg~1036_q\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|bancoReg~1173_combout\);

-- Location: FF_X48_Y51_N19
\FD|BR|bancoReg~620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~620_q\);

-- Location: FF_X48_Y51_N25
\FD|BR|bancoReg~876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~876_q\);

-- Location: LCCOMB_X48_Y51_N18
\FD|BR|bancoReg~1170\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1170_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~36_combout\) # ((\FD|BR|bancoReg~876_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~620_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~620_q\,
	datad => \FD|BR|bancoReg~876_q\,
	combout => \FD|BR|bancoReg~1170_combout\);

-- Location: FF_X47_Y45_N17
\FD|BR|bancoReg~908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[6]~6_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~908_q\);

-- Location: LCCOMB_X49_Y50_N30
\FD|BR|bancoReg~652feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~652feeder_combout\ = \FD|mux_lui|saida[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[6]~6_combout\,
	combout => \FD|BR|bancoReg~652feeder_combout\);

-- Location: FF_X49_Y50_N31
\FD|BR|bancoReg~652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~652feeder_combout\,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~652_q\);

-- Location: LCCOMB_X47_Y45_N16
\FD|BR|bancoReg~1171\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1171_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1170_combout\ & (\FD|BR|bancoReg~908_q\)) # (!\FD|BR|bancoReg~1170_combout\ & ((\FD|BR|bancoReg~652_q\))))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~1170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1170_combout\,
	datac => \FD|BR|bancoReg~908_q\,
	datad => \FD|BR|bancoReg~652_q\,
	combout => \FD|BR|bancoReg~1171_combout\);

-- Location: LCCOMB_X47_Y45_N10
\FD|BR|saidaA[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[6]~8_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1173_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1171_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1173_combout\,
	datab => \FD|BR|bancoReg~1171_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|saidaA[6]~8_combout\);

-- Location: LCCOMB_X47_Y45_N20
\FD|BR|saidaA[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[6]~9_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|BR|saidaA[6]~8_combout\)))) # (!\FD|ROM|memROM~33_combout\ & (!\FD|BR|Equal0~0_combout\ & (\FD|BR|bancoReg~1169_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|Equal0~0_combout\,
	datac => \FD|BR|bancoReg~1169_combout\,
	datad => \FD|BR|saidaA[6]~8_combout\,
	combout => \FD|BR|saidaA[6]~9_combout\);

-- Location: LCCOMB_X53_Y42_N28
\FD|Somador_imediato|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~4_combout\ = (\FD|sel_mux_beq~combout\ & ((\FD|Somador|saida[6]~8_combout\))) # (!\FD|sel_mux_beq~combout\ & (\FD|Somador_imediato|saida[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|Somador_imediato|saida[6]~8_combout\,
	datab => \FD|sel_mux_beq~combout\,
	datad => \FD|Somador|saida[6]~8_combout\,
	combout => \FD|Somador_imediato|Add0~4_combout\);

-- Location: LCCOMB_X53_Y42_N14
\FD|mux_jump2|saida[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[6]~10_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~66_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle\(1),
	datab => \UC|pontosDeControle[0]~89_combout\,
	datac => \FD|ROM|memROM~66_combout\,
	datad => \FD|Somador_imediato|Add0~4_combout\,
	combout => \FD|mux_jump2|saida[6]~10_combout\);

-- Location: LCCOMB_X50_Y42_N16
\FD|mux_jump2|saida[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[6]~11_combout\ = (\FD|mux_jump2|saida[6]~10_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[6]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle\(1),
	datab => \FD|BR|saidaA[6]~9_combout\,
	datac => \FD|mux_jump2|saida[6]~10_combout\,
	combout => \FD|mux_jump2|saida[6]~11_combout\);

-- Location: FF_X50_Y42_N17
\FD|PC|data_s[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[6]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(6));

-- Location: LCCOMB_X46_Y44_N6
\FD|ROM|memROM~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~31_combout\ = (\FD|PC|data_s\(3) & (((!\FD|PC|data_s\(4)) # (!\FD|PC|data_s\(2))) # (!\FD|PC|data_s\(6)))) # (!\FD|PC|data_s\(3) & ((\FD|PC|data_s\(6)) # ((\FD|PC|data_s\(2)) # (\FD|PC|data_s\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(3),
	datab => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(2),
	datad => \FD|PC|data_s\(4),
	combout => \FD|ROM|memROM~31_combout\);

-- Location: LCCOMB_X46_Y44_N0
\FD|ROM|memROM~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~32_combout\ = (!\FD|ROM|memROM~31_combout\ & (!\FD|PC|data_s\(7) & \FD|PC|data_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~31_combout\,
	datab => \FD|PC|data_s\(7),
	datad => \FD|PC|data_s\(5),
	combout => \FD|ROM|memROM~32_combout\);

-- Location: LCCOMB_X53_Y46_N16
\FD|BR|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|Equal0~0_combout\ = (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~33_combout\ & (!\FD|ROM|memROM~30_combout\ & !\FD|ROM|memROM~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|Equal0~0_combout\);

-- Location: LCCOMB_X54_Y51_N26
\FD|BR|bancoReg~1100\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1100_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~30_combout\) # ((!\FD|BR|bancoReg~265_q\)))) # (!\FD|ROM|memROM~32_combout\ & (!\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~137_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~265_q\,
	datad => \FD|BR|bancoReg~137_q\,
	combout => \FD|BR|bancoReg~1100_combout\);

-- Location: LCCOMB_X54_Y51_N12
\FD|BR|bancoReg~1101\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1101_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1100_combout\ & ((\FD|BR|bancoReg~521_q\))) # (!\FD|BR|bancoReg~1100_combout\ & (!\FD|BR|bancoReg~393_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~393_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~1100_combout\,
	datad => \FD|BR|bancoReg~521_q\,
	combout => \FD|BR|bancoReg~1101_combout\);

-- Location: LCCOMB_X49_Y45_N0
\FD|BR|bancoReg~1093\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1093_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~233_q\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~105_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~233_q\,
	datad => \FD|BR|bancoReg~105_q\,
	combout => \FD|BR|bancoReg~1093_combout\);

-- Location: LCCOMB_X54_Y47_N22
\FD|BR|bancoReg~1094\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1094_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1093_combout\ & (\FD|BR|bancoReg~489_q\)) # (!\FD|BR|bancoReg~1093_combout\ & ((!\FD|BR|bancoReg~361_q\))))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~1093_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~1093_combout\,
	datac => \FD|BR|bancoReg~489_q\,
	datad => \FD|BR|bancoReg~361_q\,
	combout => \FD|BR|bancoReg~1094_combout\);

-- Location: LCCOMB_X54_Y50_N16
\FD|BR|bancoReg~1097\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1097_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~201_q\))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~73_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~73_q\,
	datac => \FD|BR|bancoReg~201_q\,
	datad => \FD|ROM|memROM~32_combout\,
	combout => \FD|BR|bancoReg~1097_combout\);

-- Location: LCCOMB_X54_Y50_N20
\FD|BR|bancoReg~1098\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1098_combout\ = (\FD|BR|bancoReg~1097_combout\ & (((\FD|BR|bancoReg~457_q\) # (!\FD|ROM|memROM~30_combout\)))) # (!\FD|BR|bancoReg~1097_combout\ & (!\FD|BR|bancoReg~329_q\ & (\FD|ROM|memROM~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~329_q\,
	datab => \FD|BR|bancoReg~1097_combout\,
	datac => \FD|ROM|memROM~30_combout\,
	datad => \FD|BR|bancoReg~457_q\,
	combout => \FD|BR|bancoReg~1098_combout\);

-- Location: LCCOMB_X55_Y44_N26
\FD|BR|bancoReg~1095\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1095_combout\ = (\FD|ROM|memROM~30_combout\ & (\FD|ROM|memROM~32_combout\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~169_q\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~41_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~169_q\,
	datad => \FD|BR|bancoReg~41_q\,
	combout => \FD|BR|bancoReg~1095_combout\);

-- Location: LCCOMB_X54_Y51_N10
\FD|BR|bancoReg~1096\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1096_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~1095_combout\ & ((!\FD|BR|bancoReg~425_q\))) # (!\FD|BR|bancoReg~1095_combout\ & (!\FD|BR|bancoReg~297_q\)))) # (!\FD|ROM|memROM~30_combout\ & 
-- (((\FD|BR|bancoReg~1095_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~297_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~425_q\,
	datad => \FD|BR|bancoReg~1095_combout\,
	combout => \FD|BR|bancoReg~1096_combout\);

-- Location: LCCOMB_X54_Y51_N28
\FD|BR|bancoReg~1099\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1099_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~56_combout\ & (\FD|BR|bancoReg~1098_combout\)) # (!\FD|ROM|memROM~56_combout\ & ((\FD|BR|bancoReg~1096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1098_combout\,
	datab => \FD|ROM|memROM~56_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1096_combout\,
	combout => \FD|BR|bancoReg~1099_combout\);

-- Location: LCCOMB_X54_Y51_N30
\FD|BR|bancoReg~1102\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1102_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1099_combout\ & (\FD|BR|bancoReg~1101_combout\)) # (!\FD|BR|bancoReg~1099_combout\ & ((\FD|BR|bancoReg~1094_combout\))))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1099_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1101_combout\,
	datab => \FD|BR|bancoReg~1094_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1099_combout\,
	combout => \FD|BR|bancoReg~1102_combout\);

-- Location: FF_X47_Y47_N17
\FD|BR|bancoReg~937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~937_q\);

-- Location: FF_X48_Y47_N29
\FD|BR|bancoReg~681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~681_q\);

-- Location: LCCOMB_X48_Y47_N28
\FD|BR|bancoReg~1085\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1085_combout\ = (\FD|ROM|memROM~36_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~36_combout\ & ((\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~937_q\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~681_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~937_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~681_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1085_combout\);

-- Location: FF_X45_Y48_N1
\FD|BR|bancoReg~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~969_q\);

-- Location: FF_X45_Y44_N25
\FD|BR|bancoReg~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~713_q\);

-- Location: LCCOMB_X45_Y48_N0
\FD|BR|bancoReg~1086\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1086_combout\ = (\FD|BR|bancoReg~1085_combout\ & (((\FD|BR|bancoReg~969_q\)) # (!\FD|ROM|memROM~36_combout\))) # (!\FD|BR|bancoReg~1085_combout\ & (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~713_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1085_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~969_q\,
	datad => \FD|BR|bancoReg~713_q\,
	combout => \FD|BR|bancoReg~1086_combout\);

-- Location: FF_X47_Y47_N27
\FD|BR|bancoReg~809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~809_q\);

-- Location: FF_X43_Y47_N9
\FD|BR|bancoReg~553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~553_q\);

-- Location: LCCOMB_X43_Y47_N8
\FD|BR|bancoReg~1087\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1087_combout\ = (\FD|ROM|memROM~36_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~36_combout\ & ((\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~809_q\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~553_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~809_q\,
	datac => \FD|BR|bancoReg~553_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1087_combout\);

-- Location: FF_X46_Y46_N9
\FD|BR|bancoReg~841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~841_q\);

-- Location: FF_X45_Y48_N19
\FD|BR|bancoReg~585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~585_q\);

-- Location: LCCOMB_X46_Y46_N8
\FD|BR|bancoReg~1088\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1088_combout\ = (\FD|BR|bancoReg~1087_combout\ & (((\FD|BR|bancoReg~841_q\)) # (!\FD|ROM|memROM~36_combout\))) # (!\FD|BR|bancoReg~1087_combout\ & (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~585_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1087_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~841_q\,
	datad => \FD|BR|bancoReg~585_q\,
	combout => \FD|BR|bancoReg~1088_combout\);

-- Location: LCCOMB_X46_Y46_N10
\FD|BR|bancoReg~1089\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1089_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1086_combout\) # ((\FD|ROM|memROM~33_combout\)))) # (!\FD|ROM|memROM~32_combout\ & (((!\FD|ROM|memROM~33_combout\ & \FD|BR|bancoReg~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1086_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1088_combout\,
	combout => \FD|BR|bancoReg~1089_combout\);

-- Location: FF_X46_Y48_N5
\FD|BR|bancoReg~1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1001_q\);

-- Location: FF_X46_Y48_N31
\FD|BR|bancoReg~745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~745_q\);

-- Location: LCCOMB_X46_Y48_N30
\FD|BR|bancoReg~1090\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1090_combout\ = (\FD|ROM|memROM~36_combout\ & (((\FD|ROM|memROM~30_combout\)))) # (!\FD|ROM|memROM~36_combout\ & ((\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~1001_q\)) # (!\FD|ROM|memROM~30_combout\ & ((\FD|BR|bancoReg~745_q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1001_q\,
	datac => \FD|BR|bancoReg~745_q\,
	datad => \FD|ROM|memROM~30_combout\,
	combout => \FD|BR|bancoReg~1090_combout\);

-- Location: FF_X47_Y50_N11
\FD|BR|bancoReg~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1033_q\);

-- Location: LCCOMB_X47_Y50_N0
\FD|BR|bancoReg~777feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~777feeder_combout\ = \FD|mux_lui|saida[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~777feeder_combout\);

-- Location: FF_X47_Y50_N1
\FD|BR|bancoReg~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~777feeder_combout\,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~777_q\);

-- Location: LCCOMB_X47_Y50_N10
\FD|BR|bancoReg~1091\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1091_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1090_combout\ & (\FD|BR|bancoReg~1033_q\)) # (!\FD|BR|bancoReg~1090_combout\ & ((\FD|BR|bancoReg~777_q\))))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~1090_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|BR|bancoReg~1090_combout\,
	datac => \FD|BR|bancoReg~1033_q\,
	datad => \FD|BR|bancoReg~777_q\,
	combout => \FD|BR|bancoReg~1091_combout\);

-- Location: FF_X48_Y51_N3
\FD|BR|bancoReg~617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~617_q\);

-- Location: FF_X48_Y51_N17
\FD|BR|bancoReg~873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~873_q\);

-- Location: LCCOMB_X48_Y51_N2
\FD|BR|bancoReg~1083\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1083_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~36_combout\) # ((\FD|BR|bancoReg~873_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~617_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~617_q\,
	datad => \FD|BR|bancoReg~873_q\,
	combout => \FD|BR|bancoReg~1083_combout\);

-- Location: LCCOMB_X49_Y50_N16
\FD|BR|bancoReg~649feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~649feeder_combout\ = \FD|mux_lui|saida[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FD|mux_lui|saida[3]~3_combout\,
	combout => \FD|BR|bancoReg~649feeder_combout\);

-- Location: FF_X49_Y50_N17
\FD|BR|bancoReg~649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|BR|bancoReg~649feeder_combout\,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~649_q\);

-- Location: FF_X49_Y51_N17
\FD|BR|bancoReg~905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[3]~3_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~905_q\);

-- Location: LCCOMB_X49_Y51_N16
\FD|BR|bancoReg~1084\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1084_combout\ = (\FD|BR|bancoReg~1083_combout\ & (((\FD|BR|bancoReg~905_q\) # (!\FD|ROM|memROM~36_combout\)))) # (!\FD|BR|bancoReg~1083_combout\ & (\FD|BR|bancoReg~649_q\ & ((\FD|ROM|memROM~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1083_combout\,
	datab => \FD|BR|bancoReg~649_q\,
	datac => \FD|BR|bancoReg~905_q\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|bancoReg~1084_combout\);

-- Location: LCCOMB_X54_Y51_N24
\FD|BR|bancoReg~1092\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1092_combout\ = (\FD|BR|bancoReg~1089_combout\ & ((\FD|BR|bancoReg~1091_combout\) # ((!\FD|ROM|memROM~33_combout\)))) # (!\FD|BR|bancoReg~1089_combout\ & (((\FD|ROM|memROM~33_combout\ & \FD|BR|bancoReg~1084_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1089_combout\,
	datab => \FD|BR|bancoReg~1091_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	datad => \FD|BR|bancoReg~1084_combout\,
	combout => \FD|BR|bancoReg~1092_combout\);

-- Location: LCCOMB_X54_Y51_N0
\FD|BR|saidaA[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[3]~1_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1092_combout\))) # (!\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1102_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal0~0_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1102_combout\,
	datad => \FD|BR|bancoReg~1092_combout\,
	combout => \FD|BR|saidaA[3]~1_combout\);

-- Location: LCCOMB_X55_Y42_N24
\FD|Somador_imediato|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~1_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[3]~2_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[3]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|Somador|saida[3]~2_combout\,
	datac => \FD|sel_mux_beq~combout\,
	datad => \FD|Somador_imediato|saida[3]~2_combout\,
	combout => \FD|Somador_imediato|Add0~1_combout\);

-- Location: LCCOMB_X55_Y42_N2
\FD|mux_jump2|saida[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[3]~4_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~62_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle\(1),
	datab => \FD|ROM|memROM~62_combout\,
	datac => \UC|pontosDeControle[0]~89_combout\,
	datad => \FD|Somador_imediato|Add0~1_combout\,
	combout => \FD|mux_jump2|saida[3]~4_combout\);

-- Location: LCCOMB_X83_Y52_N20
\FD|mux_jump2|saida[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[3]~5_combout\ = (\FD|mux_jump2|saida[3]~4_combout\) # ((\FD|BR|saidaA[3]~1_combout\ & \UC|pontosDeControle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[3]~1_combout\,
	datab => \FD|mux_jump2|saida[3]~4_combout\,
	datac => \UC|pontosDeControle\(1),
	combout => \FD|mux_jump2|saida[3]~5_combout\);

-- Location: FF_X83_Y52_N21
\FD|PC|data_s[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(3));

-- Location: LCCOMB_X49_Y44_N30
\UC|pontosDeControle~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle~39_combout\ = (\FD|PC|data_s\(2) & (!\FD|PC|data_s\(7) & !\FD|PC|data_s\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(2),
	datac => \FD|PC|data_s\(7),
	datad => \FD|PC|data_s\(6),
	combout => \UC|pontosDeControle~39_combout\);

-- Location: LCCOMB_X49_Y44_N4
\UC|pontosDeControle~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle~95_combout\ = (\FD|PC|data_s\(3) & (\FD|PC|data_s\(4) & (\FD|PC|data_s\(5) & \UC|pontosDeControle~39_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(3),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(5),
	datad => \UC|pontosDeControle~39_combout\,
	combout => \UC|pontosDeControle~95_combout\);

-- Location: LCCOMB_X45_Y44_N14
\UC|pontosDeControle[0]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[0]~89_combout\ = (\UC|Mux0~1_combout\ & (((\UC|pontosDeControle\(1)) # (!\UC|Mux0~0_combout\)))) # (!\UC|Mux0~1_combout\ & (\UC|pontosDeControle~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle~95_combout\,
	datab => \UC|Mux0~1_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \UC|Mux0~0_combout\,
	combout => \UC|pontosDeControle[0]~89_combout\);

-- Location: LCCOMB_X54_Y44_N22
\FD|Somador_imediato|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~5_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[7]~10_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~combout\,
	datab => \FD|Somador|saida[7]~10_combout\,
	datac => \FD|Somador_imediato|saida[7]~10_combout\,
	combout => \FD|Somador_imediato|Add0~5_combout\);

-- Location: LCCOMB_X54_Y44_N16
\FD|mux_jump2|saida[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[7]~12_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & ((\FD|ROM|memROM~68_combout\))) # (!\UC|pontosDeControle[0]~89_combout\ & (\FD|Somador_imediato|Add0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|Somador_imediato|Add0~5_combout\,
	datad => \FD|ROM|memROM~68_combout\,
	combout => \FD|mux_jump2|saida[7]~12_combout\);

-- Location: LCCOMB_X49_Y43_N16
\FD|mux_jump2|saida[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[7]~13_combout\ = (\FD|mux_jump2|saida[7]~12_combout\) # ((\UC|pontosDeControle\(1) & \FD|BR|saidaA[7]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|mux_jump2|saida[7]~12_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|BR|saidaA[7]~7_combout\,
	combout => \FD|mux_jump2|saida[7]~13_combout\);

-- Location: FF_X49_Y43_N17
\FD|PC|data_s[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[7]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(7));

-- Location: LCCOMB_X46_Y44_N26
\FD|ROM|memROM~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ROM|memROM~33_combout\ = (!\FD|PC|data_s\(7) & (\FD|PC|data_s\(6) & \FD|ROM|memROM~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datab => \FD|PC|data_s\(6),
	datac => \FD|ROM|memROM~28_combout\,
	combout => \FD|ROM|memROM~33_combout\);

-- Location: LCCOMB_X55_Y47_N10
\FD|BR|bancoReg~1141\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1141_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~36_combout\) # ((\FD|BR|bancoReg~490_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~234_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~234_q\,
	datad => \FD|BR|bancoReg~490_q\,
	combout => \FD|BR|bancoReg~1141_combout\);

-- Location: LCCOMB_X55_Y47_N20
\FD|BR|bancoReg~1142\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1142_combout\ = (\FD|BR|bancoReg~1141_combout\ & (((\FD|BR|bancoReg~522_q\) # (!\FD|ROM|memROM~36_combout\)))) # (!\FD|BR|bancoReg~1141_combout\ & (\FD|BR|bancoReg~266_q\ & (\FD|ROM|memROM~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1141_combout\,
	datab => \FD|BR|bancoReg~266_q\,
	datac => \FD|ROM|memROM~36_combout\,
	datad => \FD|BR|bancoReg~522_q\,
	combout => \FD|BR|bancoReg~1142_combout\);

-- Location: LCCOMB_X53_Y47_N10
\FD|BR|bancoReg~1134\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1134_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~362_q\) # (\FD|ROM|memROM~36_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~106_q\ & ((!\FD|ROM|memROM~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|BR|bancoReg~106_q\,
	datac => \FD|BR|bancoReg~362_q\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|bancoReg~1134_combout\);

-- Location: LCCOMB_X54_Y48_N24
\FD|BR|bancoReg~1135\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1135_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1134_combout\ & (\FD|BR|bancoReg~394_q\)) # (!\FD|BR|bancoReg~1134_combout\ & ((\FD|BR|bancoReg~138_q\))))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~394_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~138_q\,
	datad => \FD|BR|bancoReg~1134_combout\,
	combout => \FD|BR|bancoReg~1135_combout\);

-- Location: LCCOMB_X53_Y51_N16
\FD|BR|bancoReg~1138\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1138_combout\ = (\FD|ROM|memROM~30_combout\ & (((\FD|BR|bancoReg~298_q\) # (\FD|ROM|memROM~36_combout\)))) # (!\FD|ROM|memROM~30_combout\ & (\FD|BR|bancoReg~42_q\ & ((!\FD|ROM|memROM~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~42_q\,
	datab => \FD|ROM|memROM~30_combout\,
	datac => \FD|BR|bancoReg~298_q\,
	datad => \FD|ROM|memROM~36_combout\,
	combout => \FD|BR|bancoReg~1138_combout\);

-- Location: LCCOMB_X54_Y48_N10
\FD|BR|bancoReg~1139\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1139_combout\ = (\FD|BR|bancoReg~1138_combout\ & (((\FD|BR|bancoReg~330_q\)) # (!\FD|ROM|memROM~36_combout\))) # (!\FD|BR|bancoReg~1138_combout\ & (\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~74_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1138_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~74_q\,
	datad => \FD|BR|bancoReg~330_q\,
	combout => \FD|BR|bancoReg~1139_combout\);

-- Location: LCCOMB_X55_Y44_N28
\FD|BR|bancoReg~1136\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1136_combout\ = (\FD|ROM|memROM~30_combout\ & ((\FD|ROM|memROM~36_combout\) # ((\FD|BR|bancoReg~426_q\)))) # (!\FD|ROM|memROM~30_combout\ & (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~170_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~30_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~170_q\,
	datad => \FD|BR|bancoReg~426_q\,
	combout => \FD|BR|bancoReg~1136_combout\);

-- Location: LCCOMB_X55_Y47_N28
\FD|BR|bancoReg~1137\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1137_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~1136_combout\ & (!\FD|BR|bancoReg~458_q\)) # (!\FD|BR|bancoReg~1136_combout\ & ((\FD|BR|bancoReg~202_q\))))) # (!\FD|ROM|memROM~36_combout\ & 
-- (((\FD|BR|bancoReg~1136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~458_q\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~202_q\,
	datad => \FD|BR|bancoReg~1136_combout\,
	combout => \FD|BR|bancoReg~1137_combout\);

-- Location: LCCOMB_X55_Y47_N0
\FD|BR|bancoReg~1140\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1140_combout\ = (\FD|ROM|memROM~33_combout\ & (((\FD|ROM|memROM~32_combout\)))) # (!\FD|ROM|memROM~33_combout\ & ((\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1137_combout\))) # (!\FD|ROM|memROM~32_combout\ & 
-- (\FD|BR|bancoReg~1139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1139_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|ROM|memROM~32_combout\,
	datad => \FD|BR|bancoReg~1137_combout\,
	combout => \FD|BR|bancoReg~1140_combout\);

-- Location: LCCOMB_X55_Y47_N30
\FD|BR|bancoReg~1143\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1143_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1140_combout\ & (\FD|BR|bancoReg~1142_combout\)) # (!\FD|BR|bancoReg~1140_combout\ & ((\FD|BR|bancoReg~1135_combout\))))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1142_combout\,
	datac => \FD|BR|bancoReg~1135_combout\,
	datad => \FD|BR|bancoReg~1140_combout\,
	combout => \FD|BR|bancoReg~1143_combout\);

-- Location: FF_X43_Y49_N1
\FD|BR|bancoReg~618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1968_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~618_q\);

-- Location: FF_X49_Y49_N25
\FD|BR|bancoReg~650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1992_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~650_q\);

-- Location: LCCOMB_X43_Y49_N0
\FD|BR|bancoReg~1124\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1124_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~36_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~650_q\))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~618_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~618_q\,
	datad => \FD|BR|bancoReg~650_q\,
	combout => \FD|BR|bancoReg~1124_combout\);

-- Location: FF_X48_Y50_N9
\FD|BR|bancoReg~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1990_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~778_q\);

-- Location: FF_X46_Y48_N21
\FD|BR|bancoReg~746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1966_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~746_q\);

-- Location: LCCOMB_X48_Y50_N8
\FD|BR|bancoReg~1125\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1125_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1124_combout\ & (\FD|BR|bancoReg~778_q\)) # (!\FD|BR|bancoReg~1124_combout\ & ((\FD|BR|bancoReg~746_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1124_combout\,
	datac => \FD|BR|bancoReg~778_q\,
	datad => \FD|BR|bancoReg~746_q\,
	combout => \FD|BR|bancoReg~1125_combout\);

-- Location: FF_X48_Y51_N31
\FD|BR|bancoReg~874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1964_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~874_q\);

-- Location: FF_X49_Y49_N3
\FD|BR|bancoReg~906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1988_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~906_q\);

-- Location: LCCOMB_X48_Y51_N30
\FD|BR|bancoReg~1131\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1131_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~36_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~906_q\))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~874_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~874_q\,
	datad => \FD|BR|bancoReg~906_q\,
	combout => \FD|BR|bancoReg~1131_combout\);

-- Location: FF_X48_Y50_N27
\FD|BR|bancoReg~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1994_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1034_q\);

-- Location: FF_X46_Y48_N7
\FD|BR|bancoReg~1002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1970_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~1002_q\);

-- Location: LCCOMB_X48_Y50_N26
\FD|BR|bancoReg~1132\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1132_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1131_combout\ & (\FD|BR|bancoReg~1034_q\)) # (!\FD|BR|bancoReg~1131_combout\ & ((\FD|BR|bancoReg~1002_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1131_combout\,
	datac => \FD|BR|bancoReg~1034_q\,
	datad => \FD|BR|bancoReg~1002_q\,
	combout => \FD|BR|bancoReg~1132_combout\);

-- Location: FF_X47_Y47_N19
\FD|BR|bancoReg~810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1972_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~810_q\);

-- Location: FF_X43_Y46_N17
\FD|BR|bancoReg~842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1980_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~842_q\);

-- Location: LCCOMB_X47_Y47_N18
\FD|BR|bancoReg~1128\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1128_combout\ = (\FD|ROM|memROM~32_combout\ & (\FD|ROM|memROM~36_combout\)) # (!\FD|ROM|memROM~32_combout\ & ((\FD|ROM|memROM~36_combout\ & ((\FD|BR|bancoReg~842_q\))) # (!\FD|ROM|memROM~36_combout\ & (\FD|BR|bancoReg~810_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|ROM|memROM~36_combout\,
	datac => \FD|BR|bancoReg~810_q\,
	datad => \FD|BR|bancoReg~842_q\,
	combout => \FD|BR|bancoReg~1128_combout\);

-- Location: FF_X46_Y47_N23
\FD|BR|bancoReg~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1986_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~970_q\);

-- Location: FF_X47_Y47_N25
\FD|BR|bancoReg~938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1978_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~938_q\);

-- Location: LCCOMB_X46_Y47_N22
\FD|BR|bancoReg~1129\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1129_combout\ = (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~1128_combout\ & (\FD|BR|bancoReg~970_q\)) # (!\FD|BR|bancoReg~1128_combout\ & ((\FD|BR|bancoReg~938_q\))))) # (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~1128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~32_combout\,
	datab => \FD|BR|bancoReg~1128_combout\,
	datac => \FD|BR|bancoReg~970_q\,
	datad => \FD|BR|bancoReg~938_q\,
	combout => \FD|BR|bancoReg~1129_combout\);

-- Location: FF_X43_Y47_N13
\FD|BR|bancoReg~554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1976_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~554_q\);

-- Location: FF_X46_Y47_N5
\FD|BR|bancoReg~586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1984_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~586_q\);

-- Location: LCCOMB_X43_Y47_N12
\FD|BR|bancoReg~1126\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1126_combout\ = (\FD|ROM|memROM~36_combout\ & ((\FD|ROM|memROM~32_combout\) # ((\FD|BR|bancoReg~586_q\)))) # (!\FD|ROM|memROM~36_combout\ & (!\FD|ROM|memROM~32_combout\ & (\FD|BR|bancoReg~554_q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~36_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~554_q\,
	datad => \FD|BR|bancoReg~586_q\,
	combout => \FD|BR|bancoReg~1126_combout\);

-- Location: FF_X45_Y47_N15
\FD|BR|bancoReg~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1982_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~714_q\);

-- Location: FF_X45_Y47_N29
\FD|BR|bancoReg~682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	asdata => \FD|mux_lui|saida[4]~4_combout\,
	sload => VCC,
	ena => \FD|BR|bancoReg~1974_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|BR|bancoReg~682_q\);

-- Location: LCCOMB_X45_Y47_N14
\FD|BR|bancoReg~1127\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1127_combout\ = (\FD|BR|bancoReg~1126_combout\ & (((\FD|BR|bancoReg~714_q\)) # (!\FD|ROM|memROM~32_combout\))) # (!\FD|BR|bancoReg~1126_combout\ & (\FD|ROM|memROM~32_combout\ & ((\FD|BR|bancoReg~682_q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1126_combout\,
	datab => \FD|ROM|memROM~32_combout\,
	datac => \FD|BR|bancoReg~714_q\,
	datad => \FD|BR|bancoReg~682_q\,
	combout => \FD|BR|bancoReg~1127_combout\);

-- Location: LCCOMB_X55_Y47_N24
\FD|BR|bancoReg~1130\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1130_combout\ = (\FD|ROM|memROM~33_combout\) # ((\FD|ROM|memROM~57_combout\ & (\FD|BR|bancoReg~1129_combout\)) # (!\FD|ROM|memROM~57_combout\ & ((\FD|BR|bancoReg~1127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1129_combout\,
	datab => \FD|ROM|memROM~57_combout\,
	datac => \FD|BR|bancoReg~1127_combout\,
	datad => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1130_combout\);

-- Location: LCCOMB_X55_Y47_N18
\FD|BR|bancoReg~1133\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1133_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1130_combout\ & ((\FD|BR|bancoReg~1132_combout\))) # (!\FD|BR|bancoReg~1130_combout\ & (\FD|BR|bancoReg~1125_combout\)))) # (!\FD|ROM|memROM~33_combout\ & 
-- (((\FD|BR|bancoReg~1130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~33_combout\,
	datab => \FD|BR|bancoReg~1125_combout\,
	datac => \FD|BR|bancoReg~1132_combout\,
	datad => \FD|BR|bancoReg~1130_combout\,
	combout => \FD|BR|bancoReg~1133_combout\);

-- Location: LCCOMB_X76_Y43_N0
\FD|BR|saidaA[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaA[4]~6_combout\ = (!\FD|BR|Equal0~0_combout\ & ((\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1133_combout\))) # (!\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1143_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1133_combout\,
	datad => \FD|BR|Equal0~0_combout\,
	combout => \FD|BR|saidaA[4]~6_combout\);

-- Location: LCCOMB_X52_Y40_N30
\FD|Somador_imediato|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|Somador_imediato|Add0~2_combout\ = (\FD|sel_mux_beq~combout\ & (\FD|Somador|saida[4]~4_combout\)) # (!\FD|sel_mux_beq~combout\ & ((\FD|Somador_imediato|saida[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|sel_mux_beq~combout\,
	datab => \FD|Somador|saida[4]~4_combout\,
	datad => \FD|Somador_imediato|saida[4]~4_combout\,
	combout => \FD|Somador_imediato|Add0~2_combout\);

-- Location: LCCOMB_X47_Y44_N6
\FD|mux_jump2|saida[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[4]~6_combout\ = (!\UC|pontosDeControle\(1) & ((\UC|pontosDeControle[0]~89_combout\ & (\FD|ROM|memROM~58_combout\)) # (!\UC|pontosDeControle[0]~89_combout\ & ((\FD|Somador_imediato|Add0~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle[0]~89_combout\,
	datab => \UC|pontosDeControle\(1),
	datac => \FD|ROM|memROM~58_combout\,
	datad => \FD|Somador_imediato|Add0~2_combout\,
	combout => \FD|mux_jump2|saida[4]~6_combout\);

-- Location: LCCOMB_X47_Y44_N10
\FD|mux_jump2|saida[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[4]~7_combout\ = (\FD|mux_jump2|saida[4]~6_combout\) # ((\FD|BR|saidaA[4]~6_combout\ & \UC|pontosDeControle\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|saidaA[4]~6_combout\,
	datac => \UC|pontosDeControle\(1),
	datad => \FD|mux_jump2|saida[4]~6_combout\,
	combout => \FD|mux_jump2|saida[4]~7_combout\);

-- Location: FF_X47_Y44_N11
\FD|PC|data_s[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[4]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(4));

-- Location: LCCOMB_X45_Y43_N14
\UC|pontosDeControle[1]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle[1]~78_combout\ = (\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & \FD|PC|data_s\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datac => \FD|PC|data_s\(7),
	datad => \FD|PC|data_s\(2),
	combout => \UC|pontosDeControle[1]~78_combout\);

-- Location: LCCOMB_X45_Y43_N20
\UC|pontosDeControle[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|pontosDeControle\(1) = (\FD|PC|data_s\(4) & (\FD|PC|data_s\(3) & (\UC|pontosDeControle[1]~78_combout\ & \FD|PC|data_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(4),
	datab => \FD|PC|data_s\(3),
	datac => \UC|pontosDeControle[1]~78_combout\,
	datad => \FD|PC|data_s\(5),
	combout => \UC|pontosDeControle\(1));

-- Location: LCCOMB_X83_Y52_N22
\FD|mux_jump2|saida[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_jump2|saida[1]~1_combout\ = (\UC|pontosDeControle\(1) & (((\FD|BR|saidaA[1]~5_combout\)))) # (!\UC|pontosDeControle\(1) & (!\UC|pontosDeControle[0]~89_combout\ & (\FD|PC|data_s\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UC|pontosDeControle\(1),
	datab => \UC|pontosDeControle[0]~89_combout\,
	datac => \FD|PC|data_s\(1),
	datad => \FD|BR|saidaA[1]~5_combout\,
	combout => \FD|mux_jump2|saida[1]~1_combout\);

-- Location: FF_X83_Y52_N23
\FD|PC|data_s[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \detectorDescida|saida~clkctrl_outclk\,
	d => \FD|mux_jump2|saida[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FD|PC|data_s\(1));

-- Location: LCCOMB_X83_Y52_N16
\conersortHex7segPC|saida7seg0[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg0[0]~0_combout\ = (\FD|PC|data_s\(3) & (\FD|PC|data_s\(0) & (\FD|PC|data_s\(1) $ (\FD|PC|data_s\(2))))) # (!\FD|PC|data_s\(3) & (!\FD|PC|data_s\(1) & (\FD|PC|data_s\(2) $ (\FD|PC|data_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(1),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(2),
	datad => \FD|PC|data_s\(0),
	combout => \conersortHex7segPC|saida7seg0[0]~0_combout\);

-- Location: LCCOMB_X83_Y52_N26
\conersortHex7segPC|saida7seg0[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg0[1]~1_combout\ = (\FD|PC|data_s\(1) & ((\FD|PC|data_s\(0) & (\FD|PC|data_s\(3))) # (!\FD|PC|data_s\(0) & ((\FD|PC|data_s\(2)))))) # (!\FD|PC|data_s\(1) & (\FD|PC|data_s\(2) & (\FD|PC|data_s\(3) $ (\FD|PC|data_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(1),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(2),
	datad => \FD|PC|data_s\(0),
	combout => \conersortHex7segPC|saida7seg0[1]~1_combout\);

-- Location: LCCOMB_X83_Y52_N4
\conersortHex7segPC|saida7seg0[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg0[2]~2_combout\ = (\FD|PC|data_s\(3) & (\FD|PC|data_s\(2) & ((\FD|PC|data_s\(1)) # (!\FD|PC|data_s\(0))))) # (!\FD|PC|data_s\(3) & (\FD|PC|data_s\(1) & (!\FD|PC|data_s\(2) & !\FD|PC|data_s\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(1),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(2),
	datad => \FD|PC|data_s\(0),
	combout => \conersortHex7segPC|saida7seg0[2]~2_combout\);

-- Location: LCCOMB_X83_Y52_N30
\conersortHex7segPC|saida7seg0[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg0[3]~3_combout\ = (\FD|PC|data_s\(1) & ((\FD|PC|data_s\(2) & ((\FD|PC|data_s\(0)))) # (!\FD|PC|data_s\(2) & (\FD|PC|data_s\(3) & !\FD|PC|data_s\(0))))) # (!\FD|PC|data_s\(1) & (!\FD|PC|data_s\(3) & (\FD|PC|data_s\(2) $ 
-- (\FD|PC|data_s\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(1),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(2),
	datad => \FD|PC|data_s\(0),
	combout => \conersortHex7segPC|saida7seg0[3]~3_combout\);

-- Location: LCCOMB_X83_Y52_N24
\conersortHex7segPC|saida7seg0[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg0[4]~4_combout\ = (\FD|PC|data_s\(1) & (!\FD|PC|data_s\(3) & ((\FD|PC|data_s\(0))))) # (!\FD|PC|data_s\(1) & ((\FD|PC|data_s\(2) & (!\FD|PC|data_s\(3))) # (!\FD|PC|data_s\(2) & ((\FD|PC|data_s\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(1),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(2),
	datad => \FD|PC|data_s\(0),
	combout => \conersortHex7segPC|saida7seg0[4]~4_combout\);

-- Location: LCCOMB_X83_Y52_N18
\conersortHex7segPC|saida7seg0[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg0[5]~5_combout\ = (\FD|PC|data_s\(1) & (!\FD|PC|data_s\(3) & ((\FD|PC|data_s\(0)) # (!\FD|PC|data_s\(2))))) # (!\FD|PC|data_s\(1) & (\FD|PC|data_s\(0) & (\FD|PC|data_s\(3) $ (!\FD|PC|data_s\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(1),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(2),
	datad => \FD|PC|data_s\(0),
	combout => \conersortHex7segPC|saida7seg0[5]~5_combout\);

-- Location: LCCOMB_X83_Y52_N28
\conersortHex7segPC|saida7seg0[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg0[6]~6_combout\ = (\FD|PC|data_s\(0) & (!\FD|PC|data_s\(3) & (\FD|PC|data_s\(1) $ (!\FD|PC|data_s\(2))))) # (!\FD|PC|data_s\(0) & (!\FD|PC|data_s\(1) & (\FD|PC|data_s\(3) $ (!\FD|PC|data_s\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000101000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(1),
	datab => \FD|PC|data_s\(3),
	datac => \FD|PC|data_s\(2),
	datad => \FD|PC|data_s\(0),
	combout => \conersortHex7segPC|saida7seg0[6]~6_combout\);

-- Location: LCCOMB_X114_Y28_N16
\conersortHex7segPC|saida7seg1[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg1[0]~0_combout\ = (\FD|PC|data_s\(7) & (\FD|PC|data_s\(4) & (\FD|PC|data_s\(6) $ (\FD|PC|data_s\(5))))) # (!\FD|PC|data_s\(7) & (!\FD|PC|data_s\(5) & (\FD|PC|data_s\(4) $ (\FD|PC|data_s\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(6),
	datad => \FD|PC|data_s\(5),
	combout => \conersortHex7segPC|saida7seg1[0]~0_combout\);

-- Location: LCCOMB_X114_Y28_N10
\conersortHex7segPC|saida7seg1[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg1[1]~1_combout\ = (\FD|PC|data_s\(7) & ((\FD|PC|data_s\(4) & ((\FD|PC|data_s\(5)))) # (!\FD|PC|data_s\(4) & (\FD|PC|data_s\(6))))) # (!\FD|PC|data_s\(7) & (\FD|PC|data_s\(6) & (\FD|PC|data_s\(4) $ (\FD|PC|data_s\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(6),
	datad => \FD|PC|data_s\(5),
	combout => \conersortHex7segPC|saida7seg1[1]~1_combout\);

-- Location: LCCOMB_X114_Y28_N20
\conersortHex7segPC|saida7seg1[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg1[2]~2_combout\ = (\FD|PC|data_s\(7) & (\FD|PC|data_s\(6) & ((\FD|PC|data_s\(5)) # (!\FD|PC|data_s\(4))))) # (!\FD|PC|data_s\(7) & (!\FD|PC|data_s\(4) & (!\FD|PC|data_s\(6) & \FD|PC|data_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(6),
	datad => \FD|PC|data_s\(5),
	combout => \conersortHex7segPC|saida7seg1[2]~2_combout\);

-- Location: LCCOMB_X114_Y28_N14
\conersortHex7segPC|saida7seg1[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg1[3]~3_combout\ = (\FD|PC|data_s\(5) & ((\FD|PC|data_s\(4) & ((\FD|PC|data_s\(6)))) # (!\FD|PC|data_s\(4) & (\FD|PC|data_s\(7) & !\FD|PC|data_s\(6))))) # (!\FD|PC|data_s\(5) & (!\FD|PC|data_s\(7) & (\FD|PC|data_s\(4) $ 
-- (\FD|PC|data_s\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(6),
	datad => \FD|PC|data_s\(5),
	combout => \conersortHex7segPC|saida7seg1[3]~3_combout\);

-- Location: LCCOMB_X114_Y28_N8
\conersortHex7segPC|saida7seg1[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg1[4]~4_combout\ = (\FD|PC|data_s\(5) & (!\FD|PC|data_s\(7) & (\FD|PC|data_s\(4)))) # (!\FD|PC|data_s\(5) & ((\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7))) # (!\FD|PC|data_s\(6) & ((\FD|PC|data_s\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(6),
	datad => \FD|PC|data_s\(5),
	combout => \conersortHex7segPC|saida7seg1[4]~4_combout\);

-- Location: LCCOMB_X114_Y28_N18
\conersortHex7segPC|saida7seg1[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg1[5]~5_combout\ = (\FD|PC|data_s\(4) & (\FD|PC|data_s\(7) $ (((\FD|PC|data_s\(5)) # (!\FD|PC|data_s\(6)))))) # (!\FD|PC|data_s\(4) & (!\FD|PC|data_s\(7) & (!\FD|PC|data_s\(6) & \FD|PC|data_s\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(6),
	datad => \FD|PC|data_s\(5),
	combout => \conersortHex7segPC|saida7seg1[5]~5_combout\);

-- Location: LCCOMB_X114_Y28_N4
\conersortHex7segPC|saida7seg1[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg1[6]~6_combout\ = (\FD|PC|data_s\(4) & (!\FD|PC|data_s\(7) & (\FD|PC|data_s\(6) $ (!\FD|PC|data_s\(5))))) # (!\FD|PC|data_s\(4) & (!\FD|PC|data_s\(5) & (\FD|PC|data_s\(7) $ (!\FD|PC|data_s\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(7),
	datab => \FD|PC|data_s\(4),
	datac => \FD|PC|data_s\(6),
	datad => \FD|PC|data_s\(5),
	combout => \conersortHex7segPC|saida7seg1[6]~6_combout\);

-- Location: LCCOMB_X54_Y51_N2
\FD|BR|bancoReg~1123\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1123_combout\ = (\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1092_combout\))) # (!\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1102_combout\,
	datad => \FD|BR|bancoReg~1092_combout\,
	combout => \FD|BR|bancoReg~1123_combout\);

-- Location: LCCOMB_X47_Y43_N18
\conersortHex7segPC|saida7seg2[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg2[0]~1_combout\ = (\FD|BR|saidaA[2]~4_combout\ & (!\FD|BR|saidaA[1]~5_combout\ & ((!\FD|BR|bancoReg~1123_combout\) # (!\FD|BR|saidaA[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[3]~1_combout\,
	datab => \FD|BR|saidaA[2]~4_combout\,
	datac => \FD|BR|bancoReg~1123_combout\,
	datad => \FD|BR|saidaA[1]~5_combout\,
	combout => \conersortHex7segPC|saida7seg2[0]~1_combout\);

-- Location: LCCOMB_X47_Y43_N8
\conersortHex7segPC|saida7seg2[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg2[0]~0_combout\ = (\FD|BR|saidaA[3]~1_combout\ & (\FD|BR|saidaA[2]~4_combout\ $ (((!\FD|BR|saidaA[1]~5_combout\))))) # (!\FD|BR|saidaA[3]~1_combout\ & ((\FD|BR|saidaA[1]~5_combout\) # ((\FD|BR|saidaA[2]~4_combout\ & 
-- \FD|BR|bancoReg~1123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[3]~1_combout\,
	datab => \FD|BR|saidaA[2]~4_combout\,
	datac => \FD|BR|bancoReg~1123_combout\,
	datad => \FD|BR|saidaA[1]~5_combout\,
	combout => \conersortHex7segPC|saida7seg2[0]~0_combout\);

-- Location: LCCOMB_X50_Y48_N24
\FD|BR|bancoReg~1082\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1082_combout\ = (\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1071_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1081_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1071_combout\,
	datab => \FD|BR|bancoReg~1081_combout\,
	datac => \FD|ROM|memROM~33_combout\,
	combout => \FD|BR|bancoReg~1082_combout\);

-- Location: LCCOMB_X47_Y43_N20
\conersortHex7segPC|saida7seg2[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg2[0]~2_combout\ = (\conersortHex7segPC|saida7seg2[0]~1_combout\ & (((\conersortHex7segPC|saida7seg2[0]~0_combout\) # (!\FD|BR|bancoReg~1082_combout\)))) # (!\conersortHex7segPC|saida7seg2[0]~1_combout\ & 
-- (\FD|BR|saidaA[0]~0_combout\ & (!\conersortHex7segPC|saida7seg2[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conersortHex7segPC|saida7seg2[0]~1_combout\,
	datab => \FD|BR|saidaA[0]~0_combout\,
	datac => \conersortHex7segPC|saida7seg2[0]~0_combout\,
	datad => \FD|BR|bancoReg~1082_combout\,
	combout => \conersortHex7segPC|saida7seg2[0]~2_combout\);

-- Location: LCCOMB_X83_Y52_N6
\conersortHex7segPC|saida7seg2[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg2[1]~3_combout\ = (\FD|BR|saidaA[1]~5_combout\ & ((\FD|BR|saidaA[0]~0_combout\ & ((\FD|BR|saidaA[3]~1_combout\))) # (!\FD|BR|saidaA[0]~0_combout\ & (\FD|BR|saidaA[2]~4_combout\)))) # (!\FD|BR|saidaA[1]~5_combout\ & 
-- (\FD|BR|saidaA[2]~4_combout\ & (\FD|BR|saidaA[0]~0_combout\ $ (\FD|BR|saidaA[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[0]~0_combout\,
	datab => \FD|BR|saidaA[1]~5_combout\,
	datac => \FD|BR|saidaA[2]~4_combout\,
	datad => \FD|BR|saidaA[3]~1_combout\,
	combout => \conersortHex7segPC|saida7seg2[1]~3_combout\);

-- Location: LCCOMB_X47_Y43_N6
\conersortHex7segPC|saida7seg2[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg2[2]~4_combout\ = (\FD|BR|saidaA[1]~5_combout\ & ((!\FD|BR|saidaA[2]~4_combout\))) # (!\FD|BR|saidaA[1]~5_combout\ & (\FD|BR|saidaA[0]~0_combout\ & \FD|BR|saidaA[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[1]~5_combout\,
	datab => \FD|BR|saidaA[0]~0_combout\,
	datad => \FD|BR|saidaA[2]~4_combout\,
	combout => \conersortHex7segPC|saida7seg2[2]~4_combout\);

-- Location: LCCOMB_X47_Y43_N0
\conersortHex7segPC|saida7seg2[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg2[2]~5_combout\ = (\conersortHex7segPC|saida7seg2[2]~4_combout\ & (!\FD|BR|saidaA[2]~4_combout\ & (!\FD|BR|saidaA[3]~1_combout\ & !\FD|BR|bancoReg~1082_combout\))) # (!\conersortHex7segPC|saida7seg2[2]~4_combout\ & 
-- (\FD|BR|saidaA[2]~4_combout\ & (\FD|BR|saidaA[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conersortHex7segPC|saida7seg2[2]~4_combout\,
	datab => \FD|BR|saidaA[2]~4_combout\,
	datac => \FD|BR|saidaA[3]~1_combout\,
	datad => \FD|BR|bancoReg~1082_combout\,
	combout => \conersortHex7segPC|saida7seg2[2]~5_combout\);

-- Location: LCCOMB_X83_Y52_N0
\conersortHex7segPC|saida7seg2[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg2[3]~6_combout\ = (\FD|BR|saidaA[1]~5_combout\ & ((\FD|BR|saidaA[0]~0_combout\ & (\FD|BR|saidaA[2]~4_combout\)) # (!\FD|BR|saidaA[0]~0_combout\ & (!\FD|BR|saidaA[2]~4_combout\ & \FD|BR|saidaA[3]~1_combout\)))) # 
-- (!\FD|BR|saidaA[1]~5_combout\ & (!\FD|BR|saidaA[3]~1_combout\ & (\FD|BR|saidaA[0]~0_combout\ $ (\FD|BR|saidaA[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[0]~0_combout\,
	datab => \FD|BR|saidaA[1]~5_combout\,
	datac => \FD|BR|saidaA[2]~4_combout\,
	datad => \FD|BR|saidaA[3]~1_combout\,
	combout => \conersortHex7segPC|saida7seg2[3]~6_combout\);

-- Location: LCCOMB_X47_Y43_N12
\conersortHex7segPC|saida7seg2[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg2[4]~8_combout\ = (!\FD|BR|saidaA[1]~5_combout\ & \FD|BR|saidaA[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[1]~5_combout\,
	datad => \FD|BR|saidaA[2]~4_combout\,
	combout => \conersortHex7segPC|saida7seg2[4]~8_combout\);

-- Location: LCCOMB_X47_Y43_N2
\conersortHex7segPC|saida7seg2[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg2[4]~7_combout\ = (\FD|BR|saidaA[0]~0_combout\ & ((\FD|BR|saidaA[1]~5_combout\ & (!\FD|BR|saidaA[3]~1_combout\)) # (!\FD|BR|saidaA[1]~5_combout\ & ((\FD|BR|saidaA[3]~1_combout\) # (!\FD|BR|saidaA[2]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[1]~5_combout\,
	datab => \FD|BR|saidaA[0]~0_combout\,
	datac => \FD|BR|saidaA[3]~1_combout\,
	datad => \FD|BR|saidaA[2]~4_combout\,
	combout => \conersortHex7segPC|saida7seg2[4]~7_combout\);

-- Location: LCCOMB_X47_Y43_N14
\conersortHex7segPC|saida7seg2[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg2[4]~9_combout\ = (\conersortHex7segPC|saida7seg2[4]~8_combout\ & (((!\conersortHex7segPC|saida7seg2[4]~7_combout\ & \FD|BR|bancoReg~1082_combout\)) # (!\FD|BR|bancoReg~1123_combout\))) # 
-- (!\conersortHex7segPC|saida7seg2[4]~8_combout\ & (\conersortHex7segPC|saida7seg2[4]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conersortHex7segPC|saida7seg2[4]~8_combout\,
	datab => \conersortHex7segPC|saida7seg2[4]~7_combout\,
	datac => \FD|BR|bancoReg~1123_combout\,
	datad => \FD|BR|bancoReg~1082_combout\,
	combout => \conersortHex7segPC|saida7seg2[4]~9_combout\);

-- Location: LCCOMB_X83_Y52_N2
\conersortHex7segPC|saida7seg2[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg2[5]~10_combout\ = (\FD|BR|saidaA[0]~0_combout\ & (\FD|BR|saidaA[3]~1_combout\ $ (((\FD|BR|saidaA[1]~5_combout\) # (!\FD|BR|saidaA[2]~4_combout\))))) # (!\FD|BR|saidaA[0]~0_combout\ & (\FD|BR|saidaA[1]~5_combout\ & 
-- (!\FD|BR|saidaA[2]~4_combout\ & !\FD|BR|saidaA[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[0]~0_combout\,
	datab => \FD|BR|saidaA[1]~5_combout\,
	datac => \FD|BR|saidaA[2]~4_combout\,
	datad => \FD|BR|saidaA[3]~1_combout\,
	combout => \conersortHex7segPC|saida7seg2[5]~10_combout\);

-- Location: LCCOMB_X83_Y52_N12
\conersortHex7segPC|saida7seg2[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg2[6]~11_combout\ = (\FD|BR|saidaA[0]~0_combout\ & (!\FD|BR|saidaA[3]~1_combout\ & (\FD|BR|saidaA[1]~5_combout\ $ (!\FD|BR|saidaA[2]~4_combout\)))) # (!\FD|BR|saidaA[0]~0_combout\ & (!\FD|BR|saidaA[1]~5_combout\ & 
-- (\FD|BR|saidaA[2]~4_combout\ $ (!\FD|BR|saidaA[3]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[0]~0_combout\,
	datab => \FD|BR|saidaA[1]~5_combout\,
	datac => \FD|BR|saidaA[2]~4_combout\,
	datad => \FD|BR|saidaA[3]~1_combout\,
	combout => \conersortHex7segPC|saida7seg2[6]~11_combout\);

-- Location: LCCOMB_X76_Y43_N14
\FD|BR|bancoReg~1187\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1187_combout\ = (\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1154_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1164_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1154_combout\,
	datad => \FD|BR|bancoReg~1164_combout\,
	combout => \FD|BR|bancoReg~1187_combout\);

-- Location: LCCOMB_X76_Y43_N26
\conersortHex7segPC|saida7seg3[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg3[0]~1_combout\ = (!\FD|BR|saidaA[5]~12_combout\ & (\FD|BR|saidaA[6]~9_combout\ & ((!\FD|BR|bancoReg~1187_combout\) # (!\FD|BR|saidaA[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[5]~12_combout\,
	datab => \FD|BR|saidaA[7]~7_combout\,
	datac => \FD|BR|bancoReg~1187_combout\,
	datad => \FD|BR|saidaA[6]~9_combout\,
	combout => \conersortHex7segPC|saida7seg3[0]~1_combout\);

-- Location: LCCOMB_X76_Y43_N18
\FD|BR|bancoReg~1144\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|bancoReg~1144_combout\ = (\FD|ROM|memROM~33_combout\ & (\FD|BR|bancoReg~1133_combout\)) # (!\FD|ROM|memROM~33_combout\ & ((\FD|BR|bancoReg~1143_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1133_combout\,
	datab => \FD|ROM|memROM~33_combout\,
	datac => \FD|BR|bancoReg~1143_combout\,
	combout => \FD|BR|bancoReg~1144_combout\);

-- Location: LCCOMB_X76_Y43_N24
\conersortHex7segPC|saida7seg3[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg3[0]~0_combout\ = (\FD|BR|saidaA[7]~7_combout\ & (\FD|BR|saidaA[5]~12_combout\ $ (((!\FD|BR|saidaA[6]~9_combout\))))) # (!\FD|BR|saidaA[7]~7_combout\ & ((\FD|BR|saidaA[5]~12_combout\) # ((\FD|BR|bancoReg~1187_combout\ & 
-- \FD|BR|saidaA[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[5]~12_combout\,
	datab => \FD|BR|saidaA[7]~7_combout\,
	datac => \FD|BR|bancoReg~1187_combout\,
	datad => \FD|BR|saidaA[6]~9_combout\,
	combout => \conersortHex7segPC|saida7seg3[0]~0_combout\);

-- Location: LCCOMB_X76_Y43_N20
\conersortHex7segPC|saida7seg3[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg3[0]~2_combout\ = (\conersortHex7segPC|saida7seg3[0]~1_combout\ & (((\conersortHex7segPC|saida7seg3[0]~0_combout\)) # (!\FD|BR|bancoReg~1144_combout\))) # (!\conersortHex7segPC|saida7seg3[0]~1_combout\ & 
-- (((\FD|BR|saidaA[4]~6_combout\ & !\conersortHex7segPC|saida7seg3[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conersortHex7segPC|saida7seg3[0]~1_combout\,
	datab => \FD|BR|bancoReg~1144_combout\,
	datac => \FD|BR|saidaA[4]~6_combout\,
	datad => \conersortHex7segPC|saida7seg3[0]~0_combout\,
	combout => \conersortHex7segPC|saida7seg3[0]~2_combout\);

-- Location: LCCOMB_X76_Y43_N22
\conersortHex7segPC|saida7seg3[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg3[1]~3_combout\ = (\FD|BR|saidaA[5]~12_combout\ & ((\FD|BR|saidaA[4]~6_combout\ & ((\FD|BR|saidaA[7]~7_combout\))) # (!\FD|BR|saidaA[4]~6_combout\ & (\FD|BR|saidaA[6]~9_combout\)))) # (!\FD|BR|saidaA[5]~12_combout\ & 
-- (\FD|BR|saidaA[6]~9_combout\ & (\FD|BR|saidaA[4]~6_combout\ $ (\FD|BR|saidaA[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[4]~6_combout\,
	datab => \FD|BR|saidaA[6]~9_combout\,
	datac => \FD|BR|saidaA[5]~12_combout\,
	datad => \FD|BR|saidaA[7]~7_combout\,
	combout => \conersortHex7segPC|saida7seg3[1]~3_combout\);

-- Location: LCCOMB_X76_Y43_N8
\conersortHex7segPC|saida7seg3[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg3[2]~4_combout\ = (\FD|BR|saidaA[6]~9_combout\ & (\FD|BR|saidaA[4]~6_combout\ & !\FD|BR|saidaA[5]~12_combout\)) # (!\FD|BR|saidaA[6]~9_combout\ & ((\FD|BR|saidaA[5]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[4]~6_combout\,
	datab => \FD|BR|saidaA[6]~9_combout\,
	datad => \FD|BR|saidaA[5]~12_combout\,
	combout => \conersortHex7segPC|saida7seg3[2]~4_combout\);

-- Location: LCCOMB_X76_Y43_N10
\conersortHex7segPC|saida7seg3[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg3[2]~5_combout\ = (\FD|BR|saidaA[7]~7_combout\ & (\FD|BR|saidaA[6]~9_combout\ & (!\conersortHex7segPC|saida7seg3[2]~4_combout\))) # (!\FD|BR|saidaA[7]~7_combout\ & (!\FD|BR|saidaA[6]~9_combout\ & 
-- (\conersortHex7segPC|saida7seg3[2]~4_combout\ & !\FD|BR|bancoReg~1144_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[7]~7_combout\,
	datab => \FD|BR|saidaA[6]~9_combout\,
	datac => \conersortHex7segPC|saida7seg3[2]~4_combout\,
	datad => \FD|BR|bancoReg~1144_combout\,
	combout => \conersortHex7segPC|saida7seg3[2]~5_combout\);

-- Location: LCCOMB_X76_Y43_N4
\conersortHex7segPC|saida7seg3[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg3[3]~6_combout\ = (\FD|BR|saidaA[5]~12_combout\ & ((\FD|BR|saidaA[4]~6_combout\ & (\FD|BR|saidaA[6]~9_combout\)) # (!\FD|BR|saidaA[4]~6_combout\ & (!\FD|BR|saidaA[6]~9_combout\ & \FD|BR|saidaA[7]~7_combout\)))) # 
-- (!\FD|BR|saidaA[5]~12_combout\ & (!\FD|BR|saidaA[7]~7_combout\ & (\FD|BR|saidaA[4]~6_combout\ $ (\FD|BR|saidaA[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[4]~6_combout\,
	datab => \FD|BR|saidaA[6]~9_combout\,
	datac => \FD|BR|saidaA[5]~12_combout\,
	datad => \FD|BR|saidaA[7]~7_combout\,
	combout => \conersortHex7segPC|saida7seg3[3]~6_combout\);

-- Location: LCCOMB_X76_Y43_N30
\conersortHex7segPC|saida7seg3[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg3[4]~7_combout\ = (\FD|BR|saidaA[4]~6_combout\ & ((\FD|BR|saidaA[5]~12_combout\ & ((!\FD|BR|saidaA[7]~7_combout\))) # (!\FD|BR|saidaA[5]~12_combout\ & ((\FD|BR|saidaA[7]~7_combout\) # (!\FD|BR|saidaA[6]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[4]~6_combout\,
	datab => \FD|BR|saidaA[6]~9_combout\,
	datac => \FD|BR|saidaA[5]~12_combout\,
	datad => \FD|BR|saidaA[7]~7_combout\,
	combout => \conersortHex7segPC|saida7seg3[4]~7_combout\);

-- Location: LCCOMB_X76_Y43_N16
\conersortHex7segPC|saida7seg3[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg3[4]~8_combout\ = (\FD|BR|saidaA[6]~9_combout\ & !\FD|BR|saidaA[5]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|saidaA[6]~9_combout\,
	datad => \FD|BR|saidaA[5]~12_combout\,
	combout => \conersortHex7segPC|saida7seg3[4]~8_combout\);

-- Location: LCCOMB_X76_Y43_N2
\conersortHex7segPC|saida7seg3[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg3[4]~9_combout\ = (\conersortHex7segPC|saida7seg3[4]~8_combout\ & (((!\conersortHex7segPC|saida7seg3[4]~7_combout\ & \FD|BR|bancoReg~1144_combout\)) # (!\FD|BR|bancoReg~1187_combout\))) # 
-- (!\conersortHex7segPC|saida7seg3[4]~8_combout\ & (\conersortHex7segPC|saida7seg3[4]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conersortHex7segPC|saida7seg3[4]~7_combout\,
	datab => \conersortHex7segPC|saida7seg3[4]~8_combout\,
	datac => \FD|BR|bancoReg~1187_combout\,
	datad => \FD|BR|bancoReg~1144_combout\,
	combout => \conersortHex7segPC|saida7seg3[4]~9_combout\);

-- Location: LCCOMB_X76_Y43_N12
\conersortHex7segPC|saida7seg3[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg3[5]~10_combout\ = (\FD|BR|saidaA[4]~6_combout\ & (\FD|BR|saidaA[7]~7_combout\ $ (((\FD|BR|saidaA[5]~12_combout\) # (!\FD|BR|saidaA[6]~9_combout\))))) # (!\FD|BR|saidaA[4]~6_combout\ & (!\FD|BR|saidaA[6]~9_combout\ & 
-- (\FD|BR|saidaA[5]~12_combout\ & !\FD|BR|saidaA[7]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[4]~6_combout\,
	datab => \FD|BR|saidaA[6]~9_combout\,
	datac => \FD|BR|saidaA[5]~12_combout\,
	datad => \FD|BR|saidaA[7]~7_combout\,
	combout => \conersortHex7segPC|saida7seg3[5]~10_combout\);

-- Location: LCCOMB_X76_Y43_N6
\conersortHex7segPC|saida7seg3[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segPC|saida7seg3[6]~11_combout\ = (\FD|BR|saidaA[4]~6_combout\ & (!\FD|BR|saidaA[7]~7_combout\ & (\FD|BR|saidaA[6]~9_combout\ $ (!\FD|BR|saidaA[5]~12_combout\)))) # (!\FD|BR|saidaA[4]~6_combout\ & (!\FD|BR|saidaA[5]~12_combout\ & 
-- (\FD|BR|saidaA[6]~9_combout\ $ (!\FD|BR|saidaA[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|saidaA[4]~6_combout\,
	datab => \FD|BR|saidaA[6]~9_combout\,
	datac => \FD|BR|saidaA[5]~12_combout\,
	datad => \FD|BR|saidaA[7]~7_combout\,
	combout => \conersortHex7segPC|saida7seg3[6]~11_combout\);

-- Location: LCCOMB_X55_Y42_N18
\conersortHex7segULA|saida7seg0[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg0[0]~2_combout\ = (\FD|ULA|Mux29~5_combout\ & (!\FD|ULA|Mux30~5_combout\ & (\FD|ULA|Mux31~8_combout\ $ (!\FD|ULA|Mux28~5_combout\)))) # (!\FD|ULA|Mux29~5_combout\ & (\FD|ULA|Mux31~8_combout\ & (\FD|ULA|Mux28~5_combout\ $ 
-- (!\FD|ULA|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux29~5_combout\,
	datab => \FD|ULA|Mux31~8_combout\,
	datac => \FD|ULA|Mux28~5_combout\,
	datad => \FD|ULA|Mux30~5_combout\,
	combout => \conersortHex7segULA|saida7seg0[0]~2_combout\);

-- Location: LCCOMB_X55_Y42_N28
\conersortHex7segULA|saida7seg0[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg0[1]~3_combout\ = (\FD|ULA|Mux28~5_combout\ & ((\FD|ULA|Mux31~8_combout\ & ((\FD|ULA|Mux30~5_combout\))) # (!\FD|ULA|Mux31~8_combout\ & (\FD|ULA|Mux29~5_combout\)))) # (!\FD|ULA|Mux28~5_combout\ & (\FD|ULA|Mux29~5_combout\ & 
-- (\FD|ULA|Mux31~8_combout\ $ (\FD|ULA|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux29~5_combout\,
	datab => \FD|ULA|Mux31~8_combout\,
	datac => \FD|ULA|Mux28~5_combout\,
	datad => \FD|ULA|Mux30~5_combout\,
	combout => \conersortHex7segULA|saida7seg0[1]~3_combout\);

-- Location: LCCOMB_X47_Y42_N16
\conersortHex7segULA|saida7seg0[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg0[2]~4_combout\ = (!\FD|UCULA|Mux8~7_combout\ & (!\FD|ULA|Mux29~4_combout\ & (!\FD|ULA|Mux28~4_combout\ & \FD|ULA|Mux30~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|Mux8~7_combout\,
	datab => \FD|ULA|Mux29~4_combout\,
	datac => \FD|ULA|Mux28~4_combout\,
	datad => \FD|ULA|Mux30~4_combout\,
	combout => \conersortHex7segULA|saida7seg0[2]~4_combout\);

-- Location: LCCOMB_X47_Y42_N26
\conersortHex7segULA|saida7seg0[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg0[2]~5_combout\ = (!\FD|ULA|Mux31~3_combout\ & (\conersortHex7segULA|saida7seg0[2]~4_combout\ & (!\FD|ULA|Mux31~7_combout\ & !\FD|ULA|Mux31~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux31~3_combout\,
	datab => \conersortHex7segULA|saida7seg0[2]~4_combout\,
	datac => \FD|ULA|Mux31~7_combout\,
	datad => \FD|ULA|Mux31~4_combout\,
	combout => \conersortHex7segULA|saida7seg0[2]~5_combout\);

-- Location: LCCOMB_X55_Y42_N14
\conersortHex7segULA|rascSaida7seg0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|rascSaida7seg0~0_combout\ = (\FD|ULA|Mux29~4_combout\ & (\FD|ULA|Mux28~4_combout\ & !\FD|UCULA|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux29~4_combout\,
	datac => \FD|ULA|Mux28~4_combout\,
	datad => \FD|UCULA|Mux8~7_combout\,
	combout => \conersortHex7segULA|rascSaida7seg0~0_combout\);

-- Location: LCCOMB_X55_Y42_N16
\conersortHex7segULA|saida7seg0[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg0[2]~6_combout\ = (\conersortHex7segULA|saida7seg0[2]~5_combout\) # ((\conersortHex7segULA|rascSaida7seg0~0_combout\ & ((\FD|ULA|Mux30~5_combout\) # (!\FD|ULA|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conersortHex7segULA|saida7seg0[2]~5_combout\,
	datab => \FD|ULA|Mux31~8_combout\,
	datac => \conersortHex7segULA|rascSaida7seg0~0_combout\,
	datad => \FD|ULA|Mux30~5_combout\,
	combout => \conersortHex7segULA|saida7seg0[2]~6_combout\);

-- Location: LCCOMB_X55_Y42_N10
\conersortHex7segULA|saida7seg0[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg0[3]~7_combout\ = (\FD|ULA|Mux30~5_combout\ & ((\FD|ULA|Mux29~5_combout\ & (\FD|ULA|Mux31~8_combout\)) # (!\FD|ULA|Mux29~5_combout\ & (!\FD|ULA|Mux31~8_combout\ & \FD|ULA|Mux28~5_combout\)))) # (!\FD|ULA|Mux30~5_combout\ & 
-- (!\FD|ULA|Mux28~5_combout\ & (\FD|ULA|Mux29~5_combout\ $ (\FD|ULA|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux29~5_combout\,
	datab => \FD|ULA|Mux31~8_combout\,
	datac => \FD|ULA|Mux28~5_combout\,
	datad => \FD|ULA|Mux30~5_combout\,
	combout => \conersortHex7segULA|saida7seg0[3]~7_combout\);

-- Location: LCCOMB_X55_Y42_N12
\conersortHex7segULA|saida7seg0[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg0[4]~8_combout\ = (\FD|ULA|Mux29~5_combout\ & (((\FD|ULA|Mux30~5_combout\)))) # (!\FD|ULA|Mux29~5_combout\ & (\FD|ULA|Mux31~8_combout\ & ((!\FD|ULA|Mux30~5_combout\) # (!\FD|ULA|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux29~5_combout\,
	datab => \FD|ULA|Mux31~8_combout\,
	datac => \FD|ULA|Mux28~5_combout\,
	datad => \FD|ULA|Mux30~5_combout\,
	combout => \conersortHex7segULA|saida7seg0[4]~8_combout\);

-- Location: LCCOMB_X55_Y42_N22
\conersortHex7segULA|saida7seg0[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg0[0]~9_combout\ = (\FD|ULA|Mux28~5_combout\ & (((!\FD|ULA|Mux31~8_combout\ & !\FD|ULA|Mux30~5_combout\)) # (!\conersortHex7segULA|rascSaida7seg0~0_combout\))) # (!\FD|ULA|Mux28~5_combout\ & (\FD|ULA|Mux31~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux28~5_combout\,
	datab => \FD|ULA|Mux31~8_combout\,
	datac => \conersortHex7segULA|rascSaida7seg0~0_combout\,
	datad => \FD|ULA|Mux30~5_combout\,
	combout => \conersortHex7segULA|saida7seg0[0]~9_combout\);

-- Location: LCCOMB_X55_Y42_N6
\conersortHex7segULA|saida7seg0[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg0[0]~13_combout\ = ((\FD|ULA|Mux31~8_combout\ & ((\FD|UCULA|Mux8~7_combout\) # (!\FD|ULA|Mux29~4_combout\)))) # (!\FD|ULA|Mux28~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux28~4_combout\,
	datab => \FD|ULA|Mux31~8_combout\,
	datac => \FD|ULA|Mux29~4_combout\,
	datad => \FD|UCULA|Mux8~7_combout\,
	combout => \conersortHex7segULA|saida7seg0[0]~13_combout\);

-- Location: LCCOMB_X55_Y42_N0
\conersortHex7segULA|saida7seg0[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg0[4]~10_combout\ = (\conersortHex7segULA|saida7seg0[4]~8_combout\ & ((\conersortHex7segULA|saida7seg0[0]~9_combout\) # ((!\FD|ULA|Mux29~5_combout\)))) # (!\conersortHex7segULA|saida7seg0[4]~8_combout\ & 
-- (((\FD|ULA|Mux29~5_combout\ & \conersortHex7segULA|saida7seg0[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conersortHex7segULA|saida7seg0[4]~8_combout\,
	datab => \conersortHex7segULA|saida7seg0[0]~9_combout\,
	datac => \FD|ULA|Mux29~5_combout\,
	datad => \conersortHex7segULA|saida7seg0[0]~13_combout\,
	combout => \conersortHex7segULA|saida7seg0[4]~10_combout\);

-- Location: LCCOMB_X55_Y42_N26
\conersortHex7segULA|saida7seg0[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg0[5]~11_combout\ = (\FD|ULA|Mux29~5_combout\ & (\FD|ULA|Mux31~8_combout\ & (\FD|ULA|Mux28~5_combout\ $ (\FD|ULA|Mux30~5_combout\)))) # (!\FD|ULA|Mux29~5_combout\ & (!\FD|ULA|Mux28~5_combout\ & ((\FD|ULA|Mux31~8_combout\) # 
-- (\FD|ULA|Mux30~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux29~5_combout\,
	datab => \FD|ULA|Mux31~8_combout\,
	datac => \FD|ULA|Mux28~5_combout\,
	datad => \FD|ULA|Mux30~5_combout\,
	combout => \conersortHex7segULA|saida7seg0[5]~11_combout\);

-- Location: LCCOMB_X55_Y42_N20
\conersortHex7segULA|saida7seg0[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg0[6]~12_combout\ = (\FD|ULA|Mux31~8_combout\ & (!\FD|ULA|Mux28~5_combout\ & (\FD|ULA|Mux29~5_combout\ $ (!\FD|ULA|Mux30~5_combout\)))) # (!\FD|ULA|Mux31~8_combout\ & (!\FD|ULA|Mux30~5_combout\ & (\FD|ULA|Mux29~5_combout\ $ 
-- (!\FD|ULA|Mux28~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux29~5_combout\,
	datab => \FD|ULA|Mux31~8_combout\,
	datac => \FD|ULA|Mux28~5_combout\,
	datad => \FD|ULA|Mux30~5_combout\,
	combout => \conersortHex7segULA|saida7seg0[6]~12_combout\);

-- Location: LCCOMB_X56_Y39_N28
\conersortHex7segULA|saida7seg1[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[0]~2_combout\ = (\FD|ULA|Mux24~4_combout\ & ((\FD|ULA|Mux25~5_combout\ & ((\FD|ULA|Mux27~5_combout\))) # (!\FD|ULA|Mux25~5_combout\ & (\FD|ULA|Mux27~4_combout\)))) # (!\FD|ULA|Mux24~4_combout\ & (!\FD|ULA|Mux27~4_combout\ & 
-- ((\FD|ULA|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux24~4_combout\,
	datab => \FD|ULA|Mux27~4_combout\,
	datac => \FD|ULA|Mux27~5_combout\,
	datad => \FD|ULA|Mux25~5_combout\,
	combout => \conersortHex7segULA|saida7seg1[0]~2_combout\);

-- Location: LCCOMB_X56_Y39_N16
\conersortHex7segULA|saida7seg1[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[0]~0_combout\ = (\FD|ULA|Mux25~5_combout\ & ((\FD|ULA|Mux24~5_combout\))) # (!\FD|ULA|Mux25~5_combout\ & (\FD|UCULA|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux8~7_combout\,
	datac => \FD|ULA|Mux24~5_combout\,
	datad => \FD|ULA|Mux25~5_combout\,
	combout => \conersortHex7segULA|saida7seg1[0]~0_combout\);

-- Location: LCCOMB_X56_Y39_N26
\conersortHex7segULA|saida7seg1[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[0]~1_combout\ = \FD|ULA|Mux25~5_combout\ $ (((\FD|ULA|Mux27~4_combout\ & !\FD|ULA|Mux24~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux27~4_combout\,
	datac => \FD|ULA|Mux24~4_combout\,
	datad => \FD|ULA|Mux25~5_combout\,
	combout => \conersortHex7segULA|saida7seg1[0]~1_combout\);

-- Location: LCCOMB_X56_Y39_N22
\conersortHex7segULA|saida7seg1[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[0]~3_combout\ = (\FD|ULA|Mux26~5_combout\ & (\conersortHex7segULA|saida7seg1[0]~2_combout\ & (!\conersortHex7segULA|saida7seg1[0]~0_combout\ & !\conersortHex7segULA|saida7seg1[0]~1_combout\))) # (!\FD|ULA|Mux26~5_combout\ & 
-- (\conersortHex7segULA|saida7seg1[0]~1_combout\ & ((\conersortHex7segULA|saida7seg1[0]~2_combout\) # (!\conersortHex7segULA|saida7seg1[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conersortHex7segULA|saida7seg1[0]~2_combout\,
	datab => \conersortHex7segULA|saida7seg1[0]~0_combout\,
	datac => \FD|ULA|Mux26~5_combout\,
	datad => \conersortHex7segULA|saida7seg1[0]~1_combout\,
	combout => \conersortHex7segULA|saida7seg1[0]~3_combout\);

-- Location: LCCOMB_X56_Y39_N0
\conersortHex7segULA|saida7seg1[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[1]~4_combout\ = (\FD|ULA|Mux24~5_combout\ & ((\FD|ULA|Mux27~5_combout\ & ((\FD|ULA|Mux26~5_combout\))) # (!\FD|ULA|Mux27~5_combout\ & (\FD|ULA|Mux25~5_combout\)))) # (!\FD|ULA|Mux24~5_combout\ & (\FD|ULA|Mux25~5_combout\ & 
-- (\FD|ULA|Mux26~5_combout\ $ (\FD|ULA|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux24~5_combout\,
	datab => \FD|ULA|Mux25~5_combout\,
	datac => \FD|ULA|Mux26~5_combout\,
	datad => \FD|ULA|Mux27~5_combout\,
	combout => \conersortHex7segULA|saida7seg1[1]~4_combout\);

-- Location: LCCOMB_X56_Y39_N12
\conersortHex7segULA|saida7seg1[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[1]~6_combout\ = (!\FD|ULA|Mux25~4_combout\ & (!\FD|UCULA|Mux8~7_combout\ & \FD|ULA|Mux26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux25~4_combout\,
	datac => \FD|UCULA|Mux8~7_combout\,
	datad => \FD|ULA|Mux26~4_combout\,
	combout => \conersortHex7segULA|saida7seg1[1]~6_combout\);

-- Location: LCCOMB_X56_Y39_N10
\conersortHex7segULA|saida7seg1[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[2]~5_combout\ = (\FD|ULA|Mux24~5_combout\ & (\FD|ULA|Mux25~5_combout\ & ((\FD|ULA|Mux26~5_combout\) # (!\FD|ULA|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux24~5_combout\,
	datab => \FD|ULA|Mux25~5_combout\,
	datac => \FD|ULA|Mux26~5_combout\,
	datad => \FD|ULA|Mux27~5_combout\,
	combout => \conersortHex7segULA|saida7seg1[2]~5_combout\);

-- Location: LCCOMB_X56_Y39_N14
\conersortHex7segULA|saida7seg1[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[2]~7_combout\ = (\conersortHex7segULA|saida7seg1[2]~5_combout\) # ((\conersortHex7segULA|saida7seg1[1]~6_combout\ & (!\FD|ULA|Mux24~5_combout\ & !\FD|ULA|Mux27~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conersortHex7segULA|saida7seg1[1]~6_combout\,
	datab => \FD|ULA|Mux24~5_combout\,
	datac => \FD|ULA|Mux27~4_combout\,
	datad => \conersortHex7segULA|saida7seg1[2]~5_combout\,
	combout => \conersortHex7segULA|saida7seg1[2]~7_combout\);

-- Location: LCCOMB_X56_Y39_N8
\conersortHex7segULA|saida7seg1[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[3]~8_combout\ = (\FD|ULA|Mux26~5_combout\ & ((\FD|ULA|Mux25~5_combout\ & ((\FD|ULA|Mux27~5_combout\))) # (!\FD|ULA|Mux25~5_combout\ & (\FD|ULA|Mux24~5_combout\ & !\FD|ULA|Mux27~5_combout\)))) # (!\FD|ULA|Mux26~5_combout\ & 
-- (!\FD|ULA|Mux24~5_combout\ & (\FD|ULA|Mux25~5_combout\ $ (\FD|ULA|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux24~5_combout\,
	datab => \FD|ULA|Mux25~5_combout\,
	datac => \FD|ULA|Mux26~5_combout\,
	datad => \FD|ULA|Mux27~5_combout\,
	combout => \conersortHex7segULA|saida7seg1[3]~8_combout\);

-- Location: LCCOMB_X56_Y39_N4
\conersortHex7segULA|saida7seg1[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[4]~10_combout\ = (\FD|ULA|Mux25~5_combout\ & !\FD|ULA|Mux26~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ULA|Mux25~5_combout\,
	datac => \FD|ULA|Mux26~5_combout\,
	combout => \conersortHex7segULA|saida7seg1[4]~10_combout\);

-- Location: LCCOMB_X56_Y39_N2
\conersortHex7segULA|saida7seg1[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[4]~9_combout\ = (\FD|ULA|Mux27~5_combout\ & ((\FD|ULA|Mux24~5_combout\ & ((!\FD|ULA|Mux26~5_combout\))) # (!\FD|ULA|Mux24~5_combout\ & ((\FD|ULA|Mux26~5_combout\) # (!\FD|ULA|Mux25~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux24~5_combout\,
	datab => \FD|ULA|Mux25~5_combout\,
	datac => \FD|ULA|Mux26~5_combout\,
	datad => \FD|ULA|Mux27~5_combout\,
	combout => \conersortHex7segULA|saida7seg1[4]~9_combout\);

-- Location: LCCOMB_X56_Y39_N6
\conersortHex7segULA|saida7seg1[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[4]~11_combout\ = (\conersortHex7segULA|saida7seg1[4]~10_combout\ & (((\FD|ULA|Mux27~4_combout\ & !\conersortHex7segULA|saida7seg1[4]~9_combout\)) # (!\FD|ULA|Mux24~4_combout\))) # 
-- (!\conersortHex7segULA|saida7seg1[4]~10_combout\ & (((\conersortHex7segULA|saida7seg1[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux27~4_combout\,
	datab => \conersortHex7segULA|saida7seg1[4]~10_combout\,
	datac => \FD|ULA|Mux24~4_combout\,
	datad => \conersortHex7segULA|saida7seg1[4]~9_combout\,
	combout => \conersortHex7segULA|saida7seg1[4]~11_combout\);

-- Location: LCCOMB_X56_Y39_N24
\conersortHex7segULA|saida7seg1[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[5]~12_combout\ = (\FD|ULA|Mux25~5_combout\ & (\FD|ULA|Mux27~5_combout\ & (\FD|ULA|Mux24~5_combout\ $ (\FD|ULA|Mux26~5_combout\)))) # (!\FD|ULA|Mux25~5_combout\ & (!\FD|ULA|Mux24~5_combout\ & ((\FD|ULA|Mux26~5_combout\) # 
-- (\FD|ULA|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux24~5_combout\,
	datab => \FD|ULA|Mux25~5_combout\,
	datac => \FD|ULA|Mux26~5_combout\,
	datad => \FD|ULA|Mux27~5_combout\,
	combout => \conersortHex7segULA|saida7seg1[5]~12_combout\);

-- Location: LCCOMB_X56_Y39_N18
\conersortHex7segULA|saida7seg1[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg1[6]~13_combout\ = (\FD|ULA|Mux27~5_combout\ & (!\FD|ULA|Mux24~5_combout\ & (\FD|ULA|Mux25~5_combout\ $ (!\FD|ULA|Mux26~5_combout\)))) # (!\FD|ULA|Mux27~5_combout\ & (!\FD|ULA|Mux26~5_combout\ & (\FD|ULA|Mux24~5_combout\ $ 
-- (!\FD|ULA|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux24~5_combout\,
	datab => \FD|ULA|Mux25~5_combout\,
	datac => \FD|ULA|Mux26~5_combout\,
	datad => \FD|ULA|Mux27~5_combout\,
	combout => \conersortHex7segULA|saida7seg1[6]~13_combout\);

-- Location: LCCOMB_X50_Y41_N20
\conersortHex7segULA|saida7seg2[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[0]~1_combout\ = \FD|ULA|Mux21~5_combout\ $ (((\FD|ULA|Mux23~4_combout\ & !\FD|ULA|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ULA|Mux21~5_combout\,
	datac => \FD|ULA|Mux23~4_combout\,
	datad => \FD|ULA|Mux20~4_combout\,
	combout => \conersortHex7segULA|saida7seg2[0]~1_combout\);

-- Location: LCCOMB_X55_Y41_N8
\conersortHex7segULA|saida7seg2[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[0]~0_combout\ = (\FD|ULA|Mux21~5_combout\ & ((\FD|ULA|Mux20~5_combout\))) # (!\FD|ULA|Mux21~5_combout\ & (\FD|UCULA|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|UCULA|Mux8~7_combout\,
	datac => \FD|ULA|Mux20~5_combout\,
	datad => \FD|ULA|Mux21~5_combout\,
	combout => \conersortHex7segULA|saida7seg2[0]~0_combout\);

-- Location: LCCOMB_X50_Y41_N6
\conersortHex7segULA|saida7seg2[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[0]~2_combout\ = (\FD|ULA|Mux21~5_combout\ & ((\FD|ULA|Mux20~4_combout\ & ((\FD|ULA|Mux23~5_combout\))) # (!\FD|ULA|Mux20~4_combout\ & (!\FD|ULA|Mux23~4_combout\)))) # (!\FD|ULA|Mux21~5_combout\ & (\FD|ULA|Mux23~4_combout\ & 
-- ((\FD|ULA|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux23~4_combout\,
	datab => \FD|ULA|Mux21~5_combout\,
	datac => \FD|ULA|Mux23~5_combout\,
	datad => \FD|ULA|Mux20~4_combout\,
	combout => \conersortHex7segULA|saida7seg2[0]~2_combout\);

-- Location: LCCOMB_X50_Y41_N16
\conersortHex7segULA|saida7seg2[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[0]~3_combout\ = (\FD|ULA|Mux22~5_combout\ & (!\conersortHex7segULA|saida7seg2[0]~1_combout\ & (!\conersortHex7segULA|saida7seg2[0]~0_combout\ & \conersortHex7segULA|saida7seg2[0]~2_combout\))) # (!\FD|ULA|Mux22~5_combout\ & 
-- (\conersortHex7segULA|saida7seg2[0]~1_combout\ & ((\conersortHex7segULA|saida7seg2[0]~2_combout\) # (!\conersortHex7segULA|saida7seg2[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux22~5_combout\,
	datab => \conersortHex7segULA|saida7seg2[0]~1_combout\,
	datac => \conersortHex7segULA|saida7seg2[0]~0_combout\,
	datad => \conersortHex7segULA|saida7seg2[0]~2_combout\,
	combout => \conersortHex7segULA|saida7seg2[0]~3_combout\);

-- Location: LCCOMB_X55_Y41_N18
\conersortHex7segULA|saida7seg2[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[1]~4_combout\ = (\FD|ULA|Mux22~5_combout\ & ((\FD|ULA|Mux23~5_combout\ & ((\FD|ULA|Mux20~5_combout\))) # (!\FD|ULA|Mux23~5_combout\ & (\FD|ULA|Mux21~5_combout\)))) # (!\FD|ULA|Mux22~5_combout\ & (\FD|ULA|Mux21~5_combout\ & 
-- (\FD|ULA|Mux20~5_combout\ $ (\FD|ULA|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux21~5_combout\,
	datab => \FD|ULA|Mux22~5_combout\,
	datac => \FD|ULA|Mux20~5_combout\,
	datad => \FD|ULA|Mux23~5_combout\,
	combout => \conersortHex7segULA|saida7seg2[1]~4_combout\);

-- Location: LCCOMB_X50_Y41_N10
\conersortHex7segULA|saida7seg2[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[2]~6_combout\ = (!\FD|ULA|Mux23~4_combout\ & ((\FD|UCULA|Mux8~7_combout\) # (!\FD|ULA|Mux20~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ULA|Mux23~4_combout\,
	datac => \FD|UCULA|Mux8~7_combout\,
	datad => \FD|ULA|Mux20~4_combout\,
	combout => \conersortHex7segULA|saida7seg2[2]~6_combout\);

-- Location: LCCOMB_X55_Y41_N20
\conersortHex7segULA|saida7seg2[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[2]~5_combout\ = (\FD|ULA|Mux21~5_combout\ & (\FD|ULA|Mux20~5_combout\ & ((\FD|ULA|Mux22~5_combout\) # (!\FD|ULA|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux21~5_combout\,
	datab => \FD|ULA|Mux22~5_combout\,
	datac => \FD|ULA|Mux20~5_combout\,
	datad => \FD|ULA|Mux23~5_combout\,
	combout => \conersortHex7segULA|saida7seg2[2]~5_combout\);

-- Location: LCCOMB_X55_Y41_N30
\conersortHex7segULA|saida7seg2[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[2]~7_combout\ = (\conersortHex7segULA|saida7seg2[2]~5_combout\) # ((!\FD|ULA|Mux21~5_combout\ & (\FD|ULA|Mux22~5_combout\ & \conersortHex7segULA|saida7seg2[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux21~5_combout\,
	datab => \FD|ULA|Mux22~5_combout\,
	datac => \conersortHex7segULA|saida7seg2[2]~6_combout\,
	datad => \conersortHex7segULA|saida7seg2[2]~5_combout\,
	combout => \conersortHex7segULA|saida7seg2[2]~7_combout\);

-- Location: LCCOMB_X55_Y41_N0
\conersortHex7segULA|saida7seg2[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[3]~8_combout\ = (\FD|ULA|Mux22~5_combout\ & ((\FD|ULA|Mux21~5_combout\ & ((\FD|ULA|Mux23~5_combout\))) # (!\FD|ULA|Mux21~5_combout\ & (\FD|ULA|Mux20~5_combout\ & !\FD|ULA|Mux23~5_combout\)))) # (!\FD|ULA|Mux22~5_combout\ & 
-- (!\FD|ULA|Mux20~5_combout\ & (\FD|ULA|Mux21~5_combout\ $ (\FD|ULA|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux21~5_combout\,
	datab => \FD|ULA|Mux22~5_combout\,
	datac => \FD|ULA|Mux20~5_combout\,
	datad => \FD|ULA|Mux23~5_combout\,
	combout => \conersortHex7segULA|saida7seg2[3]~8_combout\);

-- Location: LCCOMB_X55_Y41_N4
\conersortHex7segULA|saida7seg2[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[4]~10_combout\ = (!\FD|ULA|Mux22~5_combout\ & \FD|ULA|Mux21~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ULA|Mux22~5_combout\,
	datad => \FD|ULA|Mux21~5_combout\,
	combout => \conersortHex7segULA|saida7seg2[4]~10_combout\);

-- Location: LCCOMB_X55_Y41_N26
\conersortHex7segULA|saida7seg2[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[4]~9_combout\ = (\FD|ULA|Mux23~5_combout\ & ((\FD|ULA|Mux22~5_combout\ & ((!\FD|ULA|Mux20~5_combout\))) # (!\FD|ULA|Mux22~5_combout\ & ((\FD|ULA|Mux20~5_combout\) # (!\FD|ULA|Mux21~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux21~5_combout\,
	datab => \FD|ULA|Mux22~5_combout\,
	datac => \FD|ULA|Mux20~5_combout\,
	datad => \FD|ULA|Mux23~5_combout\,
	combout => \conersortHex7segULA|saida7seg2[4]~9_combout\);

-- Location: LCCOMB_X50_Y41_N28
\conersortHex7segULA|saida7seg2[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[4]~11_combout\ = (\conersortHex7segULA|saida7seg2[4]~10_combout\ & (((\FD|ULA|Mux23~4_combout\ & !\conersortHex7segULA|saida7seg2[4]~9_combout\)) # (!\FD|ULA|Mux20~4_combout\))) # 
-- (!\conersortHex7segULA|saida7seg2[4]~10_combout\ & (((\conersortHex7segULA|saida7seg2[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux23~4_combout\,
	datab => \conersortHex7segULA|saida7seg2[4]~10_combout\,
	datac => \conersortHex7segULA|saida7seg2[4]~9_combout\,
	datad => \FD|ULA|Mux20~4_combout\,
	combout => \conersortHex7segULA|saida7seg2[4]~11_combout\);

-- Location: LCCOMB_X55_Y41_N14
\conersortHex7segULA|saida7seg2[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[5]~12_combout\ = (\FD|ULA|Mux21~5_combout\ & (\FD|ULA|Mux23~5_combout\ & (\FD|ULA|Mux22~5_combout\ $ (\FD|ULA|Mux20~5_combout\)))) # (!\FD|ULA|Mux21~5_combout\ & (!\FD|ULA|Mux20~5_combout\ & ((\FD|ULA|Mux22~5_combout\) # 
-- (\FD|ULA|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux21~5_combout\,
	datab => \FD|ULA|Mux22~5_combout\,
	datac => \FD|ULA|Mux20~5_combout\,
	datad => \FD|ULA|Mux23~5_combout\,
	combout => \conersortHex7segULA|saida7seg2[5]~12_combout\);

-- Location: LCCOMB_X55_Y41_N24
\conersortHex7segULA|saida7seg2[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg2[6]~13_combout\ = (\FD|ULA|Mux23~5_combout\ & (!\FD|ULA|Mux20~5_combout\ & (\FD|ULA|Mux21~5_combout\ $ (!\FD|ULA|Mux22~5_combout\)))) # (!\FD|ULA|Mux23~5_combout\ & (!\FD|ULA|Mux22~5_combout\ & (\FD|ULA|Mux21~5_combout\ $ 
-- (!\FD|ULA|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux21~5_combout\,
	datab => \FD|ULA|Mux22~5_combout\,
	datac => \FD|ULA|Mux20~5_combout\,
	datad => \FD|ULA|Mux23~5_combout\,
	combout => \conersortHex7segULA|saida7seg2[6]~13_combout\);

-- Location: LCCOMB_X53_Y37_N12
\conersortHex7segULA|saida7seg3[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[0]~2_combout\ = (\FD|ULA|Mux16~4_combout\ & ((\FD|ULA|Mux17~5_combout\ & (\FD|ULA|Mux19~5_combout\)) # (!\FD|ULA|Mux17~5_combout\ & ((\FD|ULA|Mux19~4_combout\))))) # (!\FD|ULA|Mux16~4_combout\ & (((\FD|ULA|Mux17~5_combout\ 
-- & !\FD|ULA|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux16~4_combout\,
	datab => \FD|ULA|Mux19~5_combout\,
	datac => \FD|ULA|Mux17~5_combout\,
	datad => \FD|ULA|Mux19~4_combout\,
	combout => \conersortHex7segULA|saida7seg3[0]~2_combout\);

-- Location: LCCOMB_X53_Y37_N0
\conersortHex7segULA|saida7seg3[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[0]~0_combout\ = (\FD|ULA|Mux17~5_combout\ & ((\FD|ULA|Mux16~5_combout\))) # (!\FD|ULA|Mux17~5_combout\ & (\FD|UCULA|Mux8~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|UCULA|Mux8~7_combout\,
	datac => \FD|ULA|Mux17~5_combout\,
	datad => \FD|ULA|Mux16~5_combout\,
	combout => \conersortHex7segULA|saida7seg3[0]~0_combout\);

-- Location: LCCOMB_X53_Y37_N18
\conersortHex7segULA|saida7seg3[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[0]~1_combout\ = \FD|ULA|Mux17~5_combout\ $ (((\FD|ULA|Mux19~4_combout\ & !\FD|ULA|Mux16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ULA|Mux19~4_combout\,
	datac => \FD|ULA|Mux17~5_combout\,
	datad => \FD|ULA|Mux16~4_combout\,
	combout => \conersortHex7segULA|saida7seg3[0]~1_combout\);

-- Location: LCCOMB_X53_Y37_N30
\conersortHex7segULA|saida7seg3[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[0]~3_combout\ = (\FD|ULA|Mux18~5_combout\ & (\conersortHex7segULA|saida7seg3[0]~2_combout\ & (!\conersortHex7segULA|saida7seg3[0]~0_combout\ & !\conersortHex7segULA|saida7seg3[0]~1_combout\))) # (!\FD|ULA|Mux18~5_combout\ & 
-- (\conersortHex7segULA|saida7seg3[0]~1_combout\ & ((\conersortHex7segULA|saida7seg3[0]~2_combout\) # (!\conersortHex7segULA|saida7seg3[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conersortHex7segULA|saida7seg3[0]~2_combout\,
	datab => \conersortHex7segULA|saida7seg3[0]~0_combout\,
	datac => \FD|ULA|Mux18~5_combout\,
	datad => \conersortHex7segULA|saida7seg3[0]~1_combout\,
	combout => \conersortHex7segULA|saida7seg3[0]~3_combout\);

-- Location: LCCOMB_X53_Y37_N24
\conersortHex7segULA|saida7seg3[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[1]~4_combout\ = (\FD|ULA|Mux18~5_combout\ & ((\FD|ULA|Mux19~5_combout\ & ((\FD|ULA|Mux16~5_combout\))) # (!\FD|ULA|Mux19~5_combout\ & (\FD|ULA|Mux17~5_combout\)))) # (!\FD|ULA|Mux18~5_combout\ & (\FD|ULA|Mux17~5_combout\ & 
-- (\FD|ULA|Mux19~5_combout\ $ (\FD|ULA|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux18~5_combout\,
	datab => \FD|ULA|Mux19~5_combout\,
	datac => \FD|ULA|Mux17~5_combout\,
	datad => \FD|ULA|Mux16~5_combout\,
	combout => \conersortHex7segULA|saida7seg3[1]~4_combout\);

-- Location: LCCOMB_X53_Y37_N28
\conersortHex7segULA|saida7seg3[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[2]~6_combout\ = (!\FD|ULA|Mux19~4_combout\ & ((\FD|UCULA|Mux8~7_combout\) # (!\FD|ULA|Mux16~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ULA|Mux19~4_combout\,
	datac => \FD|UCULA|Mux8~7_combout\,
	datad => \FD|ULA|Mux16~4_combout\,
	combout => \conersortHex7segULA|saida7seg3[2]~6_combout\);

-- Location: LCCOMB_X53_Y37_N2
\conersortHex7segULA|saida7seg3[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[2]~5_combout\ = (\FD|ULA|Mux17~5_combout\ & (\FD|ULA|Mux16~5_combout\ & ((\FD|ULA|Mux18~5_combout\) # (!\FD|ULA|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux18~5_combout\,
	datab => \FD|ULA|Mux19~5_combout\,
	datac => \FD|ULA|Mux17~5_combout\,
	datad => \FD|ULA|Mux16~5_combout\,
	combout => \conersortHex7segULA|saida7seg3[2]~5_combout\);

-- Location: LCCOMB_X53_Y37_N22
\conersortHex7segULA|saida7seg3[2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[2]~7_combout\ = (\conersortHex7segULA|saida7seg3[2]~5_combout\) # ((\conersortHex7segULA|saida7seg3[2]~6_combout\ & (!\FD|ULA|Mux17~5_combout\ & \FD|ULA|Mux18~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \conersortHex7segULA|saida7seg3[2]~6_combout\,
	datab => \FD|ULA|Mux17~5_combout\,
	datac => \FD|ULA|Mux18~5_combout\,
	datad => \conersortHex7segULA|saida7seg3[2]~5_combout\,
	combout => \conersortHex7segULA|saida7seg3[2]~7_combout\);

-- Location: LCCOMB_X53_Y37_N16
\conersortHex7segULA|saida7seg3[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[3]~8_combout\ = (\FD|ULA|Mux18~5_combout\ & ((\FD|ULA|Mux19~5_combout\ & (\FD|ULA|Mux17~5_combout\)) # (!\FD|ULA|Mux19~5_combout\ & (!\FD|ULA|Mux17~5_combout\ & \FD|ULA|Mux16~5_combout\)))) # (!\FD|ULA|Mux18~5_combout\ & 
-- (!\FD|ULA|Mux16~5_combout\ & (\FD|ULA|Mux19~5_combout\ $ (\FD|ULA|Mux17~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux18~5_combout\,
	datab => \FD|ULA|Mux19~5_combout\,
	datac => \FD|ULA|Mux17~5_combout\,
	datad => \FD|ULA|Mux16~5_combout\,
	combout => \conersortHex7segULA|saida7seg3[3]~8_combout\);

-- Location: LCCOMB_X53_Y37_N26
\conersortHex7segULA|saida7seg3[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[4]~9_combout\ = (\FD|ULA|Mux19~5_combout\ & ((\FD|ULA|Mux18~5_combout\ & ((!\FD|ULA|Mux16~5_combout\))) # (!\FD|ULA|Mux18~5_combout\ & ((\FD|ULA|Mux16~5_combout\) # (!\FD|ULA|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux18~5_combout\,
	datab => \FD|ULA|Mux19~5_combout\,
	datac => \FD|ULA|Mux17~5_combout\,
	datad => \FD|ULA|Mux16~5_combout\,
	combout => \conersortHex7segULA|saida7seg3[4]~9_combout\);

-- Location: LCCOMB_X53_Y37_N20
\conersortHex7segULA|saida7seg3[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[4]~10_combout\ = (\FD|ULA|Mux17~5_combout\ & !\FD|ULA|Mux18~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ULA|Mux17~5_combout\,
	datac => \FD|ULA|Mux18~5_combout\,
	combout => \conersortHex7segULA|saida7seg3[4]~10_combout\);

-- Location: LCCOMB_X53_Y37_N6
\conersortHex7segULA|saida7seg3[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[4]~11_combout\ = (\conersortHex7segULA|saida7seg3[4]~10_combout\ & (((\FD|ULA|Mux19~4_combout\ & !\conersortHex7segULA|saida7seg3[4]~9_combout\)) # (!\FD|ULA|Mux16~4_combout\))) # 
-- (!\conersortHex7segULA|saida7seg3[4]~10_combout\ & (((\conersortHex7segULA|saida7seg3[4]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux16~4_combout\,
	datab => \FD|ULA|Mux19~4_combout\,
	datac => \conersortHex7segULA|saida7seg3[4]~9_combout\,
	datad => \conersortHex7segULA|saida7seg3[4]~10_combout\,
	combout => \conersortHex7segULA|saida7seg3[4]~11_combout\);

-- Location: LCCOMB_X53_Y37_N8
\conersortHex7segULA|saida7seg3[5]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[5]~12_combout\ = (\FD|ULA|Mux18~5_combout\ & (!\FD|ULA|Mux16~5_combout\ & ((\FD|ULA|Mux19~5_combout\) # (!\FD|ULA|Mux17~5_combout\)))) # (!\FD|ULA|Mux18~5_combout\ & (\FD|ULA|Mux19~5_combout\ & (\FD|ULA|Mux17~5_combout\ $ 
-- (!\FD|ULA|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux18~5_combout\,
	datab => \FD|ULA|Mux19~5_combout\,
	datac => \FD|ULA|Mux17~5_combout\,
	datad => \FD|ULA|Mux16~5_combout\,
	combout => \conersortHex7segULA|saida7seg3[5]~12_combout\);

-- Location: LCCOMB_X53_Y37_N10
\conersortHex7segULA|saida7seg3[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \conersortHex7segULA|saida7seg3[6]~13_combout\ = (\FD|ULA|Mux19~5_combout\ & (!\FD|ULA|Mux16~5_combout\ & (\FD|ULA|Mux18~5_combout\ $ (!\FD|ULA|Mux17~5_combout\)))) # (!\FD|ULA|Mux19~5_combout\ & (!\FD|ULA|Mux18~5_combout\ & (\FD|ULA|Mux17~5_combout\ $ 
-- (!\FD|ULA|Mux16~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ULA|Mux18~5_combout\,
	datab => \FD|ULA|Mux19~5_combout\,
	datac => \FD|ULA|Mux17~5_combout\,
	datad => \FD|ULA|Mux16~5_combout\,
	combout => \conersortHex7segULA|saida7seg3[6]~13_combout\);

-- Location: LCCOMB_X45_Y44_N20
\UC|Equal7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal7~2_combout\ = (\FD|ROM|memROM~40_combout\ & (!\FD|ROM|memROM~60_combout\ & (!\FD|ROM|memROM~61_combout\ & \FD|ROM|memROM~59_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|ROM|memROM~40_combout\,
	datab => \FD|ROM|memROM~60_combout\,
	datac => \FD|ROM|memROM~61_combout\,
	datad => \FD|ROM|memROM~59_combout\,
	combout => \UC|Equal7~2_combout\);

-- Location: LCCOMB_X45_Y44_N16
\UC|Equal8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal8~2_combout\ = ((!\FD|PC|data_s\(6) & (!\FD|PC|data_s\(7) & !\FD|ROM|memROM~43_combout\))) # (!\UC|Equal7~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \UC|Equal7~2_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~43_combout\,
	combout => \UC|Equal8~2_combout\);

-- Location: LCCOMB_X45_Y44_N26
\UC|Equal7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UC|Equal7~3_combout\ = (!\FD|PC|data_s\(6) & (\UC|Equal7~2_combout\ & (!\FD|PC|data_s\(7) & !\FD|ROM|memROM~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|PC|data_s\(6),
	datab => \UC|Equal7~2_combout\,
	datac => \FD|PC|data_s\(7),
	datad => \FD|ROM|memROM~43_combout\,
	combout => \UC|Equal7~3_combout\);

-- Location: LCCOMB_X49_Y44_N20
\FD|ULA|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|ULA|Equal0~10_combout\ = (\FD|ULA|Equal0~4_combout\ & \FD|ULA|Equal0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|ULA|Equal0~4_combout\,
	datad => \FD|ULA|Equal0~9_combout\,
	combout => \FD|ULA|Equal0~10_combout\);

-- Location: LCCOMB_X57_Y47_N28
\FD|BR|saidaB[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[0]~0_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1217_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1217_combout\,
	combout => \FD|BR|saidaB[0]~0_combout\);

-- Location: LCCOMB_X54_Y42_N6
\FD|BR|saidaB[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[1]~1_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1207_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1207_combout\,
	combout => \FD|BR|saidaB[1]~1_combout\);

-- Location: LCCOMB_X57_Y45_N22
\FD|BR|saidaB[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[2]~2_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1197_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1197_combout\,
	combout => \FD|BR|saidaB[2]~2_combout\);

-- Location: LCCOMB_X54_Y42_N24
\FD|BR|saidaB[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[3]~3_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1227_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1227_combout\,
	combout => \FD|BR|saidaB[3]~3_combout\);

-- Location: LCCOMB_X53_Y42_N16
\FD|BR|saidaB[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[4]~4_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1962_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|Equal1~0_combout\,
	datac => \FD|BR|bancoReg~1962_combout\,
	combout => \FD|BR|saidaB[4]~4_combout\);

-- Location: LCCOMB_X56_Y42_N10
\FD|BR|saidaB[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[5]~5_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1952_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datac => \FD|BR|bancoReg~1952_combout\,
	combout => \FD|BR|saidaB[5]~5_combout\);

-- Location: LCCOMB_X50_Y43_N10
\FD|BR|saidaB[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[6]~6_combout\ = (\FD|BR|bancoReg~1942_combout\ & !\FD|BR|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|BR|bancoReg~1942_combout\,
	datad => \FD|BR|Equal1~0_combout\,
	combout => \FD|BR|saidaB[6]~6_combout\);

-- Location: LCCOMB_X55_Y43_N14
\FD|BR|saidaB[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[7]~7_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1932_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1932_combout\,
	combout => \FD|BR|saidaB[7]~7_combout\);

-- Location: LCCOMB_X54_Y42_N10
\FD|BR|saidaB[8]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[8]~8_combout\ = (\FD|BR|bancoReg~1922_combout\ & !\FD|BR|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~1922_combout\,
	datac => \FD|BR|Equal1~0_combout\,
	combout => \FD|BR|saidaB[8]~8_combout\);

-- Location: LCCOMB_X50_Y43_N4
\FD|BR|saidaB[9]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[9]~9_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1892_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1892_combout\,
	combout => \FD|BR|saidaB[9]~9_combout\);

-- Location: LCCOMB_X55_Y43_N24
\FD|BR|saidaB[10]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[10]~10_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1864_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1864_combout\,
	combout => \FD|BR|saidaB[10]~10_combout\);

-- Location: LCCOMB_X54_Y42_N4
\FD|BR|saidaB[11]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[11]~11_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1834_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1834_combout\,
	combout => \FD|BR|saidaB[11]~11_combout\);

-- Location: LCCOMB_X55_Y43_N18
\FD|BR|saidaB[12]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[12]~12_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1806_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1806_combout\,
	combout => \FD|BR|saidaB[12]~12_combout\);

-- Location: LCCOMB_X55_Y43_N28
\FD|BR|saidaB[13]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[13]~13_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1776_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1776_combout\,
	combout => \FD|BR|saidaB[13]~13_combout\);

-- Location: LCCOMB_X54_Y44_N12
\FD|BR|saidaB[14]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[14]~14_combout\ = (\FD|BR|bancoReg~1748_combout\ & !\FD|BR|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~1748_combout\,
	datac => \FD|BR|Equal1~0_combout\,
	combout => \FD|BR|saidaB[14]~14_combout\);

-- Location: LCCOMB_X53_Y42_N26
\FD|BR|saidaB[15]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[15]~15_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1718_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1718_combout\,
	combout => \FD|BR|saidaB[15]~15_combout\);

-- Location: LCCOMB_X57_Y43_N12
\FD|BR|saidaB[16]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[16]~16_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1690_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1690_combout\,
	combout => \FD|BR|saidaB[16]~16_combout\);

-- Location: LCCOMB_X57_Y43_N14
\FD|BR|saidaB[17]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[17]~17_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1660_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1660_combout\,
	combout => \FD|BR|saidaB[17]~17_combout\);

-- Location: LCCOMB_X54_Y42_N16
\FD|BR|saidaB[18]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[18]~18_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1632_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1632_combout\,
	combout => \FD|BR|saidaB[18]~18_combout\);

-- Location: LCCOMB_X48_Y41_N12
\FD|BR|saidaB[19]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[19]~19_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1602_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1602_combout\,
	combout => \FD|BR|saidaB[19]~19_combout\);

-- Location: LCCOMB_X54_Y45_N4
\FD|BR|saidaB[20]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[20]~20_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1574_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datac => \FD|BR|bancoReg~1574_combout\,
	combout => \FD|BR|saidaB[20]~20_combout\);

-- Location: LCCOMB_X57_Y43_N0
\FD|BR|saidaB[21]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[21]~21_combout\ = (\FD|BR|bancoReg~1544_combout\ & !\FD|BR|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1544_combout\,
	datac => \FD|BR|Equal1~0_combout\,
	combout => \FD|BR|saidaB[21]~21_combout\);

-- Location: LCCOMB_X57_Y47_N6
\FD|BR|saidaB[22]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[22]~22_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1516_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|Equal1~0_combout\,
	datac => \FD|BR|bancoReg~1516_combout\,
	combout => \FD|BR|saidaB[22]~22_combout\);

-- Location: LCCOMB_X56_Y47_N18
\FD|BR|saidaB[23]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[23]~23_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1486_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1486_combout\,
	combout => \FD|BR|saidaB[23]~23_combout\);

-- Location: LCCOMB_X48_Y41_N22
\FD|BR|saidaB[24]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[24]~24_combout\ = (\FD|BR|bancoReg~1456_combout\ & !\FD|BR|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1456_combout\,
	datad => \FD|BR|Equal1~0_combout\,
	combout => \FD|BR|saidaB[24]~24_combout\);

-- Location: LCCOMB_X50_Y45_N8
\FD|BR|saidaB[25]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[25]~25_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1426_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1426_combout\,
	combout => \FD|BR|saidaB[25]~25_combout\);

-- Location: LCCOMB_X52_Y44_N22
\FD|BR|saidaB[26]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[26]~26_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1396_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|Equal1~0_combout\,
	datac => \FD|BR|bancoReg~1396_combout\,
	combout => \FD|BR|saidaB[26]~26_combout\);

-- Location: LCCOMB_X50_Y43_N30
\FD|BR|saidaB[27]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[27]~27_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1366_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1366_combout\,
	combout => \FD|BR|saidaB[27]~27_combout\);

-- Location: LCCOMB_X54_Y42_N30
\FD|BR|saidaB[28]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[28]~28_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1336_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1336_combout\,
	combout => \FD|BR|saidaB[28]~28_combout\);

-- Location: LCCOMB_X50_Y45_N26
\FD|BR|saidaB[29]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[29]~29_combout\ = (!\FD|BR|Equal1~0_combout\ & \FD|BR|bancoReg~1306_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FD|BR|Equal1~0_combout\,
	datad => \FD|BR|bancoReg~1306_combout\,
	combout => \FD|BR|saidaB[29]~29_combout\);

-- Location: LCCOMB_X50_Y45_N20
\FD|BR|saidaB[30]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[30]~30_combout\ = (\FD|BR|bancoReg~1276_combout\ & !\FD|BR|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FD|BR|bancoReg~1276_combout\,
	datac => \FD|BR|Equal1~0_combout\,
	combout => \FD|BR|saidaB[30]~30_combout\);

-- Location: LCCOMB_X50_Y45_N6
\FD|BR|saidaB[31]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|BR|saidaB[31]~31_combout\ = (\FD|BR|bancoReg~1237_combout\ & !\FD|BR|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FD|BR|bancoReg~1237_combout\,
	datac => \FD|BR|Equal1~0_combout\,
	combout => \FD|BR|saidaB[31]~31_combout\);

-- Location: LCCOMB_X49_Y44_N16
\FD|mux_bne2|saida~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FD|mux_bne2|saida~0_combout\ = \UC|pontosDeControle[12]~97_combout\ $ (((\FD|ULA|Equal0~9_combout\ & \FD|ULA|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UC|pontosDeControle[12]~97_combout\,
	datac => \FD|ULA|Equal0~9_combout\,
	datad => \FD|ULA|Equal0~4_combout\,
	combout => \FD|mux_bne2|saida~0_combout\);

-- Location: IOIBUF_X115_Y53_N15
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_HEX6(0) <= \HEX6[0]~output_o\;

ww_HEX6(1) <= \HEX6[1]~output_o\;

ww_HEX6(2) <= \HEX6[2]~output_o\;

ww_HEX6(3) <= \HEX6[3]~output_o\;

ww_HEX6(4) <= \HEX6[4]~output_o\;

ww_HEX6(5) <= \HEX6[5]~output_o\;

ww_HEX6(6) <= \HEX6[6]~output_o\;

ww_HEX7(0) <= \HEX7[0]~output_o\;

ww_HEX7(1) <= \HEX7[1]~output_o\;

ww_HEX7(2) <= \HEX7[2]~output_o\;

ww_HEX7(3) <= \HEX7[3]~output_o\;

ww_HEX7(4) <= \HEX7[4]~output_o\;

ww_HEX7(5) <= \HEX7[5]~output_o\;

ww_HEX7(6) <= \HEX7[6]~output_o\;

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_LEDR(10) <= \LEDR[10]~output_o\;

ww_LEDR(11) <= \LEDR[11]~output_o\;

ww_LEDR(12) <= \LEDR[12]~output_o\;

ww_LEDR(13) <= \LEDR[13]~output_o\;

ww_LEDR(14) <= \LEDR[14]~output_o\;

ww_LEDR(15) <= \LEDR[15]~output_o\;

ww_LEDR(16) <= \LEDR[16]~output_o\;

ww_LEDG(0) <= \LEDG[0]~output_o\;

ww_LEDG(1) <= \LEDG[1]~output_o\;

ww_LEDG(2) <= \LEDG[2]~output_o\;

ww_LEDG(3) <= \LEDG[3]~output_o\;

ww_LEDG(4) <= \LEDG[4]~output_o\;

ww_LEDG(5) <= \LEDG[5]~output_o\;

ww_LEDG(6) <= \LEDG[6]~output_o\;

ww_LEDG(7) <= \LEDG[7]~output_o\;

ww_entradaBanco(0) <= \entradaBanco[0]~output_o\;

ww_entradaBanco(1) <= \entradaBanco[1]~output_o\;

ww_entradaBanco(2) <= \entradaBanco[2]~output_o\;

ww_entradaBanco(3) <= \entradaBanco[3]~output_o\;

ww_entradaBanco(4) <= \entradaBanco[4]~output_o\;

ww_entradaBanco(5) <= \entradaBanco[5]~output_o\;

ww_entradaBanco(6) <= \entradaBanco[6]~output_o\;

ww_entradaBanco(7) <= \entradaBanco[7]~output_o\;

ww_entradaBanco(8) <= \entradaBanco[8]~output_o\;

ww_entradaBanco(9) <= \entradaBanco[9]~output_o\;

ww_entradaBanco(10) <= \entradaBanco[10]~output_o\;

ww_entradaBanco(11) <= \entradaBanco[11]~output_o\;

ww_entradaBanco(12) <= \entradaBanco[12]~output_o\;

ww_entradaBanco(13) <= \entradaBanco[13]~output_o\;

ww_entradaBanco(14) <= \entradaBanco[14]~output_o\;

ww_entradaBanco(15) <= \entradaBanco[15]~output_o\;

ww_entradaBanco(16) <= \entradaBanco[16]~output_o\;

ww_entradaBanco(17) <= \entradaBanco[17]~output_o\;

ww_entradaBanco(18) <= \entradaBanco[18]~output_o\;

ww_entradaBanco(19) <= \entradaBanco[19]~output_o\;

ww_entradaBanco(20) <= \entradaBanco[20]~output_o\;

ww_entradaBanco(21) <= \entradaBanco[21]~output_o\;

ww_entradaBanco(22) <= \entradaBanco[22]~output_o\;

ww_entradaBanco(23) <= \entradaBanco[23]~output_o\;

ww_entradaBanco(24) <= \entradaBanco[24]~output_o\;

ww_entradaBanco(25) <= \entradaBanco[25]~output_o\;

ww_entradaBanco(26) <= \entradaBanco[26]~output_o\;

ww_entradaBanco(27) <= \entradaBanco[27]~output_o\;

ww_entradaBanco(28) <= \entradaBanco[28]~output_o\;

ww_entradaBanco(29) <= \entradaBanco[29]~output_o\;

ww_entradaBanco(30) <= \entradaBanco[30]~output_o\;

ww_entradaBanco(31) <= \entradaBanco[31]~output_o\;

ww_saidaBanco1(0) <= \saidaBanco1[0]~output_o\;

ww_saidaBanco1(1) <= \saidaBanco1[1]~output_o\;

ww_saidaBanco1(2) <= \saidaBanco1[2]~output_o\;

ww_saidaBanco1(3) <= \saidaBanco1[3]~output_o\;

ww_saidaBanco1(4) <= \saidaBanco1[4]~output_o\;

ww_saidaBanco1(5) <= \saidaBanco1[5]~output_o\;

ww_saidaBanco1(6) <= \saidaBanco1[6]~output_o\;

ww_saidaBanco1(7) <= \saidaBanco1[7]~output_o\;

ww_saidaBanco1(8) <= \saidaBanco1[8]~output_o\;

ww_saidaBanco1(9) <= \saidaBanco1[9]~output_o\;

ww_saidaBanco1(10) <= \saidaBanco1[10]~output_o\;

ww_saidaBanco1(11) <= \saidaBanco1[11]~output_o\;

ww_saidaBanco1(12) <= \saidaBanco1[12]~output_o\;

ww_saidaBanco1(13) <= \saidaBanco1[13]~output_o\;

ww_saidaBanco1(14) <= \saidaBanco1[14]~output_o\;

ww_saidaBanco1(15) <= \saidaBanco1[15]~output_o\;

ww_saidaBanco1(16) <= \saidaBanco1[16]~output_o\;

ww_saidaBanco1(17) <= \saidaBanco1[17]~output_o\;

ww_saidaBanco1(18) <= \saidaBanco1[18]~output_o\;

ww_saidaBanco1(19) <= \saidaBanco1[19]~output_o\;

ww_saidaBanco1(20) <= \saidaBanco1[20]~output_o\;

ww_saidaBanco1(21) <= \saidaBanco1[21]~output_o\;

ww_saidaBanco1(22) <= \saidaBanco1[22]~output_o\;

ww_saidaBanco1(23) <= \saidaBanco1[23]~output_o\;

ww_saidaBanco1(24) <= \saidaBanco1[24]~output_o\;

ww_saidaBanco1(25) <= \saidaBanco1[25]~output_o\;

ww_saidaBanco1(26) <= \saidaBanco1[26]~output_o\;

ww_saidaBanco1(27) <= \saidaBanco1[27]~output_o\;

ww_saidaBanco1(28) <= \saidaBanco1[28]~output_o\;

ww_saidaBanco1(29) <= \saidaBanco1[29]~output_o\;

ww_saidaBanco1(30) <= \saidaBanco1[30]~output_o\;

ww_saidaBanco1(31) <= \saidaBanco1[31]~output_o\;

ww_saidaBanco2(0) <= \saidaBanco2[0]~output_o\;

ww_saidaBanco2(1) <= \saidaBanco2[1]~output_o\;

ww_saidaBanco2(2) <= \saidaBanco2[2]~output_o\;

ww_saidaBanco2(3) <= \saidaBanco2[3]~output_o\;

ww_saidaBanco2(4) <= \saidaBanco2[4]~output_o\;

ww_saidaBanco2(5) <= \saidaBanco2[5]~output_o\;

ww_saidaBanco2(6) <= \saidaBanco2[6]~output_o\;

ww_saidaBanco2(7) <= \saidaBanco2[7]~output_o\;

ww_saidaBanco2(8) <= \saidaBanco2[8]~output_o\;

ww_saidaBanco2(9) <= \saidaBanco2[9]~output_o\;

ww_saidaBanco2(10) <= \saidaBanco2[10]~output_o\;

ww_saidaBanco2(11) <= \saidaBanco2[11]~output_o\;

ww_saidaBanco2(12) <= \saidaBanco2[12]~output_o\;

ww_saidaBanco2(13) <= \saidaBanco2[13]~output_o\;

ww_saidaBanco2(14) <= \saidaBanco2[14]~output_o\;

ww_saidaBanco2(15) <= \saidaBanco2[15]~output_o\;

ww_saidaBanco2(16) <= \saidaBanco2[16]~output_o\;

ww_saidaBanco2(17) <= \saidaBanco2[17]~output_o\;

ww_saidaBanco2(18) <= \saidaBanco2[18]~output_o\;

ww_saidaBanco2(19) <= \saidaBanco2[19]~output_o\;

ww_saidaBanco2(20) <= \saidaBanco2[20]~output_o\;

ww_saidaBanco2(21) <= \saidaBanco2[21]~output_o\;

ww_saidaBanco2(22) <= \saidaBanco2[22]~output_o\;

ww_saidaBanco2(23) <= \saidaBanco2[23]~output_o\;

ww_saidaBanco2(24) <= \saidaBanco2[24]~output_o\;

ww_saidaBanco2(25) <= \saidaBanco2[25]~output_o\;

ww_saidaBanco2(26) <= \saidaBanco2[26]~output_o\;

ww_saidaBanco2(27) <= \saidaBanco2[27]~output_o\;

ww_saidaBanco2(28) <= \saidaBanco2[28]~output_o\;

ww_saidaBanco2(29) <= \saidaBanco2[29]~output_o\;

ww_saidaBanco2(30) <= \saidaBanco2[30]~output_o\;

ww_saidaBanco2(31) <= \saidaBanco2[31]~output_o\;

ww_saidaPC(0) <= \saidaPC[0]~output_o\;

ww_saidaPC(1) <= \saidaPC[1]~output_o\;

ww_saidaPC(2) <= \saidaPC[2]~output_o\;

ww_saidaPC(3) <= \saidaPC[3]~output_o\;

ww_saidaPC(4) <= \saidaPC[4]~output_o\;

ww_saidaPC(5) <= \saidaPC[5]~output_o\;

ww_saidaPC(6) <= \saidaPC[6]~output_o\;

ww_saidaPC(7) <= \saidaPC[7]~output_o\;

ww_saidaPC(8) <= \saidaPC[8]~output_o\;

ww_saidaPC(9) <= \saidaPC[9]~output_o\;

ww_saidaPC(10) <= \saidaPC[10]~output_o\;

ww_saidaPC(11) <= \saidaPC[11]~output_o\;

ww_saidaPC(12) <= \saidaPC[12]~output_o\;

ww_saidaPC(13) <= \saidaPC[13]~output_o\;

ww_saidaPC(14) <= \saidaPC[14]~output_o\;

ww_saidaPC(15) <= \saidaPC[15]~output_o\;

ww_saidaPC(16) <= \saidaPC[16]~output_o\;

ww_saidaPC(17) <= \saidaPC[17]~output_o\;

ww_saidaPC(18) <= \saidaPC[18]~output_o\;

ww_saidaPC(19) <= \saidaPC[19]~output_o\;

ww_saidaPC(20) <= \saidaPC[20]~output_o\;

ww_saidaPC(21) <= \saidaPC[21]~output_o\;

ww_saidaPC(22) <= \saidaPC[22]~output_o\;

ww_saidaPC(23) <= \saidaPC[23]~output_o\;

ww_saidaPC(24) <= \saidaPC[24]~output_o\;

ww_saidaPC(25) <= \saidaPC[25]~output_o\;

ww_saidaPC(26) <= \saidaPC[26]~output_o\;

ww_saidaPC(27) <= \saidaPC[27]~output_o\;

ww_saidaPC(28) <= \saidaPC[28]~output_o\;

ww_saidaPC(29) <= \saidaPC[29]~output_o\;

ww_saidaPC(30) <= \saidaPC[30]~output_o\;

ww_saidaPC(31) <= \saidaPC[31]~output_o\;

ww_saidaULA(0) <= \saidaULA[0]~output_o\;

ww_saidaULA(1) <= \saidaULA[1]~output_o\;

ww_saidaULA(2) <= \saidaULA[2]~output_o\;

ww_saidaULA(3) <= \saidaULA[3]~output_o\;

ww_saidaULA(4) <= \saidaULA[4]~output_o\;

ww_saidaULA(5) <= \saidaULA[5]~output_o\;

ww_saidaULA(6) <= \saidaULA[6]~output_o\;

ww_saidaULA(7) <= \saidaULA[7]~output_o\;

ww_saidaULA(8) <= \saidaULA[8]~output_o\;

ww_saidaULA(9) <= \saidaULA[9]~output_o\;

ww_saidaULA(10) <= \saidaULA[10]~output_o\;

ww_saidaULA(11) <= \saidaULA[11]~output_o\;

ww_saidaULA(12) <= \saidaULA[12]~output_o\;

ww_saidaULA(13) <= \saidaULA[13]~output_o\;

ww_saidaULA(14) <= \saidaULA[14]~output_o\;

ww_saidaULA(15) <= \saidaULA[15]~output_o\;

ww_saidaULA(16) <= \saidaULA[16]~output_o\;

ww_saidaULA(17) <= \saidaULA[17]~output_o\;

ww_saidaULA(18) <= \saidaULA[18]~output_o\;

ww_saidaULA(19) <= \saidaULA[19]~output_o\;

ww_saidaULA(20) <= \saidaULA[20]~output_o\;

ww_saidaULA(21) <= \saidaULA[21]~output_o\;

ww_saidaULA(22) <= \saidaULA[22]~output_o\;

ww_saidaULA(23) <= \saidaULA[23]~output_o\;

ww_saidaULA(24) <= \saidaULA[24]~output_o\;

ww_saidaULA(25) <= \saidaULA[25]~output_o\;

ww_saidaULA(26) <= \saidaULA[26]~output_o\;

ww_saidaULA(27) <= \saidaULA[27]~output_o\;

ww_saidaULA(28) <= \saidaULA[28]~output_o\;

ww_saidaULA(29) <= \saidaULA[29]~output_o\;

ww_saidaULA(30) <= \saidaULA[30]~output_o\;

ww_saidaULA(31) <= \saidaULA[31]~output_o\;

ww_saidaZULA <= \saidaZULA~output_o\;

ww_escreveBanco <= \escreveBanco~output_o\;

ww_MUX_jump(0) <= \MUX_jump[0]~output_o\;

ww_MUX_jump(1) <= \MUX_jump[1]~output_o\;

ww_MUX_jump(2) <= \MUX_jump[2]~output_o\;

ww_MUX_jump(3) <= \MUX_jump[3]~output_o\;

ww_MUX_jump(4) <= \MUX_jump[4]~output_o\;

ww_MUX_jump(5) <= \MUX_jump[5]~output_o\;

ww_MUX_jump(6) <= \MUX_jump[6]~output_o\;

ww_MUX_jump(7) <= \MUX_jump[7]~output_o\;

ww_MUX_jump(8) <= \MUX_jump[8]~output_o\;

ww_MUX_jump(9) <= \MUX_jump[9]~output_o\;

ww_MUX_jump(10) <= \MUX_jump[10]~output_o\;

ww_MUX_jump(11) <= \MUX_jump[11]~output_o\;

ww_MUX_jump(12) <= \MUX_jump[12]~output_o\;

ww_MUX_jump(13) <= \MUX_jump[13]~output_o\;

ww_MUX_jump(14) <= \MUX_jump[14]~output_o\;

ww_MUX_jump(15) <= \MUX_jump[15]~output_o\;

ww_MUX_jump(16) <= \MUX_jump[16]~output_o\;

ww_MUX_jump(17) <= \MUX_jump[17]~output_o\;

ww_MUX_jump(18) <= \MUX_jump[18]~output_o\;

ww_MUX_jump(19) <= \MUX_jump[19]~output_o\;

ww_MUX_jump(20) <= \MUX_jump[20]~output_o\;

ww_MUX_jump(21) <= \MUX_jump[21]~output_o\;

ww_MUX_jump(22) <= \MUX_jump[22]~output_o\;

ww_MUX_jump(23) <= \MUX_jump[23]~output_o\;

ww_MUX_jump(24) <= \MUX_jump[24]~output_o\;

ww_MUX_jump(25) <= \MUX_jump[25]~output_o\;

ww_MUX_jump(26) <= \MUX_jump[26]~output_o\;

ww_MUX_jump(27) <= \MUX_jump[27]~output_o\;

ww_MUX_jump(28) <= \MUX_jump[28]~output_o\;

ww_MUX_jump(29) <= \MUX_jump[29]~output_o\;

ww_MUX_jump(30) <= \MUX_jump[30]~output_o\;

ww_MUX_jump(31) <= \MUX_jump[31]~output_o\;

ww_mux_beq(0) <= \mux_beq[0]~output_o\;

ww_mux_beq(1) <= \mux_beq[1]~output_o\;

ww_mux_beq(2) <= \mux_beq[2]~output_o\;

ww_mux_beq(3) <= \mux_beq[3]~output_o\;

ww_mux_beq(4) <= \mux_beq[4]~output_o\;

ww_mux_beq(5) <= \mux_beq[5]~output_o\;

ww_mux_beq(6) <= \mux_beq[6]~output_o\;

ww_mux_beq(7) <= \mux_beq[7]~output_o\;

ww_mux_beq(8) <= \mux_beq[8]~output_o\;

ww_mux_beq(9) <= \mux_beq[9]~output_o\;

ww_mux_beq(10) <= \mux_beq[10]~output_o\;

ww_mux_beq(11) <= \mux_beq[11]~output_o\;

ww_mux_beq(12) <= \mux_beq[12]~output_o\;

ww_mux_beq(13) <= \mux_beq[13]~output_o\;

ww_mux_beq(14) <= \mux_beq[14]~output_o\;

ww_mux_beq(15) <= \mux_beq[15]~output_o\;

ww_mux_beq(16) <= \mux_beq[16]~output_o\;

ww_mux_beq(17) <= \mux_beq[17]~output_o\;

ww_mux_beq(18) <= \mux_beq[18]~output_o\;

ww_mux_beq(19) <= \mux_beq[19]~output_o\;

ww_mux_beq(20) <= \mux_beq[20]~output_o\;

ww_mux_beq(21) <= \mux_beq[21]~output_o\;

ww_mux_beq(22) <= \mux_beq[22]~output_o\;

ww_mux_beq(23) <= \mux_beq[23]~output_o\;

ww_mux_beq(24) <= \mux_beq[24]~output_o\;

ww_mux_beq(25) <= \mux_beq[25]~output_o\;

ww_mux_beq(26) <= \mux_beq[26]~output_o\;

ww_mux_beq(27) <= \mux_beq[27]~output_o\;

ww_mux_beq(28) <= \mux_beq[28]~output_o\;

ww_mux_beq(29) <= \mux_beq[29]~output_o\;

ww_mux_beq(30) <= \mux_beq[30]~output_o\;

ww_mux_beq(31) <= \mux_beq[31]~output_o\;

ww_enderecoA(0) <= \enderecoA[0]~output_o\;

ww_enderecoA(1) <= \enderecoA[1]~output_o\;

ww_enderecoA(2) <= \enderecoA[2]~output_o\;

ww_enderecoA(3) <= \enderecoA[3]~output_o\;

ww_enderecoA(4) <= \enderecoA[4]~output_o\;

ww_enderecoC(0) <= \enderecoC[0]~output_o\;

ww_enderecoC(1) <= \enderecoC[1]~output_o\;

ww_enderecoC(2) <= \enderecoC[2]~output_o\;

ww_enderecoC(3) <= \enderecoC[3]~output_o\;

ww_enderecoC(4) <= \enderecoC[4]~output_o\;

ww_mux_bne <= \mux_bne~output_o\;
END structure;


