INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/aa409t/Desktop/Recap-VHDL/FullAdder/project_1.srcs/sources_1/new/FullAdder_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_16bits'
