<stg><name>dense_latency<ap_ufixed<9, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config20></name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2 %p_read38 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read3

]]></Node>
<StgValue><ssdm name="p_read38"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3 %p_read27 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2

]]></Node>
<StgValue><ssdm name="p_read27"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:4 %p_read16 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1

]]></Node>
<StgValue><ssdm name="p_read16"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:5 %p_read_98 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read

]]></Node>
<StgValue><ssdm name="p_read_98"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="19" op_0_bw="9">
<![CDATA[
entry:6 %zext_ln70 = zext i9 %p_read_98

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:7 %r_V = mul i19 %zext_ln70, i19 607

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="11" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %tmp = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %r_V, i32 8, i32 18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="19" op_0_bw="9">
<![CDATA[
entry:10 %zext_ln70_1 = zext i9 %p_read16

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:11 %r_V_176 = mul i19 %zext_ln70_1, i19 755

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %r_V_176, i32 8, i32 18

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="9">
<![CDATA[
entry:14 %zext_ln70_2 = zext i9 %p_read27

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
entry:15 %r_V_177 = mul i19 %zext_ln70_2, i19 523810

]]></Node>
<StgValue><ssdm name="r_V_177"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i19.i32.i32, i19 %r_V_177, i32 8, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="9">
<![CDATA[
entry:18 %zext_ln70_3 = zext i9 %p_read38

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:19 %r_V_178 = mul i18 %zext_ln70_3, i18 393

]]></Node>
<StgValue><ssdm name="r_V_178"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:20 %tmp_18 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %r_V_178, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12" op_0_bw="11">
<![CDATA[
entry:9 %trunc_ln864_cast = zext i11 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln864_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="11">
<![CDATA[
entry:13 %trunc_ln864_1_cast = zext i11 %tmp_17

]]></Node>
<StgValue><ssdm name="trunc_ln864_1_cast"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="11">
<![CDATA[
entry:17 %sext_ln70 = sext i11 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="10">
<![CDATA[
entry:21 %zext_ln859 = zext i10 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln859"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:22 %add_ln859 = add i12 %trunc_ln864_cast, i12 %trunc_ln864_1_cast

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="12">
<![CDATA[
entry:23 %zext_ln859_101 = zext i12 %add_ln859

]]></Node>
<StgValue><ssdm name="zext_ln859_101"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:24 %add_ln859_398 = add i11 %zext_ln859, i11 242

]]></Node>
<StgValue><ssdm name="add_ln859_398"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="11">
<![CDATA[
entry:25 %zext_ln859_102 = zext i11 %add_ln859_398

]]></Node>
<StgValue><ssdm name="zext_ln859_102"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:26 %add_ln859_399 = add i13 %zext_ln859_102, i13 %sext_ln70

]]></Node>
<StgValue><ssdm name="add_ln859_399"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="13">
<![CDATA[
entry:27 %sext_ln859 = sext i13 %add_ln859_399

]]></Node>
<StgValue><ssdm name="sext_ln859"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:28 %add_ln859_400 = add i14 %sext_ln859, i14 %zext_ln859_101

]]></Node>
<StgValue><ssdm name="add_ln859_400"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="14">
<![CDATA[
entry:29 %ret_ln68 = ret i14 %add_ln859_400

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
