
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//BellmanFord_24750M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2740646 heartbeat IPC: 3.64878 cumulative IPC: 3.64878 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5468459 heartbeat IPC: 3.66594 cumulative IPC: 3.65734 (Simulation time: 0 hr 1 min 49 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 8169751 heartbeat IPC: 3.70193 cumulative IPC: 3.67208 (Simulation time: 0 hr 2 min 42 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10911631 heartbeat IPC: 3.64713 cumulative IPC: 3.66581 (Simulation time: 0 hr 3 min 42 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 10911631 (Simulation time: 0 hr 3 min 42 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 13956244 heartbeat IPC: 3.28449 cumulative IPC: 3.28449 (Simulation time: 0 hr 4 min 57 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 19174446 heartbeat IPC: 1.91637 cumulative IPC: 2.42048 (Simulation time: 0 hr 6 min 26 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 22146294 heartbeat IPC: 3.36491 cumulative IPC: 2.67031 (Simulation time: 0 hr 7 min 25 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 27970413 heartbeat IPC: 1.717 cumulative IPC: 2.34483 (Simulation time: 0 hr 8 min 58 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 31133701 heartbeat IPC: 3.16127 cumulative IPC: 2.47255 (Simulation time: 0 hr 10 min 1 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 36081781 heartbeat IPC: 2.02099 cumulative IPC: 2.38378 (Simulation time: 0 hr 11 min 22 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 40806126 heartbeat IPC: 2.1167 cumulative IPC: 2.34157 (Simulation time: 0 hr 12 min 40 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 46507711 heartbeat IPC: 1.7539 cumulative IPC: 2.24744 (Simulation time: 0 hr 14 min 1 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 52240980 heartbeat IPC: 1.74421 cumulative IPC: 2.17763 (Simulation time: 0 hr 15 min 28 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 56032418 heartbeat IPC: 2.63752 cumulative IPC: 2.21627 (Simulation time: 0 hr 16 min 34 sec) 
Finished CPU 0 instructions: 100000001 cycles: 45120787 cumulative IPC: 2.21627 (Simulation time: 0 hr 16 min 34 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.21627 instructions: 100000001 cycles: 45120787
cpu0_DTLB TOTAL     ACCESS:   22056870  HIT:   22006509  MISS:      50361
cpu0_DTLB LOAD      ACCESS:   10922647  HIT:   10903675  MISS:      18972
cpu0_DTLB RFO       ACCESS:   11134223  HIT:   11102834  MISS:      31389
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.5161 cycles
cpu0_DTLB MSHR FULL EVENTS: 16118 MSHR MERGE EVENTS: 157786
cpu0_ITLB TOTAL     ACCESS:    2144940  HIT:    2144940  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2144940  HIT:    2144940  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1I LOAD      ACCESS:          1  HIT:          1  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      50361  HIT:      41744  MISS:       8617
cpu0_STLB LOAD      ACCESS:      18972  HIT:      14951  MISS:       4021
cpu0_STLB RFO       ACCESS:      31389  HIT:      26793  MISS:       4596
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 138.581 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   20446038  HIT:   17851774  MISS:    2594264
cpu0_L1D LOAD      ACCESS:    6647323  HIT:    5178634  MISS:    1468689
cpu0_L1D RFO       ACCESS:   13791275  HIT:   12666796  MISS:    1124479
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7440  HIT:       6344  MISS:       1096
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 127.684 cycles
cpu0_L1D MSHR FULL EVENTS: 16370266 MSHR MERGE EVENTS: 11689787
cpu0_L2C TOTAL     ACCESS:    3719554  HIT:    1657236  MISS:    2062287
cpu0_L2C LOAD      ACCESS:    1468676  HIT:     456904  MISS:    1011772
cpu0_L2C RFO       ACCESS:    1124329  HIT:      73889  MISS:    1050440
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1125453  HIT:    1125422  MISS:         31
cpu0_L2C TRANSLATION ACCESS:       1096  HIT:       1021  MISS:         75
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 150.567 cycles
cpu0_L2C MSHR FULL EVENTS: 165549 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    4124602  HIT:    1590898  MISS:     471389
LLC LOAD      ACCESS:    1011771  HIT:     787084  MISS:     224687
LLC RFO       ACCESS:    1050438  HIT:     803738  MISS:     246700
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2062318  HIT:          3  MISS:    2062315
LLC TRANSLATION ACCESS:         75  HIT:         73  MISS:          2
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 552.397 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     135043  ROW_BUFFER_MISS:     336346
 DBUS AVG_CONGESTED_CYCLE:    3.94537
 WQ ROW_BUFFER_HIT:      12855  ROW_BUFFER_MISS:     106929  FULL:     302291


CPU 0 Branch Prediction Accuracy: 98.8422% MPKI: 0.94991 Average ROB Occupancy at Mispredict: 317.039
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.94991
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

