/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [30:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [7:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [14:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_45z;
  wire [16:0] celloutsig_0_47z;
  wire [14:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_53z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_86z;
  reg [4:0] celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  wire [15:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = !(in_data[29] ? in_data[40] : in_data[62]);
  assign celloutsig_0_31z = !(celloutsig_0_15z ? celloutsig_0_23z[1] : celloutsig_0_11z);
  assign celloutsig_1_12z = ~celloutsig_1_4z;
  assign celloutsig_0_12z = ~celloutsig_0_0z;
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_1z) & _00_);
  assign celloutsig_1_7z = ~((celloutsig_1_6z | in_data[170]) & celloutsig_1_0z[1]);
  assign celloutsig_0_14z = ~((celloutsig_0_0z | celloutsig_0_10z[2]) & celloutsig_0_3z);
  assign celloutsig_0_43z = ~(celloutsig_0_8z ^ _01_);
  assign celloutsig_1_10z = ~(celloutsig_1_8z[9] ^ celloutsig_1_8z[1]);
  assign celloutsig_1_18z = ~(celloutsig_1_15z[1] ^ celloutsig_1_14z[5]);
  reg [4:0] _13_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 5'h00;
    else _13_ <= { celloutsig_0_4z[10:7], celloutsig_0_3z };
  assign { _01_, _02_[3:1], _00_ } = _13_;
  assign celloutsig_0_47z = { celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_12z } & { celloutsig_0_32z[13:3], celloutsig_0_26z };
  assign celloutsig_0_53z = { in_data[71:57], celloutsig_0_9z } & celloutsig_0_47z[16:1];
  assign celloutsig_1_0z = in_data[177:175] & in_data[159:157];
  assign celloutsig_1_1z = { in_data[154:147], celloutsig_1_0z, celloutsig_1_0z } & in_data[169:156];
  assign celloutsig_1_3z = { celloutsig_1_1z[12:8], celloutsig_1_2z } / { 1'h1, celloutsig_1_1z[6:2] };
  assign celloutsig_0_26z = { celloutsig_0_6z[5:3], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_8z } / { 1'h1, celloutsig_0_23z[3:0], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[56:49] === in_data[78:71];
  assign celloutsig_0_16z = celloutsig_0_4z[13:0] === in_data[39:26];
  assign celloutsig_1_13z = { celloutsig_1_5z[5:1], celloutsig_1_2z, celloutsig_1_10z } <= { celloutsig_1_9z[14], celloutsig_1_2z, celloutsig_1_11z };
  assign celloutsig_1_4z = ! { celloutsig_1_3z[3:0], celloutsig_1_3z };
  assign celloutsig_0_24z = ! { in_data[31:30], celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_8z = _02_[2] & ~(celloutsig_0_2z[1]);
  assign celloutsig_0_9z = celloutsig_0_8z & ~(celloutsig_0_7z);
  assign celloutsig_0_19z = in_data[8] & ~(celloutsig_0_4z[8]);
  assign celloutsig_0_21z = celloutsig_0_9z & ~(_01_);
  assign celloutsig_1_14z = { in_data[157], celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_12z } % { 1'h1, celloutsig_1_5z[4:1], celloutsig_1_7z };
  assign celloutsig_1_9z = { in_data[139], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z } * { celloutsig_1_5z[4:3], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_32z = celloutsig_0_26z[3] ? { in_data[7:2], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_11z } : { celloutsig_0_6z[12:6], celloutsig_0_29z };
  assign celloutsig_0_23z = - { celloutsig_0_4z[11:6], celloutsig_0_11z };
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } !== in_data[25:23];
  assign celloutsig_1_6z = { celloutsig_1_5z[1:0], celloutsig_1_4z, celloutsig_1_2z } !== { in_data[161:159], celloutsig_1_4z };
  assign celloutsig_0_11z = in_data[94:89] !== in_data[11:6];
  assign celloutsig_0_86z = celloutsig_0_27z & celloutsig_0_10z[5];
  assign celloutsig_1_2z = celloutsig_1_0z[0] & in_data[181];
  assign celloutsig_0_89z = ~^ { celloutsig_0_53z[7], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_86z };
  assign celloutsig_1_19z = ~^ { in_data[101:99], celloutsig_1_0z };
  assign celloutsig_0_15z = ~^ in_data[59:23];
  assign celloutsig_0_27z = ~^ { celloutsig_0_26z[5:3], celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_0_4z = { in_data[58:53], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } >> { in_data[88], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_10z = in_data[64:58] >> celloutsig_0_4z[6:0];
  assign celloutsig_0_20z = { celloutsig_0_18z[7:1], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_6z } >> { celloutsig_0_18z[8], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_18z, _01_, _02_[3:1], _00_, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_6z = celloutsig_0_4z[14:2] << { in_data[14:8], celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_8z[3], celloutsig_1_6z, celloutsig_1_13z } >> { celloutsig_1_5z[4:3], celloutsig_1_4z };
  assign celloutsig_0_2z = { in_data[42:39], celloutsig_0_0z, celloutsig_0_0z } >> { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_45z = { in_data[22], celloutsig_0_43z, celloutsig_0_24z } <<< celloutsig_0_18z[4:2];
  assign celloutsig_1_5z = celloutsig_1_1z[6:1] <<< { celloutsig_1_1z[5:2], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_8z = celloutsig_1_1z[11:0] <<< { celloutsig_1_5z[5:3], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_0_18z = { in_data[91:87], celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z } <<< { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_10z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_88z = 5'h00;
    else if (clkin_data[96]) celloutsig_0_88z = { celloutsig_0_45z, celloutsig_0_16z, celloutsig_0_31z };
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 5'h00;
    else if (clkin_data[128]) celloutsig_1_11z = { celloutsig_1_5z[5:2], celloutsig_1_10z };
  always_latch
    if (clkin_data[32]) celloutsig_0_29z = 8'h00;
    else if (clkin_data[96]) celloutsig_0_29z = { celloutsig_0_20z[8:2], celloutsig_0_0z };
  assign { _02_[4], _02_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
