<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p917" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_917{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_917{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_917{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_917{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_917{left:360px;bottom:574px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t6_917{left:70px;bottom:436px;letter-spacing:0.11px;}
#t7_917{left:70px;bottom:412px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t8_917{left:70px;bottom:395px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t9_917{left:70px;bottom:378px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_917{left:70px;bottom:354px;letter-spacing:-0.18px;word-spacing:-0.61px;}
#tb_917{left:70px;bottom:337px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_917{left:70px;bottom:320px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_917{left:70px;bottom:296px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#te_917{left:70px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tf_917{left:70px;bottom:256px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_917{left:70px;bottom:239px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#th_917{left:70px;bottom:216px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_917{left:70px;bottom:199px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tj_917{left:70px;bottom:177px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tk_917{left:70px;bottom:160px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tl_917{left:70px;bottom:143px;letter-spacing:-0.12px;}
#tm_917{left:70px;bottom:120px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tn_917{left:75px;bottom:1030px;letter-spacing:-0.13px;}
#to_917{left:75px;bottom:1013px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tp_917{left:361px;bottom:1030px;}
#tq_917{left:399px;bottom:1030px;letter-spacing:-0.12px;}
#tr_917{left:473px;bottom:1030px;letter-spacing:-0.17px;}
#ts_917{left:473px;bottom:1013px;letter-spacing:-0.16px;}
#tt_917{left:551px;bottom:1030px;letter-spacing:-0.11px;}
#tu_917{left:551px;bottom:1013px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#tv_917{left:551px;bottom:996px;letter-spacing:-0.12px;}
#tw_917{left:75px;bottom:973px;letter-spacing:-0.13px;}
#tx_917{left:75px;bottom:956px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ty_917{left:361px;bottom:973px;}
#tz_917{left:399px;bottom:973px;letter-spacing:-0.12px;}
#t10_917{left:473px;bottom:973px;letter-spacing:-0.17px;}
#t11_917{left:473px;bottom:956px;letter-spacing:-0.16px;}
#t12_917{left:551px;bottom:973px;letter-spacing:-0.11px;}
#t13_917{left:551px;bottom:956px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t14_917{left:551px;bottom:940px;letter-spacing:-0.12px;}
#t15_917{left:75px;bottom:917px;letter-spacing:-0.13px;}
#t16_917{left:75px;bottom:900px;letter-spacing:-0.13px;}
#t17_917{left:361px;bottom:917px;}
#t18_917{left:399px;bottom:917px;letter-spacing:-0.12px;}
#t19_917{left:473px;bottom:917px;letter-spacing:-0.16px;}
#t1a_917{left:551px;bottom:917px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1b_917{left:551px;bottom:900px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#t1c_917{left:551px;bottom:883px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_917{left:75px;bottom:860px;letter-spacing:-0.13px;}
#t1e_917{left:75px;bottom:843px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_917{left:361px;bottom:860px;}
#t1g_917{left:399px;bottom:860px;letter-spacing:-0.12px;}
#t1h_917{left:473px;bottom:860px;letter-spacing:-0.17px;}
#t1i_917{left:473px;bottom:843px;letter-spacing:-0.16px;}
#t1j_917{left:551px;bottom:860px;letter-spacing:-0.11px;}
#t1k_917{left:551px;bottom:843px;letter-spacing:-0.13px;word-spacing:-0.43px;}
#t1l_917{left:551px;bottom:826px;letter-spacing:-0.12px;}
#t1m_917{left:75px;bottom:803px;letter-spacing:-0.13px;}
#t1n_917{left:75px;bottom:787px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1o_917{left:361px;bottom:803px;}
#t1p_917{left:399px;bottom:803px;letter-spacing:-0.12px;}
#t1q_917{left:473px;bottom:803px;letter-spacing:-0.17px;}
#t1r_917{left:473px;bottom:787px;letter-spacing:-0.16px;}
#t1s_917{left:551px;bottom:803px;letter-spacing:-0.11px;}
#t1t_917{left:551px;bottom:787px;letter-spacing:-0.12px;word-spacing:-0.46px;}
#t1u_917{left:551px;bottom:770px;letter-spacing:-0.12px;}
#t1v_917{left:75px;bottom:747px;letter-spacing:-0.13px;}
#t1w_917{left:75px;bottom:730px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1x_917{left:361px;bottom:747px;}
#t1y_917{left:399px;bottom:747px;letter-spacing:-0.12px;}
#t1z_917{left:473px;bottom:747px;letter-spacing:-0.16px;}
#t20_917{left:551px;bottom:747px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t21_917{left:551px;bottom:730px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#t22_917{left:551px;bottom:713px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_917{left:71px;bottom:685px;letter-spacing:-0.14px;}
#t24_917{left:70px;bottom:665px;letter-spacing:-0.1px;word-spacing:-0.43px;}
#t25_917{left:645px;bottom:672px;}
#t26_917{left:659px;bottom:665px;letter-spacing:-0.12px;word-spacing:-0.41px;}
#t27_917{left:85px;bottom:649px;letter-spacing:-0.12px;}
#t28_917{left:85px;bottom:632px;letter-spacing:-0.11px;}
#t29_917{left:213px;bottom:639px;}
#t2a_917{left:228px;bottom:632px;letter-spacing:-0.12px;}
#t2b_917{left:89px;bottom:552px;letter-spacing:-0.15px;}
#t2c_917{left:165px;bottom:552px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2d_917{left:296px;bottom:552px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2e_917{left:446px;bottom:552px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2f_917{left:595px;bottom:552px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2g_917{left:744px;bottom:552px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2h_917{left:103px;bottom:528px;}
#t2i_917{left:188px;bottom:528px;letter-spacing:-0.12px;}
#t2j_917{left:284px;bottom:528px;letter-spacing:-0.13px;}
#t2k_917{left:438px;bottom:528px;letter-spacing:-0.12px;}
#t2l_917{left:616px;bottom:528px;letter-spacing:-0.12px;}
#t2m_917{left:765px;bottom:528px;letter-spacing:-0.15px;}
#t2n_917{left:103px;bottom:503px;}
#t2o_917{left:174px;bottom:503px;letter-spacing:-0.13px;}
#t2p_917{left:284px;bottom:503px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2q_917{left:438px;bottom:503px;letter-spacing:-0.12px;}
#t2r_917{left:616px;bottom:503px;letter-spacing:-0.12px;}
#t2s_917{left:765px;bottom:503px;letter-spacing:-0.15px;}
#t2t_917{left:104px;bottom:479px;}
#t2u_917{left:189px;bottom:479px;letter-spacing:-0.06px;}
#t2v_917{left:284px;bottom:479px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2w_917{left:438px;bottom:479px;letter-spacing:-0.12px;}
#t2x_917{left:616px;bottom:479px;letter-spacing:-0.12px;}
#t2y_917{left:765px;bottom:479px;letter-spacing:-0.15px;}
#t2z_917{left:75px;bottom:1083px;letter-spacing:-0.14px;}
#t30_917{left:75px;bottom:1068px;letter-spacing:-0.12px;}
#t31_917{left:361px;bottom:1083px;letter-spacing:-0.11px;}
#t32_917{left:361px;bottom:1068px;letter-spacing:-0.09px;}
#t33_917{left:399px;bottom:1083px;letter-spacing:-0.1px;word-spacing:-0.05px;}
#t34_917{left:399px;bottom:1068px;letter-spacing:-0.12px;}
#t35_917{left:399px;bottom:1053px;letter-spacing:-0.12px;}
#t36_917{left:473px;bottom:1083px;letter-spacing:-0.12px;}
#t37_917{left:473px;bottom:1068px;letter-spacing:-0.12px;}
#t38_917{left:473px;bottom:1053px;letter-spacing:-0.12px;}
#t39_917{left:551px;bottom:1083px;letter-spacing:-0.12px;}

.s1_917{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_917{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_917{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_917{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_917{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s6_917{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_917{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s8_917{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts917" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg917Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg917" style="-webkit-user-select: none;"><object width="935" height="1210" data="917/917.svg" type="image/svg+xml" id="pdf917" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_917" class="t s1_917">PABSB/PABSW/PABSD/PABSQ—Packed Absolute Value </span>
<span id="t2_917" class="t s2_917">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_917" class="t s1_917">Vol. 2B </span><span id="t4_917" class="t s1_917">4-183 </span>
<span id="t5_917" class="t s3_917">Instruction Operand Encoding </span>
<span id="t6_917" class="t s3_917">Description </span>
<span id="t7_917" class="t s4_917">PABSB/W/D computes the absolute value of each data element of the source operand (the second operand) and </span>
<span id="t8_917" class="t s4_917">stores the UNSIGNED results in the destination operand (the first operand). PABSB operates on signed bytes, </span>
<span id="t9_917" class="t s4_917">PABSW operates on signed 16-bit words, and PABSD operates on signed 32-bit integers. </span>
<span id="ta_917" class="t s4_917">EVEX encoded VPABSD/Q: The source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location, </span>
<span id="tb_917" class="t s4_917">or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is a </span>
<span id="tc_917" class="t s4_917">ZMM/YMM/XMM register updated according to the writemask. </span>
<span id="td_917" class="t s4_917">EVEX encoded VPABSB/W: The source operand is a ZMM/YMM/XMM register, or a 512/256/128-bit memory loca- </span>
<span id="te_917" class="t s4_917">tion. The destination operand is a ZMM/YMM/XMM register updated according to the writemask. </span>
<span id="tf_917" class="t s4_917">VEX.256 encoded versions: The source operand is a YMM register or a 256-bit memory location. The destination </span>
<span id="tg_917" class="t s4_917">operand is a YMM register. The upper bits (MAXVL-1:256) of the corresponding register destination are zeroed. </span>
<span id="th_917" class="t s4_917">VEX.128 encoded versions: The source operand is an XMM register or 128-bit memory location. The destination </span>
<span id="ti_917" class="t s4_917">operand is an XMM register. The upper bits (MAXVL-1:128) of the corresponding register destination are zeroed. </span>
<span id="tj_917" class="t s4_917">128-bit Legacy SSE version: The source operand can be an XMM register or an 128-bit memory location. The desti- </span>
<span id="tk_917" class="t s4_917">nation is an XMM register. The upper bits (VL_MAX-1:128) of the corresponding register destination are unmodi- </span>
<span id="tl_917" class="t s4_917">fied. </span>
<span id="tm_917" class="t s4_917">VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tn_917" class="t s5_917">EVEX.128.66.0F38.W0 1E /r </span>
<span id="to_917" class="t s5_917">VPABSD xmm1 {k1}{z}, xmm2/m128/m32bcst </span>
<span id="tp_917" class="t s5_917">C </span><span id="tq_917" class="t s5_917">V/V </span><span id="tr_917" class="t s5_917">AVX512VL </span>
<span id="ts_917" class="t s5_917">AVX512F </span>
<span id="tt_917" class="t s5_917">Compute the absolute value of 32-bit integers in </span>
<span id="tu_917" class="t s5_917">xmm2/m128/m32bcst and store UNSIGNED result </span>
<span id="tv_917" class="t s5_917">in xmm1 using writemask k1. </span>
<span id="tw_917" class="t s5_917">EVEX.256.66.0F38.W0 1E /r </span>
<span id="tx_917" class="t s5_917">VPABSD ymm1 {k1}{z}, ymm2/m256/m32bcst </span>
<span id="ty_917" class="t s5_917">C </span><span id="tz_917" class="t s5_917">V/V </span><span id="t10_917" class="t s5_917">AVX512VL </span>
<span id="t11_917" class="t s5_917">AVX512F </span>
<span id="t12_917" class="t s5_917">Compute the absolute value of 32-bit integers in </span>
<span id="t13_917" class="t s5_917">ymm2/m256/m32bcst and store UNSIGNED result </span>
<span id="t14_917" class="t s5_917">in ymm1 using writemask k1. </span>
<span id="t15_917" class="t s5_917">EVEX.512.66.0F38.W0 1E /r </span>
<span id="t16_917" class="t s5_917">VPABSD zmm1 {k1}{z}, zmm2/m512/m32bcst </span>
<span id="t17_917" class="t s5_917">C </span><span id="t18_917" class="t s5_917">V/V </span><span id="t19_917" class="t s5_917">AVX512F </span><span id="t1a_917" class="t s5_917">Compute the absolute value of 32-bit integers in </span>
<span id="t1b_917" class="t s5_917">zmm2/m512/m32bcst and store UNSIGNED result </span>
<span id="t1c_917" class="t s5_917">in zmm1 using writemask k1. </span>
<span id="t1d_917" class="t s5_917">EVEX.128.66.0F38.W1 1F /r </span>
<span id="t1e_917" class="t s5_917">VPABSQ xmm1 {k1}{z}, xmm2/m128/m64bcst </span>
<span id="t1f_917" class="t s5_917">C </span><span id="t1g_917" class="t s5_917">V/V </span><span id="t1h_917" class="t s5_917">AVX512VL </span>
<span id="t1i_917" class="t s5_917">AVX512F </span>
<span id="t1j_917" class="t s5_917">Compute the absolute value of 64-bit integers in </span>
<span id="t1k_917" class="t s5_917">xmm2/m128/m64bcst and store UNSIGNED result </span>
<span id="t1l_917" class="t s5_917">in xmm1 using writemask k1. </span>
<span id="t1m_917" class="t s5_917">EVEX.256.66.0F38.W1 1F /r </span>
<span id="t1n_917" class="t s5_917">VPABSQ ymm1 {k1}{z}, ymm2/m256/m64bcst </span>
<span id="t1o_917" class="t s5_917">C </span><span id="t1p_917" class="t s5_917">V/V </span><span id="t1q_917" class="t s5_917">AVX512VL </span>
<span id="t1r_917" class="t s5_917">AVX512F </span>
<span id="t1s_917" class="t s5_917">Compute the absolute value of 64-bit integers in </span>
<span id="t1t_917" class="t s5_917">ymm2/m256/m64bcst and store UNSIGNED result </span>
<span id="t1u_917" class="t s5_917">in ymm1 using writemask k1. </span>
<span id="t1v_917" class="t s5_917">EVEX.512.66.0F38.W1 1F /r </span>
<span id="t1w_917" class="t s5_917">VPABSQ zmm1 {k1}{z}, zmm2/m512/m64bcst </span>
<span id="t1x_917" class="t s5_917">C </span><span id="t1y_917" class="t s5_917">V/V </span><span id="t1z_917" class="t s5_917">AVX512F </span><span id="t20_917" class="t s5_917">Compute the absolute value of 64-bit integers in </span>
<span id="t21_917" class="t s5_917">zmm2/m512/m64bcst and store UNSIGNED result </span>
<span id="t22_917" class="t s5_917">in zmm1 using writemask k1. </span>
<span id="t23_917" class="t s6_917">NOTES: </span>
<span id="t24_917" class="t s5_917">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="t25_917" class="t s7_917">® </span>
<span id="t26_917" class="t s5_917">64 and IA-32 Architectures Soft- </span>
<span id="t27_917" class="t s5_917">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="t28_917" class="t s5_917">Registers,” in the Intel </span>
<span id="t29_917" class="t s7_917">® </span>
<span id="t2a_917" class="t s5_917">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="t2b_917" class="t s8_917">Op/En </span><span id="t2c_917" class="t s8_917">Tuple Type </span><span id="t2d_917" class="t s8_917">Operand 1 </span><span id="t2e_917" class="t s8_917">Operand 2 </span><span id="t2f_917" class="t s8_917">Operand 3 </span><span id="t2g_917" class="t s8_917">Operand 4 </span>
<span id="t2h_917" class="t s5_917">A </span><span id="t2i_917" class="t s5_917">N/A </span><span id="t2j_917" class="t s5_917">ModRM:reg (w) </span><span id="t2k_917" class="t s5_917">ModRM:r/m (r) </span><span id="t2l_917" class="t s5_917">N/A </span><span id="t2m_917" class="t s5_917">N/A </span>
<span id="t2n_917" class="t s5_917">B </span><span id="t2o_917" class="t s5_917">Full Mem </span><span id="t2p_917" class="t s5_917">ModRM:reg (w) </span><span id="t2q_917" class="t s5_917">ModRM:r/m (r) </span><span id="t2r_917" class="t s5_917">N/A </span><span id="t2s_917" class="t s5_917">N/A </span>
<span id="t2t_917" class="t s5_917">C </span><span id="t2u_917" class="t s5_917">Full </span><span id="t2v_917" class="t s5_917">ModRM:reg (w) </span><span id="t2w_917" class="t s5_917">ModRM:r/m (r) </span><span id="t2x_917" class="t s5_917">N/A </span><span id="t2y_917" class="t s5_917">N/A </span>
<span id="t2z_917" class="t s8_917">Opcode/ </span>
<span id="t30_917" class="t s8_917">Instruction </span>
<span id="t31_917" class="t s8_917">Op/ </span>
<span id="t32_917" class="t s8_917">En </span>
<span id="t33_917" class="t s8_917">64/32 bit </span>
<span id="t34_917" class="t s8_917">Mode </span>
<span id="t35_917" class="t s8_917">Support </span>
<span id="t36_917" class="t s8_917">CPUID </span>
<span id="t37_917" class="t s8_917">Feature </span>
<span id="t38_917" class="t s8_917">Flag </span>
<span id="t39_917" class="t s8_917">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
