#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 10 16:43:56 2025
# Process ID: 12068
# Current directory: D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.runs/synth_1
# Command line: vivado.exe -log top_stopwatch.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_stopwatch.tcl
# Log file: D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.runs/synth_1/top_stopwatch.vds
# Journal file: D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_stopwatch.tcl -notrace
Command: synth_design -top top_stopwatch -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14484
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1104.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/top_stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_cu.v:29]
INFO: [Synth 8-155] case statement is not full and has no default [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_cu.v:54]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (1#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:109]
	Parameter FCOUNT bound to: 500000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (2#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:109]
INFO: [Synth 8-6157] synthesizing module 'counter_4' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:139]
INFO: [Synth 8-6155] done synthesizing module 'counter_4' (3#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:139]
INFO: [Synth 8-6157] synthesizing module 'docoder_2x4' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:158]
INFO: [Synth 8-226] default block is never used [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:165]
INFO: [Synth 8-6155] done synthesizing module 'docoder_2x4' (4#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:158]
WARNING: [Synth 8-689] width (1) of port connection 'seg_comm' does not match port width (4) of module 'docoder_2x4' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:40]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:176]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (5#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:176]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:186]
INFO: [Synth 8-226] default block is never used [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:199]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (6#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:186]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:210]
INFO: [Synth 8-226] default block is never used [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:217]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (7#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:210]
WARNING: [Synth 8-689] width (1) of port connection 'seg' does not match port width (8) of module 'bcdtoseg' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:74]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (8#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:3]
WARNING: [Synth 8-689] width (7) of port connection 'hour' does not match port width (6) of module 'fnd_controller' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/top_stopwatch.v:29]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:72]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (9#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:72]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:72]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (9#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:72]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:72]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (9#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:72]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100' [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:116]
	Parameter FCOUNT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100' (10#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:116]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (11#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/stopwatch_dp.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (12#1) [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/sources_1/new/top_stopwatch.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1104.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1104.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1104.332 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1104.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/constrs_1/imports/test/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.srcs/constrs_1/imports/test/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1161.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stopwatch_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                     RUN |                              010 |                               01
                   CLEAR |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stopwatch_cu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   19 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    12|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.523 ; gain = 57.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1161.523 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1161.523 ; gain = 57.191
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1172.777 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1183.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1183.707 ; gain = 79.375
INFO: [Common 17-1381] The checkpoint 'D:/test/250310_stopwatch_fsm/250310_stopwatch_fsm.runs/synth_1/top_stopwatch.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_stopwatch_utilization_synth.rpt -pb top_stopwatch_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 10 16:44:17 2025...
