Analysis & Synthesis report for BenGrooms_ECE473_Lab4
Tue Oct 28 17:16:50 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |control|LCD_Display:LCD_Display_sym|next_command
 11. State Machine - |control|LCD_Display:LCD_Display_sym|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for raminout2:DATAmem|altsyncram:altsyncram_component|altsyncram_4c82:auto_generated
 18. Source assignments for rominout2:INSTRmem|altsyncram:altsyncram_component|altsyncram_h922:auto_generated
 19. Parameter Settings for User Entity Instance: LCD_Display:LCD_Display_sym
 20. Parameter Settings for User Entity Instance: raminout2:DATAmem|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: rominout2:INSTRmem|altsyncram:altsyncram_component
 22. altsyncram Parameter Settings by Entity Instance
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Oct 28 17:16:50 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; BenGrooms_ECE473_Lab4                           ;
; Top-level Entity Name              ; control                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 3,643                                           ;
;     Total combinational functions  ; 2,550                                           ;
;     Dedicated logic registers      ; 1,410                                           ;
; Total registers                    ; 1410                                            ;
; Total pins                         ; 90                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 49,152                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                           ;
+----------------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                                     ; Setting            ; Default Value         ;
+----------------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                                     ; EP2C35F672C6       ;                       ;
; Top-level entity name                                                      ; control            ; BenGrooms_ECE473_Lab4 ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX         ;
; Use smart compilation                                                      ; Off                ; Off                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                    ;
; Enable compact report table                                                ; Off                ; Off                   ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                  ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                   ;
; Preserve fewer node names                                                  ; On                 ; On                    ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                   ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                                   ; Auto               ; Auto                  ;
; Safe State Machine                                                         ; Off                ; Off                   ;
; Extract Verilog State Machines                                             ; On                 ; On                    ;
; Extract VHDL State Machines                                                ; On                 ; On                    ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                    ;
; Parallel Synthesis                                                         ; On                 ; On                    ;
; DSP Block Balancing                                                        ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                                         ; On                 ; On                    ;
; Power-Up Don't Care                                                        ; On                 ; On                    ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                   ;
; Remove Duplicate Registers                                                 ; On                 ; On                    ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                   ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                   ;
; Ignore SOFT Buffers                                                        ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                   ;
; Optimization Technique                                                     ; Balanced           ; Balanced              ;
; Carry Chain Length                                                         ; 70                 ; 70                    ;
; Auto Carry Chains                                                          ; On                 ; On                    ;
; Auto Open-Drain Pins                                                       ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                   ;
; Auto ROM Replacement                                                       ; On                 ; On                    ;
; Auto RAM Replacement                                                       ; On                 ; On                    ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                              ; On                 ; On                    ;
; Strict RAM Replacement                                                     ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                          ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                   ;
; Auto Resource Sharing                                                      ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                   ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                   ;
; Report Parameter Settings                                                  ; On                 ; On                    ;
; Report Source Assignments                                                  ; On                 ; On                    ;
; Report Connectivity Checks                                                 ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                   ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                     ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation    ;
; HDL message level                                                          ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                   ;
; Clock MUX Protection                                                       ; On                 ; On                    ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                   ;
; Block Design Naming                                                        ; Auto               ; Auto                  ;
; SDC constraint protection                                                  ; Off                ; Off                   ;
; Synthesis Effort                                                           ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                    ;
; Synthesis Seed                                                             ; 1                  ; 1                     ;
+----------------------------------------------------------------------------+--------------------+-----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+
; clock_div/CLK_DIV.VHD            ; yes             ; User VHDL File                         ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/clock_div/CLK_DIV.VHD  ;         ;
; CLKcounter.v                     ; yes             ; User Verilog HDL File                  ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/CLKcounter.v           ;         ;
; LCD_Display.vhd                  ; yes             ; User VHDL File                         ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCD_Display.vhd        ;         ;
; DEBOUNCE.VHD                     ; yes             ; User VHDL File                         ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/DEBOUNCE.VHD           ;         ;
; control.bdf                      ; yes             ; User Block Diagram/Schematic File      ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/control.bdf            ;         ;
; hexdigit.v                       ; yes             ; User Verilog HDL File                  ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/hexdigit.v             ;         ;
; regFileBoard.v                   ; yes             ; User Verilog HDL File                  ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/regFileBoard.v         ;         ;
; LCDdata_select.v                 ; yes             ; User Verilog HDL File                  ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/LCDdata_select.v       ;         ;
; raminout2.v                      ; yes             ; User Wizard-Generated File             ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/raminout2.v            ;         ;
; rominout2.v                      ; yes             ; User Wizard-Generated File             ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/rominout2.v            ;         ;
; CLKinstr.v                       ; yes             ; User Verilog HDL File                  ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/CLKinstr.v             ;         ;
; ID_EX.v                          ; yes             ; User Verilog HDL File                  ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/ID_EX.v                ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                  ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/ALU.v                  ;         ;
; EX_MEM.v                         ; yes             ; User Verilog HDL File                  ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/EX_MEM.v               ;         ;
; MEM_WB.v                         ; yes             ; User Verilog HDL File                  ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MEM_WB.v               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/software/installed/altera/13.0.1sp1/quartus/libraries/megafunctions/altsyncram.tdf             ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/software/installed/altera/13.0.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc      ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/software/installed/altera/13.0.1sp1/quartus/libraries/megafunctions/lpm_mux.inc                ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/software/installed/altera/13.0.1sp1/quartus/libraries/megafunctions/lpm_decode.inc             ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; d:/software/installed/altera/13.0.1sp1/quartus/libraries/megafunctions/aglobal130.inc             ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/software/installed/altera/13.0.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc              ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/software/installed/altera/13.0.1sp1/quartus/libraries/megafunctions/altrom.inc                 ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/software/installed/altera/13.0.1sp1/quartus/libraries/megafunctions/altram.inc                 ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/software/installed/altera/13.0.1sp1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; db/altsyncram_4c82.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/db/altsyncram_4c82.tdf ;         ;
; mif/memtest.mif                  ; yes             ; Auto-Found Memory Initialization File  ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/mif/memtest.mif        ;         ;
; 21mux.bdf                        ; yes             ; Megafunction                           ; d:/software/installed/altera/13.0.1sp1/quartus/libraries/others/maxplus2/21mux.bdf                ;         ;
; db/altsyncram_h922.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/db/altsyncram_h922.tdf ;         ;
; ./MIF/rominit.mif                ; yes             ; Auto-Found Memory Initialization File  ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/MIF/rominit.mif        ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Estimated Total logic elements              ; 3,643                ;
;                                             ;                      ;
; Total combinational functions               ; 2550                 ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 2159                 ;
;     -- 3 input functions                    ; 228                  ;
;     -- <=2 input functions                  ; 163                  ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 2439                 ;
;     -- arithmetic mode                      ; 111                  ;
;                                             ;                      ;
; Total registers                             ; 1410                 ;
;     -- Dedicated logic registers            ; 1410                 ;
;     -- I/O registers                        ; 0                    ;
;                                             ;                      ;
; I/O pins                                    ; 90                   ;
; Total memory bits                           ; 49152                ;
; Embedded Multiplier 9-bit elements          ; 0                    ;
; Maximum fan-out node                        ; 21mux:clockmodeMux|5 ;
; Maximum fan-out                             ; 1364                 ;
; Total fan-out                               ; 14588                ;
; Average fan-out                             ; 3.55                 ;
+---------------------------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                        ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
; |control                                  ; 2550 (1)          ; 1410 (0)     ; 49152       ; 0            ; 0       ; 0         ; 90   ; 0            ; |control                                                                                   ; work         ;
;    |21mux:clockmodeMux|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|21mux:clockmodeMux                                                                ; work         ;
;    |CLKcounter:CLKcounter0|               ; 68 (68)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|CLKcounter:CLKcounter0                                                            ; work         ;
;    |CLKinstr:IF_ID0|                      ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|CLKinstr:IF_ID0                                                                   ; work         ;
;    |EX_MEM:inst9|                         ; 32 (32)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|EX_MEM:inst9                                                                      ; work         ;
;    |ID_EX:inst7|                          ; 0 (0)             ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|ID_EX:inst7                                                                       ; work         ;
;    |LCD_Display:LCD_Display_sym|          ; 142 (142)         ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|LCD_Display:LCD_Display_sym                                                       ; work         ;
;    |LCDdata_select:LCDdataselect0|        ; 112 (112)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|LCDdata_select:LCDdataselect0                                                     ; work         ;
;    |MEM_WB:inst10|                        ; 0 (0)             ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|MEM_WB:inst10                                                                     ; work         ;
;    |clk_div:clockdiv0|                    ; 35 (35)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|clk_div:clockdiv0                                                                 ; work         ;
;    |debounce:KEY0debounce|                ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|debounce:KEY0debounce                                                             ; work         ;
;    |debounce:KEY1debounce|                ; 2 (2)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|debounce:KEY1debounce                                                             ; work         ;
;    |hexdigit:HEX0convert|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|hexdigit:HEX0convert                                                              ; work         ;
;    |hexdigit:HEX1convert|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|hexdigit:HEX1convert                                                              ; work         ;
;    |hexdigit:HEX2convert|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|hexdigit:HEX2convert                                                              ; work         ;
;    |hexdigit:HEX3convert|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|hexdigit:HEX3convert                                                              ; work         ;
;    |hexdigit:HEX4convert|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|hexdigit:HEX4convert                                                              ; work         ;
;    |hexdigit:HEX5convert|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|hexdigit:HEX5convert                                                              ; work         ;
;    |hexdigit:HEX6convert|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|hexdigit:HEX6convert                                                              ; work         ;
;    |raminout2:DATAmem|                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|raminout2:DATAmem                                                                 ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|raminout2:DATAmem|altsyncram:altsyncram_component                                 ; work         ;
;          |altsyncram_4c82:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|raminout2:DATAmem|altsyncram:altsyncram_component|altsyncram_4c82:auto_generated  ; work         ;
;    |regFileBoard:RegFile0|                ; 2110 (2110)       ; 1088 (1088)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|regFileBoard:RegFile0                                                             ; work         ;
;    |rominout2:INSTRmem|                   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|rominout2:INSTRmem                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|rominout2:INSTRmem|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_h922:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |control|rominout2:INSTRmem|altsyncram:altsyncram_component|altsyncram_h922:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------+
; raminout2:DATAmem|altsyncram:altsyncram_component|altsyncram_4c82:auto_generated|ALTSYNCRAM  ; AUTO ; True Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; ./MIF/memtest.mif ;
; rominout2:INSTRmem|altsyncram:altsyncram_component|altsyncram_h922:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; ./MIF/rominit.mif ;
+----------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------+----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File                                                                        ;
+--------+--------------+---------+--------------+--------------+-----------------------------+----------------------------------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |control|raminout2:DATAmem  ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/raminout2.v ;
; Altera ; ROM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |control|rominout2:INSTRmem ; D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/rominout2.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------+----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |control|LCD_Display:LCD_Display_sym|next_command                                                                                                                                                                                                                                                                                         ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+--------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.HOLD ; next_command.RESET1 ; next_command.DROP_LCD_EN ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ; next_command.RESET2 ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+--------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 0                   ;
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ; 1                   ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 0                     ; 1                   ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 0                     ; 1                   ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DROP_LCD_EN   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 1                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET1        ; 0                          ; 0                        ; 0                   ; 0                 ; 1                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.HOLD          ; 0                          ; 0                        ; 0                   ; 1                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                        ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+--------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |control|LCD_Display:LCD_Display_sym|state                                                                                                                                                                                              ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+-------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_EN ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+-------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_EN   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                 ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+-------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                         ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
; LCDdata_select:LCDdataselect0|LCDdataHEX[3]         ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdataHEX[2]         ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdataHEX[1]         ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdataHEX[0]         ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdataHEX[4]         ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[1]            ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[5]            ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[13]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[17]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[21]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[9]            ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[29]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[25]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[2]            ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[6]            ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[14]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[18]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[22]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[10]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[30]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[26]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[3]            ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[7]            ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[15]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[19]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[23]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[11]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[31]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[27]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[0]            ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[4]            ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[12]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[16]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[20]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[8]            ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[28]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; LCDdata_select:LCDdataselect0|LCDdata[24]           ; LCDdata_select:LCDdataselect0|LCDdataHEX[7] ; yes                    ;
; Number of user-specified and inferred latches = 37  ;                                             ;                        ;
+-----------------------------------------------------+---------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                      ;
+------------------------------------------------------+------------------------------------------------------------------+
; Register name                                        ; Reason for Removal                                               ;
+------------------------------------------------------+------------------------------------------------------------------+
; CLKcounter:CLKcounter0|ProgramCounter[0,1]           ; Stuck at GND due to stuck port data_in                           ;
; LCD_Display:LCD_Display_sym|LCD_RW_INT               ; Stuck at GND due to stuck port data_in                           ;
; EX_MEM:inst9|dataout_1[0]                            ; Merged with EX_MEM:inst9|dataout_0[0]                            ;
; EX_MEM:inst9|dataout_1[1]                            ; Merged with EX_MEM:inst9|dataout_0[1]                            ;
; EX_MEM:inst9|dataout_1[2]                            ; Merged with EX_MEM:inst9|dataout_0[2]                            ;
; EX_MEM:inst9|dataout_1[3]                            ; Merged with EX_MEM:inst9|dataout_0[3]                            ;
; EX_MEM:inst9|dataout_1[4]                            ; Merged with EX_MEM:inst9|dataout_0[4]                            ;
; EX_MEM:inst9|dataout_1[5]                            ; Merged with EX_MEM:inst9|dataout_0[5]                            ;
; EX_MEM:inst9|dataout_1[6]                            ; Merged with EX_MEM:inst9|dataout_0[6]                            ;
; EX_MEM:inst9|dataout_1[7]                            ; Merged with EX_MEM:inst9|dataout_0[7]                            ;
; EX_MEM:inst9|dataout_1[8]                            ; Merged with EX_MEM:inst9|dataout_0[8]                            ;
; EX_MEM:inst9|dataout_1[9]                            ; Merged with EX_MEM:inst9|dataout_0[9]                            ;
; EX_MEM:inst9|dataout_1[10]                           ; Merged with EX_MEM:inst9|dataout_0[10]                           ;
; EX_MEM:inst9|dataout_1[11]                           ; Merged with EX_MEM:inst9|dataout_0[11]                           ;
; EX_MEM:inst9|dataout_1[12]                           ; Merged with EX_MEM:inst9|dataout_0[12]                           ;
; EX_MEM:inst9|dataout_1[13]                           ; Merged with EX_MEM:inst9|dataout_0[13]                           ;
; EX_MEM:inst9|dataout_1[14]                           ; Merged with EX_MEM:inst9|dataout_0[14]                           ;
; EX_MEM:inst9|dataout_1[15]                           ; Merged with EX_MEM:inst9|dataout_0[15]                           ;
; EX_MEM:inst9|dataout_1[16]                           ; Merged with EX_MEM:inst9|dataout_0[16]                           ;
; EX_MEM:inst9|dataout_1[17]                           ; Merged with EX_MEM:inst9|dataout_0[17]                           ;
; EX_MEM:inst9|dataout_1[18]                           ; Merged with EX_MEM:inst9|dataout_0[18]                           ;
; EX_MEM:inst9|dataout_1[19]                           ; Merged with EX_MEM:inst9|dataout_0[19]                           ;
; EX_MEM:inst9|dataout_1[20]                           ; Merged with EX_MEM:inst9|dataout_0[20]                           ;
; EX_MEM:inst9|dataout_1[21]                           ; Merged with EX_MEM:inst9|dataout_0[21]                           ;
; EX_MEM:inst9|dataout_1[22]                           ; Merged with EX_MEM:inst9|dataout_0[22]                           ;
; EX_MEM:inst9|dataout_1[23]                           ; Merged with EX_MEM:inst9|dataout_0[23]                           ;
; EX_MEM:inst9|dataout_1[24]                           ; Merged with EX_MEM:inst9|dataout_0[24]                           ;
; EX_MEM:inst9|dataout_1[25]                           ; Merged with EX_MEM:inst9|dataout_0[25]                           ;
; EX_MEM:inst9|dataout_1[26]                           ; Merged with EX_MEM:inst9|dataout_0[26]                           ;
; EX_MEM:inst9|dataout_1[27]                           ; Merged with EX_MEM:inst9|dataout_0[27]                           ;
; EX_MEM:inst9|dataout_1[28]                           ; Merged with EX_MEM:inst9|dataout_0[28]                           ;
; EX_MEM:inst9|dataout_1[29]                           ; Merged with EX_MEM:inst9|dataout_0[29]                           ;
; EX_MEM:inst9|dataout_1[30]                           ; Merged with EX_MEM:inst9|dataout_0[30]                           ;
; EX_MEM:inst9|dataout_1[31]                           ; Merged with EX_MEM:inst9|dataout_0[31]                           ;
; regFileBoard:RegFile0|register[0][1]                 ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][5]                 ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][21]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][17]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][13]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][9]                 ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][29]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][25]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][2]                 ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][6]                 ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][22]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][18]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][14]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][10]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][30]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][26]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][3]                 ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][7]                 ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][23]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][19]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][15]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][11]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][31]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][27]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][0]                 ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][4]                 ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][20]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][16]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][12]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][8]                 ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][28]                ; Stuck at GND due to stuck port data_in                           ;
; regFileBoard:RegFile0|register[0][24]                ; Stuck at GND due to stuck port data_in                           ;
; LCD_Display:LCD_Display_sym|next_command.HOLD        ; Merged with LCD_Display:LCD_Display_sym|next_command.DROP_LCD_EN ;
; LCD_Display:LCD_Display_sym|next_command.RESET1      ; Merged with LCD_Display:LCD_Display_sym|next_command.DROP_LCD_EN ;
; LCD_Display:LCD_Display_sym|next_command.DROP_LCD_EN ; Stuck at GND due to stuck port data_in                           ;
; Total Number of Removed Registers = 70               ;                                                                  ;
+------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1410  ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1030  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; CLKcounter:CLKcounter0|i[2]             ; 1       ;
; regFileBoard:RegFile0|register[22][1]   ; 3       ;
; regFileBoard:RegFile0|register[26][1]   ; 3       ;
; regFileBoard:RegFile0|register[18][1]   ; 3       ;
; regFileBoard:RegFile0|register[30][1]   ; 3       ;
; regFileBoard:RegFile0|register[27][1]   ; 3       ;
; regFileBoard:RegFile0|register[23][1]   ; 3       ;
; regFileBoard:RegFile0|register[19][1]   ; 3       ;
; regFileBoard:RegFile0|register[31][1]   ; 3       ;
; regFileBoard:RegFile0|register[10][1]   ; 3       ;
; regFileBoard:RegFile0|register[11][1]   ; 3       ;
; regFileBoard:RegFile0|register[6][1]    ; 3       ;
; regFileBoard:RegFile0|register[7][1]    ; 3       ;
; regFileBoard:RegFile0|register[3][1]    ; 3       ;
; regFileBoard:RegFile0|register[2][1]    ; 4       ;
; regFileBoard:RegFile0|register[14][1]   ; 3       ;
; regFileBoard:RegFile0|register[15][1]   ; 3       ;
; regFileBoard:RegFile0|register[21][2]   ; 3       ;
; regFileBoard:RegFile0|register[29][2]   ; 3       ;
; regFileBoard:RegFile0|register[22][2]   ; 3       ;
; regFileBoard:RegFile0|register[30][2]   ; 3       ;
; regFileBoard:RegFile0|register[20][2]   ; 3       ;
; regFileBoard:RegFile0|register[28][2]   ; 3       ;
; regFileBoard:RegFile0|register[23][2]   ; 3       ;
; regFileBoard:RegFile0|register[31][2]   ; 3       ;
; regFileBoard:RegFile0|register[6][2]    ; 3       ;
; regFileBoard:RegFile0|register[5][2]    ; 3       ;
; regFileBoard:RegFile0|register[4][2]    ; 4       ;
; regFileBoard:RegFile0|register[7][2]    ; 3       ;
; regFileBoard:RegFile0|register[14][2]   ; 3       ;
; regFileBoard:RegFile0|register[13][2]   ; 3       ;
; regFileBoard:RegFile0|register[12][2]   ; 3       ;
; regFileBoard:RegFile0|register[15][2]   ; 3       ;
; regFileBoard:RegFile0|register[25][3]   ; 3       ;
; regFileBoard:RegFile0|register[29][3]   ; 3       ;
; regFileBoard:RegFile0|register[26][3]   ; 3       ;
; regFileBoard:RegFile0|register[30][3]   ; 3       ;
; regFileBoard:RegFile0|register[24][3]   ; 3       ;
; regFileBoard:RegFile0|register[28][3]   ; 3       ;
; regFileBoard:RegFile0|register[27][3]   ; 3       ;
; regFileBoard:RegFile0|register[31][3]   ; 3       ;
; regFileBoard:RegFile0|register[9][3]    ; 3       ;
; regFileBoard:RegFile0|register[10][3]   ; 3       ;
; regFileBoard:RegFile0|register[8][3]    ; 4       ;
; regFileBoard:RegFile0|register[11][3]   ; 3       ;
; regFileBoard:RegFile0|register[14][3]   ; 3       ;
; regFileBoard:RegFile0|register[13][3]   ; 3       ;
; regFileBoard:RegFile0|register[12][3]   ; 3       ;
; regFileBoard:RegFile0|register[15][3]   ; 3       ;
; regFileBoard:RegFile0|register[25][0]   ; 3       ;
; regFileBoard:RegFile0|register[21][0]   ; 3       ;
; regFileBoard:RegFile0|register[17][0]   ; 3       ;
; regFileBoard:RegFile0|register[29][0]   ; 3       ;
; regFileBoard:RegFile0|register[27][0]   ; 3       ;
; regFileBoard:RegFile0|register[23][0]   ; 3       ;
; regFileBoard:RegFile0|register[19][0]   ; 3       ;
; regFileBoard:RegFile0|register[31][0]   ; 3       ;
; regFileBoard:RegFile0|register[9][0]    ; 3       ;
; regFileBoard:RegFile0|register[11][0]   ; 3       ;
; regFileBoard:RegFile0|register[5][0]    ; 3       ;
; regFileBoard:RegFile0|register[7][0]    ; 3       ;
; regFileBoard:RegFile0|register[1][0]    ; 4       ;
; regFileBoard:RegFile0|register[3][0]    ; 3       ;
; regFileBoard:RegFile0|register[13][0]   ; 3       ;
; regFileBoard:RegFile0|register[15][0]   ; 3       ;
; regFileBoard:RegFile0|register[21][4]   ; 3       ;
; regFileBoard:RegFile0|register[25][4]   ; 3       ;
; regFileBoard:RegFile0|register[17][4]   ; 3       ;
; regFileBoard:RegFile0|register[29][4]   ; 3       ;
; regFileBoard:RegFile0|register[26][4]   ; 3       ;
; regFileBoard:RegFile0|register[22][4]   ; 3       ;
; regFileBoard:RegFile0|register[18][4]   ; 3       ;
; regFileBoard:RegFile0|register[30][4]   ; 3       ;
; regFileBoard:RegFile0|register[24][4]   ; 3       ;
; regFileBoard:RegFile0|register[20][4]   ; 3       ;
; regFileBoard:RegFile0|register[16][4]   ; 4       ;
; regFileBoard:RegFile0|register[28][4]   ; 3       ;
; regFileBoard:RegFile0|register[23][4]   ; 3       ;
; regFileBoard:RegFile0|register[27][4]   ; 3       ;
; regFileBoard:RegFile0|register[19][4]   ; 3       ;
; regFileBoard:RegFile0|register[31][4]   ; 3       ;
; Total number of inverted registers = 81 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |control|CLKcounter:CLKcounter0|ProgramCounter[7]      ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[31][8]         ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[30][6]         ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[29][1]         ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[28][15]        ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[27][9]         ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[26][9]         ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[25][9]         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[24][17]        ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[23][17]        ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[22][17]        ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[21][23]        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[20][0]         ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[19][9]         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[18][31]        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[17][7]         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[16][25]        ;
; 4:1                ; 28 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[15][9]         ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[14][27]        ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[13][7]         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[12][7]         ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[11][28]        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[10][27]        ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[9][2]          ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[8][21]         ;
; 4:1                ; 29 bits   ; 58 LEs        ; 29 LEs               ; 29 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[7][15]         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[6][14]         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[5][20]         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[4][17]         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[3][2]          ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[2][17]         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[1][19]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |control|regFileBoard:RegFile0|register[0][29]         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|data_out_debug[3]       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|data_out_1[24]          ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|data_out_2[8]           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[31][3]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[30][2]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[29][4]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[28][4]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[27][4]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[26][4]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[25][4]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[24][4]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[23][1]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[22][2]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[21][0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[20][2]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[19][4]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[18][4]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[17][4]         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[15][2]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[14][1]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[13][3]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[12][3]         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[11][3]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[10][3]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[9][0]          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[7][0]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[6][2]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[5][0]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |control|regFileBoard:RegFile0|register[3][0]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |control|LCD_Display:LCD_Display_sym|DATA_BUS_VALUE[5] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |control|LCD_Display:LCD_Display_sym|state             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |control|hexdigit:HEX4convert|out[6]                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |control|LCD_Display:LCD_Display_sym|next_command      ;
; 3:1                ; 37 bits   ; 74 LEs        ; 74 LEs               ; 0 LEs                  ; No         ; |control|LCDdata_select:LCDdataselect0|LCDdata[17]     ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |control|LCD_Display:LCD_Display_sym|Mux6              ;
; 32:1               ; 2 bits    ; 42 LEs        ; 24 LEs               ; 18 LEs                 ; No         ; |control|LCD_Display:LCD_Display_sym|Mux4              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for raminout2:DATAmem|altsyncram:altsyncram_component|altsyncram_4c82:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for rominout2:INSTRmem|altsyncram:altsyncram_component|altsyncram_h922:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_Display:LCD_Display_sym ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; num_hex_digits ; 2     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: raminout2:DATAmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                     ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                     ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                     ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                            ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ./MIF/memtest.mif    ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_4c82      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rominout2:INSTRmem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                      ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; ./MIF/rominit.mif    ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_h922      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; raminout2:DATAmem|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 1024                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 32                                                 ;
;     -- NUMWORDS_B                         ; 1024                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
; Entity Instance                           ; rominout2:INSTRmem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 512                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                             ;
;     -- WIDTH_B                            ; 32                                                 ;
;     -- NUMWORDS_B                         ; 512                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Oct 28 17:16:41 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M1_Part1 -c BenGrooms_ECE473_Lab4
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file led/dec_7seg.vhd
    Info (12022): Found design unit 1: dec_7seg-a
    Info (12023): Found entity 1: dec_7seg
Info (12021): Found 2 design units, including 1 entities, in source file clock_lcd/de2_clock.vhd
    Info (12022): Found design unit 1: DE2_CLOCK-a
    Info (12023): Found entity 1: DE2_CLOCK
Info (12021): Found 1 design units, including 1 entities, in source file altfp_add_sub0_bb.v
    Info (12023): Found entity 1: altfp_add_sub0
Info (12021): Found 2 design units, including 1 entities, in source file clock_div/clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file clkcounter.v
    Info (12023): Found entity 1: CLKcounter
Info (12021): Found 2 design units, including 1 entities, in source file lcd_display.vhd
    Info (12022): Found design unit 1: LCD_Display-a
    Info (12023): Found entity 1: LCD_Display
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-a
    Info (12023): Found entity 1: debounce
Info (12021): Found 1 design units, including 1 entities, in source file control.bdf
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file hexdigit.v
    Info (12023): Found entity 1: hexdigit
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file register32.v
    Info (12023): Found entity 1: register32
Info (12021): Found 1 design units, including 1 entities, in source file register32_3in.v
    Info (12023): Found entity 1: register32_3in
Info (12021): Found 1 design units, including 1 entities, in source file regfileboard.v
    Info (12023): Found entity 1: regFileBoard
Warning (12019): Can't analyze file -- file altfp_add_sub0.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file lcddata_select.v
    Info (12023): Found entity 1: LCDdata_select
Info (12021): Found 1 design units, including 1 entities, in source file raminout2.v
    Info (12023): Found entity 1: raminout2
Info (12021): Found 1 design units, including 1 entities, in source file rominout2.v
    Info (12023): Found entity 1: rominout2
Info (12021): Found 1 design units, including 1 entities, in source file clkinstr.v
    Info (12023): Found entity 1: CLKinstr
Info (12021): Found 1 design units, including 1 entities, in source file id_ex.v
    Info (12023): Found entity 1: ID_EX
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem.v
    Info (12023): Found entity 1: EX_MEM
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb.v
    Info (12023): Found entity 1: MEM_WB
Info (12127): Elaborating entity "control" for the top level hierarchy
Warning (275083): Bus "rd0[4..0]" found using same base name as "rd", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "rd" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "rd[4..0]" to "rd4..0"
Warning (275080): Converted elements in bus name "rd0" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "rd0[4..0]" to "rd04..0"
Warning (275002): No superset bus at connection
Info (12128): Elaborating entity "LCD_Display" for hierarchy "LCD_Display:LCD_Display_sym"
Info (12128): Elaborating entity "LCDdata_select" for hierarchy "LCDdata_select:LCDdataselect0"
Warning (10240): Verilog HDL Always Construct warning at LCDdata_select.v(11): inferring latch(es) for variable "LCDdataHEX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at LCDdata_select.v(11): inferring latch(es) for variable "LCDdata", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "LCDdata[0]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[1]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[2]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[3]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[4]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[5]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[6]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[7]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[8]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[9]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[10]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[11]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[12]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[13]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[14]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[15]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[16]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[17]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[18]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[19]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[20]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[21]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[22]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[23]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[24]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[25]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[26]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[27]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[28]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[29]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[30]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdata[31]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdataHEX[0]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdataHEX[1]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdataHEX[2]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdataHEX[3]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdataHEX[4]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdataHEX[5]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdataHEX[6]" at LCDdata_select.v(21)
Info (10041): Inferred latch for "LCDdataHEX[7]" at LCDdata_select.v(21)
Info (12128): Elaborating entity "raminout2" for hierarchy "raminout2:DATAmem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "raminout2:DATAmem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "raminout2:DATAmem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "raminout2:DATAmem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./MIF/memtest.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4c82.tdf
    Info (12023): Found entity 1: altsyncram_4c82
Info (12128): Elaborating entity "altsyncram_4c82" for hierarchy "raminout2:DATAmem|altsyncram:altsyncram_component|altsyncram_4c82:auto_generated"
Info (12128): Elaborating entity "21mux" for hierarchy "21mux:clockmodeMux"
Info (12130): Elaborated megafunction instantiation "21mux:clockmodeMux"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:KEY1debounce"
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:clockdiv0"
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:inst9"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst8"
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:inst7"
Info (12128): Elaborating entity "regFileBoard" for hierarchy "regFileBoard:RegFile0"
Warning (10034): Output port "data_out_3" at regFileBoard.v(16) has no driver
Info (12128): Elaborating entity "CLKinstr" for hierarchy "CLKinstr:IF_ID0"
Info (12128): Elaborating entity "rominout2" for hierarchy "rominout2:INSTRmem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rominout2:INSTRmem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rominout2:INSTRmem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rominout2:INSTRmem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./MIF/rominit.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h922.tdf
    Info (12023): Found entity 1: altsyncram_h922
Info (12128): Elaborating entity "altsyncram_h922" for hierarchy "rominout2:INSTRmem|altsyncram:altsyncram_component|altsyncram_h922:auto_generated"
Warning (113028): 500 out of 512 addresses are uninitialized. The Quartus II software will initialize them to "0". There are 12 warnings found, and 10 warnings are reported.
    Warning (113027): Addresses ranging from 1 to 3 are not initialized
    Warning (113027): Addresses ranging from 5 to 7 are not initialized
    Warning (113027): Addresses ranging from 9 to 11 are not initialized
    Warning (113027): Addresses ranging from 13 to 15 are not initialized
    Warning (113027): Addresses ranging from 17 to 19 are not initialized
    Warning (113027): Addresses ranging from 21 to 23 are not initialized
    Warning (113027): Addresses ranging from 25 to 27 are not initialized
    Warning (113027): Addresses ranging from 29 to 31 are not initialized
    Warning (113027): Addresses ranging from 33 to 35 are not initialized
    Warning (113027): Addresses ranging from 37 to 43 are not initialized
Info (12128): Elaborating entity "CLKcounter" for hierarchy "CLKcounter:CLKcounter0"
Warning (10230): Verilog HDL assignment warning at CLKcounter.v(15): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CLKcounter.v(19): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "MEM_WB" for hierarchy "MEM_WB:inst10"
Info (12128): Elaborating entity "hexdigit" for hierarchy "hexdigit:HEX0convert"
Warning (10240): Verilog HDL Always Construct warning at hexdigit.v(7): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at hexdigit.v(9)
Info (10041): Inferred latch for "out[1]" at hexdigit.v(9)
Info (10041): Inferred latch for "out[2]" at hexdigit.v(9)
Info (10041): Inferred latch for "out[3]" at hexdigit.v(9)
Info (10041): Inferred latch for "out[4]" at hexdigit.v(9)
Info (10041): Inferred latch for "out[5]" at hexdigit.v(9)
Info (10041): Inferred latch for "out[6]" at hexdigit.v(9)
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer 21mux:clockmodeMux|5~synth
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_Display_sym|DATA_BUS[7]" to the node "LCD_DATA[7]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_Display_sym|DATA_BUS[6]" to the node "LCD_DATA[6]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_Display_sym|DATA_BUS[5]" to the node "LCD_DATA[5]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_Display_sym|DATA_BUS[4]" to the node "LCD_DATA[4]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_Display_sym|DATA_BUS[3]" to the node "LCD_DATA[3]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_Display_sym|DATA_BUS[2]" to the node "LCD_DATA[2]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_Display_sym|DATA_BUS[1]" to the node "LCD_DATA[1]" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "LCD_Display:LCD_Display_sym|DATA_BUS[0]" to the node "LCD_DATA[0]" into a wire
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdataHEX[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdataHEX[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdataHEX[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdataHEX[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdataHEX[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13012): Latch LCDdata_select:LCDdataselect0|LCDdata[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[16]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
Info (144001): Generated suppressed messages file D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/output_files/BenGrooms_ECE473_Lab4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3866 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 69 output pins
    Info (21061): Implemented 3712 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 118 warnings
    Info: Peak virtual memory: 532 megabytes
    Info: Processing ended: Tue Oct 28 17:16:50 2014
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/School/College/Fall 2014/ECE 473/Final Project/Github/project/M1/Part 1/output_files/BenGrooms_ECE473_Lab4.map.smsg.


