C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/axis_clock_converter_v1_1_21
C:/Aldec/Active-HDL-Student-Edition/bin/vlog  +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -work axis_clock_converter_v1_1_21 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/axis_clock_converter_v1_1_21/.cxl.verilog.axis_clock_converter_v1_1_21.axis_clock_converter_v1_1_21.nt64.cmf
