<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: gpu-compute/vector_register_file.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9b9f65a371eef0a626f054199a6c3b57.html">gpu-compute</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">vector_register_file.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="vector__register__file_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2015-2017 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * For use for simulation and test purposes only</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * software without specific prior written permission.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * Authors: John Kalamatianos,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *          Mark Wyse</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#ifndef __VECTOR_REGISTER_FILE_HH__</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define __VECTOR_REGISTER_FILE_HH__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;list&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="statistics_8hh.html">base/statistics.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;debug/GPUVRF.hh&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="vector__register__state_8hh.html">gpu-compute/vector_register_state.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim__object_8hh.html">sim/sim_object.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">class </span><a class="code" href="classComputeUnit.html">ComputeUnit</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">class </span><a class="code" href="classShader.html">Shader</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keyword">class </span><a class="code" href="classSimplePoolManager.html">SimplePoolManager</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">class </span><a class="code" href="classWavefront.html">Wavefront</a>;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">struct </span>VectorRegisterFileParams;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464f">   56</a></span>&#160;<span class="keyword">enum class</span> <a class="code" href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464f">VrfAccessType</a> : uint8_t</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <a class="code" href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464fa3466fab4975481651940ed328aa990e4">READ</a> = 0x01,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464fad4b9e47f65b6e79b010582f15785867e">WRITE</a> = 0x02,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464faf9ef00c52e19b813f9fc40fdb9b0ba93">RD_WR</a> = <a class="code" href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464fa3466fab4975481651940ed328aa990e4">READ</a> | <a class="code" href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464fad4b9e47f65b6e79b010582f15785867e">WRITE</a></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;};</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// Vector Register File</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html">   64</a></span>&#160;<span class="keyword">class </span><a class="code" href="classVectorRegisterFile.html">VectorRegisterFile</a> : <span class="keyword">public</span> <a class="code" href="classSimObject.html">SimObject</a></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    <a class="code" href="classVectorRegisterFile.html">VectorRegisterFile</a>(<span class="keyword">const</span> VectorRegisterFileParams *<a class="code" href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">p</a>);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordtype">void</span> setParent(<a class="code" href="classComputeUnit.html">ComputeUnit</a> *_computeUnit);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="comment">// Read a register</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    T</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#a7aab9530a6efc6f4dde40f7c70269aad">   74</a></span>&#160;    <a class="code" href="classVectorRegisterFile.html#a7aab9530a6efc6f4dde40f7c70269aad">read</a>(<span class="keywordtype">int</span> regIdx, <span class="keywordtype">int</span> threadId=0)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        T p0 = vgprState-&gt;read&lt;T&gt;(regIdx, threadId);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUVRF, <span class="stringliteral">&quot;reading vreg[%d][%d] = %u\n&quot;</span>, regIdx, threadId, (uint64_t)p0);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        <span class="keywordflow">return</span> p0;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    }</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">// Write a register</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> T&gt;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#ae9bcd28d1a1e13ad956fed1d2f0f1883">   85</a></span>&#160;    <a class="code" href="classVectorRegisterFile.html#ae9bcd28d1a1e13ad956fed1d2f0f1883">write</a>(<span class="keywordtype">int</span> regIdx, T value, <span class="keywordtype">int</span> threadId=0)</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    {</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUVRF, <span class="stringliteral">&quot;writing vreg[%d][%d] = %u\n&quot;</span>, regIdx, threadId, (uint64_t)value);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        vgprState-&gt;write&lt;T&gt;(regIdx, value, threadId);</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    }</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    uint8_t regBusy(<span class="keywordtype">int</span> idx, uint32_t operandSize) <span class="keyword">const</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    uint8_t regNxtBusy(<span class="keywordtype">int</span> idx, uint32_t operandSize) <span class="keyword">const</span>;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#a9ce0f3448ff47f6ac0d5ae3572a7f5f3">   94</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classVectorRegisterFile.html#a9ce0f3448ff47f6ac0d5ae3572a7f5f3">numRegs</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> numRegsPerSimd; }</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordtype">void</span> markReg(<span class="keywordtype">int</span> regIdx, uint32_t operandSize, uint8_t value);</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordtype">void</span> preMarkReg(<span class="keywordtype">int</span> regIdx, uint32_t operandSize, uint8_t value);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> exec(<a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> ii, <a class="code" href="classWavefront.html">Wavefront</a> *<a class="code" href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">w</a>);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">int</span> exec(uint64_t dynamic_id, <a class="code" href="classWavefront.html">Wavefront</a> *w,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                     <a class="code" href="classstd_1_1vector.html">std::vector&lt;uint32_t&gt;</a> &amp;regVec, uint32_t operandSize,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                     uint64_t timestamp);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordtype">bool</span> operandsReady(<a class="code" href="classWavefront.html">Wavefront</a> *w, <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> ii) <span class="keyword">const</span>;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#a1d5b2980edd1a77e897b97afcd3b7710">  106</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classVectorRegisterFile.html#a1d5b2980edd1a77e897b97afcd3b7710">updateEvents</a>() { }</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> updateResources(<a class="code" href="classWavefront.html">Wavefront</a> *w, <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> ii);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#a5d7f8a593ffe0ab1dfa6726f9bed7556">  110</a></span>&#160;    <a class="code" href="classVectorRegisterFile.html#a5d7f8a593ffe0ab1dfa6726f9bed7556">isReadConflict</a>(<span class="keywordtype">int</span> memWfId, <span class="keywordtype">int</span> exeWfId)<span class="keyword"> const</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    }</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#a0ed734ed6b4280964ebf62e19013a491">  116</a></span>&#160;    <a class="code" href="classVectorRegisterFile.html#a0ed734ed6b4280964ebf62e19013a491">isWriteConflict</a>(<span class="keywordtype">int</span> memWfId, <span class="keywordtype">int</span> exeWfId)<span class="keyword"> const</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> vrfOperandAccessReady(uint64_t dynamic_id, <a class="code" href="classWavefront.html">Wavefront</a> *w,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                       <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> ii,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                       <a class="code" href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464f">VrfAccessType</a> accessType);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">bool</span> vrfOperandAccessReady(<a class="code" href="classWavefront.html">Wavefront</a> *w, <a class="code" href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a> ii,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                       <a class="code" href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464f">VrfAccessType</a> accessType);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#a912060ddad56ae142ca8a83c7b913041">  128</a></span>&#160;    <a class="code" href="classSimplePoolManager.html">SimplePoolManager</a> *<a class="code" href="classVectorRegisterFile.html#a912060ddad56ae142ca8a83c7b913041">manager</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#accbccba60337fff590c9c11068293c17">  131</a></span>&#160;    <a class="code" href="classComputeUnit.html">ComputeUnit</a>* <a class="code" href="classVectorRegisterFile.html#accbccba60337fff590c9c11068293c17">computeUnit</a>;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#a1450683985403ec4c53e0b6f207050f5">  132</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classVectorRegisterFile.html#a1450683985403ec4c53e0b6f207050f5">simdId</a>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="comment">// flag indicating if a register is busy</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#a664a9f4f312693493129e3a6b66709b5">  135</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;uint8_t&gt;</a> <a class="code" href="classVectorRegisterFile.html#a664a9f4f312693493129e3a6b66709b5">busy</a>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">// flag indicating if a register will be busy (by instructions</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="comment">// in the SIMD pipeline)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#a0e01661c60e013f9d7af553294feb6d6">  138</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;uint8_t&gt;</a> <a class="code" href="classVectorRegisterFile.html#a0e01661c60e013f9d7af553294feb6d6">nxtBusy</a>;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="comment">// numer of registers (bank size) per simd unit (bank)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#a2cefb8484c2200a83f5ac67036ed704c">  141</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classVectorRegisterFile.html#a2cefb8484c2200a83f5ac67036ed704c">numRegsPerSimd</a>;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="comment">// vector register state</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classVectorRegisterFile.html#a6ea87e31a23cc2e88db3b07dee4cdf7a">  144</a></span>&#160;    <a class="code" href="classVecRegisterState.html">VecRegisterState</a> *<a class="code" href="classVectorRegisterFile.html#a6ea87e31a23cc2e88db3b07dee4cdf7a">vgprState</a>;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;};</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#endif // __VECTOR_REGISTER_FILE_HH__</span></div><div class="ttc" id="classWavefront_html"><div class="ttname"><a href="classWavefront.html">Wavefront</a></div><div class="ttdef"><b>Definition:</b> <a href="wavefront_8hh_source.html#l00147">wavefront.hh:147</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html"><div class="ttname"><a href="classVectorRegisterFile.html">VectorRegisterFile</a></div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00064">vector_register_file.hh:64</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_a0e01661c60e013f9d7af553294feb6d6"><div class="ttname"><a href="classVectorRegisterFile.html#a0e01661c60e013f9d7af553294feb6d6">VectorRegisterFile::nxtBusy</a></div><div class="ttdeci">std::vector&lt; uint8_t &gt; nxtBusy</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00138">vector_register_file.hh:138</a></div></div>
<div class="ttc" id="classSimplePoolManager_html"><div class="ttname"><a href="classSimplePoolManager.html">SimplePoolManager</a></div><div class="ttdef"><b>Definition:</b> <a href="simple__pool__manager_8hh_source.html#l00046">simple_pool_manager.hh:46</a></div></div>
<div class="ttc" id="classVecRegisterState_html"><div class="ttname"><a href="classVecRegisterState.html">VecRegisterState</a></div><div class="ttdef"><b>Definition:</b> <a href="vector__register__state_8hh_source.html#l00050">vector_register_state.hh:50</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_a1d5b2980edd1a77e897b97afcd3b7710"><div class="ttname"><a href="classVectorRegisterFile.html#a1d5b2980edd1a77e897b97afcd3b7710">VectorRegisterFile::updateEvents</a></div><div class="ttdeci">virtual void updateEvents()</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00106">vector_register_file.hh:106</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_accbccba60337fff590c9c11068293c17"><div class="ttname"><a href="classVectorRegisterFile.html#accbccba60337fff590c9c11068293c17">VectorRegisterFile::computeUnit</a></div><div class="ttdeci">ComputeUnit * computeUnit</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00131">vector_register_file.hh:131</a></div></div>
<div class="ttc" id="classShader_html"><div class="ttname"><a href="classShader.html">Shader</a></div><div class="ttdef"><b>Definition:</b> <a href="shader_8hh_source.html#l00076">shader.hh:76</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_a0ed734ed6b4280964ebf62e19013a491"><div class="ttname"><a href="classVectorRegisterFile.html#a0ed734ed6b4280964ebf62e19013a491">VectorRegisterFile::isWriteConflict</a></div><div class="ttdeci">virtual bool isWriteConflict(int memWfId, int exeWfId) const</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00116">vector_register_file.hh:116</a></div></div>
<div class="ttc" id="vector__register__file_8hh_html_aae0af69f8fca50f80a0f02f9beae464fad4b9e47f65b6e79b010582f15785867e"><div class="ttname"><a href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464fad4b9e47f65b6e79b010582f15785867e">VrfAccessType::WRITE</a></div></div>
<div class="ttc" id="statistics_8hh_html"><div class="ttname"><a href="statistics_8hh.html">statistics.hh</a></div><div class="ttdoc">Declaration of Statistics objects. </div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; uint32_t &gt;</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="vector__register__file_8hh_html_aae0af69f8fca50f80a0f02f9beae464fa3466fab4975481651940ed328aa990e4"><div class="ttname"><a href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464fa3466fab4975481651940ed328aa990e4">VrfAccessType::READ</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_ae9bcd28d1a1e13ad956fed1d2f0f1883"><div class="ttname"><a href="classVectorRegisterFile.html#ae9bcd28d1a1e13ad956fed1d2f0f1883">VectorRegisterFile::write</a></div><div class="ttdeci">void write(int regIdx, T value, int threadId=0)</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00085">vector_register_file.hh:85</a></div></div>
<div class="ttc" id="gpu-compute_2misc_8hh_html_a7c06c25b74cbcf224d5866c50cf39da1"><div class="ttname"><a href="gpu-compute_2misc_8hh.html#a7c06c25b74cbcf224d5866c50cf39da1">GPUDynInstPtr</a></div><div class="ttdeci">std::shared_ptr&lt; GPUDynInst &gt; GPUDynInstPtr</div><div class="ttdef"><b>Definition:</b> <a href="gpu-compute_2misc_8hh_source.html#l00048">misc.hh:48</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_a6ea87e31a23cc2e88db3b07dee4cdf7a"><div class="ttname"><a href="classVectorRegisterFile.html#a6ea87e31a23cc2e88db3b07dee4cdf7a">VectorRegisterFile::vgprState</a></div><div class="ttdeci">VecRegisterState * vgprState</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00144">vector_register_file.hh:144</a></div></div>
<div class="ttc" id="vector__register__file_8hh_html_aae0af69f8fca50f80a0f02f9beae464f"><div class="ttname"><a href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464f">VrfAccessType</a></div><div class="ttdeci">VrfAccessType</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00056">vector_register_file.hh:56</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_a7aab9530a6efc6f4dde40f7c70269aad"><div class="ttname"><a href="classVectorRegisterFile.html#a7aab9530a6efc6f4dde40f7c70269aad">VectorRegisterFile::read</a></div><div class="ttdeci">T read(int regIdx, int threadId=0)</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00074">vector_register_file.hh:74</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_abbf89a8639f14e61b3b9a72ea14a06a8"><div class="ttname"><a href="namespaceMipsISA.html#abbf89a8639f14e61b3b9a72ea14a06a8">MipsISA::w</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; w</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00280">pra_constants.hh:280</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="classComputeUnit_html"><div class="ttname"><a href="classComputeUnit.html">ComputeUnit</a></div><div class="ttdef"><b>Definition:</b> <a href="compute__unit_8hh_source.html#l00094">compute_unit.hh:94</a></div></div>
<div class="ttc" id="vector__register__file_8hh_html_aae0af69f8fca50f80a0f02f9beae464faf9ef00c52e19b813f9fc40fdb9b0ba93"><div class="ttname"><a href="vector__register__file_8hh.html#aae0af69f8fca50f80a0f02f9beae464faf9ef00c52e19b813f9fc40fdb9b0ba93">VrfAccessType::RD_WR</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_a912060ddad56ae142ca8a83c7b913041"><div class="ttname"><a href="classVectorRegisterFile.html#a912060ddad56ae142ca8a83c7b913041">VectorRegisterFile::manager</a></div><div class="ttdeci">SimplePoolManager * manager</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00128">vector_register_file.hh:128</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_a9ce0f3448ff47f6ac0d5ae3572a7f5f3"><div class="ttname"><a href="classVectorRegisterFile.html#a9ce0f3448ff47f6ac0d5ae3572a7f5f3">VectorRegisterFile::numRegs</a></div><div class="ttdeci">int numRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00094">vector_register_file.hh:94</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_a2cefb8484c2200a83f5ac67036ed704c"><div class="ttname"><a href="classVectorRegisterFile.html#a2cefb8484c2200a83f5ac67036ed704c">VectorRegisterFile::numRegsPerSimd</a></div><div class="ttdeci">int numRegsPerSimd</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00141">vector_register_file.hh:141</a></div></div>
<div class="ttc" id="sim__object_8hh_html"><div class="ttname"><a href="sim__object_8hh.html">sim_object.hh</a></div></div>
<div class="ttc" id="vector__register__state_8hh_html"><div class="ttname"><a href="vector__register__state_8hh.html">vector_register_state.hh</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_a664a9f4f312693493129e3a6b66709b5"><div class="ttname"><a href="classVectorRegisterFile.html#a664a9f4f312693493129e3a6b66709b5">VectorRegisterFile::busy</a></div><div class="ttdeci">std::vector&lt; uint8_t &gt; busy</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00135">vector_register_file.hh:135</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ae12ae9e12fab22594609e2fefce7f7c2"><div class="ttname"><a href="namespaceMipsISA.html#ae12ae9e12fab22594609e2fefce7f7c2">MipsISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00325">pra_constants.hh:325</a></div></div>
<div class="ttc" id="classSimObject_html"><div class="ttname"><a href="classSimObject.html">SimObject</a></div><div class="ttdoc">Abstract superclass for simulation objects. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00096">sim_object.hh:96</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_a5d7f8a593ffe0ab1dfa6726f9bed7556"><div class="ttname"><a href="classVectorRegisterFile.html#a5d7f8a593ffe0ab1dfa6726f9bed7556">VectorRegisterFile::isReadConflict</a></div><div class="ttdeci">virtual bool isReadConflict(int memWfId, int exeWfId) const</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00110">vector_register_file.hh:110</a></div></div>
<div class="ttc" id="classVectorRegisterFile_html_a1450683985403ec4c53e0b6f207050f5"><div class="ttname"><a href="classVectorRegisterFile.html#a1450683985403ec4c53e0b6f207050f5">VectorRegisterFile::simdId</a></div><div class="ttdeci">int simdId</div><div class="ttdef"><b>Definition:</b> <a href="vector__register__file_8hh_source.html#l00132">vector_register_file.hh:132</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:09 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
