# UVM Testbench for SIPO Register

## Overview

This repository contains a **Universal Verification Methodology (UVM)** testbench for verifying a **Serial-In Parallel-Out (SIPO) Register** implemented in SystemVerilog.

The environment is built to run seamlessly on **Xilinx Vivado 2025.x** using:

* `xvlog` â€” compiler
* `xelab` â€” elaborator
* `xsim` â€” simulator

The project includes a modular UVM environment with reusable components, sequences, tests, and a clean build flow using a Makefile.

---

## Features

* **Complete UVM Verification Environment**

  * Driver, Monitor, Agent, Sequencer, Scoreboard, Environment
* **SIPO Register RTL**

  * Simple and synthesizable RTL implementation
* **Parameterized UVM Sequences & Tests**
* **Vivado-Compatible Simulation Flow**

  * Uses `xvlog â†’ xelab â†’ xsim`
  * UVM library linking with `-L uvm`
* **Makefile Automation**

  * Clean, compile, elaborate, simulate
* **Debug & Waveform Ready**

  * Can extend to GUI runs with `xsim --gui`

---

## ğŸ“‚ Directory Structure

```
.
â”œâ”€â”€ docs/                 # Documentation and specs
â”‚   â””â”€â”€ rtl_spec.md
â”œâ”€â”€ filelist.f            # All RTL + TB files for compilation
â”œâ”€â”€ LICENSE               # Project license
â”œâ”€â”€ Makefile              # Build + simulation automation
â”œâ”€â”€ README.md             # Project overview (this file)
â””â”€â”€ src/
    â”œâ”€â”€ rtl/              # RTL design
    â”‚   â””â”€â”€ sipo_reg.sv
    â””â”€â”€ sim/              # UVM testbench
        â”œâ”€â”€ components/   # Driver, monitor, agent, env, scoreboard, sequencer
        â”œâ”€â”€ interfaces/   # ctrl_intf.sv / data_intf.sv
        â”œâ”€â”€ objects/      # seq_item, rsp_item, sequences
        â”œâ”€â”€ tests/        # base_test, test_1
        â””â”€â”€ tb_top.sv     # Top-level SystemVerilog testbench
```

---

## Requirements

To build and run simulations:

* **Xilinx Vivado 2020.2+** (tested on Vivado 2025)
* **GNU Make**
* A Unix-like shell (Linux/macOS/WSL recommended)

---

## ğŸš€ Getting Started

### 1ï¸âƒ£ Clone the Repository

```bash
git clone https://github.com/yourusername/uvm-tb-sipo-reg.git
cd uvm-tb-sipo-reg
```

---

## â–¶ï¸ Running Simulation

This project provides a Makefile for a clean Vivado workflow.

### **Recommended: Full Build Flow**

```bash
make all
```

This performs:

1. `clean` â€“ remove stale caches (`build/`, `xsim.dir/`, logs)
2. `compile` â€“ run `xvlog` using `filelist.f`
3. `elab` â€“ elaborate the testbench in Vivado UVM mode
4. `sim` â€“ run `xsim` in non-GUI mode

---

### ğŸ§© Individual Steps

**Compile RTL + TB:**

```bash
make compile
```

**Elaborate:**

```bash
make elab
```

**Simulate (console):**

```bash
make sim
```

---

## UVM Testbench Structure

The verification environment follows a standard UVM hierarchy:

### Components

| Component       | Description                                   |
| --------------- | --------------------------------------------- |
| **Driver**      | Converts sequence items to pin-level activity |
| **Monitor**     | Observes DUT outputs and gathers transactions |
| **Sequencer**   | Controls stimulus ordering                    |
| **Agent**       | Bundles driver, monitor, sequencer            |
| **Scoreboard**  | Checks correctness of DUT output              |
| **Environment** | Instantiates and connects all components      |

### Objects

* `seq_item.sv` â€“ transaction class
* `rsp_item.sv` â€“ response object
* `seq.sv` â€“ UVM sequence

### Tests

* `base_test.sv` â€“ UVM test configuration
* `test_1.sv` â€“ Example test sequence

---

## ğŸ“ Documentation

Detailed documentation is available under:

```
docs/rtl_spec.md
```

This includes RTL behavior and verification approach.

---

## ğŸ› ï¸ Contributing

Contributions are welcome!
Feel free to:

* open issues
* submit pull requests
* propose new test cases or features

Make sure that:

* code is well formatted
* tests pass
* documentation is updated accordingly

---

## ğŸ“„ License

This project is licensed under the **MIT License**.
See the `LICENSE` file for details.

---

## ğŸ“¬ Contact

**Md. Jannatul Nayem**
ğŸ“§ Email: *[nayemalimran106@gmail.com](mailto:nayemalimran106@gmail.com)*
ğŸ™ GitHub: [mdjannatulnayem](https://github.com/mdjannatulnayem)
