# RELU_DECODER_TEST

## TEST_0 (reset)

### TEST_0, step = -1

ADDR_SRC_VEC : [-1, -1, -1, -1, -1, -1, -1, -1]
ADDR_DST_VEC : [-1, -1, -1, -1, -1, -1, -1, -1]
ISVALID_SRC_VEC : [0, 0, 0, 0, 0, 0, 0, 0]
STATUS_REG : [0]

## TEST_1 (run)

### TEST_1, step = 0

ADDR_SRC_VEC : [0, 1, 2, 3, 4, 5, 6, 7]
ADDR_DST_VEC : [0, 1, 2, 3, 4, 5, 6, 7]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 1

ADDR_SRC_VEC : [8, 9, 10, 11, 12, 13, 14, 15]
ADDR_DST_VEC : [8, 9, 10, 11, 12, 13, 14, 15]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 2

ADDR_SRC_VEC : [16, 17, 18, 19, 20, 21, 22, 23]
ADDR_DST_VEC : [16, 17, 18, 19, 20, 21, 22, 23]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 3

ADDR_SRC_VEC : [24, 25, 26, 27, 28, 29, 30, 31]
ADDR_DST_VEC : [24, 25, 26, 27, 28, 29, 30, 31]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 4

ADDR_SRC_VEC : [32, 33, 34, 35, 36, 37, 38, 39]
ADDR_DST_VEC : [32, 33, 34, 35, 36, 37, 38, 39]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 5

ADDR_SRC_VEC : [40, 41, 42, 43, 44, 45, 46, 47]
ADDR_DST_VEC : [40, 41, 42, 43, 44, 45, 46, 47]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 6

ADDR_SRC_VEC : [48, 49, 50, 51, 52, 53, 54, 55]
ADDR_DST_VEC : [48, 49, 50, 51, 52, 53, 54, 55]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 7

ADDR_SRC_VEC : [56, 57, 58, 59, 60, 61, 62, 63]
ADDR_DST_VEC : [56, 57, 58, 59, 60, 61, 62, 63]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 8

ADDR_SRC_VEC : [64, 65, 66, 67, 68, 69, 70, 71]
ADDR_DST_VEC : [64, 65, 66, 67, 68, 69, 70, 71]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 9

ADDR_SRC_VEC : [72, 73, 74, 75, 76, 77, 78, 79]
ADDR_DST_VEC : [72, 73, 74, 75, 76, 77, 78, 79]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 10

ADDR_SRC_VEC : [80, 81, 82, 83, 84, 85, 86, 87]
ADDR_DST_VEC : [80, 81, 82, 83, 84, 85, 86, 87]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 11

ADDR_SRC_VEC : [88, 89, 90, 91, 92, 93, 94, 95]
ADDR_DST_VEC : [88, 89, 90, 91, 92, 93, 94, 95]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 12

ADDR_SRC_VEC : [96, 97, 98, 99, 100, 101, 102, 103]
ADDR_DST_VEC : [96, 97, 98, 99, 100, 101, 102, 103]
ISVALID_SRC_VEC : [5, 5, 5, 5, 5, 5, 5, 5]
STATUS_REG : [0]

### TEST_1, step = 13

ADDR_SRC_VEC : [104, -1, -1, -1, -1, -1, -1, -1]
ADDR_DST_VEC : [104, -1, -1, -1, -1, -1, -1, -1]
ISVALID_SRC_VEC : [5, 0, 0, 0, 0, 0, 0, 0]
STATUS_REG : [0]

### TEST_1, step = 14

ADDR_SRC_VEC : [-1, -1, -1, -1, -1, -1, -1, -1]
ADDR_DST_VEC : [-1, -1, -1, -1, -1, -1, -1, -1]
ISVALID_SRC_VEC : [0, 0, 0, 0, 0, 0, 0, 0]
STATUS_REG : [0]

