vendor_name = ModelSim
source_file = 1, C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab4/Part1/part1.v
source_file = 1, C:/Users/cdeme/Desktop/fakeFPGA/u_of_t_scripts/compile_sim.tcl
source_file = 1, C:/Users/cdeme/Desktop/UofT/Second Year/Fall/ECE241/Lab4/Part1/db/part1.cbx.xml
design_name = part1
instance = comp, \q~output , q~output, part1, 1
instance = comp, \d~input , d~input, part1, 1
instance = comp, \clk~input , clk~input, part1, 1
