// Seed: 479759189
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    tri1 id_4;
  endgenerate
  assign id_1 = id_2;
  tri1 id_5;
  assign id_1 = 1;
  assign id_4 = 1;
  assign id_2 = id_2;
  always #1 if (-1);
  wire id_6 = id_6;
  assign id_2 = -1'b0;
  id_7(
      id_5, 1, -1 ? -1'b0 > -1 : -1
  );
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri id_4,
    output tri1 id_5,
    input wor id_6,
    input uwire id_7,
    id_21,
    output supply1 id_8,
    input tri1 id_9,
    input wor id_10,
    output wire id_11,
    input tri id_12,
    input wand id_13,
    input wire id_14,
    input supply1 id_15,
    output tri1 id_16,
    input tri0 id_17,
    input tri id_18,
    output wand id_19
);
  always #1 id_11 = -1 ^ 1;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21
  );
  assign modCall_1.type_9 = 0;
endmodule
