<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ninjaata32reg.h source code [netbsd/sys/dev/ic/ninjaata32reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="njata32_sgtable "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/ninjaata32reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='ninjaata32reg.h.html'>ninjaata32reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: ninjaata32reg.h,v 1.4 2011/02/21 02:32:00 itohy Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2006 ITOH Yasufumi.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHORS AND CONTRIBUTORS ``AS IS''</i></td></tr>
<tr><th id="17">17</th><td><i> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</i></td></tr>
<tr><th id="18">18</th><td><i> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="19">19</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHORS OR CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="21">21</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="22">22</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="23">23</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="24">24</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="25">25</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="26">26</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#<span data-ppcond="29">ifndef</span> <span class="macro" data-ref="_M/_NJATA32REG_H_">_NJATA32REG_H_</span></u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/_NJATA32REG_H_" data-ref="_M/_NJATA32REG_H_">_NJATA32REG_H_</dfn></u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * Workbit NinjaATA (32bit versions), IDE Controller with Busmastering PIO:</i></td></tr>
<tr><th id="34">34</th><td><i> *	NinjaATA-32Bi	PCMCIA/CardBus dual mode device ("DuoATA")</i></td></tr>
<tr><th id="35">35</th><td><i> *			(CardBus mode only)</i></td></tr>
<tr><th id="36">36</th><td><i> *	NPATA-32	CardBus device</i></td></tr>
<tr><th id="37">37</th><td><i> */</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><i>/*</i></td></tr>
<tr><th id="40">40</th><td><i> * CAVEAT</i></td></tr>
<tr><th id="41">41</th><td><i> * The names and the functions of the registers are probably incorrect</i></td></tr>
<tr><th id="42">42</th><td><i> * since no programming information is available in the public.</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REGSIZE" data-ref="_M/NJATA32_REGSIZE">NJATA32_REGSIZE</dfn>		32	/* size of register set */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/NJATA32_MEMOFFSET_REG" data-ref="_M/NJATA32_MEMOFFSET_REG">NJATA32_MEMOFFSET_REG</dfn>	0x860	/* offset of memory mapped register */</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_IRQ_STAT" data-ref="_M/NJATA32_REG_IRQ_STAT">NJATA32_REG_IRQ_STAT</dfn>		0x00	/* len=1 RO */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_IRQ_SELECT" data-ref="_M/NJATA32_REG_IRQ_SELECT">NJATA32_REG_IRQ_SELECT</dfn>		0x01	/* len=1 WO */</u></td></tr>
<tr><th id="50">50</th><td><u># define <dfn class="macro" id="_M/NJATA32_IRQ_XFER" data-ref="_M/NJATA32_IRQ_XFER">NJATA32_IRQ_XFER</dfn>		0x01</u></td></tr>
<tr><th id="51">51</th><td><u># define <dfn class="macro" id="_M/NJATA32_IRQ_DEV" data-ref="_M/NJATA32_IRQ_DEV">NJATA32_IRQ_DEV</dfn>		0x04</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_IOBM" data-ref="_M/NJATA32_REG_IOBM">NJATA32_REG_IOBM</dfn>		0x02	/* len=1 WO */</u></td></tr>
<tr><th id="54">54</th><td><u># define <dfn class="macro" id="_M/NJATA32_IOBM_01" data-ref="_M/NJATA32_IOBM_01">NJATA32_IOBM_01</dfn>		0x01</u></td></tr>
<tr><th id="55">55</th><td><u># define <dfn class="macro" id="_M/NJATA32_IOBM_02" data-ref="_M/NJATA32_IOBM_02">NJATA32_IOBM_02</dfn>		0x02</u></td></tr>
<tr><th id="56">56</th><td><u># define <dfn class="macro" id="_M/NJATA32_IOBM_MMENBL" data-ref="_M/NJATA32_IOBM_MMENBL">NJATA32_IOBM_MMENBL</dfn>		0x08</u></td></tr>
<tr><th id="57">57</th><td><u># define <dfn class="macro" id="_M/NJATA32_IOBM_BURST" data-ref="_M/NJATA32_IOBM_BURST">NJATA32_IOBM_BURST</dfn>		0x10</u></td></tr>
<tr><th id="58">58</th><td><u># define <dfn class="macro" id="_M/NJATA32_IOBM_NO_BMSTART0" data-ref="_M/NJATA32_IOBM_NO_BMSTART0">NJATA32_IOBM_NO_BMSTART0</dfn>	0x20</u></td></tr>
<tr><th id="59">59</th><td><u># define <dfn class="macro" id="_M/NJATA32_IOBM_80" data-ref="_M/NJATA32_IOBM_80">NJATA32_IOBM_80</dfn>		0x80</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><u># define <dfn class="macro" id="_M/NJATA32_IOBM_DEFAULT" data-ref="_M/NJATA32_IOBM_DEFAULT">NJATA32_IOBM_DEFAULT</dfn>		(NJATA32_IOBM_01 | NJATA32_IOBM_02 | \</u></td></tr>
<tr><th id="62">62</th><td><u>	NJATA32_IOBM_BURST | NJATA32_IOBM_NO_BMSTART0 | NJATA32_IOBM_80)</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_AS" data-ref="_M/NJATA32_REG_AS">NJATA32_REG_AS</dfn>			0x04	/* len=1 WO */</u></td></tr>
<tr><th id="65">65</th><td><u># define <dfn class="macro" id="_M/NJATA32_AS_START" data-ref="_M/NJATA32_AS_START">NJATA32_AS_START</dfn>		0x01	/* 0: PIO BM, 1: DMA BM */</u></td></tr>
<tr><th id="66">66</th><td><u># define <dfn class="macro" id="_M/NJATA32_AS_WAIT0" data-ref="_M/NJATA32_AS_WAIT0">NJATA32_AS_WAIT0</dfn>		0x00</u></td></tr>
<tr><th id="67">67</th><td><u># define <dfn class="macro" id="_M/NJATA32_AS_WAIT1" data-ref="_M/NJATA32_AS_WAIT1">NJATA32_AS_WAIT1</dfn>		0x04</u></td></tr>
<tr><th id="68">68</th><td><u># define <dfn class="macro" id="_M/NJATA32_AS_WAIT2" data-ref="_M/NJATA32_AS_WAIT2">NJATA32_AS_WAIT2</dfn>		0x08</u></td></tr>
<tr><th id="69">69</th><td><u># define <dfn class="macro" id="_M/NJATA32_AS_WAIT3" data-ref="_M/NJATA32_AS_WAIT3">NJATA32_AS_WAIT3</dfn>		0x0c</u></td></tr>
<tr><th id="70">70</th><td><u># define <dfn class="macro" id="_M/NJATA32_AS_BUS_RESET" data-ref="_M/NJATA32_AS_BUS_RESET">NJATA32_AS_BUS_RESET</dfn>		0x80</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_DMAADDR" data-ref="_M/NJATA32_REG_DMAADDR">NJATA32_REG_DMAADDR</dfn>		0x08	/* len=4 R/W */</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_DMALENGTH" data-ref="_M/NJATA32_REG_DMALENGTH">NJATA32_REG_DMALENGTH</dfn>		0x0c	/* len=4 R/W */</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/*</i></td></tr>
<tr><th id="76">76</th><td><i> * WDC registers</i></td></tr>
<tr><th id="77">77</th><td><i> */</i></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/NJATA32_OFFSET_WDCREGS" data-ref="_M/NJATA32_OFFSET_WDCREGS">NJATA32_OFFSET_WDCREGS</dfn>		0x10</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_DATA" data-ref="_M/NJATA32_REG_WD_DATA">NJATA32_REG_WD_DATA</dfn>		0x10	/* len=1/2/4 R/W */</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_ERROR" data-ref="_M/NJATA32_REG_WD_ERROR">NJATA32_REG_WD_ERROR</dfn>		0x11	/* len=1 RO */</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_FEATURES" data-ref="_M/NJATA32_REG_WD_FEATURES">NJATA32_REG_WD_FEATURES</dfn>		0x11	/* len=1 WO */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_SECCNT" data-ref="_M/NJATA32_REG_WD_SECCNT">NJATA32_REG_WD_SECCNT</dfn>		0x12	/* len=1 R/W */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_IREASON" data-ref="_M/NJATA32_REG_WD_IREASON">NJATA32_REG_WD_IREASON</dfn>		0x12	/* len=1 R/W (ATAPI) */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_SECTOR" data-ref="_M/NJATA32_REG_WD_SECTOR">NJATA32_REG_WD_SECTOR</dfn>		0x13	/* len=1 R/W */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_LBA_LO" data-ref="_M/NJATA32_REG_WD_LBA_LO">NJATA32_REG_WD_LBA_LO</dfn>		0x13	/* len=1 R/W */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_CYL_LO" data-ref="_M/NJATA32_REG_WD_CYL_LO">NJATA32_REG_WD_CYL_LO</dfn>		0x14	/* len=1 R/W */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_LBA_MI" data-ref="_M/NJATA32_REG_WD_LBA_MI">NJATA32_REG_WD_LBA_MI</dfn>		0x14	/* len=1 R/W */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_CYL_HI" data-ref="_M/NJATA32_REG_WD_CYL_HI">NJATA32_REG_WD_CYL_HI</dfn>		0x15	/* len=1 R/W */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_LBA_HI" data-ref="_M/NJATA32_REG_WD_LBA_HI">NJATA32_REG_WD_LBA_HI</dfn>		0x15	/* len=1 R/W */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_SDH" data-ref="_M/NJATA32_REG_WD_SDH">NJATA32_REG_WD_SDH</dfn>		0x16	/* len=1 R/W */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_COMMAND" data-ref="_M/NJATA32_REG_WD_COMMAND">NJATA32_REG_WD_COMMAND</dfn>		0x17	/* len=1 WO */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_STATUS" data-ref="_M/NJATA32_REG_WD_STATUS">NJATA32_REG_WD_STATUS</dfn>		0x17	/* len=1 RO */</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#<span data-ppcond="95">if</span> 0	/* these registers seem to show the busmaster status */</u></td></tr>
<tr><th id="96">96</th><td><i>/* ? */</i></td></tr>
<tr><th id="97">97</th><td><u>#define NJATA32_REG_18			0x18	/* len=4 RO */</u></td></tr>
<tr><th id="98">98</th><td><i>/* ? */</i></td></tr>
<tr><th id="99">99</th><td><u>#define NJATA32_REG_1c			0x1c	/* len=1 RO */</u></td></tr>
<tr><th id="100">100</th><td><u>#<span data-ppcond="95">endif</span></u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_BM" data-ref="_M/NJATA32_REG_BM">NJATA32_REG_BM</dfn>			0x1d	/* len=1 R/W */</u></td></tr>
<tr><th id="103">103</th><td><u># define <dfn class="macro" id="_M/NJATA32_BM_EN" data-ref="_M/NJATA32_BM_EN">NJATA32_BM_EN</dfn>			0x01</u></td></tr>
<tr><th id="104">104</th><td><u># define <dfn class="macro" id="_M/NJATA32_BM_RD" data-ref="_M/NJATA32_BM_RD">NJATA32_BM_RD</dfn>			0x02	/* 0: write, 1: read */</u></td></tr>
<tr><th id="105">105</th><td><u># define <dfn class="macro" id="_M/NJATA32_BM_SG" data-ref="_M/NJATA32_BM_SG">NJATA32_BM_SG</dfn>			0x04	/* 1: use scatter/gather tbl */</u></td></tr>
<tr><th id="106">106</th><td><u># define <dfn class="macro" id="_M/NJATA32_BM_GO" data-ref="_M/NJATA32_BM_GO">NJATA32_BM_GO</dfn>			0x08</u></td></tr>
<tr><th id="107">107</th><td><u># define <dfn class="macro" id="_M/NJATA32_BM_WAIT0" data-ref="_M/NJATA32_BM_WAIT0">NJATA32_BM_WAIT0</dfn>		0x00</u></td></tr>
<tr><th id="108">108</th><td><u># define <dfn class="macro" id="_M/NJATA32_BM_WAIT1" data-ref="_M/NJATA32_BM_WAIT1">NJATA32_BM_WAIT1</dfn>		0x10</u></td></tr>
<tr><th id="109">109</th><td><u># define <dfn class="macro" id="_M/NJATA32_BM_WAIT2" data-ref="_M/NJATA32_BM_WAIT2">NJATA32_BM_WAIT2</dfn>		0x20</u></td></tr>
<tr><th id="110">110</th><td><u># define <dfn class="macro" id="_M/NJATA32_BM_WAIT3" data-ref="_M/NJATA32_BM_WAIT3">NJATA32_BM_WAIT3</dfn>		0x30</u></td></tr>
<tr><th id="111">111</th><td><u>#  define <dfn class="macro" id="_M/NJATA32_BM_WAIT_MASK" data-ref="_M/NJATA32_BM_WAIT_MASK">NJATA32_BM_WAIT_MASK</dfn>		0x30</u></td></tr>
<tr><th id="112">112</th><td><u>#  define <dfn class="macro" id="_M/NJATA32_BM_WAIT_SHIFT" data-ref="_M/NJATA32_BM_WAIT_SHIFT">NJATA32_BM_WAIT_SHIFT</dfn>		4</u></td></tr>
<tr><th id="113">113</th><td><u># define <dfn class="macro" id="_M/NJATA32_BM_DONE" data-ref="_M/NJATA32_BM_DONE">NJATA32_BM_DONE</dfn>		0x80	/* ? */</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_WD_ALTSTATUS" data-ref="_M/NJATA32_REG_WD_ALTSTATUS">NJATA32_REG_WD_ALTSTATUS</dfn>	0x1e	/* len=1 R */</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/NJATA32_REG_TIMING" data-ref="_M/NJATA32_REG_TIMING">NJATA32_REG_TIMING</dfn>		0x1f	/* len=1 W */</u></td></tr>
<tr><th id="118">118</th><td><i>/* timing values for PIO transfer */</i></td></tr>
<tr><th id="119">119</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_PIO0" data-ref="_M/NJATA32_TIMING_PIO0">NJATA32_TIMING_PIO0</dfn>		0xd6</u></td></tr>
<tr><th id="120">120</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_PIO1" data-ref="_M/NJATA32_TIMING_PIO1">NJATA32_TIMING_PIO1</dfn>		0x85</u></td></tr>
<tr><th id="121">121</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_PIO2" data-ref="_M/NJATA32_TIMING_PIO2">NJATA32_TIMING_PIO2</dfn>		0x44</u></td></tr>
<tr><th id="122">122</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_PIO3" data-ref="_M/NJATA32_TIMING_PIO3">NJATA32_TIMING_PIO3</dfn>		0x33</u></td></tr>
<tr><th id="123">123</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_PIO4" data-ref="_M/NJATA32_TIMING_PIO4">NJATA32_TIMING_PIO4</dfn>		0x13</u></td></tr>
<tr><th id="124">124</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_PIO4_" data-ref="_M/NJATA32_TIMING_PIO4_">NJATA32_TIMING_PIO4_</dfn>		0x14	/* for timing tweak */</u></td></tr>
<tr><th id="125">125</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_PIO4__" data-ref="_M/NJATA32_TIMING_PIO4__">NJATA32_TIMING_PIO4__</dfn>		0x24	/* for timing tweak */</u></td></tr>
<tr><th id="126">126</th><td><i>/* timing values for multiword DMA transfer */</i></td></tr>
<tr><th id="127">127</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_DMA0" data-ref="_M/NJATA32_TIMING_DMA0">NJATA32_TIMING_DMA0</dfn>		0x88</u></td></tr>
<tr><th id="128">128</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_DMA1" data-ref="_M/NJATA32_TIMING_DMA1">NJATA32_TIMING_DMA1</dfn>		0x23</u></td></tr>
<tr><th id="129">129</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_DMA2" data-ref="_M/NJATA32_TIMING_DMA2">NJATA32_TIMING_DMA2</dfn>		0x13</u></td></tr>
<tr><th id="130">130</th><td><i>/* timing values for obsolete singleword DMA transfer */</i></td></tr>
<tr><th id="131">131</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_SMDMA0" data-ref="_M/NJATA32_TIMING_SMDMA0">NJATA32_TIMING_SMDMA0</dfn>		0xff</u></td></tr>
<tr><th id="132">132</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_SMDMA1" data-ref="_M/NJATA32_TIMING_SMDMA1">NJATA32_TIMING_SMDMA1</dfn>		0x88</u></td></tr>
<tr><th id="133">133</th><td><u># define <dfn class="macro" id="_M/NJATA32_TIMING_SMDMA2" data-ref="_M/NJATA32_TIMING_SMDMA2">NJATA32_TIMING_SMDMA2</dfn>		0x44</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/*</i></td></tr>
<tr><th id="136">136</th><td><i> * DMA data structure</i></td></tr>
<tr><th id="137">137</th><td><i> */</i></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/* scatter/gather transfer table entry (8 bytes) */</i></td></tr>
<tr><th id="140">140</th><td><b>struct</b> <dfn class="type def" id="njata32_sgtable" title='njata32_sgtable' data-ref="njata32_sgtable" data-ref-filename="njata32_sgtable">njata32_sgtable</dfn> {</td></tr>
<tr><th id="141">141</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="njata32_sgtable::sg_addr" title='njata32_sgtable::sg_addr' data-ref="njata32_sgtable::sg_addr" data-ref-filename="njata32_sgtable..sg_addr">sg_addr</dfn>;	<i>/* transfer address (little endian) */</i></td></tr>
<tr><th id="142">142</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="njata32_sgtable::sg_len" title='njata32_sgtable::sg_len' data-ref="njata32_sgtable::sg_len" data-ref-filename="njata32_sgtable..sg_len">sg_len</dfn>;		<i>/* transfer length (little endian) */</i></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/NJATA32_SGT_ENDMARK" data-ref="_M/NJATA32_SGT_ENDMARK">NJATA32_SGT_ENDMARK</dfn>	0x80000000</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/NJATA32_SGT_MAXSEGLEN" data-ref="_M/NJATA32_SGT_MAXSEGLEN">NJATA32_SGT_MAXSEGLEN</dfn>	0x10000</u></td></tr>
<tr><th id="145">145</th><td>};</td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/NJATA32_SGT_MAXENTRY" data-ref="_M/NJATA32_SGT_MAXENTRY">NJATA32_SGT_MAXENTRY</dfn>	18</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>/*</i></td></tr>
<tr><th id="149">149</th><td><i> * device specific constants</i></td></tr>
<tr><th id="150">150</th><td><i> */</i></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/NJATA32_MODE_MAX_DMA" data-ref="_M/NJATA32_MODE_MAX_DMA">NJATA32_MODE_MAX_DMA</dfn>	2</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/NJATA32_MODE_MAX_PIO" data-ref="_M/NJATA32_MODE_MAX_PIO">NJATA32_MODE_MAX_PIO</dfn>	4</u></td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><u>#<span data-ppcond="29">endif</span>	/* _NJATA32REG_H_ */</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../cardbus/njata_cardbus.c.html'>netbsd/sys/dev/cardbus/njata_cardbus.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
