designtop="final_project.zz_system:schematic"
cell="SAR_DFF" lib="ee140_gsi" view="schematic" 
cell="pe" view="analogtext" 
cell="capacitor" view="analogtext" 
cell="BGR" lib="final_project" view="schematic" 
cell="vsource" view="analogtext" 
cell="PGA" lib="final_project" view="schematic" 
cell="EE140_Fa19_digital" lib="final_project" view="schematic" 
cell="SR_latch" lib="final_project" view="schematic" 
cell="SAR_FSM" lib="ee140_gsi" view="functional" 
cell="ADC_ctrl_ideal" lib="final_project" view="schematic" 
cell="ne" view="analogtext" 
cell="inverter" lib="final_project" view="schematic" 
cell="NA2HDX0_dupe" lib="ee140_gsi" view="schematic" 
cell="isource" view="analogtext" 
cell="DREG" lib="final_project" view="schematic" 
cell="resistor" view="analogtext" 
cell="clk_nonoverlapping" lib="final_project" view="schematic" 
cell="invr_dupe" lib="ee140_gsi" view="schematic" 
cell="system" lib="final_project" view="schematic" 
cell="AREG" lib="final_project" view="schematic" 
cell="VBATDIV4" lib="final_project" view="schematic" 
cell="ADC_ideal" lib="final_project" view="schematic" 
cell="COMP" lib="final_project" view="schematic" 
cell="vcvs" view="analogtext" 
cell="DFRRSHDX0_dupe" lib="ee140_gsi" view="schematic" 
cell="mux" lib="final_project" view="schematic" 
cell="relay" view="analogtext" 
cell="mux2_ideal" lib="final_project" view="schematic" 
