// Seed: 2192969672
module module_0 (
    output wand id_0
);
  logic id_2;
  ;
  logic id_3 = id_2[1];
  assign module_2.id_12 = 0;
  assign id_0 = -1'b0;
  logic id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd32
) (
    input supply0 id_0,
    input uwire _id_1,
    output uwire id_2,
    input wor id_3
);
  parameter id_5 = 1 ^ -1'b0 + -1 == -1;
  logic [7:0][-1 : id_1] id_6;
  ;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
  uwire id_7 = id_3, id_8 = 1;
endmodule
module module_2 #(
    parameter id_14 = 32'd39
) (
    input uwire id_0,
    output uwire id_1[-1 : -1],
    input tri id_2,
    output supply1 id_3,
    input tri id_4,
    input wire id_5,
    input supply0 id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri id_9,
    output tri0 id_10,
    output wor id_11[id_14  -  -1 : ""],
    output wand id_12,
    input tri0 id_13,
    input wire _id_14,
    input tri id_15
);
  assign id_8 = -1;
  module_0 modCall_1 (id_8);
endmodule
