Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/.Xilinx/primitive_andgate/andtestbench_isim_beh.exe -prj C:/.Xilinx/primitive_andgate/andtestbench_beh.prj work.andtestbench work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/.Xilinx/primitive_andgate/and_file.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module primitive_andgate
Compiling module andtestbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/.Xilinx/primitive_andgate/andtestbench_isim_beh.exe
Fuse Memory Usage: 26368 KB
Fuse CPU Usage: 404 ms
