
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.385637                       # Number of seconds simulated
sim_ticks                                385636814163                       # Number of ticks simulated
final_tick                               718636844799                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 318628                       # Simulator instruction rate (inst/s)
host_op_rate                                   318628                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40958226                       # Simulator tick rate (ticks/s)
host_mem_usage                                2350872                       # Number of bytes of host memory used
host_seconds                                  9415.37                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        71808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     39714048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39785856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        71808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     31223872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        31223872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       620532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              621654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        487873                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             487873                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       186206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    102983031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             103169237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       186206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           186206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        80967042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80967042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        80967042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       186206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    102983031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            184136279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      621655                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     487873                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    621655                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   487873                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   39785856                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                31223872                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             39785856                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             31223872                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               38598                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               38987                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               38937                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               38929                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               38679                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               38926                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               38949                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               38904                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               38309                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               38929                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              38968                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              39088                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              38547                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              39000                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              38943                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              38962                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               30209                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               30529                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               30524                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               30521                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               30161                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               30553                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               30652                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               30590                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               30176                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               30666                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              30669                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              30741                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              30192                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              30590                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              30550                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              30550                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  385636705605                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                621655                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               487873                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  586064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   21027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   21210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   21211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        95903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    740.373419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   364.748960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   928.408613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        23099     24.09%     24.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        10728     11.19%     35.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         6252      6.52%     41.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         4156      4.33%     46.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         2856      2.98%     49.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         1832      1.91%     51.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         1213      1.26%     52.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         1021      1.06%     53.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577          853      0.89%     54.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641          825      0.86%     55.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705          846      0.88%     55.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769          832      0.87%     56.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833          832      0.87%     57.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          867      0.90%     58.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1006      1.05%     59.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1326      1.38%     61.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089         1736      1.81%     62.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153         2743      2.86%     65.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217         3718      3.88%     69.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281         4598      4.79%     74.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         3724      3.88%     78.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409         2297      2.40%     80.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        17197     17.93%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          202      0.21%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601           41      0.04%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665           36      0.04%     98.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           26      0.03%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           24      0.03%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857            9      0.01%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921            7      0.01%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985            5      0.01%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049            1      0.00%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113            7      0.01%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177            8      0.01%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241            6      0.01%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369            5      0.01%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433            6      0.01%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            7      0.01%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561            2      0.00%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625            1      0.00%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689            2      0.00%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            2      0.00%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817            2      0.00%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            1      0.00%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            1      0.00%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073            1      0.00%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137            1      0.00%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            2      0.00%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            1      0.00%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            1      0.00%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            1      0.00%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            2      0.00%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            1      0.00%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            1      0.00%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            3      0.00%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905            3      0.00%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            2      0.00%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            5      0.01%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            1      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            3      0.00%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            3      0.00%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            1      0.00%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            2      0.00%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            1      0.00%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            2      0.00%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            1      0.00%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            1      0.00%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057            1      0.00%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            1      0.00%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            1      0.00%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            1      0.00%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            3      0.00%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441            1      0.00%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505            2      0.00%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            1      0.00%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697            4      0.00%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761            3      0.00%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            1      0.00%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            1      0.00%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            2      0.00%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            1      0.00%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209            1      0.00%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273            1      0.00%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337            2      0.00%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            1      0.00%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            1      0.00%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529            1      0.00%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593            1      0.00%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721           14      0.01%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785            2      0.00%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849            3      0.00%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913            1      0.00%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041            3      0.00%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            1      0.00%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            1      0.00%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            1      0.00%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            1      0.00%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            3      0.00%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            1      0.00%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            1      0.00%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937            3      0.00%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001            1      0.00%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            1      0.00%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           23      0.02%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193          815      0.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        95903                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   5450196928                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             17863165678                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3108275000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                9304693750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      8767.24                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  14967.62                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                28734.85                       # Average memory access latency
system.mem_ctrls.avgRdBW                       103.17                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        80.97                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               103.17                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                80.97                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.05                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       1.20                       # Average write queue length over time
system.mem_ctrls.readRowHits                   582029                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  431576                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     347568.25                       # Average gap between requests
system.membus.throughput                    184136279                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                4799                       # Transaction distribution
system.membus.trans_dist::ReadResp               4799                       # Transaction distribution
system.membus.trans_dist::Writeback            487873                       # Transaction distribution
system.membus.trans_dist::ReadExReq            616856                       # Transaction distribution
system.membus.trans_dist::ReadExResp           616855                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1731182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1731182                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     71009728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            71009728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               71009728                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          1669166496                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1988213315                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       425459699                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    330793306                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      6338618                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    255805863                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       245254955                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     95.875424                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        34944000                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       149332                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            339552905                       # DTB read hits
system.switch_cpus.dtb.read_misses             319874                       # DTB read misses
system.switch_cpus.dtb.read_acv                     3                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        339872779                       # DTB read accesses
system.switch_cpus.dtb.write_hits           208439267                       # DTB write hits
system.switch_cpus.dtb.write_misses            187748                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       208627015                       # DTB write accesses
system.switch_cpus.dtb.data_hits            547992172                       # DTB hits
system.switch_cpus.dtb.data_misses             507622                       # DTB misses
system.switch_cpus.dtb.data_acv                     3                       # DTB access violations
system.switch_cpus.dtb.data_accesses        548499794                       # DTB accesses
system.switch_cpus.itb.fetch_hits           257728758                       # ITB hits
system.switch_cpus.itb.fetch_misses            153322                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       257882080                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  136                       # Number of system calls
system.switch_cpus.numCycles               1158068511                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    515851172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2197842403                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           425459699                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    280198955                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             430950343                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        20509742                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      156018286                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         8803                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       805359                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          242                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         257728758                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3534748                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1117059811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.967524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.873698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        686109468     61.42%     61.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         33435693      2.99%     64.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         45596552      4.08%     68.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         48773625      4.37%     72.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         40621732      3.64%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         70287607      6.29%     82.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         28936683      2.59%     85.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         67039938      6.00%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         96258513      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1117059811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.367387                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.897852                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        536857515                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     139885625                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         418446716                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       9410572                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12459382                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     50988720                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        986191                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2174461535                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2325384                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12459382                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        551479138                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        25098922                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     78893337                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         414156347                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      34972684                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2159595462                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           137                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        9973768                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      14184864                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1499647677                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    2805804636                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2771624134                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     34180502                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1426814662                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         72833005                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3923432                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      2855958                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          96859916                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    341489473                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    212109616                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     19776688                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      7271940                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2065797745                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      5674587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2052799775                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       581465                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     67440721                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     37011687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        37291                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1117059811                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.837681                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.872534                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    374786001     33.55%     33.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    210570955     18.85%     52.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    181324628     16.23%     68.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    130640301     11.70%     80.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     84772577      7.59%     87.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     76984579      6.89%     94.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     44433556      3.98%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11333590      1.01%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2213624      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1117059811                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2251918      9.60%      9.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         716016      3.05%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd          8272      0.04%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult         4612      0.02%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             1      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       12782624     54.51%     67.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       7686831     32.78%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1487805458     72.48%     72.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      3157688      0.15%     72.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      5790366      0.28%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp          105      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          715      0.00%     72.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult      2669320      0.13%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           58      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            1      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    344312652     16.77%     89.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    209063410     10.18%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2052799775                       # Type of FU issued
system.switch_cpus.iq.rate                   1.772607                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            23450274                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011424                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5212940072                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2119752202                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2020907873                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     33751027                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     19175439                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     16093509                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2058960957                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        17289090                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     35212763                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     13534027                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        77170                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14793                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6013927                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      1689339                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1476872                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12459382                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        11342155                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1718334                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2131208579                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3200757                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     341489473                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    212109616                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2855945                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1122                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           899                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        14793                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3054487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3542329                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      6596816                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2045235345                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     340012737                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      7564429                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              59736247                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            548639769                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        407161476                       # Number of branches executed
system.switch_cpus.iew.exec_stores          208627032                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.766075                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2038278932                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2037001382                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1114000301                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1562517773                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.758964                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.712952                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     73117721                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      5637296                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5372394                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1104600429                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.862960                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.304073                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    421720674     38.18%     38.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    243153759     22.01%     60.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    154876700     14.02%     74.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     59370612      5.37%     79.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     51343254      4.65%     84.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     54540980      4.94%     89.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     41013742      3.71%     92.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     25998115      2.35%     95.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     52582593      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1104600429                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2057826912                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2057826912                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              534051133                       # Number of memory references committed
system.switch_cpus.commit.loads             327955446                       # Number of loads committed
system.switch_cpus.commit.membars             2818580                       # Number of memory barriers committed
system.switch_cpus.commit.branches          398819024                       # Number of branches committed
system.switch_cpus.commit.fp_insts           15974709                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1966709693                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     33249484                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      52582593                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3182847991                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4274349405                       # The number of ROB writes
system.switch_cpus.timesIdled                  434963                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                41008700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.579034                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.579034                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.727014                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.727014                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2711115140                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1443938766                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          21586432                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         11414013                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         6675875                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        5637161                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1             48943                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.373405                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2158068586                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         713126.400017                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          713126.400017                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            8751.172680                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    494453                       # number of replacements
system.l2.tags.tagsinuse                 19012.412000                       # Cycle average of tags in use
system.l2.tags.total_refs                      794596                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    620299                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.280989                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    17068.213345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   163.828016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   179.177839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1393.752911                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        207.439889                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.130220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.001250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.001367                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.010633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.145053                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       352910                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  352910                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1055364                       # number of Writeback hits
system.l2.Writeback_hits::total               1055364                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        92471                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 92471                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        445381                       # number of demand (read+write) hits
system.l2.demand_hits::total                   445381                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       445381                       # number of overall hits
system.l2.overall_hits::total                  445381                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1122                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         3677                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4799                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       616856                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              616856                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1122                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       620533                       # number of demand (read+write) misses
system.l2.demand_misses::total                 621655                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1122                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       620533                       # number of overall misses
system.l2.overall_misses::total                621655                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     65138003                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    224759310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       289897313                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  36467356158                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   36467356158                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     65138003                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  36692115468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      36757253471                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     65138003                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  36692115468                       # number of overall miss cycles
system.l2.overall_miss_latency::total     36757253471                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         1122                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       356587                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              357709                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1055364                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1055364                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       709327                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            709327                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1065914                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1067036                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1065914                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1067036                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.010312                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.013416                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.869636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.869636                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.582160                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.582600                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.582160                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.582600                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 58055.261141                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 61125.730215                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60407.858512                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 59118.102374                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 59118.102374                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 58055.261141                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59129.998675                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59128.058925                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 58055.261141                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59129.998675                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59128.058925                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               487873                       # number of writebacks
system.l2.writebacks::total                    487873                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1122                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         3677                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4799                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       616856                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         616856                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       620533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            621655                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       620533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           621655                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     56539531                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    196442400                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    252981931                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  31699801782                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31699801782                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     56539531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  31896244182                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31952783713                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     56539531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  31896244182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31952783713                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.010312                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.013416                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.869636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.869636                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.582160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.582600                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.582160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.582600                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 50391.738859                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 53424.639652                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 52715.551365                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 51389.306065                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51389.306065                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 50391.738859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51401.366538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51399.544302                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 50391.738859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51401.366538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51399.544302                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   352231766                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             357709                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            357709                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1055364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           709327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          709326                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3187191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3189435                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    135761728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          135833536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             135833536                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         1409631624                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1305881                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1144560693                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2158068362                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 15705990.146897                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  15705990.146897                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                19                       # number of replacements
system.cpu.icache.tags.tagsinuse          1869.834850                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1257725596                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2707                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          464619.725157                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   287.047847                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  1582.787003                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.070080                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.386423                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.456503                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    257727158                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       257727158                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    257727158                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        257727158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    257727158                       # number of overall hits
system.cpu.icache.overall_hits::total       257727158                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1595                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1595                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1595                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1595                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1595                       # number of overall misses
system.cpu.icache.overall_misses::total          1595                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     87916237                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     87916237                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     87916237                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     87916237                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     87916237                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     87916237                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    257728753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    257728753                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    257728753                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    257728753                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    257728753                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    257728753                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 55119.897806                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55119.897806                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 55119.897806                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55119.897806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 55119.897806                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55119.897806                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1426                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.904762                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          473                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          473                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          473                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          473                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          473                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          473                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1122                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1122                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1122                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1122                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1122                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1122                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     66281464                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66281464                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     66281464                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66281464                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     66281464                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66281464                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 59074.388592                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59074.388592                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 59074.388592                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59074.388592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 59074.388592                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59074.388592                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1221                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.298096                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2158068602                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 27550591.526878                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  27550591.526878                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     333.713930                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1062972                       # number of replacements
system.cpu.dcache.tags.tagsinuse          3490.959311                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           762034557                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1067038                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            714.158781                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  3270.607030                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   220.352280                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.798488                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.053797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.852285                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    298387305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       298387305                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    192657961                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      192657961                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      2818580                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      2818580                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      2818580                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      2818580                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    491045266                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        491045266                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    491045266                       # number of overall hits
system.cpu.dcache.overall_hits::total       491045266                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       449832                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        449832                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     10619145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10619145                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11068977                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11068977                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11068977                       # number of overall misses
system.cpu.dcache.overall_misses::total      11068977                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2647990326                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2647990326                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 585725877060                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 585725877060                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       194260                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       194260                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 588373867386                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 588373867386                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 588373867386                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 588373867386                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    298837137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    298837137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    203277106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    203277106                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      2818584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      2818584                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      2818580                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      2818580                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    502114243                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    502114243                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    502114243                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    502114243                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.001505                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001505                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.052240                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052240                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000001                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000001                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.022045                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022045                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.022045                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022045                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  5886.620618                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  5886.620618                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 55157.536417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55157.536417                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        48565                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        48565                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 53155.216366                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53155.216366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 53155.216366                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53155.216366                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2463164                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     71149949                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            174669                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          450020                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.101896                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   158.103971                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1055364                       # number of writebacks
system.cpu.dcache.writebacks::total           1055364                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        93247                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        93247                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      9909819                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      9909819                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     10003066                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10003066                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     10003066                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10003066                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       356585                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       356585                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       709326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       709326                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1065911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1065911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1065911                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1065911                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   1693623121                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1693623121                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  37448400059                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  37448400059                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       184694                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       184694                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  39142023180                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39142023180                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  39142023180                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39142023180                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.001193                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001193                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003489                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003489                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002123                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002123                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002123                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002123                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4749.563557                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4749.563557                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 52794.342882                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52794.342882                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 61564.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61564.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 36721.661733                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36721.661733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 36721.661733                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36721.661733                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
