\hypertarget{struct_s_c_b___type}{}\section{S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_c_b___type}\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}


{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_afa7a9ee34dfa1da0b60b4525da285032}{C\+P\+U\+ID}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_a3e66570ab689d28aebefa7e84e85dc4a}{I\+C\+SR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_a0faf96f964931cadfb71cfa54e051f6f}{V\+T\+OR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_a6ed3c9064013343ea9fd0a73a734f29d}{A\+I\+R\+CR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_abfad14e7b4534d73d329819625d77a16}{S\+CR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_a6d273c6b90bad15c91dfbbad0f6e92d8}{C\+CR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_s_c_b___type_a543537c7b61874db058cc8e91a7aff0e}{S\+HP} \mbox{[}12\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_ae9891a59abbe51b0b2067ca507ca212f}{S\+H\+C\+SR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_a2f94bf549b16fdeb172352e22309e3c4}{C\+F\+SR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_a7bed53391da4f66d8a2a236a839d4c3d}{H\+F\+SR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_ad7d61d9525fa9162579c3da0b87bff8d}{D\+F\+SR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_ac49b24b3f222508464f111772f2c44dd}{M\+M\+F\+AR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_a31f79afe86c949c9862e7d5fce077c3a}{B\+F\+AR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_aeb77053c84f49c261ab5b8374e8958ef}{A\+F\+SR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_aeb36c109d2fdb4eb4d6c4dc29154d77f}{P\+FR} \mbox{[}2\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_a586a5225467262b378c0f231ccc77f86}{D\+FR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_aaedf846e435ed05c68784b40d3db2bf2}{A\+DR}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_a40b4fec8c296cba02baec983378cbcfd}{M\+M\+FR} \mbox{[}4\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_s_c_b___type_a84715ecbe885efa4841d594e7409ccae}{I\+S\+AR} \mbox{[}5\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 155 of file core\+\_\+cm3.\+h.



\subsection{Member Data Documentation}
\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+DR@{A\+DR}}
\index{A\+DR@{A\+DR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+DR}{ADR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+A\+DR}\hypertarget{struct_s_c_b___type_aaedf846e435ed05c68784b40d3db2bf2}{}\label{struct_s_c_b___type_aaedf846e435ed05c68784b40d3db2bf2}
Offset\+: 0x4C Auxiliary Feature Register 

Definition at line 173 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+F\+SR@{A\+F\+SR}}
\index{A\+F\+SR@{A\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+F\+SR}{AFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+A\+F\+SR}\hypertarget{struct_s_c_b___type_aeb77053c84f49c261ab5b8374e8958ef}{}\label{struct_s_c_b___type_aeb77053c84f49c261ab5b8374e8958ef}
Offset\+: 0x3C Auxiliary Fault Status Register 

Definition at line 170 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!A\+I\+R\+CR@{A\+I\+R\+CR}}
\index{A\+I\+R\+CR@{A\+I\+R\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{A\+I\+R\+CR}{AIRCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+A\+I\+R\+CR}\hypertarget{struct_s_c_b___type_a6ed3c9064013343ea9fd0a73a734f29d}{}\label{struct_s_c_b___type_a6ed3c9064013343ea9fd0a73a734f29d}
Offset\+: 0x0C Application Interrupt / Reset Control Register 

Definition at line 160 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!B\+F\+AR@{B\+F\+AR}}
\index{B\+F\+AR@{B\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{B\+F\+AR}{BFAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+B\+F\+AR}\hypertarget{struct_s_c_b___type_a31f79afe86c949c9862e7d5fce077c3a}{}\label{struct_s_c_b___type_a31f79afe86c949c9862e7d5fce077c3a}
Offset\+: 0x38 Bus Fault Address Register 

Definition at line 169 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+C\+CR}\hypertarget{struct_s_c_b___type_a6d273c6b90bad15c91dfbbad0f6e92d8}{}\label{struct_s_c_b___type_a6d273c6b90bad15c91dfbbad0f6e92d8}
Offset\+: 0x14 Configuration Control Register 

Definition at line 162 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+F\+SR@{C\+F\+SR}}
\index{C\+F\+SR@{C\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+F\+SR}{CFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+C\+F\+SR}\hypertarget{struct_s_c_b___type_a2f94bf549b16fdeb172352e22309e3c4}{}\label{struct_s_c_b___type_a2f94bf549b16fdeb172352e22309e3c4}
Offset\+: 0x28 Configurable Fault Status Register 

Definition at line 165 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!C\+P\+U\+ID@{C\+P\+U\+ID}}
\index{C\+P\+U\+ID@{C\+P\+U\+ID}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{C\+P\+U\+ID}{CPUID}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+C\+P\+U\+ID}\hypertarget{struct_s_c_b___type_afa7a9ee34dfa1da0b60b4525da285032}{}\label{struct_s_c_b___type_afa7a9ee34dfa1da0b60b4525da285032}
Offset\+: 0x00 C\+PU ID Base Register 

Definition at line 157 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+FR@{D\+FR}}
\index{D\+FR@{D\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+FR}{DFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+D\+FR}\hypertarget{struct_s_c_b___type_a586a5225467262b378c0f231ccc77f86}{}\label{struct_s_c_b___type_a586a5225467262b378c0f231ccc77f86}
Offset\+: 0x48 Debug Feature Register 

Definition at line 172 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!D\+F\+SR@{D\+F\+SR}}
\index{D\+F\+SR@{D\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{D\+F\+SR}{DFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+D\+F\+SR}\hypertarget{struct_s_c_b___type_ad7d61d9525fa9162579c3da0b87bff8d}{}\label{struct_s_c_b___type_ad7d61d9525fa9162579c3da0b87bff8d}
Offset\+: 0x30 Debug Fault Status Register 

Definition at line 167 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!H\+F\+SR@{H\+F\+SR}}
\index{H\+F\+SR@{H\+F\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{H\+F\+SR}{HFSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+H\+F\+SR}\hypertarget{struct_s_c_b___type_a7bed53391da4f66d8a2a236a839d4c3d}{}\label{struct_s_c_b___type_a7bed53391da4f66d8a2a236a839d4c3d}
Offset\+: 0x2C Hard Fault Status Register 

Definition at line 166 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+C\+SR@{I\+C\+SR}}
\index{I\+C\+SR@{I\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+C\+SR}{ICSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+I\+C\+SR}\hypertarget{struct_s_c_b___type_a3e66570ab689d28aebefa7e84e85dc4a}{}\label{struct_s_c_b___type_a3e66570ab689d28aebefa7e84e85dc4a}
Offset\+: 0x04 Interrupt Control State Register 

Definition at line 158 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!I\+S\+AR@{I\+S\+AR}}
\index{I\+S\+AR@{I\+S\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{I\+S\+AR}{ISAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+I\+S\+AR}\hypertarget{struct_s_c_b___type_a84715ecbe885efa4841d594e7409ccae}{}\label{struct_s_c_b___type_a84715ecbe885efa4841d594e7409ccae}
Offset\+: 0x60 I\+SA Feature Register 

Definition at line 175 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+F\+AR@{M\+M\+F\+AR}}
\index{M\+M\+F\+AR@{M\+M\+F\+AR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+M\+F\+AR}{MMFAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+M\+M\+F\+AR}\hypertarget{struct_s_c_b___type_ac49b24b3f222508464f111772f2c44dd}{}\label{struct_s_c_b___type_ac49b24b3f222508464f111772f2c44dd}
Offset\+: 0x34 Mem Manage Address Register 

Definition at line 168 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!M\+M\+FR@{M\+M\+FR}}
\index{M\+M\+FR@{M\+M\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{M\+M\+FR}{MMFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+M\+M\+FR}\hypertarget{struct_s_c_b___type_a40b4fec8c296cba02baec983378cbcfd}{}\label{struct_s_c_b___type_a40b4fec8c296cba02baec983378cbcfd}
Offset\+: 0x50 Memory Model Feature Register 

Definition at line 174 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!P\+FR@{P\+FR}}
\index{P\+FR@{P\+FR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{P\+FR}{PFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+P\+FR}\hypertarget{struct_s_c_b___type_aeb36c109d2fdb4eb4d6c4dc29154d77f}{}\label{struct_s_c_b___type_aeb36c109d2fdb4eb4d6c4dc29154d77f}
Offset\+: 0x40 Processor Feature Register 

Definition at line 171 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+CR@{S\+CR}}
\index{S\+CR@{S\+CR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+CR}{SCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+S\+CR}\hypertarget{struct_s_c_b___type_abfad14e7b4534d73d329819625d77a16}{}\label{struct_s_c_b___type_abfad14e7b4534d73d329819625d77a16}
Offset\+: 0x10 System Control Register 

Definition at line 161 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+H\+C\+SR@{S\+H\+C\+SR}}
\index{S\+H\+C\+SR@{S\+H\+C\+SR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+H\+C\+SR}{SHCSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+S\+H\+C\+SR}\hypertarget{struct_s_c_b___type_ae9891a59abbe51b0b2067ca507ca212f}{}\label{struct_s_c_b___type_ae9891a59abbe51b0b2067ca507ca212f}
Offset\+: 0x24 System Handler Control and State Register 

Definition at line 164 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!S\+HP@{S\+HP}}
\index{S\+HP@{S\+HP}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{S\+HP}{SHP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint8\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+S\+HP}\hypertarget{struct_s_c_b___type_a543537c7b61874db058cc8e91a7aff0e}{}\label{struct_s_c_b___type_a543537c7b61874db058cc8e91a7aff0e}
Offset\+: 0x18 System Handlers Priority Registers (4-\/7, 8-\/11, 12-\/15) 

Definition at line 163 of file core\+\_\+cm3.\+h.

\index{S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}!V\+T\+OR@{V\+T\+OR}}
\index{V\+T\+OR@{V\+T\+OR}!S\+C\+B\+\_\+\+Type@{S\+C\+B\+\_\+\+Type}}
\subsubsection[{\texorpdfstring{V\+T\+OR}{VTOR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf uint32\+\_\+t} S\+C\+B\+\_\+\+Type\+::\+V\+T\+OR}\hypertarget{struct_s_c_b___type_a0faf96f964931cadfb71cfa54e051f6f}{}\label{struct_s_c_b___type_a0faf96f964931cadfb71cfa54e051f6f}
Offset\+: 0x08 Vector Table Offset Register 

Definition at line 159 of file core\+\_\+cm3.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/iot-\/lab\+\_\+\+A8-\/\+M3/library/\+S\+T\+M32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Lib\+\_\+\+V3.\+5.\+0/\+Libraries/\+C\+M\+S\+I\+S/\+C\+M3/\+Core\+Support/\hyperlink{iot-lab___a8-_m3_2library_2_s_t_m32_f10x___std_periph___lib___v3_85_80_2_libraries_2_c_m_s_i_s_241d01c0ea18c1090ebeb06e5ef0ea5eb}{core\+\_\+cm3.\+h}\end{DoxyCompactItemize}
