Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Dec  3 22:50:03 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file rsa_project_wrapper_timing_summary_routed.rpt -pb rsa_project_wrapper_timing_summary_routed.pb -rpx rsa_project_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_project_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.226       -3.073                     28                54706        0.024        0.000                      0                54706        3.750        0.000                       0                 27545  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.226       -3.073                     28                54610        0.024        0.000                      0                54610        3.750        0.000                       0                 27545  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.724        0.000                      0                   96        0.506        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           28  Failing Endpoints,  Worst Slack       -0.226ns,  Total Violation       -3.073ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/regStart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/C1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.803ns  (logic 5.836ns (59.535%)  route 3.967ns (40.465%))
  Logic Levels:           32  (CARRY4=29 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.712     3.006    rsa_project_i/rsa_wrapper_0/inst/mont_exp/clk
    SLICE_X66Y24         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/regStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDRE (Prop_fdre_C_Q)         0.518     3.524 f  rsa_project_i/rsa_wrapper_0/inst/mont_exp/regStart_reg/Q
                         net (fo=22, routed)          0.360     3.884    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regStart
    SLICE_X67Y24         LUT2 (Prop_lut2_I0_O)        0.124     4.008 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg[1022]_i_5/O
                         net (fo=99, routed)          1.397     5.405    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/regStart_reg
    SLICE_X87Y15         LUT4 (Prop_lut4_I0_O)        0.124     5.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0[111]_i_6__3/O
                         net (fo=112, routed)         0.611     6.140    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0[111]_i_6__3_n_0
    SLICE_X90Y14         LUT5 (Prop_lut5_I3_O)        0.124     6.264 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0[3]_i_4__30/O
                         net (fo=1, routed)           0.000     6.264    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0[3]_i_4__30_n_0
    SLICE_X90Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.797 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[3]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     6.797    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[3]_i_1__21_n_0
    SLICE_X90Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.914 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[7]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     6.914    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[7]_i_1__21_n_0
    SLICE_X90Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.031 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[11]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     7.031    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[11]_i_1__21_n_0
    SLICE_X90Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.148 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[15]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     7.148    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[15]_i_1__21_n_0
    SLICE_X90Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[19]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     7.265    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[19]_i_1__21_n_0
    SLICE_X90Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.382 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[23]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     7.382    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[23]_i_1__21_n_0
    SLICE_X90Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.499 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[27]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     7.499    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[27]_i_1__21_n_0
    SLICE_X90Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.616 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[31]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     7.616    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[31]_i_1__21_n_0
    SLICE_X90Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.733 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[35]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     7.733    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[35]_i_1__21_n_0
    SLICE_X90Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.850 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[39]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     7.850    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[39]_i_1__21_n_0
    SLICE_X90Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.967 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[43]_i_1__21/CO[3]
                         net (fo=1, routed)           0.009     7.976    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[43]_i_1__21_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.093 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[47]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.093    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[47]_i_1__21_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.210 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[51]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.210    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[51]_i_1__21_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.327 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[55]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.327    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[55]_i_1__21_n_0
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.444 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[59]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.444    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[59]_i_1__21_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.561 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[63]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.561    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[63]_i_1__21_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.678 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[67]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.678    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[67]_i_1__21_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.795 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[71]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.795    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[71]_i_1__21_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.912 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[75]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     8.912    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[75]_i_1__21_n_0
    SLICE_X90Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.029 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[79]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     9.029    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[79]_i_1__21_n_0
    SLICE_X90Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.146 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[83]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     9.146    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[83]_i_1__21_n_0
    SLICE_X90Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.263 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[87]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     9.263    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[87]_i_1__21_n_0
    SLICE_X90Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.380 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[91]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     9.380    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[91]_i_1__21_n_0
    SLICE_X90Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.497 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[95]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     9.497    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[95]_i_1__21_n_0
    SLICE_X90Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.614 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[99]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     9.614    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[99]_i_1__21_n_0
    SLICE_X90Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.731 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[103]_i_1__21/CO[3]
                         net (fo=1, routed)           0.000     9.731    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[103]_i_1__21_n_0
    SLICE_X90Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.068 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[107]_i_1__21/O[1]
                         net (fo=2, routed)           0.528    10.596    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S0_reg[107]_i_1__21_n_6
    SLICE_X88Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    11.434 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S1_reg[108]_i_1__19/CO[3]
                         net (fo=1, routed)           0.000    11.434    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S1_reg[108]_i_1__19_n_0
    SLICE_X88Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.747 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S1_reg[111]_i_1__19/O[3]
                         net (fo=1, routed)           1.061    12.809    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/S1_reg[111]_i_1__19_n_4
    SLICE_X68Y32         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/C1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.550    12.729    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/clk
    SLICE_X68Y32         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/C1_reg/C
                         clock pessimism              0.230    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X68Y32         FDRE (Setup_fdre_C_D)       -0.222    12.583    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[4].adder_i/C1_reg
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.209ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.872ns  (logic 5.867ns (59.432%)  route 4.005ns (40.568%))
  Logic Levels:           33  (CARRY4=29 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/clk
    SLICE_X68Y32         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=3, routed)           0.822     4.296    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     4.420 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/S0[111]_i_14__2_replica/O
                         net (fo=2, routed)           0.620     5.040    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X63Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.164 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/regC_Q[670]_i_3__0/O
                         net (fo=112, routed)         1.197     6.361    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/C1_reg_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/regC_Q[559]_i_2__0/O
                         net (fo=3, routed)           0.323     6.808    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/adder_b_result[560]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.932 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0[3]_i_5__13/O
                         net (fo=1, routed)           0.463     7.395    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/adder_m_input[560]
    SLICE_X36Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.945 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[3]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     7.945    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[3]_i_1__31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.062 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     8.062    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__31_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.516 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__31/O[1]
                         net (fo=2, routed)           0.579     9.095    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/regC_sub_reg[671]_1[13]
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     9.933 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[16]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000     9.933    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[16]_i_1__29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[20]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.047    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[20]_i_1__29_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.161    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__29_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.275    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__29_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.389    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__29_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.503    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__29_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.617    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__29_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.731    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__29_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.845    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__29_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.959 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.959    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__29_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.073 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.073    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__29_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.187 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.187    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__29_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.301 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.301    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__29_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.415 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.415    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__29_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__29_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.643    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__29_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.757    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__29_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.871    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__29_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.985    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__29_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.099    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__29_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001    12.214    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__29_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.328 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.328    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__29_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.556    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__29_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.890 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__29/O[1]
                         net (fo=1, routed)           0.000    12.890    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__29_n_6
    SLICE_X37Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.479    12.658    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/clk
    SLICE_X37Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[110]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.062    12.681    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[110]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 -0.209    

Slack (VIOLATED) :        -0.199ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.908ns  (logic 5.691ns (57.440%)  route 4.217ns (42.560%))
  Logic Levels:           34  (CARRY4=29 LUT5=5)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/clk
    SLICE_X68Y32         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=3, routed)           0.822     4.296    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     4.420 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/S0[111]_i_14__2_replica/O
                         net (fo=2, routed)           0.165     4.585    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X69Y31         LUT5 (Prop_lut5_I1_O)        0.124     4.709 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/S0[111]_i_14__3/O
                         net (fo=114, routed)         0.512     5.221    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X69Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0[111]_i_14__4/O
                         net (fo=113, routed)         1.148     6.493    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/carries_6
    SLICE_X65Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.617 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0[3]_i_11__6/O
                         net (fo=3, routed)           0.316     6.933    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/adder_b_result[898]
    SLICE_X65Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.057 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0[3]_i_3__16/O
                         net (fo=1, routed)           0.655     7.712    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/adder_m_input[898]
    SLICE_X56Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.110 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.110    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__34_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.224    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__34_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.338    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__34_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.452 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.452    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__34_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.566    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__34_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.680    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__34_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.794 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.794    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__34_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.908 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.908    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__34_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.022 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.022    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__34_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.136    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__34_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.250 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.250    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__34_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.364 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.364    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__34_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.478 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.478    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__34_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.592 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.592    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__34_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.706 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.706    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__34_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.820 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.820    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__34_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.934 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.934    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__34_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.048 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.048    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__34_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.162    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__34_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.276    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__34_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.390    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__34_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.504    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__34_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.833 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[91]_i_1__34/O[3]
                         net (fo=2, routed)           0.590    11.423    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/regC_sub_reg[1007]_0[91]
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704    12.127 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[92]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000    12.127    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[92]_i_1__32_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[96]_i_1__32/CO[3]
                         net (fo=1, routed)           0.009    12.250    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[96]_i_1__32_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[100]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000    12.364    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[100]_i_1__32_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[104]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000    12.478    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[104]_i_1__32_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.592 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[108]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000    12.592    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[108]_i_1__32_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.926 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[111]_i_1__32/O[1]
                         net (fo=1, routed)           0.000    12.926    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[111]_i_1__32_n_6
    SLICE_X57Y78         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.525    12.704    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/clk
    SLICE_X57Y78         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[110]/C
                         clock pessimism              0.115    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)        0.062    12.727    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[110]
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -12.926    
  -------------------------------------------------------------------
                         slack                                 -0.199    

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/C1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.851ns  (logic 5.846ns (59.346%)  route 4.005ns (40.654%))
  Logic Levels:           33  (CARRY4=29 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/clk
    SLICE_X68Y32         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=3, routed)           0.822     4.296    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     4.420 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/S0[111]_i_14__2_replica/O
                         net (fo=2, routed)           0.620     5.040    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X63Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.164 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/regC_Q[670]_i_3__0/O
                         net (fo=112, routed)         1.197     6.361    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/C1_reg_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/regC_Q[559]_i_2__0/O
                         net (fo=3, routed)           0.323     6.808    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/adder_b_result[560]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.932 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0[3]_i_5__13/O
                         net (fo=1, routed)           0.463     7.395    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/adder_m_input[560]
    SLICE_X36Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.945 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[3]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     7.945    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[3]_i_1__31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.062 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     8.062    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__31_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.516 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__31/O[1]
                         net (fo=2, routed)           0.579     9.095    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/regC_sub_reg[671]_1[13]
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     9.933 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[16]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000     9.933    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[16]_i_1__29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[20]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.047    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[20]_i_1__29_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.161    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__29_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.275    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__29_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.389    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__29_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.503    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__29_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.617    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__29_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.731    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__29_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.845    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__29_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.959 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.959    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__29_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.073 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.073    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__29_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.187 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.187    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__29_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.301 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.301    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__29_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.415 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.415    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__29_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__29_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.643    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__29_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.757    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__29_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.871    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__29_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.985    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__29_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.099    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__29_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001    12.214    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__29_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.328 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.328    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__29_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.556    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__29_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.869 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__29/O[3]
                         net (fo=1, routed)           0.000    12.869    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__29_n_4
    SLICE_X37Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/C1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.479    12.658    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/clk
    SLICE_X37Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/C1_reg/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.062    12.681    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/C1_reg
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                 -0.188    

Slack (VIOLATED) :        -0.179ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.942ns  (logic 5.869ns (59.034%)  route 4.073ns (40.966%))
  Logic Levels:           33  (CARRY4=29 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.717     3.011    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/clk
    SLICE_X60Y28         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.419     3.430 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=1, routed)           0.659     4.089    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.299     4.388 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=114, routed)         0.509     4.897    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I1_O)        0.124     5.021 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/regC_Q[670]_i_4/O
                         net (fo=112, routed)         1.284     6.305    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/C1_reg_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.429 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[562]_i_2/O
                         net (fo=3, routed)           0.373     6.801    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/adder_b_result[563]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124     6.925 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0[3]_i_2__4/O
                         net (fo=1, routed)           0.581     7.506    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/adder_m_input[563]
    SLICE_X31Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.891 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[3]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     7.891    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[3]_i_1__13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.005    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__13_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.119 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.119    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__13_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.233    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__13_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[19]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.347    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[19]_i_1__13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.461 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[23]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.461    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[23]_i_1__13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[27]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.575    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[27]_i_1__13_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.923 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[31]_i_1__13/O[1]
                         net (fo=2, routed)           0.667     9.590    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/regC_sub_reg[671]_1[29]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.406 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.406    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__12_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.523 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.523    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__12_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.640 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.640    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__12_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.757 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.757    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__12_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.874 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.874    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__12_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.991    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__12_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.108    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__12_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.225    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__12_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.342    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__12_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.459    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__12_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.576    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__12_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.693    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__12_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.810 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.810    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__12_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.927 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.927    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__12_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.044 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.044    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__12_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.161 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.161    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__12_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.278 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001    12.279    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__12_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.396 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.396    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__12_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.513 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.513    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__12_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.630 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.630    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__12_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.953 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__12/O[1]
                         net (fo=1, routed)           0.000    12.953    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__12_n_6
    SLICE_X30Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.525    12.704    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/clk
    SLICE_X30Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[110]/C
                         clock pessimism              0.115    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)        0.109    12.774    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[110]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -12.953    
  -------------------------------------------------------------------
                         slack                                 -0.179    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/C1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.887ns  (logic 5.670ns (57.350%)  route 4.217ns (42.650%))
  Logic Levels:           34  (CARRY4=29 LUT5=5)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/clk
    SLICE_X68Y32         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=3, routed)           0.822     4.296    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     4.420 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/S0[111]_i_14__2_replica/O
                         net (fo=2, routed)           0.165     4.585    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X69Y31         LUT5 (Prop_lut5_I1_O)        0.124     4.709 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/S0[111]_i_14__3/O
                         net (fo=114, routed)         0.512     5.221    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X69Y34         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0[111]_i_14__4/O
                         net (fo=113, routed)         1.148     6.493    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/carries_6
    SLICE_X65Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.617 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0[3]_i_11__6/O
                         net (fo=3, routed)           0.316     6.933    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/adder_b_result[898]
    SLICE_X65Y48         LUT5 (Prop_lut5_I1_O)        0.124     7.057 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0[3]_i_3__16/O
                         net (fo=1, routed)           0.655     7.712    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/adder_m_input[898]
    SLICE_X56Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     8.110 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.110    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[3]_i_1__34_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.224    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__34_n_0
    SLICE_X56Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.338 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.338    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__34_n_0
    SLICE_X56Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.452 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.452    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__34_n_0
    SLICE_X56Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.566 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.566    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__34_n_0
    SLICE_X56Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.680 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.680    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__34_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.794 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.794    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[27]_i_1__34_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.908 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     8.908    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[31]_i_1__34_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.022 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.022    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[35]_i_1__34_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.136 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.136    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[39]_i_1__34_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.250 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.250    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[43]_i_1__34_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.364 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.364    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[47]_i_1__34_n_0
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.478 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.478    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[51]_i_1__34_n_0
    SLICE_X56Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.592 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.592    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[55]_i_1__34_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.706 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.706    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[59]_i_1__34_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.820 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.820    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[63]_i_1__34_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.934 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000     9.934    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[67]_i_1__34_n_0
    SLICE_X56Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.048 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.048    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[71]_i_1__34_n_0
    SLICE_X56Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.162 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.162    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[75]_i_1__34_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.276 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.276    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[79]_i_1__34_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.390 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.390    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[83]_i_1__34_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__34/CO[3]
                         net (fo=1, routed)           0.000    10.504    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[87]_i_1__34_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    10.833 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[91]_i_1__34/O[3]
                         net (fo=2, routed)           0.590    11.423    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/regC_sub_reg[1007]_0[91]
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704    12.127 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[92]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000    12.127    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[92]_i_1__32_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.241 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[96]_i_1__32/CO[3]
                         net (fo=1, routed)           0.009    12.250    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[96]_i_1__32_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.364 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[100]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000    12.364    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[100]_i_1__32_n_0
    SLICE_X57Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.478 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[104]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000    12.478    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[104]_i_1__32_n_0
    SLICE_X57Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.592 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[108]_i_1__32/CO[3]
                         net (fo=1, routed)           0.000    12.592    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[108]_i_1__32_n_0
    SLICE_X57Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.905 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[111]_i_1__32/O[3]
                         net (fo=1, routed)           0.000    12.905    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/S1_reg[111]_i_1__32_n_4
    SLICE_X57Y78         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/C1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.525    12.704    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/clk
    SLICE_X57Y78         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/C1_reg/C
                         clock pessimism              0.115    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)        0.062    12.727    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[8].adder_i/C1_reg
  -------------------------------------------------------------------
                         required time                         12.727    
                         arrival time                         -12.905    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.172ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.886ns  (logic 5.850ns (59.175%)  route 4.036ns (40.825%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/clk
    SLICE_X68Y32         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=3, routed)           0.822     4.296    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     4.420 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/S0[111]_i_14__2_replica/O
                         net (fo=2, routed)           0.165     4.585    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X69Y31         LUT5 (Prop_lut5_I1_O)        0.124     4.709 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/S0[111]_i_14__3/O
                         net (fo=114, routed)         0.695     5.404    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X71Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.528 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/regC_Q[894]_i_3__0/O
                         net (fo=112, routed)         0.603     6.131    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X70Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.255 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/regC_Q[788]_i_2__0/O
                         net (fo=3, routed)           0.325     6.580    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/adder_b_result[789]
    SLICE_X75Y43         LUT5 (Prop_lut5_I1_O)        0.124     6.704 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0[7]_i_4__15/O
                         net (fo=1, routed)           0.666     7.370    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/adder_m_input[789]
    SLICE_X82Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.890 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000     7.890    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__33_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__33_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000     8.124    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__33_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.241 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000     8.241    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__33_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.578 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__33/O[1]
                         net (fo=2, routed)           0.760     9.338    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[21]
    SLICE_X81Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.176 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.176    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__31_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.290    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__31_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.404    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__31_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.518    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__31_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.632    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__31_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.746    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__31_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.860    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__31_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.974    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__31_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.088    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__31_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.202    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__31_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.316 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.316    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__31_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.430    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__31_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.544 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.544    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__31_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.658 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.658    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__31_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.772 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.772    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__31_n_0
    SLICE_X81Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.886 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.886    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__31_n_0
    SLICE_X81Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.000 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    12.000    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__31_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.114 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    12.114    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__31_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.228 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    12.228    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__31_n_0
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.342 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    12.342    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__31_n_0
    SLICE_X81Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.456 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    12.456    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__31_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.570 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    12.570    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__31_n_0
    SLICE_X81Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.904 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__31/O[1]
                         net (fo=1, routed)           0.000    12.904    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__31_n_6
    SLICE_X81Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.530    12.709    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/clk
    SLICE_X81Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[110]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X81Y73         FDRE (Setup_fdre_C_D)        0.062    12.732    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[110]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.904    
  -------------------------------------------------------------------
                         slack                                 -0.172    

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/C1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.934ns  (logic 5.861ns (59.001%)  route 4.073ns (40.999%))
  Logic Levels:           33  (CARRY4=29 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.717     3.011    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/clk
    SLICE_X60Y28         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.419     3.430 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=1, routed)           0.659     4.089    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.299     4.388 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[1].adder_i/S0[111]_i_14/O
                         net (fo=114, routed)         0.509     4.897    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/carries_2
    SLICE_X56Y28         LUT5 (Prop_lut5_I1_O)        0.124     5.021 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[3].adder_i/regC_Q[670]_i_4/O
                         net (fo=112, routed)         1.284     6.305    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/C1_reg_0
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.429 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/regC_Q[562]_i_2/O
                         net (fo=3, routed)           0.373     6.801    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/adder_b_result[563]
    SLICE_X34Y26         LUT5 (Prop_lut5_I1_O)        0.124     6.925 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0[3]_i_2__4/O
                         net (fo=1, routed)           0.581     7.506    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/adder_m_input[563]
    SLICE_X31Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.891 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[3]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     7.891    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[3]_i_1__13_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.005 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.005    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__13_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.119 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.119    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__13_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.233 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.233    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__13_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.347 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[19]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.347    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[19]_i_1__13_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.461 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[23]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.461    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[23]_i_1__13_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.575 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[27]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000     8.575    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[27]_i_1__13_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.923 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/genblk1[5].adder_i/S0_reg[31]_i_1__13/O[1]
                         net (fo=2, routed)           0.667     9.590    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/regC_sub_reg[671]_1[29]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    10.406 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.406    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__12_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.523 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.523    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__12_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.640 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.640    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__12_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.757 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.757    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__12_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.874 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.874    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__12_n_0
    SLICE_X30Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.991 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    10.991    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__12_n_0
    SLICE_X30Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.108 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.108    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__12_n_0
    SLICE_X30Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.225 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.225    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__12_n_0
    SLICE_X30Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.342 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.342    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__12_n_0
    SLICE_X30Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.459 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.459    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__12_n_0
    SLICE_X30Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.576 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.576    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__12_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.693 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.693    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__12_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.810 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.810    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__12_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.927 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    11.927    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__12_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.044 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.044    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__12_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.161 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.161    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__12_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.278 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__12/CO[3]
                         net (fo=1, routed)           0.001    12.279    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__12_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.396 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.396    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__12_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.513 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.513    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__12_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.630 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    12.630    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__12_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.945 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__12/O[3]
                         net (fo=1, routed)           0.000    12.945    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__12_n_4
    SLICE_X30Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/C1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.525    12.704    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/clk
    SLICE_X30Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/C1_reg/C
                         clock pessimism              0.115    12.819    
                         clock uncertainty           -0.154    12.665    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)        0.109    12.774    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/genblk1[5].adder_i/C1_reg
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                         -12.945    
  -------------------------------------------------------------------
                         slack                                 -0.171    

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/C1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.865ns  (logic 5.829ns (59.088%)  route 4.036ns (40.912%))
  Logic Levels:           33  (CARRY4=28 LUT3=1 LUT5=4)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/clk
    SLICE_X68Y32         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=3, routed)           0.822     4.296    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     4.420 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/S0[111]_i_14__2_replica/O
                         net (fo=2, routed)           0.165     4.585    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X69Y31         LUT5 (Prop_lut5_I1_O)        0.124     4.709 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/S0[111]_i_14__3/O
                         net (fo=114, routed)         0.695     5.404    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/carries_4
    SLICE_X71Y39         LUT5 (Prop_lut5_I1_O)        0.124     5.528 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/regC_Q[894]_i_3__0/O
                         net (fo=112, routed)         0.603     6.131    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/C1_reg_0
    SLICE_X70Y43         LUT3 (Prop_lut3_I2_O)        0.124     6.255 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/regC_Q[788]_i_2__0/O
                         net (fo=3, routed)           0.325     6.580    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/adder_b_result[789]
    SLICE_X75Y43         LUT5 (Prop_lut5_I1_O)        0.124     6.704 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0[7]_i_4__15/O
                         net (fo=1, routed)           0.666     7.370    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/adder_m_input[789]
    SLICE_X82Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.890 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000     7.890    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[7]_i_1__33_n_0
    SLICE_X82Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.007 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000     8.007    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[11]_i_1__33_n_0
    SLICE_X82Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.124 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000     8.124    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[15]_i_1__33_n_0
    SLICE_X82Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.241 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000     8.241    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[19]_i_1__33_n_0
    SLICE_X82Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.578 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[7].adder_i/S0_reg[23]_i_1__33/O[1]
                         net (fo=2, routed)           0.760     9.338    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/regC_sub_reg[895]_1[21]
    SLICE_X81Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.176 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.176    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[24]_i_1__31_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.290 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.290    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[28]_i_1__31_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.404 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.404    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[32]_i_1__31_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.518 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.518    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[36]_i_1__31_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.632 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.632    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[40]_i_1__31_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.746 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.746    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[44]_i_1__31_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.860 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.860    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[48]_i_1__31_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.974 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    10.974    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[52]_i_1__31_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.088 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.088    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[56]_i_1__31_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.202 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.202    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[60]_i_1__31_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.316 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.316    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[64]_i_1__31_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.430 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.430    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[68]_i_1__31_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.544 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.544    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[72]_i_1__31_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.658 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.658    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[76]_i_1__31_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.772 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.772    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[80]_i_1__31_n_0
    SLICE_X81Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.886 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    11.886    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[84]_i_1__31_n_0
    SLICE_X81Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.000 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    12.000    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[88]_i_1__31_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.114 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    12.114    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[92]_i_1__31_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.228 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    12.228    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[96]_i_1__31_n_0
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.342 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    12.342    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[100]_i_1__31_n_0
    SLICE_X81Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.456 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    12.456    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[104]_i_1__31_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.570 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000    12.570    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[108]_i_1__31_n_0
    SLICE_X81Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.883 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__31/O[3]
                         net (fo=1, routed)           0.000    12.883    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/S1_reg[111]_i_1__31_n_4
    SLICE_X81Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/C1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.530    12.709    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/clk
    SLICE_X81Y73         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/C1_reg/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X81Y73         FDRE (Setup_fdre_C_D)        0.062    12.732    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[7].adder_i/C1_reg
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.777ns  (logic 5.772ns (59.038%)  route 4.005ns (40.962%))
  Logic Levels:           33  (CARRY4=29 LUT3=1 LUT5=3)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.724     3.018    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/clk
    SLICE_X68Y32         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y32         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_reg_replica/Q
                         net (fo=3, routed)           0.822     4.296    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/C1_1_repN
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     4.420 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[1].adder_i/S0[111]_i_14__2_replica/O
                         net (fo=2, routed)           0.620     5.040    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/carries_2_repN_alias
    SLICE_X63Y29         LUT5 (Prop_lut5_I1_O)        0.124     5.164 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[3].adder_i/regC_Q[670]_i_3__0/O
                         net (fo=112, routed)         1.197     6.361    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/C1_reg_0
    SLICE_X43Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.485 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/regC_Q[559]_i_2__0/O
                         net (fo=3, routed)           0.323     6.808    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/adder_b_result[560]
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.932 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0[3]_i_5__13/O
                         net (fo=1, routed)           0.463     7.395    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/adder_m_input[560]
    SLICE_X36Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.945 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[3]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     7.945    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[3]_i_1__31_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.062 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     8.062    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[7]_i_1__31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.179 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__31/CO[3]
                         net (fo=1, routed)           0.000     8.179    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[11]_i_1__31_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.516 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/genblk1[5].adder_i/S0_reg[15]_i_1__31/O[1]
                         net (fo=2, routed)           0.579     9.095    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/regC_sub_reg[671]_1[13]
    SLICE_X37Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838     9.933 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[16]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000     9.933    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[16]_i_1__29_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.047 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[20]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.047    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[20]_i_1__29_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.161 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.161    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[24]_i_1__29_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.275    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[28]_i_1__29_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.389    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[32]_i_1__29_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.503    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[36]_i_1__29_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.617    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[40]_i_1__29_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.731    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[44]_i_1__29_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.845    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[48]_i_1__29_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.959 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    10.959    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[52]_i_1__29_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.073 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.073    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[56]_i_1__29_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.187 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.187    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[60]_i_1__29_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.301 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.301    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[64]_i_1__29_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.415 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.415    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[68]_i_1__29_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.529 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.529    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[72]_i_1__29_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.643 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.643    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[76]_i_1__29_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.757 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.757    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[80]_i_1__29_n_0
    SLICE_X37Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.871 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.871    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[84]_i_1__29_n_0
    SLICE_X37Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.985 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    11.985    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[88]_i_1__29_n_0
    SLICE_X37Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.099 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.099    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[92]_i_1__29_n_0
    SLICE_X37Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.213 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001    12.214    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[96]_i_1__29_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.328 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.328    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[100]_i_1__29_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.442 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.442    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[104]_i_1__29_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.556 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__29/CO[3]
                         net (fo=1, routed)           0.000    12.556    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[108]_i_1__29_n_0
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.795 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__29/O[2]
                         net (fo=1, routed)           0.000    12.795    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]_i_1__29_n_5
    SLICE_X37Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.479    12.658    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/clk
    SLICE_X37Y53         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]/C
                         clock pessimism              0.115    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X37Y53         FDRE (Setup_fdre_C_D)        0.062    12.681    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[5].adder_i/S1_reg[111]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                 -0.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[693]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.599%)  route 0.189ns (50.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.560     0.896    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/clk
    SLICE_X49Y42         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S1_reg[21]/Q
                         net (fo=2, routed)           0.189     1.226    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S1[21]
    SLICE_X51Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.271 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/regC_sub[693]_i_1__0/O
                         net (fo=1, routed)           0.000     1.271    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M_n_334
    SLICE_X51Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[693]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.824     1.190    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X51Y40         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[693]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y40         FDRE (Hold_fdre_C_D)         0.092     1.247    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[693]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S1_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[727]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.532%)  route 0.214ns (53.468%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.556     0.892    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/clk
    SLICE_X49Y50         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S1_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S1_reg[55]/Q
                         net (fo=2, routed)           0.214     1.246    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S1[55]
    SLICE_X51Y48         LUT5 (Prop_lut5_I0_O)        0.045     1.291 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/regC_sub[727]_i_1__0/O
                         net (fo=1, routed)           0.000     1.291    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M_n_300
    SLICE_X51Y48         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[727]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.826     1.192    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X51Y48         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[727]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X51Y48         FDRE (Hold_fdre_C_D)         0.092     1.254    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub_reg[727]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.225%)  route 0.118ns (41.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.639     0.975    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X36Y101        FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[9]/Q
                         net (fo=1, routed)           0.118     1.257    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[9]
    SLICE_X36Y99         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.825     1.191    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X36Y99         FDRE                                         r  rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.063     1.219    rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[672]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.808%)  route 0.203ns (52.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.558     0.894    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/clk
    SLICE_X49Y37         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S1_reg[1]/Q
                         net (fo=2, routed)           0.203     1.238    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S1[1]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.283 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/regC_Q[672]_i_1__0/O
                         net (fo=1, routed)           0.000     1.283    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M_n_1250
    SLICE_X53Y35         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[672]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.820     1.186    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X53Y35         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[672]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y35         FDRE (Hold_fdre_C_D)         0.091     1.242    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[672]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_sub_reg[773]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/regA_Q_reg[773]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.565%)  route 0.213ns (53.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.548     0.884    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/clk
    SLICE_X53Y65         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_sub_reg[773]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_sub_reg[773]/Q
                         net (fo=4, routed)           0.213     1.238    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/m0_res[773]
    SLICE_X45Y64         LUT5 (Prop_lut5_I2_O)        0.045     1.283 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regA_Q[773]_i_1/O
                         net (fo=1, routed)           0.000     1.283    rsa_project_i/rsa_wrapper_0/inst/mont_exp/muxRegA_D[773]
    SLICE_X45Y64         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/regA_Q_reg[773]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.819     1.185    rsa_project_i/rsa_wrapper_0/inst/mont_exp/clk
    SLICE_X45Y64         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/regA_Q_reg[773]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X45Y64         FDRE (Hold_fdre_C_D)         0.092     1.242    rsa_project_i/rsa_wrapper_0/inst/mont_exp/regA_Q_reg[773]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.576     0.912    rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y96         FDRE                                         r  rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.103     1.156    rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X30Y97         SRLC32E                                      r  rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.845     1.211    rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.112    rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/msg_reg[438]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[438]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.936%)  route 0.258ns (58.064%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.609     0.945    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X103Y50        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/msg_reg[438]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y50        FDRE (Prop_fdre_C_Q)         0.141     1.086 r  rsa_project_i/rsa_wrapper_0/inst/msg_reg[438]/Q
                         net (fo=1, routed)           0.258     1.343    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/msg_reg[1022][437]
    SLICE_X102Y49        LUT6 (Prop_lut6_I1_O)        0.045     1.388 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg[438]_i_1__0/O
                         net (fo=1, routed)           0.000     1.388    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regA_Q_reg[1022][438]
    SLICE_X102Y49        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[438]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.885     1.251    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/clk
    SLICE_X102Y49        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[438]/C
                         clock pessimism             -0.030     1.221    
    SLICE_X102Y49        FDRE (Hold_fdre_C_D)         0.120     1.341    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[438]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/msg_reg[550]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[550]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.226ns (54.204%)  route 0.191ns (45.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.636     0.972    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X109Y51        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/msg_reg[550]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y51        FDRE (Prop_fdre_C_Q)         0.128     1.100 r  rsa_project_i/rsa_wrapper_0/inst/msg_reg[550]/Q
                         net (fo=1, routed)           0.191     1.291    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/msg_reg[1022][549]
    SLICE_X107Y48        LUT6 (Prop_lut6_I1_O)        0.098     1.389 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/in_a_reg[550]_i_1__0/O
                         net (fo=1, routed)           0.000     1.389    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regA_Q_reg[1022][550]
    SLICE_X107Y48        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[550]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.913     1.279    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/clk
    SLICE_X107Y48        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[550]/C
                         clock pessimism             -0.030     1.249    
    SLICE_X107Y48        FDRE (Hold_fdre_C_D)         0.092     1.341    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/in_a_reg_reg[550]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/rmodn_reg[548]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/regA_Q_reg[548]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.206%)  route 0.235ns (55.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.636     0.972    rsa_project_i/rsa_wrapper_0/inst/clk
    SLICE_X109Y50        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/rmodn_reg[548]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y50        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  rsa_project_i/rsa_wrapper_0/inst/rmodn_reg[548]/Q
                         net (fo=1, routed)           0.235     1.347    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/rmodn_reg[1023][548]
    SLICE_X109Y46        LUT5 (Prop_lut5_I0_O)        0.045     1.392 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regA_Q[548]_i_1/O
                         net (fo=1, routed)           0.000     1.392    rsa_project_i/rsa_wrapper_0/inst/mont_exp/muxRegA_D[548]
    SLICE_X109Y46        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/regA_Q_reg[548]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.912     1.278    rsa_project_i/rsa_wrapper_0/inst/mont_exp/clk
    SLICE_X109Y46        FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/regA_Q_reg[548]/C
                         clock pessimism             -0.030     1.248    
    SLICE_X109Y46        FDRE (Hold_fdre_C_D)         0.092     1.340    rsa_project_i/rsa_wrapper_0/inst/mont_exp/regA_Q_reg[548]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S0_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[711]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.822%)  route 0.202ns (49.178%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.559     0.895    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/clk
    SLICE_X50Y47         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S0_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S0_reg[40]/Q
                         net (fo=2, routed)           0.202     1.261    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/S0[40]
    SLICE_X48Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.306 r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/genblk1[6].adder_i/regC_Q[711]_i_1__0/O
                         net (fo=1, routed)           0.000     1.306    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M_n_1211
    SLICE_X48Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[711]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.829     1.195    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/clk
    SLICE_X48Y45         FDRE                                         r  rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[711]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X48Y45         FDRE (Hold_fdre_C_D)         0.092     1.252    rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_Q_reg[711]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X50Y96    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y96    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y95    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X45Y92    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y94    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y95    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y95    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[32]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X48Y96    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[33]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X47Y95    rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[34]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y90    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y90    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y90    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y90    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y90    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y90    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y90    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y90    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y75    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y83    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.724ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.580ns (21.438%)  route 2.125ns (78.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.641     2.935    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y81         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.986     4.377    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.501 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.140     5.640    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y83         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.472    12.651    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y83         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X36Y83         FDCE (Recov_fdce_C_CLR)     -0.361    12.365    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.705ns  (logic 0.580ns (21.438%)  route 2.125ns (78.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.641     2.935    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y81         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.986     4.377    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.501 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.140     5.640    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y83         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.472    12.651    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X36Y83         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X36Y83         FDPE (Recov_fdpe_C_PRE)     -0.361    12.365    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.365    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.580ns (22.104%)  route 2.044ns (77.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.651     2.945    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.860     4.261    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y90         LUT3 (Prop_lut3_I1_O)        0.124     4.385 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.184     5.569    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X36Y91         FDPE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.478    12.657    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X36Y91         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X36Y91         FDPE (Recov_fdpe_C_PRE)     -0.361    12.371    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  6.802    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.718ns (28.003%)  route 1.846ns (71.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.639     2.933    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y79         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDPE (Prop_fdpe_C_Q)         0.419     3.352 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.664     4.016    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y78         LUT3 (Prop_lut3_I2_O)        0.299     4.315 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.182     5.497    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.463    12.642    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.262    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.345    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.718ns (28.003%)  route 1.846ns (71.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.639     2.933    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y79         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDPE (Prop_fdpe_C_Q)         0.419     3.352 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.664     4.016    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y78         LUT3 (Prop_lut3_I2_O)        0.299     4.315 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.182     5.497    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.463    12.642    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.262    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.345    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.718ns (28.003%)  route 1.846ns (71.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.639     2.933    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y79         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDPE (Prop_fdpe_C_Q)         0.419     3.352 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.664     4.016    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y78         LUT3 (Prop_lut3_I2_O)        0.299     4.315 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.182     5.497    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.463    12.642    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.262    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.345    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.718ns (28.003%)  route 1.846ns (71.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.639     2.933    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y79         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDPE (Prop_fdpe_C_Q)         0.419     3.352 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.664     4.016    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y78         LUT3 (Prop_lut3_I2_O)        0.299     4.315 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.182     5.497    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.463    12.642    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.262    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.345    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.718ns (28.003%)  route 1.846ns (71.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.639     2.933    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y79         FDPE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDPE (Prop_fdpe_C_Q)         0.419     3.352 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           0.664     4.016    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X35Y78         LUT3 (Prop_lut3_I2_O)        0.299     4.315 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.182     5.497    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X35Y75         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.463    12.642    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X35Y75         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.262    12.904    
                         clock uncertainty           -0.154    12.750    
    SLICE_X35Y75         FDCE (Recov_fdce_C_CLR)     -0.405    12.345    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.345    
                         arrival time                          -5.497    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.580ns (22.763%)  route 1.968ns (77.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.641     2.935    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y81         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.986     4.377    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.501 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     5.483    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y81         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.469    12.648    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y81         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X38Y81         FDCE (Recov_fdce_C_CLR)     -0.361    12.362    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.580ns (22.763%)  route 1.968ns (77.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.641     2.935    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y81         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.391 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.986     4.377    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X36Y81         LUT3 (Prop_lut3_I0_O)        0.124     4.501 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.982     5.483    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X38Y81         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       1.469    12.648    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X38Y81         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.229    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X38Y81         FDCE (Recov_fdce_C_CLR)     -0.361    12.362    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -5.483    
  -------------------------------------------------------------------
                         slack                                  6.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.919%)  route 0.269ns (59.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.557     0.893    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.116     1.150    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.347    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y90         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y90         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.919%)  route 0.269ns (59.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.557     0.893    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.116     1.150    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.347    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y90         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y90         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.919%)  route 0.269ns (59.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.557     0.893    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.116     1.150    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.347    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y90         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y90         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.919%)  route 0.269ns (59.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.557     0.893    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.116     1.150    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.347    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X32Y90         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y90         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X32Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.842    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.919%)  route 0.269ns (59.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.557     0.893    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.116     1.150    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.347    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y90         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y90         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X33Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.919%)  route 0.269ns (59.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.557     0.893    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.116     1.150    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.347    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y90         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y90         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X33Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.919%)  route 0.269ns (59.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.557     0.893    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.116     1.150    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.347    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y90         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y90         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X33Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.919%)  route 0.269ns (59.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.557     0.893    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.116     1.150    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.153     1.347    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X33Y90         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X33Y90         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.281     0.909    
    SLICE_X33Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.817    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.782%)  route 0.334ns (64.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.557     0.893    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.116     1.150    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.218     1.412    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X32Y91         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y91         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.782%)  route 0.334ns (64.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.557     0.893    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y91         FDRE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.116     1.150    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X33Y90         LUT3 (Prop_lut3_I0_O)        0.045     1.195 f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.218     1.412    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X32Y91         FDCE                                         f  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_project_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_project_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=27546, routed)       0.824     1.190    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y91         FDCE                                         r  rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.839    rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.574    





