
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03LR-SP1
Install: C:\lscc\radiant\2.2\synpbase
OS: Windows 6.2

Hostname: WEI-WS1

Implementation : rgb_blinky_imp

# Written on Sun Dec 13 00:42:11 2020

##### DESIGN INFO #######################################################

Top View:                "rgb_blink"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                         Ending                           |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                           JTAG_SOFT|tck_inferred_clock     |     5.000            |     No paths         |     No paths         |     No paths                         
rgb_blink|int_osc                System                           |     5.000            |     No paths         |     No paths         |     No paths                         
rgb_blink|int_osc                rgb_blink|int_osc                |     5.000            |     No paths         |     No paths         |     No paths                         
rgb_blink|int_osc                JTAG_SOFT|tck_inferred_clock     |     No paths         |     No paths         |     Diff grp         |     No paths                         
JTAG_SOFT|tck_inferred_clock     System                           |     No paths         |     No paths         |     No paths         |     5.000                            
JTAG_SOFT|tck_inferred_clock     rgb_blink|int_osc                |     No paths         |     No paths         |     No paths         |     Diff grp                         
JTAG_SOFT|tck_inferred_clock     JTAG_SOFT|tck_inferred_clock     |     5.000            |     5.000            |     2.500            |     2.500                            
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:JTAG_TCK
p:JTAG_TDI
p:JTAG_TDO
p:JTAG_TMS
p:led_blue
p:led_green
p:led_red


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
