
*** Running vivado
    with args -log design_1_myip_pong2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myip_pong2_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr 22 21:03:21 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_myip_pong2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.ipdefs/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.ipdefs/pong_ip2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.ipdefs/apb_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_myip_pong2_0_0
Command: synth_design -top design_1_myip_pong2_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16404
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 959.281 ; gain = 464.832
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN0' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:145]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN1' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:146]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN2' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:147]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN3' becomes localparam in 'encode' with formal parameter declaration list [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:148]
INFO: [Synth 8-638] synthesizing module 'design_1_myip_pong2_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/synth/design_1_myip_pong2_0_0.vhd:89]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_pong2' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/myip_pong2.vhd:5' bound to instance 'U0' of component 'myip_pong2' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/synth/design_1_myip_pong2_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'myip_pong2' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/myip_pong2.vhd:59]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_pong2_slave_lite_v1_0_S00_AXI' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:5' bound to instance 'myip_pong2_slave_lite_v1_0_S00_AXI_inst' of component 'myip_pong2_slave_lite_v1_0_S00_AXI' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/myip_pong2.vhd:103]
INFO: [Synth 8-638] synthesizing module 'myip_pong2_slave_lite_v1_0_S00_AXI' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-226] default block is never used [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:234]
INFO: [Synth 8-638] synthesizing module 'design_6_wrapper' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_wrapper.vhd:40]
INFO: [Synth 8-3491] module 'design_6' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:213' bound to instance 'design_6_i' of component 'design_6' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_wrapper.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_6' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:242]
INFO: [Synth 8-638] synthesizing module 'Debounce_imp_1YR14H4' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:31]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_0_0' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_0_0.vhd:56' bound to instance 'Debounce_Switch_0' of component 'design_6_Debounce_Switch_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:68]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_0_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Debounce_Switch' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Debounce_Switch.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Debounce_Switch' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Debounce_Switch.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_0_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_0_0.vhd:64]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_1_0' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_1_0.vhd:56' bound to instance 'Debounce_Switch_1' of component 'design_6_Debounce_Switch_1_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:74]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_1_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_1_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_1_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_1_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_1_0.vhd:64]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_2_0' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_2_0.vhd:56' bound to instance 'Debounce_Switch_2' of component 'design_6_Debounce_Switch_2_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:80]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_2_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_2_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_2_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_2_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_2_0.vhd:64]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_3_0' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_3_0.vhd:56' bound to instance 'Debounce_Switch_3' of component 'design_6_Debounce_Switch_3_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_3_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_3_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_3_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_3_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_3_0.vhd:64]
INFO: [Synth 8-3491] module 'design_6_Debounce_Switch_4_0' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_4_0.vhd:56' bound to instance 'Debounce_Switch_4' of component 'design_6_Debounce_Switch_4_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:92]
INFO: [Synth 8-638] synthesizing module 'design_6_Debounce_Switch_4_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_4_0.vhd:64]
INFO: [Synth 8-3491] module 'Debounce_Switch' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Debounce_Switch.vhd:12' bound to instance 'U0' of component 'Debounce_Switch' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_4_0.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'design_6_Debounce_Switch_4_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Debounce_Switch_4_0.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'Debounce_imp_1YR14H4' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:31]
INFO: [Synth 8-3491] module 'design_6_Pong_Top2_0_0' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Pong_Top2_0_0.vhd:56' bound to instance 'Pong_Top2_0' of component 'design_6_Pong_Top2_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:341]
INFO: [Synth 8-638] synthesizing module 'design_6_Pong_Top2_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Pong_Top2_0_0.vhd:80]
	Parameter g_Video_Width bound to: 3 - type: integer 
	Parameter g_Total_Cols bound to: 800 - type: integer 
	Parameter g_Total_Rows bound to: 525 - type: integer 
	Parameter g_Active_Cols bound to: 640 - type: integer 
	Parameter g_Active_Rows bound to: 480 - type: integer 
INFO: [Synth 8-3491] module 'Pong_Top2' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Top2.vhd:10' bound to instance 'U0' of component 'Pong_Top2' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Pong_Top2_0_0.vhd:128]
INFO: [Synth 8-638] synthesizing module 'Pong_Top2' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Top2.vhd:58]
	Parameter g_Player_Paddle_X bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'Pong_Paddle_Ctrl' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Paddle_Ctrl.vhd:11' bound to instance 'Paddle_Ctrl_P1_inst' of component 'Pong_Paddle_Ctrl' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Top2.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Pong_Paddle_Ctrl' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Paddle_Ctrl.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Pong_Paddle_Ctrl' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Paddle_Ctrl.vhd:30]
	Parameter g_Player_Paddle_X bound to: 39 - type: integer 
INFO: [Synth 8-3491] module 'Pong_Paddle_Ctrl' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Paddle_Ctrl.vhd:11' bound to instance 'Paddle_Ctrl_P2_inst' of component 'Pong_Paddle_Ctrl' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Top2.vhd:135]
INFO: [Synth 8-638] synthesizing module 'Pong_Paddle_Ctrl__parameterized1' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Paddle_Ctrl.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Pong_Paddle_Ctrl__parameterized1' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Paddle_Ctrl.vhd:30]
INFO: [Synth 8-3491] module 'Pong_Ball_Ctrl' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Ball_Ctrl.vhd:10' bound to instance 'Pong_Ball_Ctrl_inst' of component 'Pong_Ball_Ctrl' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Top2.vhd:151]
INFO: [Synth 8-638] synthesizing module 'Pong_Ball_Ctrl' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Ball_Ctrl.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Pong_Ball_Ctrl' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Ball_Ctrl.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Pong_Top2' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Pong_Top2.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'design_6_Pong_Top2_0_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Pong_Top2_0_0.vhd:80]
INFO: [Synth 8-638] synthesizing module 'VGA_imp_1EM9P0E' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:120]
INFO: [Synth 8-3491] module 'design_6_Sync_To_Count2_0_0' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Sync_To_Count2_0_0.vhd:56' bound to instance 'Sync_To_Count2_0' of component 'design_6_Sync_To_Count2_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:170]
INFO: [Synth 8-638] synthesizing module 'design_6_Sync_To_Count2_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Sync_To_Count2_0_0.vhd:68]
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'Sync_To_Count2' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Sync_To_Count2.vhd:15' bound to instance 'U0' of component 'Sync_To_Count2' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Sync_To_Count2_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Sync_To_Count2' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Sync_To_Count2.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Sync_To_Count2' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Sync_To_Count2.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'design_6_Sync_To_Count2_0_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_Sync_To_Count2_0_0.vhd:68]
INFO: [Synth 8-3491] module 'design_6_VGA_Sync_Porch_0_0' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_VGA_Sync_Porch_0_0.vhd:56' bound to instance 'VGA_Sync_Porch_0' of component 'design_6_VGA_Sync_Porch_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:180]
INFO: [Synth 8-638] synthesizing module 'design_6_VGA_Sync_Porch_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_VGA_Sync_Porch_0_0.vhd:72]
	Parameter g_VIDEO_WIDTH bound to: 3 - type: integer 
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
	Parameter g_ACTIVE_COLS bound to: 640 - type: integer 
	Parameter g_ACTIVE_ROWS bound to: 480 - type: integer 
INFO: [Synth 8-3491] module 'VGA_Sync_Porch' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/VGA_Sync_Porch.vhd:21' bound to instance 'U0' of component 'VGA_Sync_Porch' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_VGA_Sync_Porch_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'VGA_Sync_Porch' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/VGA_Sync_Porch.vhd:46]
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'Sync_To_Count' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Sync_To_Count.vhd:15' bound to instance 'Sync_To_Count_Porch_inst' of component 'Sync_To_Count' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/VGA_Sync_Porch.vhd:80]
INFO: [Synth 8-638] synthesizing module 'Sync_To_Count' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Sync_To_Count.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Sync_To_Count' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/Sync_To_Count.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'VGA_Sync_Porch' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/VGA_Sync_Porch.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_6_VGA_Sync_Porch_0_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_VGA_Sync_Porch_0_0.vhd:72]
INFO: [Synth 8-3491] module 'design_6_VGA_Sync_Pulses_0_0' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_VGA_Sync_Pulses_0_0.vhd:56' bound to instance 'VGA_Sync_Pulses_0' of component 'design_6_VGA_Sync_Pulses_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:194]
INFO: [Synth 8-638] synthesizing module 'design_6_VGA_Sync_Pulses_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_VGA_Sync_Pulses_0_0.vhd:66]
	Parameter g_TOTAL_COLS bound to: 800 - type: integer 
	Parameter g_TOTAL_ROWS bound to: 525 - type: integer 
	Parameter g_ACTIVE_COLS bound to: 640 - type: integer 
	Parameter g_ACTIVE_ROWS bound to: 480 - type: integer 
INFO: [Synth 8-3491] module 'VGA_Sync_Pulses' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/VGA_Sync_Pulses.vhd:14' bound to instance 'U0' of component 'VGA_Sync_Pulses' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_VGA_Sync_Pulses_0_0.vhd:99]
INFO: [Synth 8-638] synthesizing module 'VGA_Sync_Pulses' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/VGA_Sync_Pulses.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'VGA_Sync_Pulses' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/VGA_Sync_Pulses.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_6_VGA_Sync_Pulses_0_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_VGA_Sync_Pulses_0_0.vhd:66]
INFO: [Synth 8-3491] module 'design_6_util_vector_logic_0_0' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_util_vector_logic_0_0/synth/design_6_util_vector_logic_0_0.v:53' bound to instance 'util_vector_logic_0' of component 'design_6_util_vector_logic_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:202]
INFO: [Synth 8-6157] synthesizing module 'design_6_util_vector_logic_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_util_vector_logic_0_0/synth/design_6_util_vector_logic_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_vector_logic_v2_0_4_util_vector_logic' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_util_vector_logic_0_0/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'util_vector_logic_v2_0_4_util_vector_logic' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_util_vector_logic_0_0/hdl/util_vector_logic_v2_0_vl_rfs.v:90]
INFO: [Synth 8-6155] done synthesizing module 'design_6_util_vector_logic_0_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_util_vector_logic_0_0/synth/design_6_util_vector_logic_0_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'VGA_imp_1EM9P0E' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:120]
INFO: [Synth 8-3491] module 'design_6_clk_wiz_0_0' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.v:66' bound to instance 'clk_wiz_0' of component 'design_6_clk_wiz_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:378]
INFO: [Synth 8-6157] synthesizing module 'design_6_clk_wiz_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.v:66]
INFO: [Synth 8-6157] synthesizing module 'design_6_clk_wiz_0_0_clk_wiz' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_clk_wiz.v:66]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'design_6_clk_wiz_0_0_clk_wiz' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_clk_wiz.v:66]
INFO: [Synth 8-6155] done synthesizing module 'design_6_clk_wiz_0_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.v:66]
INFO: [Synth 8-3491] module 'design_6_hdmi_tx_0_0' declared at 'c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/synth/design_6_hdmi_tx_0_0.v:53' bound to instance 'hdmi_tx_0' of component 'design_6_hdmi_tx_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:386]
INFO: [Synth 8-6157] synthesizing module 'design_6_hdmi_tx_0_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/synth/design_6_hdmi_tx_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_v1_0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'srldelay' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149045]
INFO: [Synth 8-6155] done synthesizing module 'srldelay' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'encode' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized0' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized1' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized1' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'serdes_10_to_1' [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103679]
INFO: [Synth 8-6155] done synthesizing module 'serdes_10_to_1' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_v1_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'design_6_hdmi_tx_0_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/synth/design_6_hdmi_tx_0_0.v:53]
INFO: [Synth 8-256] done synthesizing module 'design_6' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'design_6_wrapper' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/design_6_wrapper.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'myip_pong2_slave_lite_v1_0_S00_AXI' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'myip_pong2' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/myip_pong2.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_myip_pong2_0_0' (0#1) [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/synth/design_1_myip_pong2_0_0.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element ade_q_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:174]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:175]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_q_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:176]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_qq_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:177]
WARNING: [Synth 8-6014] Unused sequential element adin_q_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:184]
WARNING: [Synth 8-6014] Unused sequential element adin_reg_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:185]
WARNING: [Synth 8-6014] Unused sequential element ade_q_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:174]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:175]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_q_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:176]
WARNING: [Synth 8-6014] Unused sequential element ade_reg_qq_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:177]
WARNING: [Synth 8-6014] Unused sequential element adin_q_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:184]
WARNING: [Synth 8-6014] Unused sequential element adin_reg_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_hdmi_tx_0_0/hdl/encode.v:185]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ipshared/96ad/src/myip_pong2_slave_lite_v1_0_S00_AXI.vhd:231]
WARNING: [Synth 8-7129] Port adin[3] in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[2] in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[1] in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[0] in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ade in module encode__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[3] in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[2] in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[1] in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port adin[0] in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port ade in module encode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[3] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[2] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[1] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[0] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[3] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[2] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[1] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[0] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module myip_pong2_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1082.199 ; gain = 587.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1082.199 ; gain = 587.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1082.199 ; gain = 587.750
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1082.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_ooc.xdc] for cell 'U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i'
Finished Parsing XDC File [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_ooc.xdc] for cell 'U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i'
Parsing XDC File [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_board.xdc] for cell 'U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_board.xdc] for cell 'U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.xdc] for cell 'U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0.xdc] for cell 'U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.runs/design_1_myip_pong2_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.runs/design_1_myip_pong2_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.runs/design_1_myip_pong2_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_myip_pong2_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_myip_pong2_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_late.xdc] for cell 'U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_clk_wiz_0_0/design_6_clk_wiz_0_0_late.xdc] for cell 'U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1168.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1168.465 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1168.465 ; gain = 674.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1168.465 ; gain = 674.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst. (constraint file  c:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_myip_pong2_0_0/src/design_6_ooc.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0/inst. (constraint file  C:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.runs/design_1_myip_pong2_0_0_synth_1/dont_touch.xdc, line 17).
Applied set_property KEEP_HIERARCHY = SOFT for U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/hdmi_tx_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/util_vector_logic_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1168.465 ; gain = 674.016
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_SM_Main_reg' in module 'Pong_Top2'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'myip_pong2_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'myip_pong2_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                              000 |                              000
               s_running |                              001 |                              001
               s_p2_wins |                              010 |                              011
               s_p1_wins |                              011 |                              010
               s_cleanup |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_SM_Main_reg' using encoding 'sequential' in module 'Pong_Top2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                   waddr |                              010 |                               10
                   wdata |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'one-hot' in module 'myip_pong2_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   raddr |                               01 |                               10
                   rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'myip_pong2_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1168.465 ; gain = 674.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 2     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 5     
	   8 Input    4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 3     
	               10 Bit    Registers := 9     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 13    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 41    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 15    
	   5 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 34    
	   5 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_Col_Count[3] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[2] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[1] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Col_Count[0] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[3] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[2] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[1] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_Row_Count[0] in module Pong_Top2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_myip_pong2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_myip_pong2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_myip_pong2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_myip_pong2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_myip_pong2_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_myip_pong2_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1168.465 ; gain = 674.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1272.281 ; gain = 777.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1293.070 ; gain = 798.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:48 . Memory (MB): peak = 1303.258 ; gain = 808.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.590 ; gain = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.590 ; gain = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.590 ; gain = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.590 ; gain = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.590 ; gain = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.590 ; gain = 1004.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_myip_pong2_0_0 | U0/myip_pong2_slave_lite_v1_0_S00_AXI_inst/PONG_INST/design_6_i/VGA/VGA_Sync_Porch_0/U0/Sync_To_Count_Porch_inst/r_HSync_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    56|
|3     |LUT1       |    23|
|4     |LUT2       |   153|
|5     |LUT3       |    86|
|6     |LUT4       |   111|
|7     |LUT5       |   135|
|8     |LUT6       |   222|
|9     |MMCME2_ADV |     1|
|10    |OSERDESE2  |     8|
|12    |SRL16E     |    28|
|13    |FDCE       |    42|
|14    |FDRE       |   398|
|15    |FDSE       |    13|
|16    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.590 ; gain = 1004.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 1498.590 ; gain = 917.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:52 . Memory (MB): peak = 1498.590 ; gain = 1004.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1498.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1499.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8bc99a3b
INFO: [Common 17-83] Releasing license: Synthesis
144 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 1499.402 ; gain = 1177.852
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1499.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.runs/design_1_myip_pong2_0_0_synth_1/design_1_myip_pong2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myip_pong2_0_0, cache-ID = 21a1b2d7c083e13d
INFO: [Coretcl 2-1174] Renamed 41 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1499.402 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/alexj/Downloads/Soc_FinalProject-Task2/project_2.xpr/project_2/project_2.runs/design_1_myip_pong2_0_0_synth_1/design_1_myip_pong2_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_myip_pong2_0_0_utilization_synth.rpt -pb design_1_myip_pong2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 21:04:23 2025...
