Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Apr 30 12:13:43 2024
| Host         : insa-11278 running 64-bit Linux Mint 21.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file memoire_de_donnees_timing_summary_routed.rpt -pb memoire_de_donnees_timing_summary_routed.pb -rpx memoire_de_donnees_timing_summary_routed.rpx -warn_on_violation
| Design       : memoire_de_donnees
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2056)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6160)
5. checking no_input_delay (18)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2056)
---------------------------
 There are 2056 register/latch pins with no clock driven by root clock pin: Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6160)
---------------------------------------------------
 There are 6160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 6168          inf        0.000                      0                 6168           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6168 Endpoints
Min Delay          6168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            Output_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.374ns  (logic 1.978ns (12.079%)  route 14.396ns (87.921%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=636, routed)        12.540    13.471    Address_IBUF[1]
    SLICE_X6Y49          LUT6 (Prop_lut6_I2_O)        0.124    13.595 r  Output[0]_i_119/O
                         net (fo=1, routed)           0.000    13.595    Output[0]_i_119_n_0
    SLICE_X6Y49          MUXF7 (Prop_muxf7_I1_O)      0.214    13.809 r  Output_reg[0]_i_55/O
                         net (fo=1, routed)           0.000    13.809    Output_reg[0]_i_55_n_0
    SLICE_X6Y49          MUXF8 (Prop_muxf8_I1_O)      0.088    13.897 r  Output_reg[0]_i_23/O
                         net (fo=1, routed)           1.856    15.753    Output_reg[0]_i_23_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.319    16.072 r  Output[0]_i_7/O
                         net (fo=1, routed)           0.000    16.072    Output[0]_i_7_n_0
    SLICE_X8Y27          MUXF7 (Prop_muxf7_I1_O)      0.214    16.286 r  Output_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    16.286    Output_reg[0]_i_3_n_0
    SLICE_X8Y27          MUXF8 (Prop_muxf8_I1_O)      0.088    16.374 r  Output_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.374    Memory[255][0]
    SLICE_X8Y27          FDRE                                         r  Output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            Output_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.084ns  (logic 2.015ns (12.527%)  route 14.069ns (87.473%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=636, routed)        12.500    13.431    Address_IBUF[1]
    SLICE_X3Y50          LUT6 (Prop_lut6_I2_O)        0.124    13.555 r  Output[6]_i_116/O
                         net (fo=1, routed)           0.000    13.555    Output[6]_i_116_n_0
    SLICE_X3Y50          MUXF7 (Prop_muxf7_I0_O)      0.238    13.793 r  Output_reg[6]_i_54/O
                         net (fo=1, routed)           0.000    13.793    Output_reg[6]_i_54_n_0
    SLICE_X3Y50          MUXF8 (Prop_muxf8_I0_O)      0.104    13.897 r  Output_reg[6]_i_23/O
                         net (fo=1, routed)           1.569    15.466    Output_reg[6]_i_23_n_0
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.316    15.782 r  Output[6]_i_7/O
                         net (fo=1, routed)           0.000    15.782    Output[6]_i_7_n_0
    SLICE_X8Y30          MUXF7 (Prop_muxf7_I1_O)      0.214    15.996 r  Output_reg[6]_i_3/O
                         net (fo=1, routed)           0.000    15.996    Output_reg[6]_i_3_n_0
    SLICE_X8Y30          MUXF8 (Prop_muxf8_I1_O)      0.088    16.084 r  Output_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    16.084    Memory[255][6]
    SLICE_X8Y30          FDRE                                         r  Output_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            Output_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.931ns  (logic 1.993ns (12.510%)  route 13.938ns (87.490%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=636, routed)        12.358    13.289    Address_IBUF[1]
    SLICE_X4Y50          LUT6 (Prop_lut6_I2_O)        0.124    13.413 r  Output[7]_i_120/O
                         net (fo=1, routed)           0.000    13.413    Output[7]_i_120_n_0
    SLICE_X4Y50          MUXF7 (Prop_muxf7_I1_O)      0.217    13.630 r  Output_reg[7]_i_56/O
                         net (fo=1, routed)           0.000    13.630    Output_reg[7]_i_56_n_0
    SLICE_X4Y50          MUXF8 (Prop_muxf8_I1_O)      0.094    13.724 r  Output_reg[7]_i_24/O
                         net (fo=1, routed)           1.580    15.304    Output_reg[7]_i_24_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I5_O)        0.316    15.620 r  Output[7]_i_8/O
                         net (fo=1, routed)           0.000    15.620    Output[7]_i_8_n_0
    SLICE_X7Y30          MUXF7 (Prop_muxf7_I1_O)      0.217    15.837 r  Output_reg[7]_i_4/O
                         net (fo=1, routed)           0.000    15.837    Output_reg[7]_i_4_n_0
    SLICE_X7Y30          MUXF8 (Prop_muxf8_I1_O)      0.094    15.931 r  Output_reg[7]_i_2/O
                         net (fo=1, routed)           0.000    15.931    Memory[255][7]
    SLICE_X7Y30          FDRE                                         r  Output_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            Output_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.697ns  (logic 1.993ns (12.696%)  route 13.704ns (87.304%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=636, routed)        12.153    13.084    Address_IBUF[1]
    SLICE_X5Y51          LUT6 (Prop_lut6_I2_O)        0.124    13.208 r  Output[5]_i_119/O
                         net (fo=1, routed)           0.000    13.208    Output[5]_i_119_n_0
    SLICE_X5Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    13.425 r  Output_reg[5]_i_55/O
                         net (fo=1, routed)           0.000    13.425    Output_reg[5]_i_55_n_0
    SLICE_X5Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    13.519 r  Output_reg[5]_i_23/O
                         net (fo=1, routed)           1.551    15.070    Output_reg[5]_i_23_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I5_O)        0.316    15.386 r  Output[5]_i_7/O
                         net (fo=1, routed)           0.000    15.386    Output[5]_i_7_n_0
    SLICE_X5Y30          MUXF7 (Prop_muxf7_I1_O)      0.217    15.603 r  Output_reg[5]_i_3/O
                         net (fo=1, routed)           0.000    15.603    Output_reg[5]_i_3_n_0
    SLICE_X5Y30          MUXF8 (Prop_muxf8_I1_O)      0.094    15.697 r  Output_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    15.697    Memory[255][5]
    SLICE_X5Y30          FDRE                                         r  Output_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            Output_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.687ns  (logic 2.015ns (12.844%)  route 13.672ns (87.156%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=636, routed)        12.295    13.226    Address_IBUF[1]
    SLICE_X5Y52          LUT6 (Prop_lut6_I2_O)        0.124    13.350 r  Output[4]_i_116/O
                         net (fo=1, routed)           0.000    13.350    Output[4]_i_116_n_0
    SLICE_X5Y52          MUXF7 (Prop_muxf7_I0_O)      0.238    13.588 r  Output_reg[4]_i_54/O
                         net (fo=1, routed)           0.000    13.588    Output_reg[4]_i_54_n_0
    SLICE_X5Y52          MUXF8 (Prop_muxf8_I0_O)      0.104    13.692 r  Output_reg[4]_i_23/O
                         net (fo=1, routed)           1.377    15.069    Output_reg[4]_i_23_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.316    15.385 r  Output[4]_i_7/O
                         net (fo=1, routed)           0.000    15.385    Output[4]_i_7_n_0
    SLICE_X6Y30          MUXF7 (Prop_muxf7_I1_O)      0.214    15.599 r  Output_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    15.599    Output_reg[4]_i_3_n_0
    SLICE_X6Y30          MUXF8 (Prop_muxf8_I1_O)      0.088    15.687 r  Output_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    15.687    Memory[255][4]
    SLICE_X6Y30          FDRE                                         r  Output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            Output_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.351ns  (logic 2.030ns (13.223%)  route 13.322ns (86.777%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=636, routed)        11.767    12.698    Address_IBUF[1]
    SLICE_X6Y51          LUT6 (Prop_lut6_I2_O)        0.124    12.822 r  Output[3]_i_117/O
                         net (fo=1, routed)           0.000    12.822    Output[3]_i_117_n_0
    SLICE_X6Y51          MUXF7 (Prop_muxf7_I1_O)      0.247    13.069 r  Output_reg[3]_i_54/O
                         net (fo=1, routed)           0.000    13.069    Output_reg[3]_i_54_n_0
    SLICE_X6Y51          MUXF8 (Prop_muxf8_I0_O)      0.098    13.167 r  Output_reg[3]_i_23/O
                         net (fo=1, routed)           1.554    14.721    Output_reg[3]_i_23_n_0
    SLICE_X7Y29          LUT6 (Prop_lut6_I5_O)        0.319    15.040 r  Output[3]_i_7/O
                         net (fo=1, routed)           0.000    15.040    Output[3]_i_7_n_0
    SLICE_X7Y29          MUXF7 (Prop_muxf7_I1_O)      0.217    15.257 r  Output_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    15.257    Output_reg[3]_i_3_n_0
    SLICE_X7Y29          MUXF8 (Prop_muxf8_I1_O)      0.094    15.351 r  Output_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    15.351    Memory[255][3]
    SLICE_X7Y29          FDRE                                         r  Output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            Output_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.343ns  (logic 2.031ns (13.237%)  route 13.312ns (86.763%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=636, routed)        11.974    12.905    Address_IBUF[1]
    SLICE_X7Y51          LUT6 (Prop_lut6_I2_O)        0.124    13.029 r  Output[1]_i_117/O
                         net (fo=1, routed)           0.000    13.029    Output[1]_i_117_n_0
    SLICE_X7Y51          MUXF7 (Prop_muxf7_I1_O)      0.245    13.274 r  Output_reg[1]_i_54/O
                         net (fo=1, routed)           0.000    13.274    Output_reg[1]_i_54_n_0
    SLICE_X7Y51          MUXF8 (Prop_muxf8_I0_O)      0.104    13.378 r  Output_reg[1]_i_23/O
                         net (fo=1, routed)           1.338    14.716    Output_reg[1]_i_23_n_0
    SLICE_X7Y28          LUT6 (Prop_lut6_I5_O)        0.316    15.032 r  Output[1]_i_7/O
                         net (fo=1, routed)           0.000    15.032    Output[1]_i_7_n_0
    SLICE_X7Y28          MUXF7 (Prop_muxf7_I1_O)      0.217    15.249 r  Output_reg[1]_i_3/O
                         net (fo=1, routed)           0.000    15.249    Output_reg[1]_i_3_n_0
    SLICE_X7Y28          MUXF8 (Prop_muxf8_I1_O)      0.094    15.343 r  Output_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    15.343    Memory[255][1]
    SLICE_X7Y28          FDRE                                         r  Output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            Output_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.867ns  (logic 1.993ns (13.405%)  route 12.874ns (86.595%))
  Logic Levels:           7  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=636, routed)        11.393    12.324    Address_IBUF[1]
    SLICE_X9Y51          LUT6 (Prop_lut6_I2_O)        0.124    12.448 r  Output[2]_i_119/O
                         net (fo=1, routed)           0.000    12.448    Output[2]_i_119_n_0
    SLICE_X9Y51          MUXF7 (Prop_muxf7_I1_O)      0.217    12.665 r  Output_reg[2]_i_55/O
                         net (fo=1, routed)           0.000    12.665    Output_reg[2]_i_55_n_0
    SLICE_X9Y51          MUXF8 (Prop_muxf8_I1_O)      0.094    12.759 r  Output_reg[2]_i_23/O
                         net (fo=1, routed)           1.481    14.240    Output_reg[2]_i_23_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I5_O)        0.316    14.556 r  Output[2]_i_7/O
                         net (fo=1, routed)           0.000    14.556    Output[2]_i_7_n_0
    SLICE_X9Y29          MUXF7 (Prop_muxf7_I1_O)      0.217    14.773 r  Output_reg[2]_i_3/O
                         net (fo=1, routed)           0.000    14.773    Output_reg[2]_i_3_n_0
    SLICE_X9Y29          MUXF8 (Prop_muxf8_I1_O)      0.094    14.867 r  Output_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.867    Memory[255][2]
    SLICE_X9Y29          FDRE                                         r  Output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            Memory_reg[67][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.947ns  (logic 1.179ns (8.452%)  route 12.768ns (91.548%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=636, routed)         8.309     9.240    Address_IBUF[1]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.124     9.364 f  Memory[247][7]_i_3/O
                         net (fo=36, routed)          3.117    12.481    Memory[247][7]_i_3_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    12.605 r  Memory[67][7]_i_1/O
                         net (fo=8, routed)           1.342    13.947    Memory[67][7]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  Memory_reg[67][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Address[1]
                            (input port)
  Destination:            Memory_reg[67][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.947ns  (logic 1.179ns (8.452%)  route 12.768ns (91.548%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  Address[1] (IN)
                         net (fo=0)                   0.000     0.000    Address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  Address_IBUF[1]_inst/O
                         net (fo=636, routed)         8.309     9.240    Address_IBUF[1]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.124     9.364 f  Memory[247][7]_i_3/O
                         net (fo=36, routed)          3.117    12.481    Memory[247][7]_i_3_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    12.605 r  Memory[67][7]_i_1/O
                         net (fo=8, routed)           1.342    13.947    Memory[67][7]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  Memory_reg[67][2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Input[1]
                            (input port)
  Destination:            Memory_reg[76][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.163ns (29.845%)  route 0.382ns (70.155%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Input[1] (IN)
                         net (fo=0)                   0.000     0.000    Input[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Input_IBUF[1]_inst/O
                         net (fo=256, routed)         0.382     0.545    Input_IBUF[1]
    SLICE_X0Y9           FDRE                                         r  Memory_reg[76][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Input[7]
                            (input port)
  Destination:            Memory_reg[133][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.168ns (30.210%)  route 0.388ns (69.790%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  Input[7] (IN)
                         net (fo=0)                   0.000     0.000    Input[7]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  Input_IBUF[7]_inst/O
                         net (fo=256, routed)         0.388     0.556    Input_IBUF[7]
    SLICE_X1Y15          FDRE                                         r  Memory_reg[133][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Input[2]
                            (input port)
  Destination:            Memory_reg[66][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.178ns (31.577%)  route 0.385ns (68.423%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Input[2] (IN)
                         net (fo=0)                   0.000     0.000    Input[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  Input_IBUF[2]_inst/O
                         net (fo=256, routed)         0.385     0.563    Input_IBUF[2]
    SLICE_X2Y8           FDRE                                         r  Memory_reg[66][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Input[0]
                            (input port)
  Destination:            Memory_reg[66][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.180ns (31.939%)  route 0.384ns (68.061%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Input[0] (IN)
                         net (fo=0)                   0.000     0.000    Input[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  Input_IBUF[0]_inst/O
                         net (fo=256, routed)         0.384     0.564    Input_IBUF[0]
    SLICE_X2Y8           FDRE                                         r  Memory_reg[66][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Input[6]
                            (input port)
  Destination:            Memory_reg[132][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.167ns (29.322%)  route 0.401ns (70.678%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  Input[6] (IN)
                         net (fo=0)                   0.000     0.000    Input[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Input_IBUF[6]_inst/O
                         net (fo=256, routed)         0.401     0.568    Input_IBUF[6]
    SLICE_X3Y15          FDRE                                         r  Memory_reg[132][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Input[1]
                            (input port)
  Destination:            Memory_reg[68][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.163ns (28.474%)  route 0.409ns (71.526%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  Input[1] (IN)
                         net (fo=0)                   0.000     0.000    Input[1]
    W17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  Input_IBUF[1]_inst/O
                         net (fo=256, routed)         0.409     0.571    Input_IBUF[1]
    SLICE_X3Y9           FDRE                                         r  Memory_reg[68][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Input[4]
                            (input port)
  Destination:            Memory_reg[68][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.175ns (30.654%)  route 0.397ns (69.346%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Input[4] (IN)
                         net (fo=0)                   0.000     0.000    Input[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  Input_IBUF[4]_inst/O
                         net (fo=256, routed)         0.397     0.572    Input_IBUF[4]
    SLICE_X3Y9           FDRE                                         r  Memory_reg[68][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Input[5]
                            (input port)
  Destination:            Memory_reg[130][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.156ns (27.157%)  route 0.417ns (72.843%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Input[5] (IN)
                         net (fo=0)                   0.000     0.000    Input[5]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  Input_IBUF[5]_inst/O
                         net (fo=256, routed)         0.417     0.573    Input_IBUF[5]
    SLICE_X3Y16          FDRE                                         r  Memory_reg[130][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Input[0]
                            (input port)
  Destination:            Memory_reg[76][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.180ns (31.074%)  route 0.399ns (68.926%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Input[0] (IN)
                         net (fo=0)                   0.000     0.000    Input[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  Input_IBUF[0]_inst/O
                         net (fo=256, routed)         0.399     0.579    Input_IBUF[0]
    SLICE_X0Y9           FDRE                                         r  Memory_reg[76][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Input[5]
                            (input port)
  Destination:            Memory_reg[136][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.156ns (26.553%)  route 0.430ns (73.447%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Input[5] (IN)
                         net (fo=0)                   0.000     0.000    Input[5]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  Input_IBUF[5]_inst/O
                         net (fo=256, routed)         0.430     0.586    Input_IBUF[5]
    SLICE_X2Y15          FDRE                                         r  Memory_reg[136][5]/D
  -------------------------------------------------------------------    -------------------





