Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  Apr 14 15:46 2024
cycle           0
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0000  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0000  ALUInB: 0xxxxx  ALUOut: 0x0000
PC:     0x0000  IR:     0x0000
MAR:    0x0000  MDR     0x0000  ZCNV:   0000
==================================================
cycle           1
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0000  DataBus: f800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0000  ALUInB: 0xxxxx  ALUOut: 0x0002
PC:     0x0000  IR:     0x0000
MAR:    0x0000  MDR     0x0000  ZCNV:   0000
==================================================
cycle           2
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0000  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf800  ALUInB: 0xxxxx  ALUOut: 0xf800
PC:     0x0002  IR:     0x0000
MAR:    0x0000  MDR     0xf800  ZCNV:   0000
==================================================
cycle           3
CState: DECODE  NState: BRA
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0000  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0002  IR:     0xf800
MAR:    0x0000  MDR     0xf800  ZCNV:   0000
==================================================
cycle           4
CState: BRA  NState: BRA1
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0000  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0002  ALUInB: 0xxxxx  ALUOut: 0x0002
PC:     0x0002  IR:     0xf800
MAR:    0x0000  MDR     0xf800  ZCNV:   0000
==================================================
cycle           5
CState: BRA1  NState: BRA2
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0002  DataBus: 0200
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0002  IR:     0xf800
MAR:    0x0002  MDR     0xf800  ZCNV:   0000
==================================================
cycle           6
CState: BRA2  NState: FETCH
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0002  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x0200  ALUInB: 0xxxxx  ALUOut: 0x0200
PC:     0x0002  IR:     0xf800
MAR:    0x0002  MDR     0x0200  ZCNV:   0000
==================================================
cycle           7
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0002  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0200  ALUInB: 0xxxxx  ALUOut: 0x0200
PC:     0x0200  IR:     0xf800
MAR:    0x0002  MDR     0x0200  ZCNV:   0000
==================================================
cycle           8
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0200  DataBus: 30c0
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0200  ALUInB: 0xxxxx  ALUOut: 0x0202
PC:     0x0200  IR:     0xf800
MAR:    0x0200  MDR     0x0200  ZCNV:   0000
==================================================
cycle           9
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0200  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x30c0  ALUInB: 0xxxxx  ALUOut: 0x30c0
PC:     0x0202  IR:     0xf800
MAR:    0x0200  MDR     0x30c0  ZCNV:   0000
==================================================
cycle          10
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 3     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0200  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0202  IR:     0x30c0
MAR:    0x0200  MDR     0x30c0  ZCNV:   0000
==================================================
cycle          11
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 3     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0200  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0202  ALUInB: 0xxxxx  ALUOut: 0x0202
PC:     0x0202  IR:     0x30c0
MAR:    0x0200  MDR     0x30c0  ZCNV:   0000
==================================================
cycle          12
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 3     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0202  DataBus: 0000
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0202  ALUInB: 0xxxxx  ALUOut: 0x0204
PC:     0x0202  IR:     0x30c0
MAR:    0x0202  MDR     0x30c0  ZCNV:   0000
==================================================
cycle          13
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 3     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0202  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0000  ALUOut: 0x0000
PC:     0x0204  IR:     0x30c0
MAR:    0x0202  MDR     0x0000  ZCNV:   0000
==================================================
cycle          14
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 3     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0202  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0204  ALUInB: 0xxxxx  ALUOut: 0x0204
PC:     0x0204  IR:     0x30c0
MAR:    0x0202  MDR     0x0000  ZCNV:   1000
==================================================
cycle          15
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 3     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0204  DataBus: 3180
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0204  ALUInB: 0xxxxx  ALUOut: 0x0206
PC:     0x0204  IR:     0x30c0
MAR:    0x0204  MDR     0x0000  ZCNV:   1000
==================================================
cycle          16
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 3     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0204  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x3180  ALUInB: 0xxxxx  ALUOut: 0x3180
PC:     0x0206  IR:     0x30c0
MAR:    0x0204  MDR     0x3180  ZCNV:   1000
==================================================
cycle          17
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 6     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0204  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0206  IR:     0x3180
MAR:    0x0204  MDR     0x3180  ZCNV:   1000
==================================================
cycle          18
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 6     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0204  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0206  ALUInB: 0xxxxx  ALUOut: 0x0206
PC:     0x0206  IR:     0x3180
MAR:    0x0204  MDR     0x3180  ZCNV:   1000
==================================================
cycle          19
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 6     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0206  DataBus: 0000
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0206  ALUInB: 0xxxxx  ALUOut: 0x0208
PC:     0x0206  IR:     0x3180
MAR:    0x0206  MDR     0x3180  ZCNV:   1000
==================================================
cycle          20
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 6     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0206  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0000  ALUOut: 0x0000
PC:     0x0208  IR:     0x3180
MAR:    0x0206  MDR     0x0000  ZCNV:   1000
==================================================
cycle          21
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 6     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0206  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0208  ALUInB: 0xxxxx  ALUOut: 0x0208
PC:     0x0208  IR:     0x3180
MAR:    0x0206  MDR     0x0000  ZCNV:   1000
==================================================
cycle          22
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 6     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0208  DataBus: 29c0
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0208  ALUInB: 0xxxxx  ALUOut: 0x020a
PC:     0x0208  IR:     0x3180
MAR:    0x0208  MDR     0x0000  ZCNV:   1000
==================================================
cycle          23
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 6     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0208  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x29c0  ALUInB: 0xxxxx  ALUOut: 0x29c0
PC:     0x020a  IR:     0x3180
MAR:    0x0208  MDR     0x29c0  ZCNV:   1000
==================================================
cycle          24
CState: DECODE  NState: LW
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 7     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0208  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x020a  IR:     0x29c0
MAR:    0x0208  MDR     0x29c0  ZCNV:   1000
==================================================
cycle          25
CState: LW  NState: LW1
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 7     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0208  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x020a  ALUInB: 0xxxxx  ALUOut: 0x020a
PC:     0x020a  IR:     0x29c0
MAR:    0x0208  MDR     0x29c0  ZCNV:   1000
==================================================
cycle          26
CState: LW1  NState: LW2
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 7     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 020a  DataBus: 3002
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x020a  ALUInB: 0xxxxx  ALUOut: 0x020c
PC:     0x020a  IR:     0x29c0
MAR:    0x020a  MDR     0x29c0  ZCNV:   1000
==================================================
cycle          27
CState: LW2  NState: LW3
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 7     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 020a  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x3002  ALUOut: 0x3002
PC:     0x020c  IR:     0x29c0
MAR:    0x020a  MDR     0x3002  ZCNV:   1000
==================================================
cycle          28
CState: LW3  NState: LW4
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 7     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 3002  DataBus: ffff
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x020c  IR:     0x29c0
MAR:    0x3002  MDR     0x3002  ZCNV:   1000
==================================================
cycle          29
CState: LW4  NState: FETCH
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0x0000
selRD: 7     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 3002  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xffff  ALUInB: 0xxxxx  ALUOut: 0xffff
PC:     0x020c  IR:     0x29c0
MAR:    0x3002  MDR     0xffff  ZCNV:   1000
==================================================
cycle          30
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 7     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 3002  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x020c  ALUInB: 0xxxxx  ALUOut: 0x020c
PC:     0x020c  IR:     0x29c0
MAR:    0x3002  MDR     0xffff  ZCNV:   0010
==================================================
cycle          31
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 7     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 020c  DataBus: 2880
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x020c  ALUInB: 0xxxxx  ALUOut: 0x020e
PC:     0x020c  IR:     0x29c0
MAR:    0x020c  MDR     0xffff  ZCNV:   0010
==================================================
cycle          32
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 7     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 020c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x2880  ALUInB: 0xxxxx  ALUOut: 0x2880
PC:     0x020e  IR:     0x29c0
MAR:    0x020c  MDR     0x2880  ZCNV:   0010
==================================================
cycle          33
CState: DECODE  NState: LW
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 020c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x020e  IR:     0x2880
MAR:    0x020c  MDR     0x2880  ZCNV:   0010
==================================================
cycle          34
CState: LW  NState: LW1
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 020c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x020e  ALUInB: 0xxxxx  ALUOut: 0x020e
PC:     0x020e  IR:     0x2880
MAR:    0x020c  MDR     0x2880  ZCNV:   0010
==================================================
cycle          35
CState: LW1  NState: LW2
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 020e  DataBus: 3002
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x020e  ALUInB: 0xxxxx  ALUOut: 0x0210
PC:     0x020e  IR:     0x2880
MAR:    0x020e  MDR     0x2880  ZCNV:   0010
==================================================
cycle          36
CState: LW2  NState: LW3
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 020e  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x3002  ALUOut: 0x3002
PC:     0x0210  IR:     0x2880
MAR:    0x020e  MDR     0x3002  ZCNV:   0010
==================================================
cycle          37
CState: LW3  NState: LW4
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 3002  DataBus: ffff
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0210  IR:     0x2880
MAR:    0x3002  MDR     0x3002  ZCNV:   0010
==================================================
cycle          38
CState: LW4  NState: FETCH
R0: 0x0000  R1: 0x0000  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 3002  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xffff  ALUInB: 0xxxxx  ALUOut: 0xffff
PC:     0x0210  IR:     0x2880
MAR:    0x3002  MDR     0xffff  ZCNV:   0010
==================================================
cycle          39
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0x0000  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 3002  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0210  ALUInB: 0xxxxx  ALUOut: 0x0210
PC:     0x0210  IR:     0x2880
MAR:    0x3002  MDR     0xffff  ZCNV:   0010
==================================================
cycle          40
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0x0000  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0210  DataBus: 2840
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0210  ALUInB: 0xxxxx  ALUOut: 0x0212
PC:     0x0210  IR:     0x2880
MAR:    0x0210  MDR     0xffff  ZCNV:   0010
==================================================
cycle          41
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0x0000  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0210  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x2840  ALUInB: 0xxxxx  ALUOut: 0x2840
PC:     0x0212  IR:     0x2880
MAR:    0x0210  MDR     0x2840  ZCNV:   0010
==================================================
cycle          42
CState: DECODE  NState: LW
R0: 0x0000  R1: 0x0000  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0210  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0212  IR:     0x2840
MAR:    0x0210  MDR     0x2840  ZCNV:   0010
==================================================
cycle          43
CState: LW  NState: LW1
R0: 0x0000  R1: 0x0000  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0210  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0212  ALUInB: 0xxxxx  ALUOut: 0x0212
PC:     0x0212  IR:     0x2840
MAR:    0x0210  MDR     0x2840  ZCNV:   0010
==================================================
cycle          44
CState: LW1  NState: LW2
R0: 0x0000  R1: 0x0000  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0212  DataBus: 3000
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0212  ALUInB: 0xxxxx  ALUOut: 0x0214
PC:     0x0212  IR:     0x2840
MAR:    0x0212  MDR     0x2840  ZCNV:   0010
==================================================
cycle          45
CState: LW2  NState: LW3
R0: 0x0000  R1: 0x0000  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0212  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x3000  ALUOut: 0x3000
PC:     0x0214  IR:     0x2840
MAR:    0x0212  MDR     0x3000  ZCNV:   0010
==================================================
cycle          46
CState: LW3  NState: LW4
R0: 0x0000  R1: 0x0000  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 3000  DataBus: ffff
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0214  IR:     0x2840
MAR:    0x3000  MDR     0x3000  ZCNV:   0010
==================================================
cycle          47
CState: LW4  NState: FETCH
R0: 0x0000  R1: 0x0000  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 3000  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xffff  ALUInB: 0xxxxx  ALUOut: 0xffff
PC:     0x0214  IR:     0x2840
MAR:    0x3000  MDR     0xffff  ZCNV:   0010
==================================================
cycle          48
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 3000  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0214  ALUInB: 0xxxxx  ALUOut: 0x0214
PC:     0x0214  IR:     0x2840
MAR:    0x3000  MDR     0xffff  ZCNV:   0010
==================================================
cycle          49
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0214  DataBus: 5210
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0214  ALUInB: 0xxxxx  ALUOut: 0x0216
PC:     0x0214  IR:     0x2840
MAR:    0x0214  MDR     0xffff  ZCNV:   0010
==================================================
cycle          50
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0214  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5210  ALUInB: 0xxxxx  ALUOut: 0x5210
PC:     0x0216  IR:     0x2840
MAR:    0x0214  MDR     0x5210  ZCNV:   0010
==================================================
cycle          51
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 2     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0214  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0216  IR:     0x5210
MAR:    0x0214  MDR     0x5210  ZCNV:   0010
==================================================
cycle          52
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 2     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0214  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0216  ALUInB: 0xxxxx  ALUOut: 0x0216
PC:     0x0216  IR:     0x5210
MAR:    0x0214  MDR     0x5210  ZCNV:   0010
==================================================
cycle          53
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 2     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0216  DataBus: 0000
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0216  ALUInB: 0xxxxx  ALUOut: 0x0218
PC:     0x0216  IR:     0x5210
MAR:    0x0216  MDR     0x5210  ZCNV:   0010
==================================================
cycle          54
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 2     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0216  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0xffff  ALUInB: 0x0000  ALUOut: 0xffff
PC:     0x0218  IR:     0x5210
MAR:    0x0216  MDR     0x0000  ZCNV:   0010
==================================================
cycle          55
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 2     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0216  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0xffff  ALUInB: 0x0000  ALUOut: 0x0001
PC:     0x0218  IR:     0x5210
MAR:    0x0216  MDR     0x0000  ZCNV:   0010
==================================================
cycle          56
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 2     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0216  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0218  ALUInB: 0xxxxx  ALUOut: 0x0218
PC:     0x0218  IR:     0x5210
MAR:    0x0216  MDR     0x0000  ZCNV:   0010
==================================================
cycle          57
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 2     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0218  DataBus: 9800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0218  ALUInB: 0xxxxx  ALUOut: 0x021a
PC:     0x0218  IR:     0x5210
MAR:    0x0218  MDR     0x0000  ZCNV:   0010
==================================================
cycle          58
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 2     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0218  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9800  ALUInB: 0xxxxx  ALUOut: 0x9800
PC:     0x021a  IR:     0x5210
MAR:    0x0218  MDR     0x9800  ZCNV:   0010
==================================================
cycle          59
CState: DECODE  NState: BRN
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0218  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x021a  IR:     0x9800
MAR:    0x0218  MDR     0x9800  ZCNV:   0010
==================================================
cycle          60
CState: BRN  NState: BRN2
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0218  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x021a  ALUInB: 0xxxxx  ALUOut: 0x021a
PC:     0x021a  IR:     0x9800
MAR:    0x0218  MDR     0x9800  ZCNV:   0010
==================================================
cycle          61
CState: BRN2  NState: BRN3
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 021a  DataBus: 0220
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x021a  IR:     0x9800
MAR:    0x021a  MDR     0x9800  ZCNV:   0010
==================================================
cycle          62
CState: BRN3  NState: FETCH
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 021a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x0220  ALUInB: 0xxxxx  ALUOut: 0x0220
PC:     0x021a  IR:     0x9800
MAR:    0x021a  MDR     0x0220  ZCNV:   0010
==================================================
cycle          63
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 021a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0220  ALUInB: 0xxxxx  ALUOut: 0x0220
PC:     0x0220  IR:     0x9800
MAR:    0x021a  MDR     0x0220  ZCNV:   0010
==================================================
cycle          64
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0220  DataBus: 8090
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0220  ALUInB: 0xxxxx  ALUOut: 0x0222
PC:     0x0220  IR:     0x9800
MAR:    0x0220  MDR     0x0220  ZCNV:   0010
==================================================
cycle          65
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0220  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x8090  ALUInB: 0xxxxx  ALUOut: 0x8090
PC:     0x0222  IR:     0x9800
MAR:    0x0220  MDR     0x8090  ZCNV:   0010
==================================================
cycle          66
CState: DECODE  NState: NOT
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0220  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0222  IR:     0x8090
MAR:    0x0220  MDR     0x8090  ZCNV:   0010
==================================================
cycle          67
CState: NOT  NState: FETCH
R0: 0x0000  R1: 0xffff  R2: 0xffff  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0220  DataBus: zzzz
ALUop: F_A_NOT     SrcA: MUX_REG      SrcB: MUX_UNDEF
ALUInA: 0xffff  ALUInB: 0xxxxx  ALUOut: 0x0000
PC:     0x0222  IR:     0x8090
MAR:    0x0220  MDR     0x8090  ZCNV:   0010
==================================================
cycle          68
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffff  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0220  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0222  ALUInB: 0xxxxx  ALUOut: 0x0222
PC:     0x0222  IR:     0x8090
MAR:    0x0220  MDR     0x8090  ZCNV:   1000
==================================================
cycle          69
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffff  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0222  DataBus: 3090
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0222  ALUInB: 0xxxxx  ALUOut: 0x0224
PC:     0x0222  IR:     0x8090
MAR:    0x0222  MDR     0x8090  ZCNV:   1000
==================================================
cycle          70
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffff  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0222  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x3090  ALUInB: 0xxxxx  ALUOut: 0x3090
PC:     0x0224  IR:     0x8090
MAR:    0x0222  MDR     0x3090  ZCNV:   1000
==================================================
cycle          71
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xffff  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0222  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0224  IR:     0x3090
MAR:    0x0222  MDR     0x3090  ZCNV:   1000
==================================================
cycle          72
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xffff  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0222  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0224  ALUInB: 0xxxxx  ALUOut: 0x0224
PC:     0x0224  IR:     0x3090
MAR:    0x0222  MDR     0x3090  ZCNV:   1000
==================================================
cycle          73
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xffff  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0224  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0224  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0224  IR:     0x3090
MAR:    0x0224  MDR     0x3090  ZCNV:   1000
==================================================
cycle          74
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xffff  R2: 0x0000  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0224  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x0226  IR:     0x3090
MAR:    0x0224  MDR     0x0001  ZCNV:   1000
==================================================
cycle          75
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0224  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0226  IR:     0x3090
MAR:    0x0224  MDR     0x0001  ZCNV:   0000
==================================================
cycle          76
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0226  DataBus: 3100
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0226  IR:     0x3090
MAR:    0x0226  MDR     0x0001  ZCNV:   0000
==================================================
cycle          77
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x3100  ALUInB: 0xxxxx  ALUOut: 0x3100
PC:     0x0228  IR:     0x3090
MAR:    0x0226  MDR     0x3100  ZCNV:   0000
==================================================
cycle          78
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0000
==================================================
cycle          79
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0000
==================================================
cycle          80
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0228  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x0228  IR:     0x3100
MAR:    0x0228  MDR     0x3100  ZCNV:   0000
==================================================
cycle          81
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0000  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0000
==================================================
cycle          82
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0000
==================================================
cycle          83
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022a  DataBus: 9154
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022a  IR:     0x3100
MAR:    0x022a  MDR     0x0001  ZCNV:   0000
==================================================
cycle          84
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9154  ALUInB: 0xxxxx  ALUOut: 0x9154
PC:     0x022c  IR:     0x3100
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle          85
CState: DECODE  NState: AND
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle          86
CState: AND  NState: FETCH
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0000  R6: 0x0000  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A_AND_B     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0001  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle          87
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle          88
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022c  DataBus: 5228
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022c  IR:     0x9154
MAR:    0x022c  MDR     0x9154  ZCNV:   0000
==================================================
cycle          89
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5228  ALUInB: 0xxxxx  ALUOut: 0x5228
PC:     0x022e  IR:     0x9154
MAR:    0x022c  MDR     0x5228  ZCNV:   0000
==================================================
cycle          90
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   0000
==================================================
cycle          91
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   0000
==================================================
cycle          92
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022e  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x022e  IR:     0x5228
MAR:    0x022e  MDR     0x5228  ZCNV:   0000
==================================================
cycle          93
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0001  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0000
==================================================
cycle          94
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0001  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   1100
==================================================
cycle          95
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   1100
==================================================
cycle          96
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0230  DataBus: c800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0230  IR:     0x5228
MAR:    0x0230  MDR     0x0001  ZCNV:   1100
==================================================
cycle          97
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc800  ALUInB: 0xxxxx  ALUOut: 0xc800
PC:     0x0232  IR:     0x5228
MAR:    0x0230  MDR     0xc800  ZCNV:   1100
==================================================
cycle          98
CState: DECODE  NState: BRZ
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   1100
==================================================
cycle          99
CState: BRZ  NState: BRZ2
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   1100
==================================================
cycle         100
CState: BRZ2  NState: BRZ3
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0232  DataBus: 0238
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0232  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   1100
==================================================
cycle         101
CState: BRZ3  NState: FETCH
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x0238  ALUInB: 0xxxxx  ALUOut: 0x0238
PC:     0x0232  IR:     0xc800
MAR:    0x0232  MDR     0x0238  ZCNV:   1100
==================================================
cycle         102
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0238  ALUInB: 0xxxxx  ALUOut: 0x0238
PC:     0x0238  IR:     0xc800
MAR:    0x0232  MDR     0x0238  ZCNV:   1100
==================================================
cycle         103
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0238  DataBus: 00d9
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0238  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x0238  IR:     0xc800
MAR:    0x0238  MDR     0x0238  ZCNV:   1100
==================================================
cycle         104
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0238  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x00d9  ALUInB: 0xxxxx  ALUOut: 0x00d9
PC:     0x023a  IR:     0xc800
MAR:    0x0238  MDR     0x00d9  ZCNV:   1100
==================================================
cycle         105
CState: DECODE  NState: ADD
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 1
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0238  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023a  IR:     0x00d9
MAR:    0x0238  MDR     0x00d9  ZCNV:   1100
==================================================
cycle         106
CState: ADD  NState: FETCH
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0x0000
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 1
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0238  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0xffff  ALUOut: 0xffff
PC:     0x023a  IR:     0x00d9
MAR:    0x0238  MDR     0x00d9  ZCNV:   1100
==================================================
cycle         107
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 1
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0238  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x023a  IR:     0x00d9
MAR:    0x0238  MDR     0x00d9  ZCNV:   0010
==================================================
cycle         108
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 1
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023a  DataBus: f094
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023a  IR:     0x00d9
MAR:    0x023a  MDR     0x00d9  ZCNV:   0010
==================================================
cycle         109
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 1
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf094  ALUInB: 0xxxxx  ALUOut: 0xf094
PC:     0x023c  IR:     0x00d9
MAR:    0x023a  MDR     0xf094  ZCNV:   0010
==================================================
cycle         110
CState: DECODE  NState: SRA
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0010
==================================================
cycle         111
CState: SRA  NState: FETCH
R0: 0x0000  R1: 0xffff  R2: 0x0001  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A_ASHR     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0001  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0010
==================================================
cycle         112
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffff  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   1000
==================================================
cycle         113
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffff  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023c  DataBus: c04c
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023c  IR:     0xf094
MAR:    0x023c  MDR     0xf094  ZCNV:   1000
==================================================
cycle         114
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffff  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc04c  ALUInB: 0xxxxx  ALUOut: 0xc04c
PC:     0x023e  IR:     0xf094
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         115
CState: DECODE  NState: SLL
R0: 0x0000  R1: 0xffff  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         116
CState: SLL  NState: FETCH
R0: 0x0000  R1: 0xffff  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A_SHL     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0xffff  ALUInB: 0x0001  ALUOut: 0xfffe
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         117
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         118
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023e  DataBus: 31b0
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x023e  IR:     0xc04c
MAR:    0x023e  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         119
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x31b0  ALUInB: 0xxxxx  ALUOut: 0x31b0
PC:     0x0240  IR:     0xc04c
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         120
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         121
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         122
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0240  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0240  IR:     0x31b0
MAR:    0x0240  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         123
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0000  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0010
==================================================
cycle         124
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0000
==================================================
cycle         125
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0242  DataBus: 5230
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0242  IR:     0x31b0
MAR:    0x0242  MDR     0x0001  ZCNV:   0000
==================================================
cycle         126
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5230  ALUInB: 0xxxxx  ALUOut: 0x5230
PC:     0x0244  IR:     0x31b0
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         127
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         128
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         129
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0244  DataBus: 0008
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0244  IR:     0x5230
MAR:    0x0244  MDR     0x5230  ZCNV:   0000
==================================================
cycle         130
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0001  ALUInB: 0x0008  ALUOut: 0xfff9
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0000
==================================================
cycle         131
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0001  ALUInB: 0x0008  ALUOut: 0x0001
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         132
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         133
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0246  DataBus: 9800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0246  IR:     0x5230
MAR:    0x0246  MDR     0x0008  ZCNV:   0110
==================================================
cycle         134
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9800  ALUInB: 0xxxxx  ALUOut: 0x9800
PC:     0x0248  IR:     0x5230
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         135
CState: DECODE  NState: BRN
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         136
CState: BRN  NState: BRN2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0248  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         137
CState: BRN2  NState: BRN3
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0248  DataBus: 0226
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x9800  ZCNV:   0110
==================================================
cycle         138
CState: BRN3  NState: FETCH
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         139
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0226  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         140
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0226  DataBus: 3100
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0226  IR:     0x9800
MAR:    0x0226  MDR     0x0226  ZCNV:   0110
==================================================
cycle         141
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x3100  ALUInB: 0xxxxx  ALUOut: 0x3100
PC:     0x0228  IR:     0x9800
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         142
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         143
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         144
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0228  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x0228  IR:     0x3100
MAR:    0x0228  MDR     0x3100  ZCNV:   0110
==================================================
cycle         145
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0110
==================================================
cycle         146
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0000
==================================================
cycle         147
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022a  DataBus: 9154
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022a  IR:     0x3100
MAR:    0x022a  MDR     0x0001  ZCNV:   0000
==================================================
cycle         148
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9154  ALUInB: 0xxxxx  ALUOut: 0x9154
PC:     0x022c  IR:     0x3100
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         149
CState: DECODE  NState: AND
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         150
CState: AND  NState: FETCH
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0001  R6: 0x0001  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A_AND_B     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         151
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   1000
==================================================
cycle         152
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022c  DataBus: 5228
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022c  IR:     0x9154
MAR:    0x022c  MDR     0x9154  ZCNV:   1000
==================================================
cycle         153
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5228  ALUInB: 0xxxxx  ALUOut: 0x5228
PC:     0x022e  IR:     0x9154
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         154
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         155
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         156
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022e  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x022e  IR:     0x5228
MAR:    0x022e  MDR     0x5228  ZCNV:   1000
==================================================
cycle         157
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0xffff
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   1000
==================================================
cycle         158
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         159
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         160
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0230  DataBus: c800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0230  IR:     0x5228
MAR:    0x0230  MDR     0x0001  ZCNV:   0110
==================================================
cycle         161
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc800  ALUInB: 0xxxxx  ALUOut: 0xc800
PC:     0x0232  IR:     0x5228
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         162
CState: DECODE  NState: BRZ
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         163
CState: BRZ  NState: BRZ1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         164
CState: BRZ1  NState: FETCH
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0232  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         165
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0234  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         166
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0234  DataBus: f800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0234  IR:     0xc800
MAR:    0x0234  MDR     0xc800  ZCNV:   0110
==================================================
cycle         167
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf800  ALUInB: 0xxxxx  ALUOut: 0xf800
PC:     0x0236  IR:     0xc800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         168
CState: DECODE  NState: BRA
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         169
CState: BRA  NState: BRA1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0236  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         170
CState: BRA1  NState: BRA2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0236  DataBus: 023a
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0xf800  ZCNV:   0110
==================================================
cycle         171
CState: BRA2  NState: FETCH
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         172
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x023a  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         173
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023a  DataBus: f094
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023a  IR:     0xf800
MAR:    0x023a  MDR     0x023a  ZCNV:   0110
==================================================
cycle         174
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf094  ALUInB: 0xxxxx  ALUOut: 0xf094
PC:     0x023c  IR:     0xf800
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         175
CState: DECODE  NState: SRA
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         176
CState: SRA  NState: FETCH
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A_ASHR     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         177
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   1000
==================================================
cycle         178
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023c  DataBus: c04c
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023c  IR:     0xf094
MAR:    0x023c  MDR     0xf094  ZCNV:   1000
==================================================
cycle         179
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc04c  ALUInB: 0xxxxx  ALUOut: 0xc04c
PC:     0x023e  IR:     0xf094
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         180
CState: DECODE  NState: SLL
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         181
CState: SLL  NState: FETCH
R0: 0x0000  R1: 0xfffe  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A_SHL     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0xfffe  ALUInB: 0x0001  ALUOut: 0xfffc
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         182
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         183
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023e  DataBus: 31b0
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x023e  IR:     0xc04c
MAR:    0x023e  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         184
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x31b0  ALUInB: 0xxxxx  ALUOut: 0x31b0
PC:     0x0240  IR:     0xc04c
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         185
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         186
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         187
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0240  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0240  IR:     0x31b0
MAR:    0x0240  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         188
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0001  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0001  ALUInB: 0x0001  ALUOut: 0x0002
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0010
==================================================
cycle         189
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0000
==================================================
cycle         190
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0242  DataBus: 5230
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0242  IR:     0x31b0
MAR:    0x0242  MDR     0x0001  ZCNV:   0000
==================================================
cycle         191
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5230  ALUInB: 0xxxxx  ALUOut: 0x5230
PC:     0x0244  IR:     0x31b0
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         192
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         193
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         194
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0244  DataBus: 0008
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0244  IR:     0x5230
MAR:    0x0244  MDR     0x5230  ZCNV:   0000
==================================================
cycle         195
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0002  ALUInB: 0x0008  ALUOut: 0xfffa
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0000
==================================================
cycle         196
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0002  ALUInB: 0x0008  ALUOut: 0x0001
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         197
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         198
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0246  DataBus: 9800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0246  IR:     0x5230
MAR:    0x0246  MDR     0x0008  ZCNV:   0110
==================================================
cycle         199
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9800  ALUInB: 0xxxxx  ALUOut: 0x9800
PC:     0x0248  IR:     0x5230
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         200
CState: DECODE  NState: BRN
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         201
CState: BRN  NState: BRN2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0248  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         202
CState: BRN2  NState: BRN3
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0248  DataBus: 0226
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x9800  ZCNV:   0110
==================================================
cycle         203
CState: BRN3  NState: FETCH
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         204
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0226  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         205
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0226  DataBus: 3100
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0226  IR:     0x9800
MAR:    0x0226  MDR     0x0226  ZCNV:   0110
==================================================
cycle         206
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x3100  ALUInB: 0xxxxx  ALUOut: 0x3100
PC:     0x0228  IR:     0x9800
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         207
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         208
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         209
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0228  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x0228  IR:     0x3100
MAR:    0x0228  MDR     0x3100  ZCNV:   0110
==================================================
cycle         210
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0110
==================================================
cycle         211
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0000
==================================================
cycle         212
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022a  DataBus: 9154
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022a  IR:     0x3100
MAR:    0x022a  MDR     0x0001  ZCNV:   0000
==================================================
cycle         213
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9154  ALUInB: 0xxxxx  ALUOut: 0x9154
PC:     0x022c  IR:     0x3100
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         214
CState: DECODE  NState: AND
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         215
CState: AND  NState: FETCH
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A_AND_B     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         216
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   1000
==================================================
cycle         217
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022c  DataBus: 5228
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022c  IR:     0x9154
MAR:    0x022c  MDR     0x9154  ZCNV:   1000
==================================================
cycle         218
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5228  ALUInB: 0xxxxx  ALUOut: 0x5228
PC:     0x022e  IR:     0x9154
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         219
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         220
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         221
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022e  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x022e  IR:     0x5228
MAR:    0x022e  MDR     0x5228  ZCNV:   1000
==================================================
cycle         222
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0xffff
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   1000
==================================================
cycle         223
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         224
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         225
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0230  DataBus: c800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0230  IR:     0x5228
MAR:    0x0230  MDR     0x0001  ZCNV:   0110
==================================================
cycle         226
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc800  ALUInB: 0xxxxx  ALUOut: 0xc800
PC:     0x0232  IR:     0x5228
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         227
CState: DECODE  NState: BRZ
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         228
CState: BRZ  NState: BRZ1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         229
CState: BRZ1  NState: FETCH
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0232  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         230
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0234  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         231
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0234  DataBus: f800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0234  IR:     0xc800
MAR:    0x0234  MDR     0xc800  ZCNV:   0110
==================================================
cycle         232
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf800  ALUInB: 0xxxxx  ALUOut: 0xf800
PC:     0x0236  IR:     0xc800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         233
CState: DECODE  NState: BRA
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         234
CState: BRA  NState: BRA1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0236  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         235
CState: BRA1  NState: BRA2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0236  DataBus: 023a
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0xf800  ZCNV:   0110
==================================================
cycle         236
CState: BRA2  NState: FETCH
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         237
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x023a  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         238
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023a  DataBus: f094
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023a  IR:     0xf800
MAR:    0x023a  MDR     0x023a  ZCNV:   0110
==================================================
cycle         239
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf094  ALUInB: 0xxxxx  ALUOut: 0xf094
PC:     0x023c  IR:     0xf800
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         240
CState: DECODE  NState: SRA
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         241
CState: SRA  NState: FETCH
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A_ASHR     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         242
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   1000
==================================================
cycle         243
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023c  DataBus: c04c
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023c  IR:     0xf094
MAR:    0x023c  MDR     0xf094  ZCNV:   1000
==================================================
cycle         244
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc04c  ALUInB: 0xxxxx  ALUOut: 0xc04c
PC:     0x023e  IR:     0xf094
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         245
CState: DECODE  NState: SLL
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         246
CState: SLL  NState: FETCH
R0: 0x0000  R1: 0xfffc  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A_SHL     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0xfffc  ALUInB: 0x0001  ALUOut: 0xfff8
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         247
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         248
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023e  DataBus: 31b0
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x023e  IR:     0xc04c
MAR:    0x023e  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         249
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x31b0  ALUInB: 0xxxxx  ALUOut: 0x31b0
PC:     0x0240  IR:     0xc04c
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         250
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         251
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         252
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0240  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0240  IR:     0x31b0
MAR:    0x0240  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         253
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0002  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0002  ALUInB: 0x0001  ALUOut: 0x0003
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0010
==================================================
cycle         254
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0000
==================================================
cycle         255
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0242  DataBus: 5230
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0242  IR:     0x31b0
MAR:    0x0242  MDR     0x0001  ZCNV:   0000
==================================================
cycle         256
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5230  ALUInB: 0xxxxx  ALUOut: 0x5230
PC:     0x0244  IR:     0x31b0
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         257
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         258
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         259
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0244  DataBus: 0008
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0244  IR:     0x5230
MAR:    0x0244  MDR     0x5230  ZCNV:   0000
==================================================
cycle         260
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0003  ALUInB: 0x0008  ALUOut: 0xfffb
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0000
==================================================
cycle         261
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0003  ALUInB: 0x0008  ALUOut: 0x0001
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         262
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         263
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0246  DataBus: 9800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0246  IR:     0x5230
MAR:    0x0246  MDR     0x0008  ZCNV:   0110
==================================================
cycle         264
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9800  ALUInB: 0xxxxx  ALUOut: 0x9800
PC:     0x0248  IR:     0x5230
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         265
CState: DECODE  NState: BRN
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         266
CState: BRN  NState: BRN2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0248  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         267
CState: BRN2  NState: BRN3
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0248  DataBus: 0226
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x9800  ZCNV:   0110
==================================================
cycle         268
CState: BRN3  NState: FETCH
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         269
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0226  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         270
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0226  DataBus: 3100
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0226  IR:     0x9800
MAR:    0x0226  MDR     0x0226  ZCNV:   0110
==================================================
cycle         271
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x3100  ALUInB: 0xxxxx  ALUOut: 0x3100
PC:     0x0228  IR:     0x9800
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         272
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         273
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         274
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0228  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x0228  IR:     0x3100
MAR:    0x0228  MDR     0x3100  ZCNV:   0110
==================================================
cycle         275
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0110
==================================================
cycle         276
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0000
==================================================
cycle         277
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022a  DataBus: 9154
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022a  IR:     0x3100
MAR:    0x022a  MDR     0x0001  ZCNV:   0000
==================================================
cycle         278
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9154  ALUInB: 0xxxxx  ALUOut: 0x9154
PC:     0x022c  IR:     0x3100
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         279
CState: DECODE  NState: AND
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         280
CState: AND  NState: FETCH
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A_AND_B     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         281
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   1000
==================================================
cycle         282
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022c  DataBus: 5228
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022c  IR:     0x9154
MAR:    0x022c  MDR     0x9154  ZCNV:   1000
==================================================
cycle         283
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5228  ALUInB: 0xxxxx  ALUOut: 0x5228
PC:     0x022e  IR:     0x9154
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         284
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         285
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         286
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022e  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x022e  IR:     0x5228
MAR:    0x022e  MDR     0x5228  ZCNV:   1000
==================================================
cycle         287
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0xffff
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   1000
==================================================
cycle         288
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         289
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         290
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0230  DataBus: c800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0230  IR:     0x5228
MAR:    0x0230  MDR     0x0001  ZCNV:   0110
==================================================
cycle         291
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc800  ALUInB: 0xxxxx  ALUOut: 0xc800
PC:     0x0232  IR:     0x5228
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         292
CState: DECODE  NState: BRZ
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         293
CState: BRZ  NState: BRZ1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         294
CState: BRZ1  NState: FETCH
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0232  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         295
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0234  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         296
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0234  DataBus: f800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0234  IR:     0xc800
MAR:    0x0234  MDR     0xc800  ZCNV:   0110
==================================================
cycle         297
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf800  ALUInB: 0xxxxx  ALUOut: 0xf800
PC:     0x0236  IR:     0xc800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         298
CState: DECODE  NState: BRA
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         299
CState: BRA  NState: BRA1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0236  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         300
CState: BRA1  NState: BRA2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0236  DataBus: 023a
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0xf800  ZCNV:   0110
==================================================
cycle         301
CState: BRA2  NState: FETCH
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         302
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x023a  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         303
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023a  DataBus: f094
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023a  IR:     0xf800
MAR:    0x023a  MDR     0x023a  ZCNV:   0110
==================================================
cycle         304
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf094  ALUInB: 0xxxxx  ALUOut: 0xf094
PC:     0x023c  IR:     0xf800
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         305
CState: DECODE  NState: SRA
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         306
CState: SRA  NState: FETCH
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A_ASHR     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         307
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   1000
==================================================
cycle         308
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023c  DataBus: c04c
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023c  IR:     0xf094
MAR:    0x023c  MDR     0xf094  ZCNV:   1000
==================================================
cycle         309
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc04c  ALUInB: 0xxxxx  ALUOut: 0xc04c
PC:     0x023e  IR:     0xf094
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         310
CState: DECODE  NState: SLL
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         311
CState: SLL  NState: FETCH
R0: 0x0000  R1: 0xfff8  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A_SHL     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0xfff8  ALUInB: 0x0001  ALUOut: 0xfff0
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         312
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         313
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023e  DataBus: 31b0
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x023e  IR:     0xc04c
MAR:    0x023e  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         314
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x31b0  ALUInB: 0xxxxx  ALUOut: 0x31b0
PC:     0x0240  IR:     0xc04c
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         315
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         316
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         317
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0240  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0240  IR:     0x31b0
MAR:    0x0240  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         318
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0003  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0003  ALUInB: 0x0001  ALUOut: 0x0004
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0010
==================================================
cycle         319
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0000
==================================================
cycle         320
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0242  DataBus: 5230
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0242  IR:     0x31b0
MAR:    0x0242  MDR     0x0001  ZCNV:   0000
==================================================
cycle         321
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5230  ALUInB: 0xxxxx  ALUOut: 0x5230
PC:     0x0244  IR:     0x31b0
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         322
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         323
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         324
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0244  DataBus: 0008
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0244  IR:     0x5230
MAR:    0x0244  MDR     0x5230  ZCNV:   0000
==================================================
cycle         325
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0004  ALUInB: 0x0008  ALUOut: 0xfffc
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0000
==================================================
cycle         326
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0004  ALUInB: 0x0008  ALUOut: 0x0001
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         327
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         328
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0246  DataBus: 9800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0246  IR:     0x5230
MAR:    0x0246  MDR     0x0008  ZCNV:   0110
==================================================
cycle         329
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9800  ALUInB: 0xxxxx  ALUOut: 0x9800
PC:     0x0248  IR:     0x5230
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         330
CState: DECODE  NState: BRN
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         331
CState: BRN  NState: BRN2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0248  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         332
CState: BRN2  NState: BRN3
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0248  DataBus: 0226
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x9800  ZCNV:   0110
==================================================
cycle         333
CState: BRN3  NState: FETCH
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         334
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0226  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         335
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0226  DataBus: 3100
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0226  IR:     0x9800
MAR:    0x0226  MDR     0x0226  ZCNV:   0110
==================================================
cycle         336
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x3100  ALUInB: 0xxxxx  ALUOut: 0x3100
PC:     0x0228  IR:     0x9800
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         337
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         338
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         339
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0228  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x0228  IR:     0x3100
MAR:    0x0228  MDR     0x3100  ZCNV:   0110
==================================================
cycle         340
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0110
==================================================
cycle         341
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0000
==================================================
cycle         342
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022a  DataBus: 9154
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022a  IR:     0x3100
MAR:    0x022a  MDR     0x0001  ZCNV:   0000
==================================================
cycle         343
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9154  ALUInB: 0xxxxx  ALUOut: 0x9154
PC:     0x022c  IR:     0x3100
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         344
CState: DECODE  NState: AND
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         345
CState: AND  NState: FETCH
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A_AND_B     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         346
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   1000
==================================================
cycle         347
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022c  DataBus: 5228
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022c  IR:     0x9154
MAR:    0x022c  MDR     0x9154  ZCNV:   1000
==================================================
cycle         348
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5228  ALUInB: 0xxxxx  ALUOut: 0x5228
PC:     0x022e  IR:     0x9154
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         349
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         350
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         351
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022e  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x022e  IR:     0x5228
MAR:    0x022e  MDR     0x5228  ZCNV:   1000
==================================================
cycle         352
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0xffff
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   1000
==================================================
cycle         353
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         354
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         355
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0230  DataBus: c800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0230  IR:     0x5228
MAR:    0x0230  MDR     0x0001  ZCNV:   0110
==================================================
cycle         356
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc800  ALUInB: 0xxxxx  ALUOut: 0xc800
PC:     0x0232  IR:     0x5228
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         357
CState: DECODE  NState: BRZ
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         358
CState: BRZ  NState: BRZ1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         359
CState: BRZ1  NState: FETCH
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0232  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         360
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0234  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         361
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0234  DataBus: f800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0234  IR:     0xc800
MAR:    0x0234  MDR     0xc800  ZCNV:   0110
==================================================
cycle         362
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf800  ALUInB: 0xxxxx  ALUOut: 0xf800
PC:     0x0236  IR:     0xc800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         363
CState: DECODE  NState: BRA
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         364
CState: BRA  NState: BRA1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0236  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         365
CState: BRA1  NState: BRA2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0236  DataBus: 023a
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0xf800  ZCNV:   0110
==================================================
cycle         366
CState: BRA2  NState: FETCH
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         367
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x023a  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         368
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023a  DataBus: f094
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023a  IR:     0xf800
MAR:    0x023a  MDR     0x023a  ZCNV:   0110
==================================================
cycle         369
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf094  ALUInB: 0xxxxx  ALUOut: 0xf094
PC:     0x023c  IR:     0xf800
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         370
CState: DECODE  NState: SRA
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         371
CState: SRA  NState: FETCH
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A_ASHR     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         372
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   1000
==================================================
cycle         373
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023c  DataBus: c04c
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023c  IR:     0xf094
MAR:    0x023c  MDR     0xf094  ZCNV:   1000
==================================================
cycle         374
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc04c  ALUInB: 0xxxxx  ALUOut: 0xc04c
PC:     0x023e  IR:     0xf094
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         375
CState: DECODE  NState: SLL
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         376
CState: SLL  NState: FETCH
R0: 0x0000  R1: 0xfff0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A_SHL     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0xfff0  ALUInB: 0x0001  ALUOut: 0xffe0
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         377
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         378
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023e  DataBus: 31b0
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x023e  IR:     0xc04c
MAR:    0x023e  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         379
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x31b0  ALUInB: 0xxxxx  ALUOut: 0x31b0
PC:     0x0240  IR:     0xc04c
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         380
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         381
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         382
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0240  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0240  IR:     0x31b0
MAR:    0x0240  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         383
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0004  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0004  ALUInB: 0x0001  ALUOut: 0x0005
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0010
==================================================
cycle         384
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0000
==================================================
cycle         385
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0242  DataBus: 5230
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0242  IR:     0x31b0
MAR:    0x0242  MDR     0x0001  ZCNV:   0000
==================================================
cycle         386
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5230  ALUInB: 0xxxxx  ALUOut: 0x5230
PC:     0x0244  IR:     0x31b0
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         387
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         388
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         389
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0244  DataBus: 0008
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0244  IR:     0x5230
MAR:    0x0244  MDR     0x5230  ZCNV:   0000
==================================================
cycle         390
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0005  ALUInB: 0x0008  ALUOut: 0xfffd
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0000
==================================================
cycle         391
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0005  ALUInB: 0x0008  ALUOut: 0x0001
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         392
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         393
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0246  DataBus: 9800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0246  IR:     0x5230
MAR:    0x0246  MDR     0x0008  ZCNV:   0110
==================================================
cycle         394
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9800  ALUInB: 0xxxxx  ALUOut: 0x9800
PC:     0x0248  IR:     0x5230
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         395
CState: DECODE  NState: BRN
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         396
CState: BRN  NState: BRN2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0248  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         397
CState: BRN2  NState: BRN3
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0248  DataBus: 0226
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x9800  ZCNV:   0110
==================================================
cycle         398
CState: BRN3  NState: FETCH
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         399
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0226  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         400
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0226  DataBus: 3100
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0226  IR:     0x9800
MAR:    0x0226  MDR     0x0226  ZCNV:   0110
==================================================
cycle         401
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x3100  ALUInB: 0xxxxx  ALUOut: 0x3100
PC:     0x0228  IR:     0x9800
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         402
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         403
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         404
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0228  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x0228  IR:     0x3100
MAR:    0x0228  MDR     0x3100  ZCNV:   0110
==================================================
cycle         405
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0110
==================================================
cycle         406
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0000
==================================================
cycle         407
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022a  DataBus: 9154
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022a  IR:     0x3100
MAR:    0x022a  MDR     0x0001  ZCNV:   0000
==================================================
cycle         408
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9154  ALUInB: 0xxxxx  ALUOut: 0x9154
PC:     0x022c  IR:     0x3100
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         409
CState: DECODE  NState: AND
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         410
CState: AND  NState: FETCH
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A_AND_B     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         411
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   1000
==================================================
cycle         412
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022c  DataBus: 5228
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022c  IR:     0x9154
MAR:    0x022c  MDR     0x9154  ZCNV:   1000
==================================================
cycle         413
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5228  ALUInB: 0xxxxx  ALUOut: 0x5228
PC:     0x022e  IR:     0x9154
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         414
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         415
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         416
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022e  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x022e  IR:     0x5228
MAR:    0x022e  MDR     0x5228  ZCNV:   1000
==================================================
cycle         417
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0xffff
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   1000
==================================================
cycle         418
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         419
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         420
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0230  DataBus: c800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0230  IR:     0x5228
MAR:    0x0230  MDR     0x0001  ZCNV:   0110
==================================================
cycle         421
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc800  ALUInB: 0xxxxx  ALUOut: 0xc800
PC:     0x0232  IR:     0x5228
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         422
CState: DECODE  NState: BRZ
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         423
CState: BRZ  NState: BRZ1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         424
CState: BRZ1  NState: FETCH
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0232  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         425
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0234  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         426
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0234  DataBus: f800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0234  IR:     0xc800
MAR:    0x0234  MDR     0xc800  ZCNV:   0110
==================================================
cycle         427
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf800  ALUInB: 0xxxxx  ALUOut: 0xf800
PC:     0x0236  IR:     0xc800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         428
CState: DECODE  NState: BRA
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         429
CState: BRA  NState: BRA1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0236  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         430
CState: BRA1  NState: BRA2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0236  DataBus: 023a
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0xf800  ZCNV:   0110
==================================================
cycle         431
CState: BRA2  NState: FETCH
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         432
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x023a  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         433
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023a  DataBus: f094
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023a  IR:     0xf800
MAR:    0x023a  MDR     0x023a  ZCNV:   0110
==================================================
cycle         434
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf094  ALUInB: 0xxxxx  ALUOut: 0xf094
PC:     0x023c  IR:     0xf800
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         435
CState: DECODE  NState: SRA
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         436
CState: SRA  NState: FETCH
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A_ASHR     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         437
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   1000
==================================================
cycle         438
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023c  DataBus: c04c
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023c  IR:     0xf094
MAR:    0x023c  MDR     0xf094  ZCNV:   1000
==================================================
cycle         439
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc04c  ALUInB: 0xxxxx  ALUOut: 0xc04c
PC:     0x023e  IR:     0xf094
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         440
CState: DECODE  NState: SLL
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         441
CState: SLL  NState: FETCH
R0: 0x0000  R1: 0xffe0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A_SHL     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0xffe0  ALUInB: 0x0001  ALUOut: 0xffc0
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         442
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         443
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023e  DataBus: 31b0
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x023e  IR:     0xc04c
MAR:    0x023e  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         444
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x31b0  ALUInB: 0xxxxx  ALUOut: 0x31b0
PC:     0x0240  IR:     0xc04c
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         445
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         446
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         447
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0240  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0240  IR:     0x31b0
MAR:    0x0240  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         448
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0005  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0005  ALUInB: 0x0001  ALUOut: 0x0006
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0010
==================================================
cycle         449
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0000
==================================================
cycle         450
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0242  DataBus: 5230
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0242  IR:     0x31b0
MAR:    0x0242  MDR     0x0001  ZCNV:   0000
==================================================
cycle         451
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5230  ALUInB: 0xxxxx  ALUOut: 0x5230
PC:     0x0244  IR:     0x31b0
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         452
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         453
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         454
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0244  DataBus: 0008
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0244  IR:     0x5230
MAR:    0x0244  MDR     0x5230  ZCNV:   0000
==================================================
cycle         455
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0006  ALUInB: 0x0008  ALUOut: 0xfffe
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0000
==================================================
cycle         456
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0006  ALUInB: 0x0008  ALUOut: 0x0001
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         457
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         458
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0246  DataBus: 9800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0246  IR:     0x5230
MAR:    0x0246  MDR     0x0008  ZCNV:   0110
==================================================
cycle         459
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9800  ALUInB: 0xxxxx  ALUOut: 0x9800
PC:     0x0248  IR:     0x5230
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         460
CState: DECODE  NState: BRN
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         461
CState: BRN  NState: BRN2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0248  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         462
CState: BRN2  NState: BRN3
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0248  DataBus: 0226
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x9800  ZCNV:   0110
==================================================
cycle         463
CState: BRN3  NState: FETCH
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         464
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0226  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         465
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0226  DataBus: 3100
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0226  IR:     0x9800
MAR:    0x0226  MDR     0x0226  ZCNV:   0110
==================================================
cycle         466
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x3100  ALUInB: 0xxxxx  ALUOut: 0x3100
PC:     0x0228  IR:     0x9800
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         467
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         468
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         469
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0228  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x0228  IR:     0x3100
MAR:    0x0228  MDR     0x3100  ZCNV:   0110
==================================================
cycle         470
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0110
==================================================
cycle         471
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0000
==================================================
cycle         472
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022a  DataBus: 9154
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022a  IR:     0x3100
MAR:    0x022a  MDR     0x0001  ZCNV:   0000
==================================================
cycle         473
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9154  ALUInB: 0xxxxx  ALUOut: 0x9154
PC:     0x022c  IR:     0x3100
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         474
CState: DECODE  NState: AND
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         475
CState: AND  NState: FETCH
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A_AND_B     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         476
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   1000
==================================================
cycle         477
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022c  DataBus: 5228
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022c  IR:     0x9154
MAR:    0x022c  MDR     0x9154  ZCNV:   1000
==================================================
cycle         478
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5228  ALUInB: 0xxxxx  ALUOut: 0x5228
PC:     0x022e  IR:     0x9154
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         479
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         480
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         481
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022e  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x022e  IR:     0x5228
MAR:    0x022e  MDR     0x5228  ZCNV:   1000
==================================================
cycle         482
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0xffff
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   1000
==================================================
cycle         483
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         484
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         485
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0230  DataBus: c800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0230  IR:     0x5228
MAR:    0x0230  MDR     0x0001  ZCNV:   0110
==================================================
cycle         486
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc800  ALUInB: 0xxxxx  ALUOut: 0xc800
PC:     0x0232  IR:     0x5228
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         487
CState: DECODE  NState: BRZ
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         488
CState: BRZ  NState: BRZ1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         489
CState: BRZ1  NState: FETCH
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0232  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         490
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0234  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         491
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0234  DataBus: f800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0234  IR:     0xc800
MAR:    0x0234  MDR     0xc800  ZCNV:   0110
==================================================
cycle         492
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf800  ALUInB: 0xxxxx  ALUOut: 0xf800
PC:     0x0236  IR:     0xc800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         493
CState: DECODE  NState: BRA
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         494
CState: BRA  NState: BRA1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0236  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         495
CState: BRA1  NState: BRA2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0236  DataBus: 023a
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0xf800  ZCNV:   0110
==================================================
cycle         496
CState: BRA2  NState: FETCH
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         497
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x023a  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         498
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023a  DataBus: f094
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023a  IR:     0xf800
MAR:    0x023a  MDR     0x023a  ZCNV:   0110
==================================================
cycle         499
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf094  ALUInB: 0xxxxx  ALUOut: 0xf094
PC:     0x023c  IR:     0xf800
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         500
CState: DECODE  NState: SRA
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         501
CState: SRA  NState: FETCH
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A_ASHR     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         502
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   1000
==================================================
cycle         503
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023c  DataBus: c04c
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023c  IR:     0xf094
MAR:    0x023c  MDR     0xf094  ZCNV:   1000
==================================================
cycle         504
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc04c  ALUInB: 0xxxxx  ALUOut: 0xc04c
PC:     0x023e  IR:     0xf094
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         505
CState: DECODE  NState: SLL
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         506
CState: SLL  NState: FETCH
R0: 0x0000  R1: 0xffc0  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A_SHL     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0xffc0  ALUInB: 0x0001  ALUOut: 0xff80
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         507
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         508
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023e  DataBus: 31b0
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x023e  IR:     0xc04c
MAR:    0x023e  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         509
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x31b0  ALUInB: 0xxxxx  ALUOut: 0x31b0
PC:     0x0240  IR:     0xc04c
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         510
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         511
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         512
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0240  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0240  IR:     0x31b0
MAR:    0x0240  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         513
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0006  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0006  ALUInB: 0x0001  ALUOut: 0x0007
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0010
==================================================
cycle         514
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0000
==================================================
cycle         515
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0242  DataBus: 5230
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0242  IR:     0x31b0
MAR:    0x0242  MDR     0x0001  ZCNV:   0000
==================================================
cycle         516
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5230  ALUInB: 0xxxxx  ALUOut: 0x5230
PC:     0x0244  IR:     0x31b0
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         517
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         518
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         519
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0244  DataBus: 0008
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0244  IR:     0x5230
MAR:    0x0244  MDR     0x5230  ZCNV:   0000
==================================================
cycle         520
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0007  ALUInB: 0x0008  ALUOut: 0xffff
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0000
==================================================
cycle         521
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0007  ALUInB: 0x0008  ALUOut: 0x0001
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         522
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0110
==================================================
cycle         523
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0246  DataBus: 9800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0246  IR:     0x5230
MAR:    0x0246  MDR     0x0008  ZCNV:   0110
==================================================
cycle         524
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9800  ALUInB: 0xxxxx  ALUOut: 0x9800
PC:     0x0248  IR:     0x5230
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         525
CState: DECODE  NState: BRN
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         526
CState: BRN  NState: BRN2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0248  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   0110
==================================================
cycle         527
CState: BRN2  NState: BRN3
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0248  DataBus: 0226
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x9800  ZCNV:   0110
==================================================
cycle         528
CState: BRN3  NState: FETCH
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         529
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0226
PC:     0x0226  IR:     0x9800
MAR:    0x0248  MDR     0x0226  ZCNV:   0110
==================================================
cycle         530
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0226  DataBus: 3100
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0226  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0226  IR:     0x9800
MAR:    0x0226  MDR     0x0226  ZCNV:   0110
==================================================
cycle         531
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x3100  ALUInB: 0xxxxx  ALUOut: 0x3100
PC:     0x0228  IR:     0x9800
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         532
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         533
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0226  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x0228
PC:     0x0228  IR:     0x3100
MAR:    0x0226  MDR     0x3100  ZCNV:   0110
==================================================
cycle         534
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0228  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0228  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x0228  IR:     0x3100
MAR:    0x0228  MDR     0x3100  ZCNV:   0110
==================================================
cycle         535
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0110
==================================================
cycle         536
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0228  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022a
PC:     0x022a  IR:     0x3100
MAR:    0x0228  MDR     0x0001  ZCNV:   0000
==================================================
cycle         537
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022a  DataBus: 9154
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022a  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022a  IR:     0x3100
MAR:    0x022a  MDR     0x0001  ZCNV:   0000
==================================================
cycle         538
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 4     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9154  ALUInB: 0xxxxx  ALUOut: 0x9154
PC:     0x022c  IR:     0x3100
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         539
CState: DECODE  NState: AND
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         540
CState: AND  NState: FETCH
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A_AND_B     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   0000
==================================================
cycle         541
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022c
PC:     0x022c  IR:     0x9154
MAR:    0x022a  MDR     0x9154  ZCNV:   1000
==================================================
cycle         542
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022c  DataBus: 5228
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022c  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022c  IR:     0x9154
MAR:    0x022c  MDR     0x9154  ZCNV:   1000
==================================================
cycle         543
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 5     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5228  ALUInB: 0xxxxx  ALUOut: 0x5228
PC:     0x022e  IR:     0x9154
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         544
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         545
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x022e
PC:     0x022e  IR:     0x5228
MAR:    0x022c  MDR     0x5228  ZCNV:   1000
==================================================
cycle         546
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 022e  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x022e  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x022e  IR:     0x5228
MAR:    0x022e  MDR     0x5228  ZCNV:   1000
==================================================
cycle         547
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0xffff
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   1000
==================================================
cycle         548
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         549
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 022e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0230
PC:     0x0230  IR:     0x5228
MAR:    0x022e  MDR     0x0001  ZCNV:   0110
==================================================
cycle         550
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0230  DataBus: c800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0230  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0230  IR:     0x5228
MAR:    0x0230  MDR     0x0001  ZCNV:   0110
==================================================
cycle         551
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 5     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc800  ALUInB: 0xxxxx  ALUOut: 0xc800
PC:     0x0232  IR:     0x5228
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         552
CState: DECODE  NState: BRZ
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         553
CState: BRZ  NState: BRZ1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0230  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0232
PC:     0x0232  IR:     0xc800
MAR:    0x0230  MDR     0xc800  ZCNV:   0110
==================================================
cycle         554
CState: BRZ1  NState: FETCH
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0232  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0232  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         555
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0232  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0234
PC:     0x0234  IR:     0xc800
MAR:    0x0232  MDR     0xc800  ZCNV:   0110
==================================================
cycle         556
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0234  DataBus: f800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0234  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0234  IR:     0xc800
MAR:    0x0234  MDR     0xc800  ZCNV:   0110
==================================================
cycle         557
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf800  ALUInB: 0xxxxx  ALUOut: 0xf800
PC:     0x0236  IR:     0xc800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         558
CState: DECODE  NState: BRA
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         559
CState: BRA  NState: BRA1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0234  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0236  ALUInB: 0xxxxx  ALUOut: 0x0236
PC:     0x0236  IR:     0xf800
MAR:    0x0234  MDR     0xf800  ZCNV:   0110
==================================================
cycle         560
CState: BRA1  NState: BRA2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0236  DataBus: 023a
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0xf800  ZCNV:   0110
==================================================
cycle         561
CState: BRA2  NState: FETCH
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x0236  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         562
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0236  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023a
PC:     0x023a  IR:     0xf800
MAR:    0x0236  MDR     0x023a  ZCNV:   0110
==================================================
cycle         563
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023a  DataBus: f094
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023a  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023a  IR:     0xf800
MAR:    0x023a  MDR     0x023a  ZCNV:   0110
==================================================
cycle         564
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf094  ALUInB: 0xxxxx  ALUOut: 0xf094
PC:     0x023c  IR:     0xf800
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         565
CState: DECODE  NState: SRA
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         566
CState: SRA  NState: FETCH
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A_ASHR     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0000
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   0110
==================================================
cycle         567
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023c
PC:     0x023c  IR:     0xf094
MAR:    0x023a  MDR     0xf094  ZCNV:   1000
==================================================
cycle         568
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023c  DataBus: c04c
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023c  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023c  IR:     0xf094
MAR:    0x023c  MDR     0xf094  ZCNV:   1000
==================================================
cycle         569
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 2     selRS1: 2     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xc04c  ALUInB: 0xxxxx  ALUOut: 0xc04c
PC:     0x023e  IR:     0xf094
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         570
CState: DECODE  NState: SLL
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         571
CState: SLL  NState: FETCH
R0: 0x0000  R1: 0xff80  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A_SHL     SrcA: MUX_REG      SrcB: MUX_REG
ALUInA: 0xff80  ALUInB: 0x0001  ALUOut: 0xff00
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   1000
==================================================
cycle         572
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x023e
PC:     0x023e  IR:     0xc04c
MAR:    0x023c  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         573
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 023e  DataBus: 31b0
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x023e  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x023e  IR:     0xc04c
MAR:    0x023e  MDR     0xc04c  ZCNV:   0010
==================================================
cycle         574
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 1     selRS1: 1     selRS2: 4
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x31b0  ALUInB: 0xxxxx  ALUOut: 0x31b0
PC:     0x0240  IR:     0xc04c
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         575
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         576
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 023e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0240
PC:     0x0240  IR:     0x31b0
MAR:    0x023e  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         577
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0240  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0240  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0240  IR:     0x31b0
MAR:    0x0240  MDR     0x31b0  ZCNV:   0010
==================================================
cycle         578
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0007  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0007  ALUInB: 0x0001  ALUOut: 0x0008
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0010
==================================================
cycle         579
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0240  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0242
PC:     0x0242  IR:     0x31b0
MAR:    0x0240  MDR     0x0001  ZCNV:   0000
==================================================
cycle         580
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0242  DataBus: 5230
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0242  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0242  IR:     0x31b0
MAR:    0x0242  MDR     0x0001  ZCNV:   0000
==================================================
cycle         581
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 6     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5230  ALUInB: 0xxxxx  ALUOut: 0x5230
PC:     0x0244  IR:     0x31b0
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         582
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         583
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0242  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0244
PC:     0x0244  IR:     0x5230
MAR:    0x0242  MDR     0x5230  ZCNV:   0000
==================================================
cycle         584
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0244  DataBus: 0008
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0244  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0244  IR:     0x5230
MAR:    0x0244  MDR     0x5230  ZCNV:   0000
==================================================
cycle         585
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0008  ALUInB: 0x0008  ALUOut: 0x0000
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   0000
==================================================
cycle         586
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0008  ALUInB: 0x0008  ALUOut: 0x0000
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   1100
==================================================
cycle         587
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0244  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0246
PC:     0x0246  IR:     0x5230
MAR:    0x0244  MDR     0x0008  ZCNV:   1100
==================================================
cycle         588
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0246  DataBus: 9800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0246  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0246  IR:     0x5230
MAR:    0x0246  MDR     0x0008  ZCNV:   1100
==================================================
cycle         589
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 6     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9800  ALUInB: 0xxxxx  ALUOut: 0x9800
PC:     0x0248  IR:     0x5230
MAR:    0x0246  MDR     0x9800  ZCNV:   1100
==================================================
cycle         590
CState: DECODE  NState: BRN
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   1100
==================================================
cycle         591
CState: BRN  NState: BRN1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0246  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0248  ALUInB: 0xxxxx  ALUOut: 0x0248
PC:     0x0248  IR:     0x9800
MAR:    0x0246  MDR     0x9800  ZCNV:   1100
==================================================
cycle         592
CState: BRN1  NState: FETCH
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0248  ALUInB: 0xxxxx  ALUOut: 0x024a
PC:     0x0248  IR:     0x9800
MAR:    0x0248  MDR     0x9800  ZCNV:   1100
==================================================
cycle         593
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0248  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x024a  ALUInB: 0xxxxx  ALUOut: 0x024a
PC:     0x024a  IR:     0x9800
MAR:    0x0248  MDR     0x9800  ZCNV:   1100
==================================================
cycle         594
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 024a  DataBus: f800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x024a  ALUInB: 0xxxxx  ALUOut: 0x024c
PC:     0x024a  IR:     0x9800
MAR:    0x024a  MDR     0x9800  ZCNV:   1100
==================================================
cycle         595
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 024a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xf800  ALUInB: 0xxxxx  ALUOut: 0xf800
PC:     0x024c  IR:     0x9800
MAR:    0x024a  MDR     0xf800  ZCNV:   1100
==================================================
cycle         596
CState: DECODE  NState: BRA
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 024a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x024c  IR:     0xf800
MAR:    0x024a  MDR     0xf800  ZCNV:   1100
==================================================
cycle         597
CState: BRA  NState: BRA1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 024a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x024c  ALUInB: 0xxxxx  ALUOut: 0x024c
PC:     0x024c  IR:     0xf800
MAR:    0x024a  MDR     0xf800  ZCNV:   1100
==================================================
cycle         598
CState: BRA1  NState: BRA2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 024c  DataBus: 024e
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x024c  IR:     0xf800
MAR:    0x024c  MDR     0xf800  ZCNV:   1100
==================================================
cycle         599
CState: BRA2  NState: FETCH
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 024c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x024e  ALUInB: 0xxxxx  ALUOut: 0x024e
PC:     0x024c  IR:     0xf800
MAR:    0x024c  MDR     0x024e  ZCNV:   1100
==================================================
cycle         600
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 024c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x024e  ALUInB: 0xxxxx  ALUOut: 0x024e
PC:     0x024e  IR:     0xf800
MAR:    0x024c  MDR     0x024e  ZCNV:   1100
==================================================
cycle         601
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 024e  DataBus: 5238
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x024e  ALUInB: 0xxxxx  ALUOut: 0x0250
PC:     0x024e  IR:     0xf800
MAR:    0x024e  MDR     0x024e  ZCNV:   1100
==================================================
cycle         602
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 024e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x5238  ALUInB: 0xxxxx  ALUOut: 0x5238
PC:     0x0250  IR:     0xf800
MAR:    0x024e  MDR     0x5238  ZCNV:   1100
==================================================
cycle         603
CState: DECODE  NState: SLTI
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 7     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 024e  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0250  IR:     0x5238
MAR:    0x024e  MDR     0x5238  ZCNV:   1100
==================================================
cycle         604
CState: SLTI  NState: SLTI1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 7     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 024e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0250  ALUInB: 0xxxxx  ALUOut: 0x0250
PC:     0x0250  IR:     0x5238
MAR:    0x024e  MDR     0x5238  ZCNV:   1100
==================================================
cycle         605
CState: SLTI1  NState: SLTI2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 7     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0250  DataBus: 0000
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0250  ALUInB: 0xxxxx  ALUOut: 0x0252
PC:     0x0250  IR:     0x5238
MAR:    0x0250  MDR     0x5238  ZCNV:   1100
==================================================
cycle         606
CState: SLTI2  NState: SLTI3
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 7     selRS2: 0
Dest: DEST_NONE LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 0250  DataBus: zzzz
ALUop: F_A_MINUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0xffff  ALUInB: 0x0000  ALUOut: 0xffff
PC:     0x0252  IR:     0x5238
MAR:    0x0250  MDR     0x0000  ZCNV:   1100
==================================================
cycle         607
CState: SLTI3  NState: FETCH
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 7     selRS2: 0
Dest: DEST_REG LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0250  DataBus: zzzz
ALUop: F_A_LT_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0xffff  ALUInB: 0x0000  ALUOut: 0x0001
PC:     0x0252  IR:     0x5238
MAR:    0x0250  MDR     0x0000  ZCNV:   0010
==================================================
cycle         608
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 7     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0250  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0252  ALUInB: 0xxxxx  ALUOut: 0x0252
PC:     0x0252  IR:     0x5238
MAR:    0x0250  MDR     0x0000  ZCNV:   0010
==================================================
cycle         609
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 7     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0252  DataBus: 9800
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0252  ALUInB: 0xxxxx  ALUOut: 0x0254
PC:     0x0252  IR:     0x5238
MAR:    0x0252  MDR     0x0000  ZCNV:   0010
==================================================
cycle         610
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 7     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0252  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x9800  ALUInB: 0xxxxx  ALUOut: 0x9800
PC:     0x0254  IR:     0x5238
MAR:    0x0252  MDR     0x9800  ZCNV:   0010
==================================================
cycle         611
CState: DECODE  NState: BRN
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0252  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0254  IR:     0x9800
MAR:    0x0252  MDR     0x9800  ZCNV:   0010
==================================================
cycle         612
CState: BRN  NState: BRN2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0252  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0254  ALUInB: 0xxxxx  ALUOut: 0x0254
PC:     0x0254  IR:     0x9800
MAR:    0x0252  MDR     0x9800  ZCNV:   0010
==================================================
cycle         613
CState: BRN2  NState: BRN3
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0254  DataBus: 025a
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0254  IR:     0x9800
MAR:    0x0254  MDR     0x9800  ZCNV:   0010
==================================================
cycle         614
CState: BRN3  NState: FETCH
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0254  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x025a  ALUInB: 0xxxxx  ALUOut: 0x025a
PC:     0x0254  IR:     0x9800
MAR:    0x0254  MDR     0x025a  ZCNV:   0010
==================================================
cycle         615
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0254  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x025a  ALUInB: 0xxxxx  ALUOut: 0x025a
PC:     0x025a  IR:     0x9800
MAR:    0x0254  MDR     0x025a  ZCNV:   0010
==================================================
cycle         616
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 025a  DataBus: 80d8
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x025a  ALUInB: 0xxxxx  ALUOut: 0x025c
PC:     0x025a  IR:     0x9800
MAR:    0x025a  MDR     0x025a  ZCNV:   0010
==================================================
cycle         617
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 025a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x80d8  ALUInB: 0xxxxx  ALUOut: 0x80d8
PC:     0x025c  IR:     0x9800
MAR:    0x025a  MDR     0x80d8  ZCNV:   0010
==================================================
cycle         618
CState: DECODE  NState: NOT
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 025a  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x025c  IR:     0x80d8
MAR:    0x025a  MDR     0x80d8  ZCNV:   0010
==================================================
cycle         619
CState: NOT  NState: FETCH
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0xffff
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 025a  DataBus: zzzz
ALUop: F_A_NOT     SrcA: MUX_REG      SrcB: MUX_UNDEF
ALUInA: 0xffff  ALUInB: 0xxxxx  ALUOut: 0x0000
PC:     0x025c  IR:     0x80d8
MAR:    0x025a  MDR     0x80d8  ZCNV:   0010
==================================================
cycle         620
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0000
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 025a  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x025c  ALUInB: 0xxxxx  ALUOut: 0x025c
PC:     0x025c  IR:     0x80d8
MAR:    0x025a  MDR     0x80d8  ZCNV:   1000
==================================================
cycle         621
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0000
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 025c  DataBus: 30d8
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x025c  ALUInB: 0xxxxx  ALUOut: 0x025e
PC:     0x025c  IR:     0x80d8
MAR:    0x025c  MDR     0x80d8  ZCNV:   1000
==================================================
cycle         622
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0000
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 025c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x30d8  ALUInB: 0xxxxx  ALUOut: 0x30d8
PC:     0x025e  IR:     0x80d8
MAR:    0x025c  MDR     0x30d8  ZCNV:   1000
==================================================
cycle         623
CState: DECODE  NState: ADDI
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0000
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 025c  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x025e  IR:     0x30d8
MAR:    0x025c  MDR     0x30d8  ZCNV:   1000
==================================================
cycle         624
CState: ADDI  NState: ADDI1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0000
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 025c  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x025e  ALUInB: 0xxxxx  ALUOut: 0x025e
PC:     0x025e  IR:     0x30d8
MAR:    0x025c  MDR     0x30d8  ZCNV:   1000
==================================================
cycle         625
CState: ADDI1  NState: ADDI2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0000
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 025e  DataBus: 0001
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x025e  ALUInB: 0xxxxx  ALUOut: 0x0260
PC:     0x025e  IR:     0x30d8
MAR:    0x025e  MDR     0x30d8  ZCNV:   1000
==================================================
cycle         626
CState: ADDI2  NState: FETCH
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0000
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 0
Dest: DEST_REG LoadCC: LOAD_CC RE: NO_RD WE: NO_WR
AddrBus: 025e  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x0260  IR:     0x30d8
MAR:    0x025e  MDR     0x0001  ZCNV:   1000
==================================================
cycle         627
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 0
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 025e  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0260  ALUInB: 0xxxxx  ALUOut: 0x0260
PC:     0x0260  IR:     0x30d8
MAR:    0x025e  MDR     0x0001  ZCNV:   0000
==================================================
cycle         628
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 0
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0260  DataBus: 3803
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0260  ALUInB: 0xxxxx  ALUOut: 0x0262
PC:     0x0260  IR:     0x30d8
MAR:    0x0260  MDR     0x0001  ZCNV:   0000
==================================================
cycle         629
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 3     selRS1: 3     selRS2: 0
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0260  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0x3803  ALUInB: 0xxxxx  ALUOut: 0x3803
PC:     0x0262  IR:     0x30d8
MAR:    0x0260  MDR     0x3803  ZCNV:   0000
==================================================
cycle         630
CState: DECODE  NState: SW
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 3
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0260  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0262  IR:     0x3803
MAR:    0x0260  MDR     0x3803  ZCNV:   0000
==================================================
cycle         631
CState: SW  NState: SW1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 3
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0260  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0262  ALUInB: 0xxxxx  ALUOut: 0x0262
PC:     0x0262  IR:     0x3803
MAR:    0x0260  MDR     0x3803  ZCNV:   0000
==================================================
cycle         632
CState: SW1  NState: SW2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 3
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0262  DataBus: 4000
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0262  ALUInB: 0xxxxx  ALUOut: 0x0264
PC:     0x0262  IR:     0x3803
MAR:    0x0262  MDR     0x3803  ZCNV:   0000
==================================================
cycle         633
CState: SW2  NState: SW3
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 3
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0262  DataBus: zzzz
ALUop: F_A_PLUS_B     SrcA: MUX_REG      SrcB: MUX_MDR
ALUInA: 0x0000  ALUInB: 0x4000  ALUOut: 0x4000
PC:     0x0264  IR:     0x3803
MAR:    0x0262  MDR     0x4000  ZCNV:   0000
==================================================
cycle         634
CState: SW3  NState: SW4
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 3
Dest: DEST_MDR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 4000  DataBus: zzzz
ALUop: F_B     SrcA: MUX_UNDEF      SrcB: MUX_REG
ALUInA: 0xxxxx  ALUInB: 0x0001  ALUOut: 0x0001
PC:     0x0264  IR:     0x3803
MAR:    0x4000  MDR     0x4000  ZCNV:   0000
==================================================
cycle         635
CState: SW4  NState: FETCH
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 3
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: MEM_WR
AddrBus: 4000  DataBus: 0001
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0264  IR:     0x3803
MAR:    0x4000  MDR     0x0001  ZCNV:   0000
==================================================
cycle         636
CState: FETCH  NState: FETCH1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 3
Dest: DEST_MAR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 4000  DataBus: zzzz
ALUop: F_A     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0264  ALUInB: 0xxxxx  ALUOut: 0x0264
PC:     0x0264  IR:     0x3803
MAR:    0x4000  MDR     0x0001  ZCNV:   0000
==================================================
cycle         637
CState: FETCH1  NState: FETCH2
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 3
Dest: DEST_PC LoadCC: NO_LOAD RE: MEM_RD WE: NO_WR
AddrBus: 0264  DataBus: fe00
ALUop: F_A_PLUS_2     SrcA: MUX_PC      SrcB: MUX_UNDEF
ALUInA: 0x0264  ALUInB: 0xxxxx  ALUOut: 0x0266
PC:     0x0264  IR:     0x3803
MAR:    0x0264  MDR     0x0001  ZCNV:   0000
==================================================
cycle         638
CState: FETCH2  NState: DECODE
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 3
Dest: DEST_IR LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0264  DataBus: zzzz
ALUop: F_A     SrcA: MUX_MDR      SrcB: MUX_UNDEF
ALUInA: 0xfe00  ALUInB: 0xxxxx  ALUOut: 0xfe00
PC:     0x0266  IR:     0x3803
MAR:    0x0264  MDR     0xfe00  ZCNV:   0000
==================================================
cycle         639
CState: DECODE  NState: STOP
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0264  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0266  IR:     0xfe00
MAR:    0x0264  MDR     0xfe00  ZCNV:   0000
==================================================
cycle         640
CState: STOP  NState: STOP1
R0: 0x0000  R1: 0xff00  R2: 0x0000  R3: 0x0001
R4: 0x0001  R5: 0x0000  R6: 0x0008  R7: 0xffff
selRD: 0     selRS1: 0     selRS2: 0
Dest: DEST_NONE LoadCC: NO_LOAD RE: NO_RD WE: NO_WR
AddrBus: 0264  DataBus: zzzz
ALUop: F_UNDEF     SrcA: MUX_UNDEF      SrcB: MUX_UNDEF
ALUInA: 0xxxxx  ALUInB: 0xxxxx  ALUOut: 0xxxxx
PC:     0x0266  IR:     0xfe00
MAR:    0x0264  MDR     0xfe00  ZCNV:   0000
==================================================
STOP occurred at time                 6410
$finish called from file "lab5/controlpath.sv", line 90.
$finish at simulation time                 6410
           V C S   S i m u l a t i o n   R e p o r t 
Time: 6410
CPU Time:      0.230 seconds;       Data structure size:   0.0Mb
Sun Apr 14 15:46:58 2024
