
LTDC_BMP_SdCard_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ddc8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000072c  0800df98  0800df98  0000ef98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e6c4  0800e6c4  0001006c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e6c4  0800e6c4  0000f6c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e6cc  0800e6cc  0001006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e6cc  0800e6cc  0000f6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e6d0  0800e6d0  0000f6d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800e6d4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000460c0  2000006c  0800e740  0001006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2004612c  0800e740  0001012c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f5fd  00000000  00000000  0001009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005602  00000000  00000000  0002f699  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ba0  00000000  00000000  00034ca0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001500  00000000  00000000  00036840  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d3df  00000000  00000000  00037d40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000269de  00000000  00000000  0006511f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff1a9  00000000  00000000  0008bafd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018aca6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ab0  00000000  00000000  0018acec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b3  00000000  00000000  0019279c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800df80 	.word	0x0800df80

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	0800df80 	.word	0x0800df80

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_dmul>:
 80002c0:	b570      	push	{r4, r5, r6, lr}
 80002c2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002c6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ce:	bf1d      	ittte	ne
 80002d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002d4:	ea94 0f0c 	teqne	r4, ip
 80002d8:	ea95 0f0c 	teqne	r5, ip
 80002dc:	f000 f8de 	bleq	800049c <__aeabi_dmul+0x1dc>
 80002e0:	442c      	add	r4, r5
 80002e2:	ea81 0603 	eor.w	r6, r1, r3
 80002e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002f2:	bf18      	it	ne
 80002f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000300:	d038      	beq.n	8000374 <__aeabi_dmul+0xb4>
 8000302:	fba0 ce02 	umull	ip, lr, r0, r2
 8000306:	f04f 0500 	mov.w	r5, #0
 800030a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800030e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000312:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000316:	f04f 0600 	mov.w	r6, #0
 800031a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800031e:	f09c 0f00 	teq	ip, #0
 8000322:	bf18      	it	ne
 8000324:	f04e 0e01 	orrne.w	lr, lr, #1
 8000328:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800032c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000330:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000334:	d204      	bcs.n	8000340 <__aeabi_dmul+0x80>
 8000336:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800033a:	416d      	adcs	r5, r5
 800033c:	eb46 0606 	adc.w	r6, r6, r6
 8000340:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000344:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000348:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800034c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000350:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000354:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000358:	bf88      	it	hi
 800035a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800035e:	d81e      	bhi.n	800039e <__aeabi_dmul+0xde>
 8000360:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000378:	ea46 0101 	orr.w	r1, r6, r1
 800037c:	ea40 0002 	orr.w	r0, r0, r2
 8000380:	ea81 0103 	eor.w	r1, r1, r3
 8000384:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000388:	bfc2      	ittt	gt
 800038a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800038e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000392:	bd70      	popgt	{r4, r5, r6, pc}
 8000394:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000398:	f04f 0e00 	mov.w	lr, #0
 800039c:	3c01      	subs	r4, #1
 800039e:	f300 80ab 	bgt.w	80004f8 <__aeabi_dmul+0x238>
 80003a2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003a6:	bfde      	ittt	le
 80003a8:	2000      	movle	r0, #0
 80003aa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd70      	pople	{r4, r5, r6, pc}
 80003b0:	f1c4 0400 	rsb	r4, r4, #0
 80003b4:	3c20      	subs	r4, #32
 80003b6:	da35      	bge.n	8000424 <__aeabi_dmul+0x164>
 80003b8:	340c      	adds	r4, #12
 80003ba:	dc1b      	bgt.n	80003f4 <__aeabi_dmul+0x134>
 80003bc:	f104 0414 	add.w	r4, r4, #20
 80003c0:	f1c4 0520 	rsb	r5, r4, #32
 80003c4:	fa00 f305 	lsl.w	r3, r0, r5
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f205 	lsl.w	r2, r1, r5
 80003d0:	ea40 0002 	orr.w	r0, r0, r2
 80003d4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e0:	fa21 f604 	lsr.w	r6, r1, r4
 80003e4:	eb42 0106 	adc.w	r1, r2, r6
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 040c 	rsb	r4, r4, #12
 80003f8:	f1c4 0520 	rsb	r5, r4, #32
 80003fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000400:	fa20 f005 	lsr.w	r0, r0, r5
 8000404:	fa01 f204 	lsl.w	r2, r1, r4
 8000408:	ea40 0002 	orr.w	r0, r0, r2
 800040c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000410:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000414:	f141 0100 	adc.w	r1, r1, #0
 8000418:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800041c:	bf08      	it	eq
 800041e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000422:	bd70      	pop	{r4, r5, r6, pc}
 8000424:	f1c4 0520 	rsb	r5, r4, #32
 8000428:	fa00 f205 	lsl.w	r2, r0, r5
 800042c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000430:	fa20 f304 	lsr.w	r3, r0, r4
 8000434:	fa01 f205 	lsl.w	r2, r1, r5
 8000438:	ea43 0302 	orr.w	r3, r3, r2
 800043c:	fa21 f004 	lsr.w	r0, r1, r4
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000444:	fa21 f204 	lsr.w	r2, r1, r4
 8000448:	ea20 0002 	bic.w	r0, r0, r2
 800044c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000450:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000454:	bf08      	it	eq
 8000456:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800045a:	bd70      	pop	{r4, r5, r6, pc}
 800045c:	f094 0f00 	teq	r4, #0
 8000460:	d10f      	bne.n	8000482 <__aeabi_dmul+0x1c2>
 8000462:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000466:	0040      	lsls	r0, r0, #1
 8000468:	eb41 0101 	adc.w	r1, r1, r1
 800046c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000470:	bf08      	it	eq
 8000472:	3c01      	subeq	r4, #1
 8000474:	d0f7      	beq.n	8000466 <__aeabi_dmul+0x1a6>
 8000476:	ea41 0106 	orr.w	r1, r1, r6
 800047a:	f095 0f00 	teq	r5, #0
 800047e:	bf18      	it	ne
 8000480:	4770      	bxne	lr
 8000482:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000486:	0052      	lsls	r2, r2, #1
 8000488:	eb43 0303 	adc.w	r3, r3, r3
 800048c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000490:	bf08      	it	eq
 8000492:	3d01      	subeq	r5, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1c6>
 8000496:	ea43 0306 	orr.w	r3, r3, r6
 800049a:	4770      	bx	lr
 800049c:	ea94 0f0c 	teq	r4, ip
 80004a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004a4:	bf18      	it	ne
 80004a6:	ea95 0f0c 	teqne	r5, ip
 80004aa:	d00c      	beq.n	80004c6 <__aeabi_dmul+0x206>
 80004ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004b0:	bf18      	it	ne
 80004b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004b6:	d1d1      	bne.n	800045c <__aeabi_dmul+0x19c>
 80004b8:	ea81 0103 	eor.w	r1, r1, r3
 80004bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004c0:	f04f 0000 	mov.w	r0, #0
 80004c4:	bd70      	pop	{r4, r5, r6, pc}
 80004c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ca:	bf06      	itte	eq
 80004cc:	4610      	moveq	r0, r2
 80004ce:	4619      	moveq	r1, r3
 80004d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d4:	d019      	beq.n	800050a <__aeabi_dmul+0x24a>
 80004d6:	ea94 0f0c 	teq	r4, ip
 80004da:	d102      	bne.n	80004e2 <__aeabi_dmul+0x222>
 80004dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004e0:	d113      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004e2:	ea95 0f0c 	teq	r5, ip
 80004e6:	d105      	bne.n	80004f4 <__aeabi_dmul+0x234>
 80004e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ec:	bf1c      	itt	ne
 80004ee:	4610      	movne	r0, r2
 80004f0:	4619      	movne	r1, r3
 80004f2:	d10a      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004f4:	ea81 0103 	eor.w	r1, r1, r3
 80004f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004fc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd70      	pop	{r4, r5, r6, pc}
 800050a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800050e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000512:	bd70      	pop	{r4, r5, r6, pc}

08000514 <__aeabi_drsub>:
 8000514:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000518:	e002      	b.n	8000520 <__adddf3>
 800051a:	bf00      	nop

0800051c <__aeabi_dsub>:
 800051c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000520 <__adddf3>:
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000526:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800052a:	ea94 0f05 	teq	r4, r5
 800052e:	bf08      	it	eq
 8000530:	ea90 0f02 	teqeq	r0, r2
 8000534:	bf1f      	itttt	ne
 8000536:	ea54 0c00 	orrsne.w	ip, r4, r0
 800053a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800053e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000542:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000546:	f000 80e2 	beq.w	800070e <__adddf3+0x1ee>
 800054a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800054e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000552:	bfb8      	it	lt
 8000554:	426d      	neglt	r5, r5
 8000556:	dd0c      	ble.n	8000572 <__adddf3+0x52>
 8000558:	442c      	add	r4, r5
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	ea82 0000 	eor.w	r0, r2, r0
 8000566:	ea83 0101 	eor.w	r1, r3, r1
 800056a:	ea80 0202 	eor.w	r2, r0, r2
 800056e:	ea81 0303 	eor.w	r3, r1, r3
 8000572:	2d36      	cmp	r5, #54	@ 0x36
 8000574:	bf88      	it	hi
 8000576:	bd30      	pophi	{r4, r5, pc}
 8000578:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800057c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000580:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000584:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000588:	d002      	beq.n	8000590 <__adddf3+0x70>
 800058a:	4240      	negs	r0, r0
 800058c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000590:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000594:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000598:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800059c:	d002      	beq.n	80005a4 <__adddf3+0x84>
 800059e:	4252      	negs	r2, r2
 80005a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005a4:	ea94 0f05 	teq	r4, r5
 80005a8:	f000 80a7 	beq.w	80006fa <__adddf3+0x1da>
 80005ac:	f1a4 0401 	sub.w	r4, r4, #1
 80005b0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005b4:	db0d      	blt.n	80005d2 <__adddf3+0xb2>
 80005b6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005ba:	fa22 f205 	lsr.w	r2, r2, r5
 80005be:	1880      	adds	r0, r0, r2
 80005c0:	f141 0100 	adc.w	r1, r1, #0
 80005c4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005c8:	1880      	adds	r0, r0, r2
 80005ca:	fa43 f305 	asr.w	r3, r3, r5
 80005ce:	4159      	adcs	r1, r3
 80005d0:	e00e      	b.n	80005f0 <__adddf3+0xd0>
 80005d2:	f1a5 0520 	sub.w	r5, r5, #32
 80005d6:	f10e 0e20 	add.w	lr, lr, #32
 80005da:	2a01      	cmp	r2, #1
 80005dc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e0:	bf28      	it	cs
 80005e2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005e6:	fa43 f305 	asr.w	r3, r3, r5
 80005ea:	18c0      	adds	r0, r0, r3
 80005ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	d507      	bpl.n	8000606 <__adddf3+0xe6>
 80005f6:	f04f 0e00 	mov.w	lr, #0
 80005fa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005fe:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000602:	eb6e 0101 	sbc.w	r1, lr, r1
 8000606:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800060a:	d31b      	bcc.n	8000644 <__adddf3+0x124>
 800060c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000610:	d30c      	bcc.n	800062c <__adddf3+0x10c>
 8000612:	0849      	lsrs	r1, r1, #1
 8000614:	ea5f 0030 	movs.w	r0, r0, rrx
 8000618:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800061c:	f104 0401 	add.w	r4, r4, #1
 8000620:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000624:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000628:	f080 809a 	bcs.w	8000760 <__adddf3+0x240>
 800062c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000630:	bf08      	it	eq
 8000632:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000636:	f150 0000 	adcs.w	r0, r0, #0
 800063a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063e:	ea41 0105 	orr.w	r1, r1, r5
 8000642:	bd30      	pop	{r4, r5, pc}
 8000644:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000648:	4140      	adcs	r0, r0
 800064a:	eb41 0101 	adc.w	r1, r1, r1
 800064e:	3c01      	subs	r4, #1
 8000650:	bf28      	it	cs
 8000652:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000656:	d2e9      	bcs.n	800062c <__adddf3+0x10c>
 8000658:	f091 0f00 	teq	r1, #0
 800065c:	bf04      	itt	eq
 800065e:	4601      	moveq	r1, r0
 8000660:	2000      	moveq	r0, #0
 8000662:	fab1 f381 	clz	r3, r1
 8000666:	bf08      	it	eq
 8000668:	3320      	addeq	r3, #32
 800066a:	f1a3 030b 	sub.w	r3, r3, #11
 800066e:	f1b3 0220 	subs.w	r2, r3, #32
 8000672:	da0c      	bge.n	800068e <__adddf3+0x16e>
 8000674:	320c      	adds	r2, #12
 8000676:	dd08      	ble.n	800068a <__adddf3+0x16a>
 8000678:	f102 0c14 	add.w	ip, r2, #20
 800067c:	f1c2 020c 	rsb	r2, r2, #12
 8000680:	fa01 f00c 	lsl.w	r0, r1, ip
 8000684:	fa21 f102 	lsr.w	r1, r1, r2
 8000688:	e00c      	b.n	80006a4 <__adddf3+0x184>
 800068a:	f102 0214 	add.w	r2, r2, #20
 800068e:	bfd8      	it	le
 8000690:	f1c2 0c20 	rsble	ip, r2, #32
 8000694:	fa01 f102 	lsl.w	r1, r1, r2
 8000698:	fa20 fc0c 	lsr.w	ip, r0, ip
 800069c:	bfdc      	itt	le
 800069e:	ea41 010c 	orrle.w	r1, r1, ip
 80006a2:	4090      	lslle	r0, r2
 80006a4:	1ae4      	subs	r4, r4, r3
 80006a6:	bfa2      	ittt	ge
 80006a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006ac:	4329      	orrge	r1, r5
 80006ae:	bd30      	popge	{r4, r5, pc}
 80006b0:	ea6f 0404 	mvn.w	r4, r4
 80006b4:	3c1f      	subs	r4, #31
 80006b6:	da1c      	bge.n	80006f2 <__adddf3+0x1d2>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc0e      	bgt.n	80006da <__adddf3+0x1ba>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0220 	rsb	r2, r4, #32
 80006c4:	fa20 f004 	lsr.w	r0, r0, r4
 80006c8:	fa01 f302 	lsl.w	r3, r1, r2
 80006cc:	ea40 0003 	orr.w	r0, r0, r3
 80006d0:	fa21 f304 	lsr.w	r3, r1, r4
 80006d4:	ea45 0103 	orr.w	r1, r5, r3
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f1c4 040c 	rsb	r4, r4, #12
 80006de:	f1c4 0220 	rsb	r2, r4, #32
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ea:	ea40 0003 	orr.w	r0, r0, r3
 80006ee:	4629      	mov	r1, r5
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	fa21 f004 	lsr.w	r0, r1, r4
 80006f6:	4629      	mov	r1, r5
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f094 0f00 	teq	r4, #0
 80006fe:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000702:	bf06      	itte	eq
 8000704:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000708:	3401      	addeq	r4, #1
 800070a:	3d01      	subne	r5, #1
 800070c:	e74e      	b.n	80005ac <__adddf3+0x8c>
 800070e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000712:	bf18      	it	ne
 8000714:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000718:	d029      	beq.n	800076e <__adddf3+0x24e>
 800071a:	ea94 0f05 	teq	r4, r5
 800071e:	bf08      	it	eq
 8000720:	ea90 0f02 	teqeq	r0, r2
 8000724:	d005      	beq.n	8000732 <__adddf3+0x212>
 8000726:	ea54 0c00 	orrs.w	ip, r4, r0
 800072a:	bf04      	itt	eq
 800072c:	4619      	moveq	r1, r3
 800072e:	4610      	moveq	r0, r2
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	ea91 0f03 	teq	r1, r3
 8000736:	bf1e      	ittt	ne
 8000738:	2100      	movne	r1, #0
 800073a:	2000      	movne	r0, #0
 800073c:	bd30      	popne	{r4, r5, pc}
 800073e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000742:	d105      	bne.n	8000750 <__adddf3+0x230>
 8000744:	0040      	lsls	r0, r0, #1
 8000746:	4149      	adcs	r1, r1
 8000748:	bf28      	it	cs
 800074a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800074e:	bd30      	pop	{r4, r5, pc}
 8000750:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000754:	bf3c      	itt	cc
 8000756:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800075a:	bd30      	popcc	{r4, r5, pc}
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000760:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000764:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd30      	pop	{r4, r5, pc}
 800076e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000772:	bf1a      	itte	ne
 8000774:	4619      	movne	r1, r3
 8000776:	4610      	movne	r0, r2
 8000778:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800077c:	bf1c      	itt	ne
 800077e:	460b      	movne	r3, r1
 8000780:	4602      	movne	r2, r0
 8000782:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000786:	bf06      	itte	eq
 8000788:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800078c:	ea91 0f03 	teqeq	r1, r3
 8000790:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000794:	bd30      	pop	{r4, r5, pc}
 8000796:	bf00      	nop

08000798 <__aeabi_ui2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ac:	f04f 0500 	mov.w	r5, #0
 80007b0:	f04f 0100 	mov.w	r1, #0
 80007b4:	e750      	b.n	8000658 <__adddf3+0x138>
 80007b6:	bf00      	nop

080007b8 <__aeabi_i2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007cc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007d0:	bf48      	it	mi
 80007d2:	4240      	negmi	r0, r0
 80007d4:	f04f 0100 	mov.w	r1, #0
 80007d8:	e73e      	b.n	8000658 <__adddf3+0x138>
 80007da:	bf00      	nop

080007dc <__aeabi_f2d>:
 80007dc:	0042      	lsls	r2, r0, #1
 80007de:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ea:	bf1f      	itttt	ne
 80007ec:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007f0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007f4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007f8:	4770      	bxne	lr
 80007fa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007fe:	bf08      	it	eq
 8000800:	4770      	bxeq	lr
 8000802:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000806:	bf04      	itt	eq
 8000808:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800080c:	4770      	bxeq	lr
 800080e:	b530      	push	{r4, r5, lr}
 8000810:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000814:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000818:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800081c:	e71c      	b.n	8000658 <__adddf3+0x138>
 800081e:	bf00      	nop

08000820 <__aeabi_ul2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f04f 0500 	mov.w	r5, #0
 800082e:	e00a      	b.n	8000846 <__aeabi_l2d+0x16>

08000830 <__aeabi_l2d>:
 8000830:	ea50 0201 	orrs.w	r2, r0, r1
 8000834:	bf08      	it	eq
 8000836:	4770      	bxeq	lr
 8000838:	b530      	push	{r4, r5, lr}
 800083a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800083e:	d502      	bpl.n	8000846 <__aeabi_l2d+0x16>
 8000840:	4240      	negs	r0, r0
 8000842:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000846:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800084a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800084e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000852:	f43f aed8 	beq.w	8000606 <__adddf3+0xe6>
 8000856:	f04f 0203 	mov.w	r2, #3
 800085a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800085e:	bf18      	it	ne
 8000860:	3203      	addne	r2, #3
 8000862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000866:	bf18      	it	ne
 8000868:	3203      	addne	r2, #3
 800086a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800086e:	f1c2 0320 	rsb	r3, r2, #32
 8000872:	fa00 fc03 	lsl.w	ip, r0, r3
 8000876:	fa20 f002 	lsr.w	r0, r0, r2
 800087a:	fa01 fe03 	lsl.w	lr, r1, r3
 800087e:	ea40 000e 	orr.w	r0, r0, lr
 8000882:	fa21 f102 	lsr.w	r1, r1, r2
 8000886:	4414      	add	r4, r2
 8000888:	e6bd      	b.n	8000606 <__adddf3+0xe6>
 800088a:	bf00      	nop

0800088c <__aeabi_d2uiz>:
 800088c:	004a      	lsls	r2, r1, #1
 800088e:	d211      	bcs.n	80008b4 <__aeabi_d2uiz+0x28>
 8000890:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000894:	d211      	bcs.n	80008ba <__aeabi_d2uiz+0x2e>
 8000896:	d50d      	bpl.n	80008b4 <__aeabi_d2uiz+0x28>
 8000898:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800089c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008a0:	d40e      	bmi.n	80008c0 <__aeabi_d2uiz+0x34>
 80008a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008ae:	fa23 f002 	lsr.w	r0, r3, r2
 80008b2:	4770      	bx	lr
 80008b4:	f04f 0000 	mov.w	r0, #0
 80008b8:	4770      	bx	lr
 80008ba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008be:	d102      	bne.n	80008c6 <__aeabi_d2uiz+0x3a>
 80008c0:	f04f 30ff 	mov.w	r0, #4294967295
 80008c4:	4770      	bx	lr
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	4770      	bx	lr

080008cc <__aeabi_uldivmod>:
 80008cc:	b953      	cbnz	r3, 80008e4 <__aeabi_uldivmod+0x18>
 80008ce:	b94a      	cbnz	r2, 80008e4 <__aeabi_uldivmod+0x18>
 80008d0:	2900      	cmp	r1, #0
 80008d2:	bf08      	it	eq
 80008d4:	2800      	cmpeq	r0, #0
 80008d6:	bf1c      	itt	ne
 80008d8:	f04f 31ff 	movne.w	r1, #4294967295
 80008dc:	f04f 30ff 	movne.w	r0, #4294967295
 80008e0:	f000 b988 	b.w	8000bf4 <__aeabi_idiv0>
 80008e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008ec:	f000 f806 	bl	80008fc <__udivmoddi4>
 80008f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008f8:	b004      	add	sp, #16
 80008fa:	4770      	bx	lr

080008fc <__udivmoddi4>:
 80008fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000900:	9d08      	ldr	r5, [sp, #32]
 8000902:	468e      	mov	lr, r1
 8000904:	4604      	mov	r4, r0
 8000906:	4688      	mov	r8, r1
 8000908:	2b00      	cmp	r3, #0
 800090a:	d14a      	bne.n	80009a2 <__udivmoddi4+0xa6>
 800090c:	428a      	cmp	r2, r1
 800090e:	4617      	mov	r7, r2
 8000910:	d962      	bls.n	80009d8 <__udivmoddi4+0xdc>
 8000912:	fab2 f682 	clz	r6, r2
 8000916:	b14e      	cbz	r6, 800092c <__udivmoddi4+0x30>
 8000918:	f1c6 0320 	rsb	r3, r6, #32
 800091c:	fa01 f806 	lsl.w	r8, r1, r6
 8000920:	fa20 f303 	lsr.w	r3, r0, r3
 8000924:	40b7      	lsls	r7, r6
 8000926:	ea43 0808 	orr.w	r8, r3, r8
 800092a:	40b4      	lsls	r4, r6
 800092c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000930:	fa1f fc87 	uxth.w	ip, r7
 8000934:	fbb8 f1fe 	udiv	r1, r8, lr
 8000938:	0c23      	lsrs	r3, r4, #16
 800093a:	fb0e 8811 	mls	r8, lr, r1, r8
 800093e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000942:	fb01 f20c 	mul.w	r2, r1, ip
 8000946:	429a      	cmp	r2, r3
 8000948:	d909      	bls.n	800095e <__udivmoddi4+0x62>
 800094a:	18fb      	adds	r3, r7, r3
 800094c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000950:	f080 80ea 	bcs.w	8000b28 <__udivmoddi4+0x22c>
 8000954:	429a      	cmp	r2, r3
 8000956:	f240 80e7 	bls.w	8000b28 <__udivmoddi4+0x22c>
 800095a:	3902      	subs	r1, #2
 800095c:	443b      	add	r3, r7
 800095e:	1a9a      	subs	r2, r3, r2
 8000960:	b2a3      	uxth	r3, r4
 8000962:	fbb2 f0fe 	udiv	r0, r2, lr
 8000966:	fb0e 2210 	mls	r2, lr, r0, r2
 800096a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800096e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000972:	459c      	cmp	ip, r3
 8000974:	d909      	bls.n	800098a <__udivmoddi4+0x8e>
 8000976:	18fb      	adds	r3, r7, r3
 8000978:	f100 32ff 	add.w	r2, r0, #4294967295
 800097c:	f080 80d6 	bcs.w	8000b2c <__udivmoddi4+0x230>
 8000980:	459c      	cmp	ip, r3
 8000982:	f240 80d3 	bls.w	8000b2c <__udivmoddi4+0x230>
 8000986:	443b      	add	r3, r7
 8000988:	3802      	subs	r0, #2
 800098a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800098e:	eba3 030c 	sub.w	r3, r3, ip
 8000992:	2100      	movs	r1, #0
 8000994:	b11d      	cbz	r5, 800099e <__udivmoddi4+0xa2>
 8000996:	40f3      	lsrs	r3, r6
 8000998:	2200      	movs	r2, #0
 800099a:	e9c5 3200 	strd	r3, r2, [r5]
 800099e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009a2:	428b      	cmp	r3, r1
 80009a4:	d905      	bls.n	80009b2 <__udivmoddi4+0xb6>
 80009a6:	b10d      	cbz	r5, 80009ac <__udivmoddi4+0xb0>
 80009a8:	e9c5 0100 	strd	r0, r1, [r5]
 80009ac:	2100      	movs	r1, #0
 80009ae:	4608      	mov	r0, r1
 80009b0:	e7f5      	b.n	800099e <__udivmoddi4+0xa2>
 80009b2:	fab3 f183 	clz	r1, r3
 80009b6:	2900      	cmp	r1, #0
 80009b8:	d146      	bne.n	8000a48 <__udivmoddi4+0x14c>
 80009ba:	4573      	cmp	r3, lr
 80009bc:	d302      	bcc.n	80009c4 <__udivmoddi4+0xc8>
 80009be:	4282      	cmp	r2, r0
 80009c0:	f200 8105 	bhi.w	8000bce <__udivmoddi4+0x2d2>
 80009c4:	1a84      	subs	r4, r0, r2
 80009c6:	eb6e 0203 	sbc.w	r2, lr, r3
 80009ca:	2001      	movs	r0, #1
 80009cc:	4690      	mov	r8, r2
 80009ce:	2d00      	cmp	r5, #0
 80009d0:	d0e5      	beq.n	800099e <__udivmoddi4+0xa2>
 80009d2:	e9c5 4800 	strd	r4, r8, [r5]
 80009d6:	e7e2      	b.n	800099e <__udivmoddi4+0xa2>
 80009d8:	2a00      	cmp	r2, #0
 80009da:	f000 8090 	beq.w	8000afe <__udivmoddi4+0x202>
 80009de:	fab2 f682 	clz	r6, r2
 80009e2:	2e00      	cmp	r6, #0
 80009e4:	f040 80a4 	bne.w	8000b30 <__udivmoddi4+0x234>
 80009e8:	1a8a      	subs	r2, r1, r2
 80009ea:	0c03      	lsrs	r3, r0, #16
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	b280      	uxth	r0, r0
 80009f2:	b2bc      	uxth	r4, r7
 80009f4:	2101      	movs	r1, #1
 80009f6:	fbb2 fcfe 	udiv	ip, r2, lr
 80009fa:	fb0e 221c 	mls	r2, lr, ip, r2
 80009fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a02:	fb04 f20c 	mul.w	r2, r4, ip
 8000a06:	429a      	cmp	r2, r3
 8000a08:	d907      	bls.n	8000a1a <__udivmoddi4+0x11e>
 8000a0a:	18fb      	adds	r3, r7, r3
 8000a0c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a10:	d202      	bcs.n	8000a18 <__udivmoddi4+0x11c>
 8000a12:	429a      	cmp	r2, r3
 8000a14:	f200 80e0 	bhi.w	8000bd8 <__udivmoddi4+0x2dc>
 8000a18:	46c4      	mov	ip, r8
 8000a1a:	1a9b      	subs	r3, r3, r2
 8000a1c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000a20:	fb0e 3312 	mls	r3, lr, r2, r3
 8000a24:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000a28:	fb02 f404 	mul.w	r4, r2, r4
 8000a2c:	429c      	cmp	r4, r3
 8000a2e:	d907      	bls.n	8000a40 <__udivmoddi4+0x144>
 8000a30:	18fb      	adds	r3, r7, r3
 8000a32:	f102 30ff 	add.w	r0, r2, #4294967295
 8000a36:	d202      	bcs.n	8000a3e <__udivmoddi4+0x142>
 8000a38:	429c      	cmp	r4, r3
 8000a3a:	f200 80ca 	bhi.w	8000bd2 <__udivmoddi4+0x2d6>
 8000a3e:	4602      	mov	r2, r0
 8000a40:	1b1b      	subs	r3, r3, r4
 8000a42:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000a46:	e7a5      	b.n	8000994 <__udivmoddi4+0x98>
 8000a48:	f1c1 0620 	rsb	r6, r1, #32
 8000a4c:	408b      	lsls	r3, r1
 8000a4e:	fa22 f706 	lsr.w	r7, r2, r6
 8000a52:	431f      	orrs	r7, r3
 8000a54:	fa0e f401 	lsl.w	r4, lr, r1
 8000a58:	fa20 f306 	lsr.w	r3, r0, r6
 8000a5c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000a60:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000a64:	4323      	orrs	r3, r4
 8000a66:	fa00 f801 	lsl.w	r8, r0, r1
 8000a6a:	fa1f fc87 	uxth.w	ip, r7
 8000a6e:	fbbe f0f9 	udiv	r0, lr, r9
 8000a72:	0c1c      	lsrs	r4, r3, #16
 8000a74:	fb09 ee10 	mls	lr, r9, r0, lr
 8000a78:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000a7c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000a80:	45a6      	cmp	lr, r4
 8000a82:	fa02 f201 	lsl.w	r2, r2, r1
 8000a86:	d909      	bls.n	8000a9c <__udivmoddi4+0x1a0>
 8000a88:	193c      	adds	r4, r7, r4
 8000a8a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000a8e:	f080 809c 	bcs.w	8000bca <__udivmoddi4+0x2ce>
 8000a92:	45a6      	cmp	lr, r4
 8000a94:	f240 8099 	bls.w	8000bca <__udivmoddi4+0x2ce>
 8000a98:	3802      	subs	r0, #2
 8000a9a:	443c      	add	r4, r7
 8000a9c:	eba4 040e 	sub.w	r4, r4, lr
 8000aa0:	fa1f fe83 	uxth.w	lr, r3
 8000aa4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000aa8:	fb09 4413 	mls	r4, r9, r3, r4
 8000aac:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ab0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ab4:	45a4      	cmp	ip, r4
 8000ab6:	d908      	bls.n	8000aca <__udivmoddi4+0x1ce>
 8000ab8:	193c      	adds	r4, r7, r4
 8000aba:	f103 3eff 	add.w	lr, r3, #4294967295
 8000abe:	f080 8082 	bcs.w	8000bc6 <__udivmoddi4+0x2ca>
 8000ac2:	45a4      	cmp	ip, r4
 8000ac4:	d97f      	bls.n	8000bc6 <__udivmoddi4+0x2ca>
 8000ac6:	3b02      	subs	r3, #2
 8000ac8:	443c      	add	r4, r7
 8000aca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ace:	eba4 040c 	sub.w	r4, r4, ip
 8000ad2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ad6:	4564      	cmp	r4, ip
 8000ad8:	4673      	mov	r3, lr
 8000ada:	46e1      	mov	r9, ip
 8000adc:	d362      	bcc.n	8000ba4 <__udivmoddi4+0x2a8>
 8000ade:	d05f      	beq.n	8000ba0 <__udivmoddi4+0x2a4>
 8000ae0:	b15d      	cbz	r5, 8000afa <__udivmoddi4+0x1fe>
 8000ae2:	ebb8 0203 	subs.w	r2, r8, r3
 8000ae6:	eb64 0409 	sbc.w	r4, r4, r9
 8000aea:	fa04 f606 	lsl.w	r6, r4, r6
 8000aee:	fa22 f301 	lsr.w	r3, r2, r1
 8000af2:	431e      	orrs	r6, r3
 8000af4:	40cc      	lsrs	r4, r1
 8000af6:	e9c5 6400 	strd	r6, r4, [r5]
 8000afa:	2100      	movs	r1, #0
 8000afc:	e74f      	b.n	800099e <__udivmoddi4+0xa2>
 8000afe:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b02:	0c01      	lsrs	r1, r0, #16
 8000b04:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b08:	b280      	uxth	r0, r0
 8000b0a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b0e:	463b      	mov	r3, r7
 8000b10:	4638      	mov	r0, r7
 8000b12:	463c      	mov	r4, r7
 8000b14:	46b8      	mov	r8, r7
 8000b16:	46be      	mov	lr, r7
 8000b18:	2620      	movs	r6, #32
 8000b1a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b1e:	eba2 0208 	sub.w	r2, r2, r8
 8000b22:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000b26:	e766      	b.n	80009f6 <__udivmoddi4+0xfa>
 8000b28:	4601      	mov	r1, r0
 8000b2a:	e718      	b.n	800095e <__udivmoddi4+0x62>
 8000b2c:	4610      	mov	r0, r2
 8000b2e:	e72c      	b.n	800098a <__udivmoddi4+0x8e>
 8000b30:	f1c6 0220 	rsb	r2, r6, #32
 8000b34:	fa2e f302 	lsr.w	r3, lr, r2
 8000b38:	40b7      	lsls	r7, r6
 8000b3a:	40b1      	lsls	r1, r6
 8000b3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000b40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b44:	430a      	orrs	r2, r1
 8000b46:	fbb3 f8fe 	udiv	r8, r3, lr
 8000b4a:	b2bc      	uxth	r4, r7
 8000b4c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000b50:	0c11      	lsrs	r1, r2, #16
 8000b52:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b56:	fb08 f904 	mul.w	r9, r8, r4
 8000b5a:	40b0      	lsls	r0, r6
 8000b5c:	4589      	cmp	r9, r1
 8000b5e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000b62:	b280      	uxth	r0, r0
 8000b64:	d93e      	bls.n	8000be4 <__udivmoddi4+0x2e8>
 8000b66:	1879      	adds	r1, r7, r1
 8000b68:	f108 3cff 	add.w	ip, r8, #4294967295
 8000b6c:	d201      	bcs.n	8000b72 <__udivmoddi4+0x276>
 8000b6e:	4589      	cmp	r9, r1
 8000b70:	d81f      	bhi.n	8000bb2 <__udivmoddi4+0x2b6>
 8000b72:	eba1 0109 	sub.w	r1, r1, r9
 8000b76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b7a:	fb09 f804 	mul.w	r8, r9, r4
 8000b7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b82:	b292      	uxth	r2, r2
 8000b84:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000b88:	4542      	cmp	r2, r8
 8000b8a:	d229      	bcs.n	8000be0 <__udivmoddi4+0x2e4>
 8000b8c:	18ba      	adds	r2, r7, r2
 8000b8e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b92:	d2c4      	bcs.n	8000b1e <__udivmoddi4+0x222>
 8000b94:	4542      	cmp	r2, r8
 8000b96:	d2c2      	bcs.n	8000b1e <__udivmoddi4+0x222>
 8000b98:	f1a9 0102 	sub.w	r1, r9, #2
 8000b9c:	443a      	add	r2, r7
 8000b9e:	e7be      	b.n	8000b1e <__udivmoddi4+0x222>
 8000ba0:	45f0      	cmp	r8, lr
 8000ba2:	d29d      	bcs.n	8000ae0 <__udivmoddi4+0x1e4>
 8000ba4:	ebbe 0302 	subs.w	r3, lr, r2
 8000ba8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000bac:	3801      	subs	r0, #1
 8000bae:	46e1      	mov	r9, ip
 8000bb0:	e796      	b.n	8000ae0 <__udivmoddi4+0x1e4>
 8000bb2:	eba7 0909 	sub.w	r9, r7, r9
 8000bb6:	4449      	add	r1, r9
 8000bb8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000bbc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bc0:	fb09 f804 	mul.w	r8, r9, r4
 8000bc4:	e7db      	b.n	8000b7e <__udivmoddi4+0x282>
 8000bc6:	4673      	mov	r3, lr
 8000bc8:	e77f      	b.n	8000aca <__udivmoddi4+0x1ce>
 8000bca:	4650      	mov	r0, sl
 8000bcc:	e766      	b.n	8000a9c <__udivmoddi4+0x1a0>
 8000bce:	4608      	mov	r0, r1
 8000bd0:	e6fd      	b.n	80009ce <__udivmoddi4+0xd2>
 8000bd2:	443b      	add	r3, r7
 8000bd4:	3a02      	subs	r2, #2
 8000bd6:	e733      	b.n	8000a40 <__udivmoddi4+0x144>
 8000bd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bdc:	443b      	add	r3, r7
 8000bde:	e71c      	b.n	8000a1a <__udivmoddi4+0x11e>
 8000be0:	4649      	mov	r1, r9
 8000be2:	e79c      	b.n	8000b1e <__udivmoddi4+0x222>
 8000be4:	eba1 0109 	sub.w	r1, r1, r9
 8000be8:	46c4      	mov	ip, r8
 8000bea:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bee:	fb09 f804 	mul.w	r8, r9, r4
 8000bf2:	e7c4      	b.n	8000b7e <__udivmoddi4+0x282>

08000bf4 <__aeabi_idiv0>:
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b082      	sub	sp, #8
 8000bfc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000bfe:	4b10      	ldr	r3, [pc, #64]	@ (8000c40 <MX_DMA_Init+0x48>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c02:	4a0f      	ldr	r2, [pc, #60]	@ (8000c40 <MX_DMA_Init+0x48>)
 8000c04:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000c40 <MX_DMA_Init+0x48>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000c12:	607b      	str	r3, [r7, #4]
 8000c14:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8000c16:	2200      	movs	r2, #0
 8000c18:	2105      	movs	r1, #5
 8000c1a:	203b      	movs	r0, #59	@ 0x3b
 8000c1c:	f001 f924 	bl	8001e68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000c20:	203b      	movs	r0, #59	@ 0x3b
 8000c22:	f001 f93d 	bl	8001ea0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8000c26:	2200      	movs	r2, #0
 8000c28:	2105      	movs	r1, #5
 8000c2a:	2045      	movs	r0, #69	@ 0x45
 8000c2c:	f001 f91c 	bl	8001e68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000c30:	2045      	movs	r0, #69	@ 0x45
 8000c32:	f001 f935 	bl	8001ea0 <HAL_NVIC_EnableIRQ>

}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40023800 	.word	0x40023800

08000c44 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000c44:	b480      	push	{r7}
 8000c46:	b085      	sub	sp, #20
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	60f8      	str	r0, [r7, #12]
 8000c4c:	60b9      	str	r1, [r7, #8]
 8000c4e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	4a07      	ldr	r2, [pc, #28]	@ (8000c70 <vApplicationGetIdleTaskMemory+0x2c>)
 8000c54:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000c56:	68bb      	ldr	r3, [r7, #8]
 8000c58:	4a06      	ldr	r2, [pc, #24]	@ (8000c74 <vApplicationGetIdleTaskMemory+0x30>)
 8000c5a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	2280      	movs	r2, #128	@ 0x80
 8000c60:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000c62:	bf00      	nop
 8000c64:	3714      	adds	r7, #20
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	2000008c 	.word	0x2000008c
 8000c74:	2000012c 	.word	0x2000012c

08000c78 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000c78:	b5b0      	push	{r4, r5, r7, lr}
 8000c7a:	b088      	sub	sp, #32
 8000c7c:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 8000c7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca8 <MX_FREERTOS_Init+0x30>)
 8000c80:	1d3c      	adds	r4, r7, #4
 8000c82:	461d      	mov	r5, r3
 8000c84:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c86:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c88:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c8c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000c90:	1d3b      	adds	r3, r7, #4
 8000c92:	2100      	movs	r1, #0
 8000c94:	4618      	mov	r0, r3
 8000c96:	f009 f8ad 	bl	8009df4 <osThreadCreate>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	4a03      	ldr	r2, [pc, #12]	@ (8000cac <MX_FREERTOS_Init+0x34>)
 8000c9e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000ca0:	bf00      	nop
 8000ca2:	3720      	adds	r7, #32
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bdb0      	pop	{r4, r5, r7, pc}
 8000ca8:	0800dfa4 	.word	0x0800dfa4
 8000cac:	20000088 	.word	0x20000088

08000cb0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	if(Debug)
 8000cb8:	4b06      	ldr	r3, [pc, #24]	@ (8000cd4 <StartDefaultTask+0x24>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d003      	beq.n	8000cc8 <StartDefaultTask+0x18>
	{
		testLTDC();
 8000cc0:	f000 fb1a 	bl	80012f8 <testLTDC>
		testSdCard();
 8000cc4:	f000 fc58 	bl	8001578 <testSdCard>
	}
	testImage_Show();
 8000cc8:	f000 fc78 	bl	80015bc <testImage_Show>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000ccc:	2001      	movs	r0, #1
 8000cce:	f009 f8dd 	bl	8009e8c <osDelay>
 8000cd2:	e7fb      	b.n	8000ccc <StartDefaultTask+0x1c>
 8000cd4:	200003d4 	.word	0x200003d4

08000cd8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b090      	sub	sp, #64	@ 0x40
 8000cdc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cde:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
 8000ce8:	609a      	str	r2, [r3, #8]
 8000cea:	60da      	str	r2, [r3, #12]
 8000cec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000cee:	4b58      	ldr	r3, [pc, #352]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf2:	4a57      	ldr	r2, [pc, #348]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000cf4:	f043 0310 	orr.w	r3, r3, #16
 8000cf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cfa:	4b55      	ldr	r3, [pc, #340]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfe:	f003 0310 	and.w	r3, r3, #16
 8000d02:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d06:	4b52      	ldr	r3, [pc, #328]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0a:	4a51      	ldr	r2, [pc, #324]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d0c:	f043 0302 	orr.w	r3, r3, #2
 8000d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d12:	4b4f      	ldr	r3, [pc, #316]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d16:	f003 0302 	and.w	r3, r3, #2
 8000d1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d1e:	4b4c      	ldr	r3, [pc, #304]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d22:	4a4b      	ldr	r2, [pc, #300]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d24:	f043 0304 	orr.w	r3, r3, #4
 8000d28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d2a:	4b49      	ldr	r3, [pc, #292]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2e:	f003 0304 	and.w	r3, r3, #4
 8000d32:	623b      	str	r3, [r7, #32]
 8000d34:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d36:	4b46      	ldr	r3, [pc, #280]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d3a:	4a45      	ldr	r2, [pc, #276]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d3c:	f043 0301 	orr.w	r3, r3, #1
 8000d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d42:	4b43      	ldr	r3, [pc, #268]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d46:	f003 0301 	and.w	r3, r3, #1
 8000d4a:	61fb      	str	r3, [r7, #28]
 8000d4c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000d4e:	4b40      	ldr	r3, [pc, #256]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d52:	4a3f      	ldr	r2, [pc, #252]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d54:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d5a:	4b3d      	ldr	r3, [pc, #244]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000d62:	61bb      	str	r3, [r7, #24]
 8000d64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000d66:	4b3a      	ldr	r3, [pc, #232]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6a:	4a39      	ldr	r2, [pc, #228]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d6c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d72:	4b37      	ldr	r3, [pc, #220]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d7a:	617b      	str	r3, [r7, #20]
 8000d7c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d7e:	4b34      	ldr	r3, [pc, #208]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	4a33      	ldr	r2, [pc, #204]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8a:	4b31      	ldr	r3, [pc, #196]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d92:	613b      	str	r3, [r7, #16]
 8000d94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000d96:	4b2e      	ldr	r3, [pc, #184]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9a:	4a2d      	ldr	r2, [pc, #180]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000d9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da2:	4b2b      	ldr	r3, [pc, #172]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dae:	4b28      	ldr	r3, [pc, #160]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000db2:	4a27      	ldr	r2, [pc, #156]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000db4:	f043 0308 	orr.w	r3, r3, #8
 8000db8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dba:	4b25      	ldr	r3, [pc, #148]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbe:	f003 0308 	and.w	r3, r3, #8
 8000dc2:	60bb      	str	r3, [r7, #8]
 8000dc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dc6:	4b22      	ldr	r3, [pc, #136]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	4a21      	ldr	r2, [pc, #132]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000dcc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd2:	4b1f      	ldr	r3, [pc, #124]	@ (8000e50 <MX_GPIO_Init+0x178>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dda:	607b      	str	r3, [r7, #4]
 8000ddc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTDC_BL_CTRL_GPIO_Port, LTDC_BL_CTRL_Pin, GPIO_PIN_SET);
 8000dde:	2201      	movs	r2, #1
 8000de0:	2108      	movs	r1, #8
 8000de2:	481c      	ldr	r0, [pc, #112]	@ (8000e54 <MX_GPIO_Init+0x17c>)
 8000de4:	f001 fdd4 	bl	8002990 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LTDC_DISP_GPIO_Port, LTDC_DISP_Pin, GPIO_PIN_SET);
 8000de8:	2201      	movs	r2, #1
 8000dea:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dee:	481a      	ldr	r0, [pc, #104]	@ (8000e58 <MX_GPIO_Init+0x180>)
 8000df0:	f001 fdce 	bl	8002990 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SDMMC_Detect_Pin */
  GPIO_InitStruct.Pin = SDMMC_Detect_Pin;
 8000df4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000df8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(SDMMC_Detect_GPIO_Port, &GPIO_InitStruct);
 8000e02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e06:	4619      	mov	r1, r3
 8000e08:	4814      	ldr	r0, [pc, #80]	@ (8000e5c <MX_GPIO_Init+0x184>)
 8000e0a:	f001 fbfd 	bl	8002608 <HAL_GPIO_Init>

  /*Configure GPIO pin : LTDC_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LTDC_BL_CTRL_Pin;
 8000e0e:	2308      	movs	r3, #8
 8000e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e12:	2301      	movs	r3, #1
 8000e14:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LTDC_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8000e1e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e22:	4619      	mov	r1, r3
 8000e24:	480b      	ldr	r0, [pc, #44]	@ (8000e54 <MX_GPIO_Init+0x17c>)
 8000e26:	f001 fbef 	bl	8002608 <HAL_GPIO_Init>

  /*Configure GPIO pin : LTDC_DISP_Pin */
  GPIO_InitStruct.Pin = LTDC_DISP_Pin;
 8000e2a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e30:	2301      	movs	r3, #1
 8000e32:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e34:	2300      	movs	r3, #0
 8000e36:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LTDC_DISP_GPIO_Port, &GPIO_InitStruct);
 8000e3c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000e40:	4619      	mov	r1, r3
 8000e42:	4805      	ldr	r0, [pc, #20]	@ (8000e58 <MX_GPIO_Init+0x180>)
 8000e44:	f001 fbe0 	bl	8002608 <HAL_GPIO_Init>

}
 8000e48:	bf00      	nop
 8000e4a:	3740      	adds	r7, #64	@ 0x40
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd80      	pop	{r7, pc}
 8000e50:	40023800 	.word	0x40023800
 8000e54:	40022800 	.word	0x40022800
 8000e58:	40022000 	.word	0x40022000
 8000e5c:	40020800 	.word	0x40020800

08000e60 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b08e      	sub	sp, #56	@ 0x38
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000e66:	1d3b      	adds	r3, r7, #4
 8000e68:	2234      	movs	r2, #52	@ 0x34
 8000e6a:	2100      	movs	r1, #0
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f00c f99f 	bl	800d1b0 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000e72:	4b3a      	ldr	r3, [pc, #232]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000e74:	4a3a      	ldr	r2, [pc, #232]	@ (8000f60 <MX_LTDC_Init+0x100>)
 8000e76:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000e78:	4b38      	ldr	r3, [pc, #224]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000e7e:	4b37      	ldr	r3, [pc, #220]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000e84:	4b35      	ldr	r3, [pc, #212]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000e8a:	4b34      	ldr	r3, [pc, #208]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000e90:	4b32      	ldr	r3, [pc, #200]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000e92:	2228      	movs	r2, #40	@ 0x28
 8000e94:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000e96:	4b31      	ldr	r3, [pc, #196]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000e98:	2209      	movs	r2, #9
 8000e9a:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000e9c:	4b2f      	ldr	r3, [pc, #188]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000e9e:	2235      	movs	r2, #53	@ 0x35
 8000ea0:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000ea2:	4b2e      	ldr	r3, [pc, #184]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000ea4:	220b      	movs	r2, #11
 8000ea6:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000ea8:	4b2c      	ldr	r3, [pc, #176]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000eaa:	f240 2215 	movw	r2, #533	@ 0x215
 8000eae:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000eb0:	4b2a      	ldr	r3, [pc, #168]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000eb2:	f240 121b 	movw	r2, #283	@ 0x11b
 8000eb6:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000eb8:	4b28      	ldr	r3, [pc, #160]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000eba:	f240 2235 	movw	r2, #565	@ 0x235
 8000ebe:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000ec0:	4b26      	ldr	r3, [pc, #152]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000ec2:	f240 121d 	movw	r2, #285	@ 0x11d
 8000ec6:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000ec8:	4b24      	ldr	r3, [pc, #144]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000ed0:	4b22      	ldr	r3, [pc, #136]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000ed8:	4b20      	ldr	r3, [pc, #128]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000ee0:	481e      	ldr	r0, [pc, #120]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000ee2:	f001 fd6f 	bl	80029c4 <HAL_LTDC_Init>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000eec:	f000 fb8e 	bl	800160c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000ef4:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000ef8:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000efe:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000f02:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000f04:	2302      	movs	r3, #2
 8000f06:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000f08:	23ff      	movs	r3, #255	@ 0xff
 8000f0a:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000f10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f14:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000f16:	2305      	movs	r3, #5
 8000f18:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000f1e:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000f22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000f24:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000f28:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000f36:	2300      	movs	r3, #0
 8000f38:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000f3c:	1d3b      	adds	r3, r7, #4
 8000f3e:	2200      	movs	r2, #0
 8000f40:	4619      	mov	r1, r3
 8000f42:	4806      	ldr	r0, [pc, #24]	@ (8000f5c <MX_LTDC_Init+0xfc>)
 8000f44:	f001 fe0e 	bl	8002b64 <HAL_LTDC_ConfigLayer>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_LTDC_Init+0xf2>
  {
    Error_Handler();
 8000f4e:	f000 fb5d 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000f52:	bf00      	nop
 8000f54:	3738      	adds	r7, #56	@ 0x38
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	2000032c 	.word	0x2000032c
 8000f60:	40016800 	.word	0x40016800

08000f64 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b0ae      	sub	sp, #184	@ 0xb8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
 8000f7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f7c:	f107 0320 	add.w	r3, r7, #32
 8000f80:	2284      	movs	r2, #132	@ 0x84
 8000f82:	2100      	movs	r1, #0
 8000f84:	4618      	mov	r0, r3
 8000f86:	f00c f913 	bl	800d1b0 <memset>
  if(ltdcHandle->Instance==LTDC)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a6a      	ldr	r2, [pc, #424]	@ (8001138 <HAL_LTDC_MspInit+0x1d4>)
 8000f90:	4293      	cmp	r3, r2
 8000f92:	f040 80cc 	bne.w	800112e <HAL_LTDC_MspInit+0x1ca>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000f96:	2308      	movs	r3, #8
 8000f98:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 60;
 8000f9a:	233c      	movs	r3, #60	@ 0x3c
 8000f9c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000f9e:	2305      	movs	r3, #5
 8000fa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000faa:	2301      	movs	r3, #1
 8000fac:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fb2:	f107 0320 	add.w	r3, r7, #32
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f002 fc8a 	bl	80038d0 <HAL_RCCEx_PeriphCLKConfig>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d001      	beq.n	8000fc6 <HAL_LTDC_MspInit+0x62>
    {
      Error_Handler();
 8000fc2:	f000 fb23 	bl	800160c <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8000fc6:	4b5d      	ldr	r3, [pc, #372]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8000fc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fca:	4a5c      	ldr	r2, [pc, #368]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8000fcc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000fd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fd2:	4b5a      	ldr	r3, [pc, #360]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8000fd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fd6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000fda:	61fb      	str	r3, [r7, #28]
 8000fdc:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fde:	4b57      	ldr	r3, [pc, #348]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe2:	4a56      	ldr	r2, [pc, #344]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8000fe4:	f043 0310 	orr.w	r3, r3, #16
 8000fe8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fea:	4b54      	ldr	r3, [pc, #336]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8000fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fee:	f003 0310 	and.w	r3, r3, #16
 8000ff2:	61bb      	str	r3, [r7, #24]
 8000ff4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000ff6:	4b51      	ldr	r3, [pc, #324]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffa:	4a50      	ldr	r2, [pc, #320]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8000ffc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001000:	6313      	str	r3, [r2, #48]	@ 0x30
 8001002:	4b4e      	ldr	r3, [pc, #312]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001006:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800100a:	617b      	str	r3, [r7, #20]
 800100c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 800100e:	4b4b      	ldr	r3, [pc, #300]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8001010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001012:	4a4a      	ldr	r2, [pc, #296]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8001014:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001018:	6313      	str	r3, [r2, #48]	@ 0x30
 800101a:	4b48      	ldr	r3, [pc, #288]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 800101c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800101e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001022:	613b      	str	r3, [r7, #16]
 8001024:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001026:	4b45      	ldr	r3, [pc, #276]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8001028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102a:	4a44      	ldr	r2, [pc, #272]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 800102c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001030:	6313      	str	r3, [r2, #48]	@ 0x30
 8001032:	4b42      	ldr	r3, [pc, #264]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800103e:	4b3f      	ldr	r3, [pc, #252]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	4a3e      	ldr	r2, [pc, #248]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 8001044:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001048:	6313      	str	r3, [r2, #48]	@ 0x30
 800104a:	4b3c      	ldr	r3, [pc, #240]	@ (800113c <HAL_LTDC_MspInit+0x1d8>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001052:	60bb      	str	r3, [r7, #8]
 8001054:	68bb      	ldr	r3, [r7, #8]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001056:	2310      	movs	r3, #16
 8001058:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105c:	2302      	movs	r3, #2
 800105e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001068:	2302      	movs	r3, #2
 800106a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800106e:	230e      	movs	r3, #14
 8001070:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001074:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001078:	4619      	mov	r1, r3
 800107a:	4831      	ldr	r0, [pc, #196]	@ (8001140 <HAL_LTDC_MspInit+0x1dc>)
 800107c:	f001 fac4 	bl	8002608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_11
 8001080:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8001084:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_7|GPIO_PIN_9
                          |GPIO_PIN_6|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_3
                          |GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001088:	2302      	movs	r3, #2
 800108a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108e:	2300      	movs	r3, #0
 8001090:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001094:	2302      	movs	r3, #2
 8001096:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800109a:	230e      	movs	r3, #14
 800109c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80010a0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80010a4:	4619      	mov	r1, r3
 80010a6:	4827      	ldr	r0, [pc, #156]	@ (8001144 <HAL_LTDC_MspInit+0x1e0>)
 80010a8:	f001 faae 	bl	8002608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4
 80010ac:	23f7      	movs	r3, #247	@ 0xf7
 80010ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010b2:	2302      	movs	r3, #2
 80010b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b8:	2300      	movs	r3, #0
 80010ba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010be:	2302      	movs	r3, #2
 80010c0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80010c4:	230e      	movs	r3, #14
 80010c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80010ca:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80010ce:	4619      	mov	r1, r3
 80010d0:	481d      	ldr	r0, [pc, #116]	@ (8001148 <HAL_LTDC_MspInit+0x1e4>)
 80010d2:	f001 fa99 	bl	8002608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80010d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010de:	2302      	movs	r3, #2
 80010e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e4:	2300      	movs	r3, #0
 80010e6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010ea:	2302      	movs	r3, #2
 80010ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80010f0:	2309      	movs	r3, #9
 80010f2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010f6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80010fa:	4619      	mov	r1, r3
 80010fc:	4813      	ldr	r0, [pc, #76]	@ (800114c <HAL_LTDC_MspInit+0x1e8>)
 80010fe:	f001 fa83 	bl	8002608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_15|GPIO_PIN_14;
 8001102:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8001106:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110a:	2302      	movs	r3, #2
 800110c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001116:	2302      	movs	r3, #2
 8001118:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800111c:	230e      	movs	r3, #14
 800111e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001122:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001126:	4619      	mov	r1, r3
 8001128:	4809      	ldr	r0, [pc, #36]	@ (8001150 <HAL_LTDC_MspInit+0x1ec>)
 800112a:	f001 fa6d 	bl	8002608 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 800112e:	bf00      	nop
 8001130:	37b8      	adds	r7, #184	@ 0xb8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	40016800 	.word	0x40016800
 800113c:	40023800 	.word	0x40023800
 8001140:	40021000 	.word	0x40021000
 8001144:	40022400 	.word	0x40022400
 8001148:	40022800 	.word	0x40022800
 800114c:	40021800 	.word	0x40021800
 8001150:	40022000 	.word	0x40022000

08001154 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800115c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001160:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001164:	f003 0301 	and.w	r3, r3, #1
 8001168:	2b00      	cmp	r3, #0
 800116a:	d013      	beq.n	8001194 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800116c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001170:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001174:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001178:	2b00      	cmp	r3, #0
 800117a:	d00b      	beq.n	8001194 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800117c:	e000      	b.n	8001180 <ITM_SendChar+0x2c>
    {
      __NOP();
 800117e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001180:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d0f9      	beq.n	800117e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800118a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	b2d2      	uxtb	r2, r2
 8001192:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001194:	687b      	ldr	r3, [r7, #4]
}
 8001196:	4618      	mov	r0, r3
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b086      	sub	sp, #24
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	60f8      	str	r0, [r7, #12]
 80011aa:	60b9      	str	r1, [r7, #8]
 80011ac:	607a      	str	r2, [r7, #4]
	int i = 0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	617b      	str	r3, [r7, #20]
	for(i = 0; i < len; i++)
 80011b2:	2300      	movs	r3, #0
 80011b4:	617b      	str	r3, [r7, #20]
 80011b6:	e009      	b.n	80011cc <_write+0x2a>
	{
		ITM_SendChar(*ptr++);
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	1c5a      	adds	r2, r3, #1
 80011bc:	60ba      	str	r2, [r7, #8]
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff ffc7 	bl	8001154 <ITM_SendChar>
	for(i = 0; i < len; i++)
 80011c6:	697b      	ldr	r3, [r7, #20]
 80011c8:	3301      	adds	r3, #1
 80011ca:	617b      	str	r3, [r7, #20]
 80011cc:	697a      	ldr	r2, [r7, #20]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	dbf1      	blt.n	80011b8 <_write+0x16>
	}
	return len;
 80011d4:	687b      	ldr	r3, [r7, #4]
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3718      	adds	r7, #24
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
	...

080011e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011e4:	f000 fd37 	bl	8001c56 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011e8:	f000 f820 	bl	800122c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ec:	f7ff fd74 	bl	8000cd8 <MX_GPIO_Init>
  MX_DMA_Init();
 80011f0:	f7ff fd02 	bl	8000bf8 <MX_DMA_Init>
  MX_LTDC_Init();
 80011f4:	f7ff fe34 	bl	8000e60 <MX_LTDC_Init>
  MX_SDMMC1_SD_Init();
 80011f8:	f000 fa56 	bl	80016a8 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 80011fc:	f005 f91c 	bl	8006438 <MX_FATFS_Init>
  MX_RNG_Init();
 8001200:	f000 fa0a 	bl	8001618 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  HAL_LTDC_SetAddress(&hltdc, (uint32_t)&imageBuffer, 0);
 8001204:	4b07      	ldr	r3, [pc, #28]	@ (8001224 <main+0x44>)
 8001206:	2200      	movs	r2, #0
 8001208:	4619      	mov	r1, r3
 800120a:	4807      	ldr	r0, [pc, #28]	@ (8001228 <main+0x48>)
 800120c:	f001 fce8 	bl	8002be0 <HAL_LTDC_SetAddress>
  TFT_FillScreen((uint32_t)0x0000);
 8001210:	2000      	movs	r0, #0
 8001212:	f005 fb85 	bl	8006920 <TFT_FillScreen>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001216:	f7ff fd2f 	bl	8000c78 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800121a:	f008 fdc8 	bl	8009dae <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800121e:	bf00      	nop
 8001220:	e7fd      	b.n	800121e <main+0x3e>
 8001222:	bf00      	nop
 8001224:	2000058c 	.word	0x2000058c
 8001228:	2000032c 	.word	0x2000032c

0800122c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b094      	sub	sp, #80	@ 0x50
 8001230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001232:	f107 0320 	add.w	r3, r7, #32
 8001236:	2230      	movs	r2, #48	@ 0x30
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f00b ffb8 	bl	800d1b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001240:	f107 030c 	add.w	r3, r7, #12
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001250:	4b27      	ldr	r3, [pc, #156]	@ (80012f0 <SystemClock_Config+0xc4>)
 8001252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001254:	4a26      	ldr	r2, [pc, #152]	@ (80012f0 <SystemClock_Config+0xc4>)
 8001256:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800125a:	6413      	str	r3, [r2, #64]	@ 0x40
 800125c:	4b24      	ldr	r3, [pc, #144]	@ (80012f0 <SystemClock_Config+0xc4>)
 800125e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001260:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001264:	60bb      	str	r3, [r7, #8]
 8001266:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001268:	4b22      	ldr	r3, [pc, #136]	@ (80012f4 <SystemClock_Config+0xc8>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a21      	ldr	r2, [pc, #132]	@ (80012f4 <SystemClock_Config+0xc8>)
 800126e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001272:	6013      	str	r3, [r2, #0]
 8001274:	4b1f      	ldr	r3, [pc, #124]	@ (80012f4 <SystemClock_Config+0xc8>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800127c:	607b      	str	r3, [r7, #4]
 800127e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001280:	2301      	movs	r3, #1
 8001282:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001284:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001288:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800128a:	2302      	movs	r3, #2
 800128c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800128e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001292:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8001294:	230f      	movs	r3, #15
 8001296:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001298:	23d8      	movs	r3, #216	@ 0xd8
 800129a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800129c:	2302      	movs	r3, #2
 800129e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 80012a0:	2308      	movs	r3, #8
 80012a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012a4:	f107 0320 	add.w	r3, r7, #32
 80012a8:	4618      	mov	r0, r3
 80012aa:	f001 fe69 	bl	8002f80 <HAL_RCC_OscConfig>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80012b4:	f000 f9aa 	bl	800160c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012b8:	230f      	movs	r3, #15
 80012ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012bc:	2302      	movs	r3, #2
 80012be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80012c4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80012c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80012ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012ce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012d0:	f107 030c 	add.w	r3, r7, #12
 80012d4:	2105      	movs	r1, #5
 80012d6:	4618      	mov	r0, r3
 80012d8:	f002 f8f6 	bl	80034c8 <HAL_RCC_ClockConfig>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80012e2:	f000 f993 	bl	800160c <Error_Handler>
  }
}
 80012e6:	bf00      	nop
 80012e8:	3750      	adds	r7, #80	@ 0x50
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	40023800 	.word	0x40023800
 80012f4:	40007000 	.word	0x40007000

080012f8 <testLTDC>:

/* USER CODE BEGIN 4 */
void testLTDC(void)
{
 80012f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012fc:	b086      	sub	sp, #24
 80012fe:	af02      	add	r7, sp, #8
	for(uint16_t i = 0; i < 25; i++)
 8001300:	2300      	movs	r3, #0
 8001302:	81fb      	strh	r3, [r7, #14]
 8001304:	e00d      	b.n	8001322 <testLTDC+0x2a>
	{
		TFT_FillScreen((uint16_t)HAL_RNG_GetRandomNumber(&hrng));
 8001306:	4899      	ldr	r0, [pc, #612]	@ (800156c <testLTDC+0x274>)
 8001308:	f002 ff52 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 800130c:	4603      	mov	r3, r0
 800130e:	b29b      	uxth	r3, r3
 8001310:	4618      	mov	r0, r3
 8001312:	f005 fb05 	bl	8006920 <TFT_FillScreen>
		HAL_Delay(100);
 8001316:	2064      	movs	r0, #100	@ 0x64
 8001318:	f000 fcca 	bl	8001cb0 <HAL_Delay>
	for(uint16_t i = 0; i < 25; i++)
 800131c:	89fb      	ldrh	r3, [r7, #14]
 800131e:	3301      	adds	r3, #1
 8001320:	81fb      	strh	r3, [r7, #14]
 8001322:	89fb      	ldrh	r3, [r7, #14]
 8001324:	2b18      	cmp	r3, #24
 8001326:	d9ee      	bls.n	8001306 <testLTDC+0xe>
	}

	TFT_FillScreen(0);
 8001328:	2000      	movs	r0, #0
 800132a:	f005 faf9 	bl	8006920 <TFT_FillScreen>
	HAL_Delay(1000);
 800132e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001332:	f000 fcbd 	bl	8001cb0 <HAL_Delay>

	for(uint16_t i = 0; i < 250; i++)
 8001336:	2300      	movs	r3, #0
 8001338:	81bb      	strh	r3, [r7, #12]
 800133a:	e04a      	b.n	80013d2 <testLTDC+0xda>
	{
		TFT_FillRectangle(HAL_RNG_GetRandomNumber(&hrng) % 480,
 800133c:	488b      	ldr	r0, [pc, #556]	@ (800156c <testLTDC+0x274>)
 800133e:	f002 ff37 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 8001342:	4601      	mov	r1, r0
 8001344:	4b8a      	ldr	r3, [pc, #552]	@ (8001570 <testLTDC+0x278>)
 8001346:	fba3 2301 	umull	r2, r3, r3, r1
 800134a:	0a1a      	lsrs	r2, r3, #8
 800134c:	4613      	mov	r3, r2
 800134e:	011b      	lsls	r3, r3, #4
 8001350:	1a9b      	subs	r3, r3, r2
 8001352:	015b      	lsls	r3, r3, #5
 8001354:	1aca      	subs	r2, r1, r3
 8001356:	b294      	uxth	r4, r2
			HAL_RNG_GetRandomNumber(&hrng) % 272,
 8001358:	4884      	ldr	r0, [pc, #528]	@ (800156c <testLTDC+0x274>)
 800135a:	f002 ff29 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 800135e:	4601      	mov	r1, r0
 8001360:	4b84      	ldr	r3, [pc, #528]	@ (8001574 <testLTDC+0x27c>)
 8001362:	fba3 2301 	umull	r2, r3, r3, r1
 8001366:	0a1a      	lsrs	r2, r3, #8
 8001368:	4613      	mov	r3, r2
 800136a:	011b      	lsls	r3, r3, #4
 800136c:	4413      	add	r3, r2
 800136e:	011b      	lsls	r3, r3, #4
 8001370:	1aca      	subs	r2, r1, r3
		TFT_FillRectangle(HAL_RNG_GetRandomNumber(&hrng) % 480,
 8001372:	b295      	uxth	r5, r2
			HAL_RNG_GetRandomNumber(&hrng) % 480,
 8001374:	487d      	ldr	r0, [pc, #500]	@ (800156c <testLTDC+0x274>)
 8001376:	f002 ff1b 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 800137a:	4601      	mov	r1, r0
 800137c:	4b7c      	ldr	r3, [pc, #496]	@ (8001570 <testLTDC+0x278>)
 800137e:	fba3 2301 	umull	r2, r3, r3, r1
 8001382:	0a1a      	lsrs	r2, r3, #8
 8001384:	4613      	mov	r3, r2
 8001386:	011b      	lsls	r3, r3, #4
 8001388:	1a9b      	subs	r3, r3, r2
 800138a:	015b      	lsls	r3, r3, #5
 800138c:	1aca      	subs	r2, r1, r3
		TFT_FillRectangle(HAL_RNG_GetRandomNumber(&hrng) % 480,
 800138e:	b296      	uxth	r6, r2
			HAL_RNG_GetRandomNumber(&hrng) % 272,
 8001390:	4876      	ldr	r0, [pc, #472]	@ (800156c <testLTDC+0x274>)
 8001392:	f002 ff0d 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 8001396:	4601      	mov	r1, r0
 8001398:	4b76      	ldr	r3, [pc, #472]	@ (8001574 <testLTDC+0x27c>)
 800139a:	fba3 2301 	umull	r2, r3, r3, r1
 800139e:	0a1a      	lsrs	r2, r3, #8
 80013a0:	4613      	mov	r3, r2
 80013a2:	011b      	lsls	r3, r3, #4
 80013a4:	4413      	add	r3, r2
 80013a6:	011b      	lsls	r3, r3, #4
 80013a8:	1aca      	subs	r2, r1, r3
		TFT_FillRectangle(HAL_RNG_GetRandomNumber(&hrng) % 480,
 80013aa:	fa1f f882 	uxth.w	r8, r2
			(uint16_t)HAL_RNG_GetRandomNumber(&hrng));
 80013ae:	486f      	ldr	r0, [pc, #444]	@ (800156c <testLTDC+0x274>)
 80013b0:	f002 fefe 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 80013b4:	4603      	mov	r3, r0
		TFT_FillRectangle(HAL_RNG_GetRandomNumber(&hrng) % 480,
 80013b6:	b29b      	uxth	r3, r3
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	4643      	mov	r3, r8
 80013bc:	4632      	mov	r2, r6
 80013be:	4629      	mov	r1, r5
 80013c0:	4620      	mov	r0, r4
 80013c2:	f005 fad3 	bl	800696c <TFT_FillRectangle>
		HAL_Delay(10);
 80013c6:	200a      	movs	r0, #10
 80013c8:	f000 fc72 	bl	8001cb0 <HAL_Delay>
	for(uint16_t i = 0; i < 250; i++)
 80013cc:	89bb      	ldrh	r3, [r7, #12]
 80013ce:	3301      	adds	r3, #1
 80013d0:	81bb      	strh	r3, [r7, #12]
 80013d2:	89bb      	ldrh	r3, [r7, #12]
 80013d4:	2bf9      	cmp	r3, #249	@ 0xf9
 80013d6:	d9b1      	bls.n	800133c <testLTDC+0x44>
	}

	TFT_FillScreen(0);
 80013d8:	2000      	movs	r0, #0
 80013da:	f005 faa1 	bl	8006920 <TFT_FillScreen>
	HAL_Delay(1000);
 80013de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013e2:	f000 fc65 	bl	8001cb0 <HAL_Delay>

	for(uint16_t i = 0; i < 2500; i++)
 80013e6:	2300      	movs	r3, #0
 80013e8:	817b      	strh	r3, [r7, #10]
 80013ea:	e055      	b.n	8001498 <testLTDC+0x1a0>
	{
		for(uint16_t j = 0; j < 25; j++)
 80013ec:	2300      	movs	r3, #0
 80013ee:	813b      	strh	r3, [r7, #8]
 80013f0:	e023      	b.n	800143a <testLTDC+0x142>
		{
			TFT_DrawPixel(HAL_RNG_GetRandomNumber(&hrng) % 480, HAL_RNG_GetRandomNumber(&hrng) % 272, 0);
 80013f2:	485e      	ldr	r0, [pc, #376]	@ (800156c <testLTDC+0x274>)
 80013f4:	f002 fedc 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 80013f8:	4601      	mov	r1, r0
 80013fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001570 <testLTDC+0x278>)
 80013fc:	fba3 2301 	umull	r2, r3, r3, r1
 8001400:	0a1a      	lsrs	r2, r3, #8
 8001402:	4613      	mov	r3, r2
 8001404:	011b      	lsls	r3, r3, #4
 8001406:	1a9b      	subs	r3, r3, r2
 8001408:	015b      	lsls	r3, r3, #5
 800140a:	1aca      	subs	r2, r1, r3
 800140c:	b294      	uxth	r4, r2
 800140e:	4857      	ldr	r0, [pc, #348]	@ (800156c <testLTDC+0x274>)
 8001410:	f002 fece 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 8001414:	4601      	mov	r1, r0
 8001416:	4b57      	ldr	r3, [pc, #348]	@ (8001574 <testLTDC+0x27c>)
 8001418:	fba3 2301 	umull	r2, r3, r3, r1
 800141c:	0a1a      	lsrs	r2, r3, #8
 800141e:	4613      	mov	r3, r2
 8001420:	011b      	lsls	r3, r3, #4
 8001422:	4413      	add	r3, r2
 8001424:	011b      	lsls	r3, r3, #4
 8001426:	1aca      	subs	r2, r1, r3
 8001428:	b293      	uxth	r3, r2
 800142a:	2200      	movs	r2, #0
 800142c:	4619      	mov	r1, r3
 800142e:	4620      	mov	r0, r4
 8001430:	f005 faea 	bl	8006a08 <TFT_DrawPixel>
		for(uint16_t j = 0; j < 25; j++)
 8001434:	893b      	ldrh	r3, [r7, #8]
 8001436:	3301      	adds	r3, #1
 8001438:	813b      	strh	r3, [r7, #8]
 800143a:	893b      	ldrh	r3, [r7, #8]
 800143c:	2b18      	cmp	r3, #24
 800143e:	d9d8      	bls.n	80013f2 <testLTDC+0xfa>
		}

		TFT_DrawPixel(HAL_RNG_GetRandomNumber(&hrng) % 480, HAL_RNG_GetRandomNumber(&hrng) % 272, (uint16_t)HAL_RNG_GetRandomNumber(&hrng));
 8001440:	484a      	ldr	r0, [pc, #296]	@ (800156c <testLTDC+0x274>)
 8001442:	f002 feb5 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 8001446:	4601      	mov	r1, r0
 8001448:	4b49      	ldr	r3, [pc, #292]	@ (8001570 <testLTDC+0x278>)
 800144a:	fba3 2301 	umull	r2, r3, r3, r1
 800144e:	0a1a      	lsrs	r2, r3, #8
 8001450:	4613      	mov	r3, r2
 8001452:	011b      	lsls	r3, r3, #4
 8001454:	1a9b      	subs	r3, r3, r2
 8001456:	015b      	lsls	r3, r3, #5
 8001458:	1aca      	subs	r2, r1, r3
 800145a:	b294      	uxth	r4, r2
 800145c:	4843      	ldr	r0, [pc, #268]	@ (800156c <testLTDC+0x274>)
 800145e:	f002 fea7 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 8001462:	4601      	mov	r1, r0
 8001464:	4b43      	ldr	r3, [pc, #268]	@ (8001574 <testLTDC+0x27c>)
 8001466:	fba3 2301 	umull	r2, r3, r3, r1
 800146a:	0a1a      	lsrs	r2, r3, #8
 800146c:	4613      	mov	r3, r2
 800146e:	011b      	lsls	r3, r3, #4
 8001470:	4413      	add	r3, r2
 8001472:	011b      	lsls	r3, r3, #4
 8001474:	1aca      	subs	r2, r1, r3
 8001476:	b295      	uxth	r5, r2
 8001478:	483c      	ldr	r0, [pc, #240]	@ (800156c <testLTDC+0x274>)
 800147a:	f002 fe99 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 800147e:	4603      	mov	r3, r0
 8001480:	b29b      	uxth	r3, r3
 8001482:	461a      	mov	r2, r3
 8001484:	4629      	mov	r1, r5
 8001486:	4620      	mov	r0, r4
 8001488:	f005 fabe 	bl	8006a08 <TFT_DrawPixel>
		HAL_Delay(1);
 800148c:	2001      	movs	r0, #1
 800148e:	f000 fc0f 	bl	8001cb0 <HAL_Delay>
	for(uint16_t i = 0; i < 2500; i++)
 8001492:	897b      	ldrh	r3, [r7, #10]
 8001494:	3301      	adds	r3, #1
 8001496:	817b      	strh	r3, [r7, #10]
 8001498:	897b      	ldrh	r3, [r7, #10]
 800149a:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 800149e:	4293      	cmp	r3, r2
 80014a0:	d9a4      	bls.n	80013ec <testLTDC+0xf4>
	}

	TFT_FillScreen(0);
 80014a2:	2000      	movs	r0, #0
 80014a4:	f005 fa3c 	bl	8006920 <TFT_FillScreen>
	HAL_Delay(1000);
 80014a8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014ac:	f000 fc00 	bl	8001cb0 <HAL_Delay>

	for(uint16_t i = 0; i < 250; i++)
 80014b0:	2300      	movs	r3, #0
 80014b2:	80fb      	strh	r3, [r7, #6]
 80014b4:	e04a      	b.n	800154c <testLTDC+0x254>
	{
		TFT_DrawLine(HAL_RNG_GetRandomNumber(&hrng) % 480,
 80014b6:	482d      	ldr	r0, [pc, #180]	@ (800156c <testLTDC+0x274>)
 80014b8:	f002 fe7a 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 80014bc:	4601      	mov	r1, r0
 80014be:	4b2c      	ldr	r3, [pc, #176]	@ (8001570 <testLTDC+0x278>)
 80014c0:	fba3 2301 	umull	r2, r3, r3, r1
 80014c4:	0a1a      	lsrs	r2, r3, #8
 80014c6:	4613      	mov	r3, r2
 80014c8:	011b      	lsls	r3, r3, #4
 80014ca:	1a9b      	subs	r3, r3, r2
 80014cc:	015b      	lsls	r3, r3, #5
 80014ce:	1aca      	subs	r2, r1, r3
 80014d0:	b294      	uxth	r4, r2
			HAL_RNG_GetRandomNumber(&hrng) % 272,
 80014d2:	4826      	ldr	r0, [pc, #152]	@ (800156c <testLTDC+0x274>)
 80014d4:	f002 fe6c 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 80014d8:	4601      	mov	r1, r0
 80014da:	4b26      	ldr	r3, [pc, #152]	@ (8001574 <testLTDC+0x27c>)
 80014dc:	fba3 2301 	umull	r2, r3, r3, r1
 80014e0:	0a1a      	lsrs	r2, r3, #8
 80014e2:	4613      	mov	r3, r2
 80014e4:	011b      	lsls	r3, r3, #4
 80014e6:	4413      	add	r3, r2
 80014e8:	011b      	lsls	r3, r3, #4
 80014ea:	1aca      	subs	r2, r1, r3
		TFT_DrawLine(HAL_RNG_GetRandomNumber(&hrng) % 480,
 80014ec:	b295      	uxth	r5, r2
			HAL_RNG_GetRandomNumber(&hrng) % 480,
 80014ee:	481f      	ldr	r0, [pc, #124]	@ (800156c <testLTDC+0x274>)
 80014f0:	f002 fe5e 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 80014f4:	4601      	mov	r1, r0
 80014f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001570 <testLTDC+0x278>)
 80014f8:	fba3 2301 	umull	r2, r3, r3, r1
 80014fc:	0a1a      	lsrs	r2, r3, #8
 80014fe:	4613      	mov	r3, r2
 8001500:	011b      	lsls	r3, r3, #4
 8001502:	1a9b      	subs	r3, r3, r2
 8001504:	015b      	lsls	r3, r3, #5
 8001506:	1aca      	subs	r2, r1, r3
		TFT_DrawLine(HAL_RNG_GetRandomNumber(&hrng) % 480,
 8001508:	b296      	uxth	r6, r2
			HAL_RNG_GetRandomNumber(&hrng) % 272,
 800150a:	4818      	ldr	r0, [pc, #96]	@ (800156c <testLTDC+0x274>)
 800150c:	f002 fe50 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 8001510:	4601      	mov	r1, r0
 8001512:	4b18      	ldr	r3, [pc, #96]	@ (8001574 <testLTDC+0x27c>)
 8001514:	fba3 2301 	umull	r2, r3, r3, r1
 8001518:	0a1a      	lsrs	r2, r3, #8
 800151a:	4613      	mov	r3, r2
 800151c:	011b      	lsls	r3, r3, #4
 800151e:	4413      	add	r3, r2
 8001520:	011b      	lsls	r3, r3, #4
 8001522:	1aca      	subs	r2, r1, r3
		TFT_DrawLine(HAL_RNG_GetRandomNumber(&hrng) % 480,
 8001524:	fa1f f882 	uxth.w	r8, r2
			(uint16_t)HAL_RNG_GetRandomNumber(&hrng));
 8001528:	4810      	ldr	r0, [pc, #64]	@ (800156c <testLTDC+0x274>)
 800152a:	f002 fe41 	bl	80041b0 <HAL_RNG_GetRandomNumber>
 800152e:	4603      	mov	r3, r0
		TFT_DrawLine(HAL_RNG_GetRandomNumber(&hrng) % 480,
 8001530:	b29b      	uxth	r3, r3
 8001532:	9300      	str	r3, [sp, #0]
 8001534:	4643      	mov	r3, r8
 8001536:	4632      	mov	r2, r6
 8001538:	4629      	mov	r1, r5
 800153a:	4620      	mov	r0, r4
 800153c:	f005 fa82 	bl	8006a44 <TFT_DrawLine>
		HAL_Delay(10);
 8001540:	200a      	movs	r0, #10
 8001542:	f000 fbb5 	bl	8001cb0 <HAL_Delay>
	for(uint16_t i = 0; i < 250; i++)
 8001546:	88fb      	ldrh	r3, [r7, #6]
 8001548:	3301      	adds	r3, #1
 800154a:	80fb      	strh	r3, [r7, #6]
 800154c:	88fb      	ldrh	r3, [r7, #6]
 800154e:	2bf9      	cmp	r3, #249	@ 0xf9
 8001550:	d9b1      	bls.n	80014b6 <testLTDC+0x1be>
	}

	TFT_FillScreen(0);
 8001552:	2000      	movs	r0, #0
 8001554:	f005 f9e4 	bl	8006920 <TFT_FillScreen>
	HAL_Delay(1000);
 8001558:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800155c:	f000 fba8 	bl	8001cb0 <HAL_Delay>
}
 8001560:	bf00      	nop
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800156a:	bf00      	nop
 800156c:	200003d8 	.word	0x200003d8
 8001570:	88888889 	.word	0x88888889
 8001574:	f0f0f0f1 	.word	0xf0f0f0f1

08001578 <testSdCard>:
// <---- ----------------------------------------- ---->
void testSdCard(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b09a      	sub	sp, #104	@ 0x68
 800157c:	af00      	add	r7, sp, #0
	char sd_buffer[100];

	Mount_SD(SDPath);
 800157e:	480c      	ldr	r0, [pc, #48]	@ (80015b0 <testSdCard+0x38>)
 8001580:	f005 fb2e 	bl	8006be0 <Mount_SD>
//	Format_SD();
	Check_SD_Space();
 8001584:	f005 fc84 	bl	8006e90 <Check_SD_Space>
	Create_File("MRL.txt");
 8001588:	480a      	ldr	r0, [pc, #40]	@ (80015b4 <testSdCard+0x3c>)
 800158a:	f005 fb83 	bl	8006c94 <Create_File>
	sprintf(sd_buffer, "Hello MRL-HSL \n");
 800158e:	1d3b      	adds	r3, r7, #4
 8001590:	4909      	ldr	r1, [pc, #36]	@ (80015b8 <testSdCard+0x40>)
 8001592:	4618      	mov	r0, r3
 8001594:	f00b fd12 	bl	800cfbc <siprintf>
	Update_File("MRL.txt", sd_buffer);
 8001598:	1d3b      	adds	r3, r7, #4
 800159a:	4619      	mov	r1, r3
 800159c:	4805      	ldr	r0, [pc, #20]	@ (80015b4 <testSdCard+0x3c>)
 800159e:	f005 fbe1 	bl	8006d64 <Update_File>
	Unmount_SD(SDPath);
 80015a2:	4803      	ldr	r0, [pc, #12]	@ (80015b0 <testSdCard+0x38>)
 80015a4:	f005 fb4a 	bl	8006c3c <Unmount_SD>
}
 80015a8:	bf00      	nop
 80015aa:	3768      	adds	r7, #104	@ 0x68
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	20000584 	.word	0x20000584
 80015b4:	0800dfc0 	.word	0x0800dfc0
 80015b8:	0800dfc8 	.word	0x0800dfc8

080015bc <testImage_Show>:
// <---- ----------------------------------------- ---->
void testImage_Show(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0
//	TFT_DrawBitmap(0, 0, image_data_testImage);

	uint16_t* imgData = Read_Bitmap("testImage.bmp");
 80015c2:	4808      	ldr	r0, [pc, #32]	@ (80015e4 <testImage_Show+0x28>)
 80015c4:	f005 fcb6 	bl	8006f34 <Read_Bitmap>
 80015c8:	6078      	str	r0, [r7, #4]
  if(imgData != NULL)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d004      	beq.n	80015da <testImage_Show+0x1e>
  {
      TFT_DrawBitmap(0, 0, imgData);
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	2100      	movs	r1, #0
 80015d4:	2000      	movs	r0, #0
 80015d6:	f005 fabd 	bl	8006b54 <TFT_DrawBitmap>
  }
}
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	0800dfd8 	.word	0x0800dfd8

080015e8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM14) {
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a04      	ldr	r2, [pc, #16]	@ (8001608 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d101      	bne.n	80015fe <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80015fa:	f000 fb39 	bl	8001c70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015fe:	bf00      	nop
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	40002000 	.word	0x40002000

0800160c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001610:	b672      	cpsid	i
}
 8001612:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001614:	bf00      	nop
 8001616:	e7fd      	b.n	8001614 <Error_Handler+0x8>

08001618 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 800161c:	4b06      	ldr	r3, [pc, #24]	@ (8001638 <MX_RNG_Init+0x20>)
 800161e:	4a07      	ldr	r2, [pc, #28]	@ (800163c <MX_RNG_Init+0x24>)
 8001620:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001622:	4805      	ldr	r0, [pc, #20]	@ (8001638 <MX_RNG_Init+0x20>)
 8001624:	f002 fd44 	bl	80040b0 <HAL_RNG_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800162e:	f7ff ffed 	bl	800160c <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001632:	bf00      	nop
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	200003d8 	.word	0x200003d8
 800163c:	50060800 	.word	0x50060800

08001640 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b0a4      	sub	sp, #144	@ 0x90
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001648:	f107 030c 	add.w	r3, r7, #12
 800164c:	2284      	movs	r2, #132	@ 0x84
 800164e:	2100      	movs	r1, #0
 8001650:	4618      	mov	r0, r3
 8001652:	f00b fdad 	bl	800d1b0 <memset>
  if(rngHandle->Instance==RNG)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4a11      	ldr	r2, [pc, #68]	@ (80016a0 <HAL_RNG_MspInit+0x60>)
 800165c:	4293      	cmp	r3, r2
 800165e:	d11b      	bne.n	8001698 <HAL_RNG_MspInit+0x58>

  /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001660:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001664:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001666:	2300      	movs	r3, #0
 8001668:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800166c:	f107 030c 	add.w	r3, r7, #12
 8001670:	4618      	mov	r0, r3
 8001672:	f002 f92d 	bl	80038d0 <HAL_RCCEx_PeriphCLKConfig>
 8001676:	4603      	mov	r3, r0
 8001678:	2b00      	cmp	r3, #0
 800167a:	d001      	beq.n	8001680 <HAL_RNG_MspInit+0x40>
    {
      Error_Handler();
 800167c:	f7ff ffc6 	bl	800160c <Error_Handler>
    }

    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8001680:	4b08      	ldr	r3, [pc, #32]	@ (80016a4 <HAL_RNG_MspInit+0x64>)
 8001682:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001684:	4a07      	ldr	r2, [pc, #28]	@ (80016a4 <HAL_RNG_MspInit+0x64>)
 8001686:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800168a:	6353      	str	r3, [r2, #52]	@ 0x34
 800168c:	4b05      	ldr	r3, [pc, #20]	@ (80016a4 <HAL_RNG_MspInit+0x64>)
 800168e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001690:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001694:	60bb      	str	r3, [r7, #8]
 8001696:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 8001698:	bf00      	nop
 800169a:	3790      	adds	r7, #144	@ 0x90
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	50060800 	.word	0x50060800
 80016a4:	40023800 	.word	0x40023800

080016a8 <MX_SDMMC1_SD_Init>:
DMA_HandleTypeDef hdma_sdmmc1_tx;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80016ac:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <MX_SDMMC1_SD_Init+0x38>)
 80016ae:	4a0d      	ldr	r2, [pc, #52]	@ (80016e4 <MX_SDMMC1_SD_Init+0x3c>)
 80016b0:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80016b2:	4b0b      	ldr	r3, [pc, #44]	@ (80016e0 <MX_SDMMC1_SD_Init+0x38>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80016b8:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <MX_SDMMC1_SD_Init+0x38>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80016be:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <MX_SDMMC1_SD_Init+0x38>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80016c4:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <MX_SDMMC1_SD_Init+0x38>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80016ca:	4b05      	ldr	r3, [pc, #20]	@ (80016e0 <MX_SDMMC1_SD_Init+0x38>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80016d0:	4b03      	ldr	r3, [pc, #12]	@ (80016e0 <MX_SDMMC1_SD_Init+0x38>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80016d6:	bf00      	nop
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	200003e8 	.word	0x200003e8
 80016e4:	40012c00 	.word	0x40012c00

080016e8 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b0ac      	sub	sp, #176	@ 0xb0
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001700:	f107 0318 	add.w	r3, r7, #24
 8001704:	2284      	movs	r2, #132	@ 0x84
 8001706:	2100      	movs	r1, #0
 8001708:	4618      	mov	r0, r3
 800170a:	f00b fd51 	bl	800d1b0 <memset>
  if(sdHandle->Instance==SDMMC1)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a74      	ldr	r2, [pc, #464]	@ (80018e4 <HAL_SD_MspInit+0x1fc>)
 8001714:	4293      	cmp	r3, r2
 8001716:	f040 80e0 	bne.w	80018da <HAL_SD_MspInit+0x1f2>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 800171a:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 800171e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001720:	2300      	movs	r3, #0
 8001722:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8001726:	2300      	movs	r3, #0
 8001728:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800172c:	f107 0318 	add.w	r3, r7, #24
 8001730:	4618      	mov	r0, r3
 8001732:	f002 f8cd 	bl	80038d0 <HAL_RCCEx_PeriphCLKConfig>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 800173c:	f7ff ff66 	bl	800160c <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001740:	4b69      	ldr	r3, [pc, #420]	@ (80018e8 <HAL_SD_MspInit+0x200>)
 8001742:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001744:	4a68      	ldr	r2, [pc, #416]	@ (80018e8 <HAL_SD_MspInit+0x200>)
 8001746:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800174a:	6453      	str	r3, [r2, #68]	@ 0x44
 800174c:	4b66      	ldr	r3, [pc, #408]	@ (80018e8 <HAL_SD_MspInit+0x200>)
 800174e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001750:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001754:	617b      	str	r3, [r7, #20]
 8001756:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001758:	4b63      	ldr	r3, [pc, #396]	@ (80018e8 <HAL_SD_MspInit+0x200>)
 800175a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175c:	4a62      	ldr	r2, [pc, #392]	@ (80018e8 <HAL_SD_MspInit+0x200>)
 800175e:	f043 0304 	orr.w	r3, r3, #4
 8001762:	6313      	str	r3, [r2, #48]	@ 0x30
 8001764:	4b60      	ldr	r3, [pc, #384]	@ (80018e8 <HAL_SD_MspInit+0x200>)
 8001766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001768:	f003 0304 	and.w	r3, r3, #4
 800176c:	613b      	str	r3, [r7, #16]
 800176e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001770:	4b5d      	ldr	r3, [pc, #372]	@ (80018e8 <HAL_SD_MspInit+0x200>)
 8001772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001774:	4a5c      	ldr	r2, [pc, #368]	@ (80018e8 <HAL_SD_MspInit+0x200>)
 8001776:	f043 0308 	orr.w	r3, r3, #8
 800177a:	6313      	str	r3, [r2, #48]	@ 0x30
 800177c:	4b5a      	ldr	r3, [pc, #360]	@ (80018e8 <HAL_SD_MspInit+0x200>)
 800177e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001780:	f003 0308 	and.w	r3, r3, #8
 8001784:	60fb      	str	r3, [r7, #12]
 8001786:	68fb      	ldr	r3, [r7, #12]
    /**SDMMC1 GPIO Configuration
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8;
 8001788:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 800178c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001790:	2302      	movs	r3, #2
 8001792:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	2300      	movs	r3, #0
 8001798:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800179c:	2303      	movs	r3, #3
 800179e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80017a2:	230c      	movs	r3, #12
 80017a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017ac:	4619      	mov	r1, r3
 80017ae:	484f      	ldr	r0, [pc, #316]	@ (80018ec <HAL_SD_MspInit+0x204>)
 80017b0:	f000 ff2a 	bl	8002608 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80017b4:	2304      	movs	r3, #4
 80017b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ba:	2302      	movs	r3, #2
 80017bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c6:	2303      	movs	r3, #3
 80017c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80017cc:	230c      	movs	r3, #12
 80017ce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017d2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80017d6:	4619      	mov	r1, r3
 80017d8:	4845      	ldr	r0, [pc, #276]	@ (80018f0 <HAL_SD_MspInit+0x208>)
 80017da:	f000 ff15 	bl	8002608 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 80017de:	4b45      	ldr	r3, [pc, #276]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 80017e0:	4a45      	ldr	r2, [pc, #276]	@ (80018f8 <HAL_SD_MspInit+0x210>)
 80017e2:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 80017e4:	4b43      	ldr	r3, [pc, #268]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 80017e6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80017ea:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ec:	4b41      	ldr	r3, [pc, #260]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017f2:	4b40      	ldr	r3, [pc, #256]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017f8:	4b3e      	ldr	r3, [pc, #248]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 80017fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017fe:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001800:	4b3c      	ldr	r3, [pc, #240]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 8001802:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001806:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001808:	4b3a      	ldr	r3, [pc, #232]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 800180a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800180e:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8001810:	4b38      	ldr	r3, [pc, #224]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 8001812:	2220      	movs	r2, #32
 8001814:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001816:	4b37      	ldr	r3, [pc, #220]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 8001818:	2200      	movs	r2, #0
 800181a:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800181c:	4b35      	ldr	r3, [pc, #212]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 800181e:	2204      	movs	r2, #4
 8001820:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001822:	4b34      	ldr	r3, [pc, #208]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 8001824:	2203      	movs	r2, #3
 8001826:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001828:	4b32      	ldr	r3, [pc, #200]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 800182a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800182e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001830:	4b30      	ldr	r3, [pc, #192]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 8001832:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001836:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8001838:	482e      	ldr	r0, [pc, #184]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 800183a:	f000 fb3f 	bl	8001ebc <HAL_DMA_Init>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <HAL_SD_MspInit+0x160>
    {
      Error_Handler();
 8001844:	f7ff fee2 	bl	800160c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdmmc1_rx);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	4a2a      	ldr	r2, [pc, #168]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 800184c:	641a      	str	r2, [r3, #64]	@ 0x40
 800184e:	4a29      	ldr	r2, [pc, #164]	@ (80018f4 <HAL_SD_MspInit+0x20c>)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 8001854:	4b29      	ldr	r3, [pc, #164]	@ (80018fc <HAL_SD_MspInit+0x214>)
 8001856:	4a2a      	ldr	r2, [pc, #168]	@ (8001900 <HAL_SD_MspInit+0x218>)
 8001858:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 800185a:	4b28      	ldr	r3, [pc, #160]	@ (80018fc <HAL_SD_MspInit+0x214>)
 800185c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001860:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001862:	4b26      	ldr	r3, [pc, #152]	@ (80018fc <HAL_SD_MspInit+0x214>)
 8001864:	2240      	movs	r2, #64	@ 0x40
 8001866:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001868:	4b24      	ldr	r3, [pc, #144]	@ (80018fc <HAL_SD_MspInit+0x214>)
 800186a:	2200      	movs	r2, #0
 800186c:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800186e:	4b23      	ldr	r3, [pc, #140]	@ (80018fc <HAL_SD_MspInit+0x214>)
 8001870:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001874:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001876:	4b21      	ldr	r3, [pc, #132]	@ (80018fc <HAL_SD_MspInit+0x214>)
 8001878:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800187c:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800187e:	4b1f      	ldr	r3, [pc, #124]	@ (80018fc <HAL_SD_MspInit+0x214>)
 8001880:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001884:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8001886:	4b1d      	ldr	r3, [pc, #116]	@ (80018fc <HAL_SD_MspInit+0x214>)
 8001888:	2220      	movs	r2, #32
 800188a:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800188c:	4b1b      	ldr	r3, [pc, #108]	@ (80018fc <HAL_SD_MspInit+0x214>)
 800188e:	2200      	movs	r2, #0
 8001890:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001892:	4b1a      	ldr	r3, [pc, #104]	@ (80018fc <HAL_SD_MspInit+0x214>)
 8001894:	2204      	movs	r2, #4
 8001896:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001898:	4b18      	ldr	r3, [pc, #96]	@ (80018fc <HAL_SD_MspInit+0x214>)
 800189a:	2203      	movs	r2, #3
 800189c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 800189e:	4b17      	ldr	r3, [pc, #92]	@ (80018fc <HAL_SD_MspInit+0x214>)
 80018a0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80018a4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80018a6:	4b15      	ldr	r3, [pc, #84]	@ (80018fc <HAL_SD_MspInit+0x214>)
 80018a8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80018ac:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 80018ae:	4813      	ldr	r0, [pc, #76]	@ (80018fc <HAL_SD_MspInit+0x214>)
 80018b0:	f000 fb04 	bl	8001ebc <HAL_DMA_Init>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d001      	beq.n	80018be <HAL_SD_MspInit+0x1d6>
    {
      Error_Handler();
 80018ba:	f7ff fea7 	bl	800160c <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdmmc1_tx);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	4a0e      	ldr	r2, [pc, #56]	@ (80018fc <HAL_SD_MspInit+0x214>)
 80018c2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80018c4:	4a0d      	ldr	r2, [pc, #52]	@ (80018fc <HAL_SD_MspInit+0x214>)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 80018ca:	2200      	movs	r2, #0
 80018cc:	2105      	movs	r1, #5
 80018ce:	2031      	movs	r0, #49	@ 0x31
 80018d0:	f000 faca 	bl	8001e68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80018d4:	2031      	movs	r0, #49	@ 0x31
 80018d6:	f000 fae3 	bl	8001ea0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 80018da:	bf00      	nop
 80018dc:	37b0      	adds	r7, #176	@ 0xb0
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40012c00 	.word	0x40012c00
 80018e8:	40023800 	.word	0x40023800
 80018ec:	40020800 	.word	0x40020800
 80018f0:	40020c00 	.word	0x40020c00
 80018f4:	2000046c 	.word	0x2000046c
 80018f8:	40026458 	.word	0x40026458
 80018fc:	200004cc 	.word	0x200004cc
 8001900:	400264a0 	.word	0x400264a0

08001904 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800190a:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <HAL_MspInit+0x4c>)
 800190c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800190e:	4a10      	ldr	r2, [pc, #64]	@ (8001950 <HAL_MspInit+0x4c>)
 8001910:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001914:	6413      	str	r3, [r2, #64]	@ 0x40
 8001916:	4b0e      	ldr	r3, [pc, #56]	@ (8001950 <HAL_MspInit+0x4c>)
 8001918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800191e:	607b      	str	r3, [r7, #4]
 8001920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001922:	4b0b      	ldr	r3, [pc, #44]	@ (8001950 <HAL_MspInit+0x4c>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001926:	4a0a      	ldr	r2, [pc, #40]	@ (8001950 <HAL_MspInit+0x4c>)
 8001928:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800192c:	6453      	str	r3, [r2, #68]	@ 0x44
 800192e:	4b08      	ldr	r3, [pc, #32]	@ (8001950 <HAL_MspInit+0x4c>)
 8001930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001932:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001936:	603b      	str	r3, [r7, #0]
 8001938:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800193a:	2200      	movs	r2, #0
 800193c:	210f      	movs	r1, #15
 800193e:	f06f 0001 	mvn.w	r0, #1
 8001942:	f000 fa91 	bl	8001e68 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40023800 	.word	0x40023800

08001954 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08e      	sub	sp, #56	@ 0x38
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800195c:	2300      	movs	r3, #0
 800195e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM14 clock */
  __HAL_RCC_TIM14_CLK_ENABLE();
 8001964:	4b33      	ldr	r3, [pc, #204]	@ (8001a34 <HAL_InitTick+0xe0>)
 8001966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001968:	4a32      	ldr	r2, [pc, #200]	@ (8001a34 <HAL_InitTick+0xe0>)
 800196a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800196e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001970:	4b30      	ldr	r3, [pc, #192]	@ (8001a34 <HAL_InitTick+0xe0>)
 8001972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800197c:	f107 0210 	add.w	r2, r7, #16
 8001980:	f107 0314 	add.w	r3, r7, #20
 8001984:	4611      	mov	r1, r2
 8001986:	4618      	mov	r0, r3
 8001988:	f001 ff70 	bl	800386c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800198c:	6a3b      	ldr	r3, [r7, #32]
 800198e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM14 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001990:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001992:	2b00      	cmp	r3, #0
 8001994:	d103      	bne.n	800199e <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001996:	f001 ff55 	bl	8003844 <HAL_RCC_GetPCLK1Freq>
 800199a:	6378      	str	r0, [r7, #52]	@ 0x34
 800199c:	e004      	b.n	80019a8 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800199e:	f001 ff51 	bl	8003844 <HAL_RCC_GetPCLK1Freq>
 80019a2:	4603      	mov	r3, r0
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM14 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80019aa:	4a23      	ldr	r2, [pc, #140]	@ (8001a38 <HAL_InitTick+0xe4>)
 80019ac:	fba2 2303 	umull	r2, r3, r2, r3
 80019b0:	0c9b      	lsrs	r3, r3, #18
 80019b2:	3b01      	subs	r3, #1
 80019b4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM14 */
  htim14.Instance = TIM14;
 80019b6:	4b21      	ldr	r3, [pc, #132]	@ (8001a3c <HAL_InitTick+0xe8>)
 80019b8:	4a21      	ldr	r2, [pc, #132]	@ (8001a40 <HAL_InitTick+0xec>)
 80019ba:	601a      	str	r2, [r3, #0]
  + Period = [(TIM14CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim14.Init.Period = (1000000U / 1000U) - 1U;
 80019bc:	4b1f      	ldr	r3, [pc, #124]	@ (8001a3c <HAL_InitTick+0xe8>)
 80019be:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80019c2:	60da      	str	r2, [r3, #12]
  htim14.Init.Prescaler = uwPrescalerValue;
 80019c4:	4a1d      	ldr	r2, [pc, #116]	@ (8001a3c <HAL_InitTick+0xe8>)
 80019c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019c8:	6053      	str	r3, [r2, #4]
  htim14.Init.ClockDivision = 0;
 80019ca:	4b1c      	ldr	r3, [pc, #112]	@ (8001a3c <HAL_InitTick+0xe8>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	611a      	str	r2, [r3, #16]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019d0:	4b1a      	ldr	r3, [pc, #104]	@ (8001a3c <HAL_InitTick+0xe8>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	609a      	str	r2, [r3, #8]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019d6:	4b19      	ldr	r3, [pc, #100]	@ (8001a3c <HAL_InitTick+0xe8>)
 80019d8:	2200      	movs	r2, #0
 80019da:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim14);
 80019dc:	4817      	ldr	r0, [pc, #92]	@ (8001a3c <HAL_InitTick+0xe8>)
 80019de:	f003 fd25 	bl	800542c <HAL_TIM_Base_Init>
 80019e2:	4603      	mov	r3, r0
 80019e4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80019e8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d11b      	bne.n	8001a28 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim14);
 80019f0:	4812      	ldr	r0, [pc, #72]	@ (8001a3c <HAL_InitTick+0xe8>)
 80019f2:	f003 fd7d 	bl	80054f0 <HAL_TIM_Base_Start_IT>
 80019f6:	4603      	mov	r3, r0
 80019f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80019fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d111      	bne.n	8001a28 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM14 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001a04:	202d      	movs	r0, #45	@ 0x2d
 8001a06:	f000 fa4b 	bl	8001ea0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	2b0f      	cmp	r3, #15
 8001a0e:	d808      	bhi.n	8001a22 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, TickPriority, 0U);
 8001a10:	2200      	movs	r2, #0
 8001a12:	6879      	ldr	r1, [r7, #4]
 8001a14:	202d      	movs	r0, #45	@ 0x2d
 8001a16:	f000 fa27 	bl	8001e68 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001a44 <HAL_InitTick+0xf0>)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	6013      	str	r3, [r2, #0]
 8001a20:	e002      	b.n	8001a28 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001a28:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	3738      	adds	r7, #56	@ 0x38
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	40023800 	.word	0x40023800
 8001a38:	431bde83 	.word	0x431bde83
 8001a3c:	2000052c 	.word	0x2000052c
 8001a40:	40002000 	.word	0x40002000
 8001a44:	20000004 	.word	0x20000004

08001a48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <NMI_Handler+0x4>

08001a50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a54:	bf00      	nop
 8001a56:	e7fd      	b.n	8001a54 <HardFault_Handler+0x4>

08001a58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a5c:	bf00      	nop
 8001a5e:	e7fd      	b.n	8001a5c <MemManage_Handler+0x4>

08001a60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a64:	bf00      	nop
 8001a66:	e7fd      	b.n	8001a64 <BusFault_Handler+0x4>

08001a68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a6c:	bf00      	nop
 8001a6e:	e7fd      	b.n	8001a6c <UsageFault_Handler+0x4>

08001a70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
	...

08001a80 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001a84:	4802      	ldr	r0, [pc, #8]	@ (8001a90 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 8001a86:	f003 fdab 	bl	80055e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	2000052c 	.word	0x2000052c

08001a94 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001a98:	4802      	ldr	r0, [pc, #8]	@ (8001aa4 <SDMMC1_IRQHandler+0x10>)
 8001a9a:	f002 fe1f 	bl	80046dc <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200003e8 	.word	0x200003e8

08001aa8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8001aac:	4802      	ldr	r0, [pc, #8]	@ (8001ab8 <DMA2_Stream3_IRQHandler+0x10>)
 8001aae:	f000 fb35 	bl	800211c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001ab2:	bf00      	nop
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	2000046c 	.word	0x2000046c

08001abc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8001ac0:	4802      	ldr	r0, [pc, #8]	@ (8001acc <DMA2_Stream6_IRQHandler+0x10>)
 8001ac2:	f000 fb2b 	bl	800211c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	200004cc 	.word	0x200004cc

08001ad0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001adc:	2300      	movs	r3, #0
 8001ade:	617b      	str	r3, [r7, #20]
 8001ae0:	e00a      	b.n	8001af8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ae2:	f3af 8000 	nop.w
 8001ae6:	4601      	mov	r1, r0
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	1c5a      	adds	r2, r3, #1
 8001aec:	60ba      	str	r2, [r7, #8]
 8001aee:	b2ca      	uxtb	r2, r1
 8001af0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	3301      	adds	r3, #1
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	697a      	ldr	r2, [r7, #20]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	dbf0      	blt.n	8001ae2 <_read+0x12>
  }

  return len;
 8001b00:	687b      	ldr	r3, [r7, #4]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3718      	adds	r7, #24
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <_close>:
  }
  return len;
}

int _close(int file)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	b083      	sub	sp, #12
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b083      	sub	sp, #12
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
 8001b2a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b32:	605a      	str	r2, [r3, #4]
  return 0;
 8001b34:	2300      	movs	r3, #0
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <_isatty>:

int _isatty(int file)
{
 8001b42:	b480      	push	{r7}
 8001b44:	b083      	sub	sp, #12
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b4a:	2301      	movs	r3, #1
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr

08001b58 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
	...

08001b74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b7c:	4a14      	ldr	r2, [pc, #80]	@ (8001bd0 <_sbrk+0x5c>)
 8001b7e:	4b15      	ldr	r3, [pc, #84]	@ (8001bd4 <_sbrk+0x60>)
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b88:	4b13      	ldr	r3, [pc, #76]	@ (8001bd8 <_sbrk+0x64>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d102      	bne.n	8001b96 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b90:	4b11      	ldr	r3, [pc, #68]	@ (8001bd8 <_sbrk+0x64>)
 8001b92:	4a12      	ldr	r2, [pc, #72]	@ (8001bdc <_sbrk+0x68>)
 8001b94:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b96:	4b10      	ldr	r3, [pc, #64]	@ (8001bd8 <_sbrk+0x64>)
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	693a      	ldr	r2, [r7, #16]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d207      	bcs.n	8001bb4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ba4:	f00b fbc0 	bl	800d328 <__errno>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	220c      	movs	r2, #12
 8001bac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bae:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb2:	e009      	b.n	8001bc8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bb4:	4b08      	ldr	r3, [pc, #32]	@ (8001bd8 <_sbrk+0x64>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bba:	4b07      	ldr	r3, [pc, #28]	@ (8001bd8 <_sbrk+0x64>)
 8001bbc:	681a      	ldr	r2, [r3, #0]
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	4a05      	ldr	r2, [pc, #20]	@ (8001bd8 <_sbrk+0x64>)
 8001bc4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3718      	adds	r7, #24
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	20050000 	.word	0x20050000
 8001bd4:	00000400 	.word	0x00000400
 8001bd8:	20000578 	.word	0x20000578
 8001bdc:	20046130 	.word	0x20046130

08001be0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001be4:	4b06      	ldr	r3, [pc, #24]	@ (8001c00 <SystemInit+0x20>)
 8001be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bea:	4a05      	ldr	r2, [pc, #20]	@ (8001c00 <SystemInit+0x20>)
 8001bec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bf0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	e000ed00 	.word	0xe000ed00

08001c04 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c04:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c3c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c08:	f7ff ffea 	bl	8001be0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c0c:	480c      	ldr	r0, [pc, #48]	@ (8001c40 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c0e:	490d      	ldr	r1, [pc, #52]	@ (8001c44 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c10:	4a0d      	ldr	r2, [pc, #52]	@ (8001c48 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c14:	e002      	b.n	8001c1c <LoopCopyDataInit>

08001c16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c1a:	3304      	adds	r3, #4

08001c1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c20:	d3f9      	bcc.n	8001c16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c22:	4a0a      	ldr	r2, [pc, #40]	@ (8001c4c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c24:	4c0a      	ldr	r4, [pc, #40]	@ (8001c50 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c28:	e001      	b.n	8001c2e <LoopFillZerobss>

08001c2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c2c:	3204      	adds	r2, #4

08001c2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c30:	d3fb      	bcc.n	8001c2a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001c32:	f00b fb7f 	bl	800d334 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c36:	f7ff fad3 	bl	80011e0 <main>
  bx  lr    
 8001c3a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c3c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8001c40:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c44:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001c48:	0800e6d4 	.word	0x0800e6d4
  ldr r2, =_sbss
 8001c4c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001c50:	2004612c 	.word	0x2004612c

08001c54 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c54:	e7fe      	b.n	8001c54 <ADC_IRQHandler>

08001c56 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c5a:	2003      	movs	r0, #3
 8001c5c:	f000 f8f9 	bl	8001e52 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c60:	200f      	movs	r0, #15
 8001c62:	f7ff fe77 	bl	8001954 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c66:	f7ff fe4d 	bl	8001904 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c6a:	2300      	movs	r3, #0
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c74:	4b06      	ldr	r3, [pc, #24]	@ (8001c90 <HAL_IncTick+0x20>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4b06      	ldr	r3, [pc, #24]	@ (8001c94 <HAL_IncTick+0x24>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4413      	add	r3, r2
 8001c80:	4a04      	ldr	r2, [pc, #16]	@ (8001c94 <HAL_IncTick+0x24>)
 8001c82:	6013      	str	r3, [r2, #0]
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	20000008 	.word	0x20000008
 8001c94:	2000057c 	.word	0x2000057c

08001c98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c9c:	4b03      	ldr	r3, [pc, #12]	@ (8001cac <HAL_GetTick+0x14>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	2000057c 	.word	0x2000057c

08001cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cb8:	f7ff ffee 	bl	8001c98 <HAL_GetTick>
 8001cbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cc8:	d005      	beq.n	8001cd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cca:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf4 <HAL_Delay+0x44>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cd6:	bf00      	nop
 8001cd8:	f7ff ffde 	bl	8001c98 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d8f7      	bhi.n	8001cd8 <HAL_Delay+0x28>
  {
  }
}
 8001ce8:	bf00      	nop
 8001cea:	bf00      	nop
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000008 	.word	0x20000008

08001cf8 <__NVIC_SetPriorityGrouping>:
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d08:	4b0b      	ldr	r3, [pc, #44]	@ (8001d38 <__NVIC_SetPriorityGrouping+0x40>)
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d0e:	68ba      	ldr	r2, [r7, #8]
 8001d10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d14:	4013      	ands	r3, r2
 8001d16:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001d20:	4b06      	ldr	r3, [pc, #24]	@ (8001d3c <__NVIC_SetPriorityGrouping+0x44>)
 8001d22:	4313      	orrs	r3, r2
 8001d24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d26:	4a04      	ldr	r2, [pc, #16]	@ (8001d38 <__NVIC_SetPriorityGrouping+0x40>)
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	60d3      	str	r3, [r2, #12]
}
 8001d2c:	bf00      	nop
 8001d2e:	3714      	adds	r7, #20
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	e000ed00 	.word	0xe000ed00
 8001d3c:	05fa0000 	.word	0x05fa0000

08001d40 <__NVIC_GetPriorityGrouping>:
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d44:	4b04      	ldr	r3, [pc, #16]	@ (8001d58 <__NVIC_GetPriorityGrouping+0x18>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	0a1b      	lsrs	r3, r3, #8
 8001d4a:	f003 0307 	and.w	r3, r3, #7
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <__NVIC_EnableIRQ>:
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	db0b      	blt.n	8001d86 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	f003 021f 	and.w	r2, r3, #31
 8001d74:	4907      	ldr	r1, [pc, #28]	@ (8001d94 <__NVIC_EnableIRQ+0x38>)
 8001d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7a:	095b      	lsrs	r3, r3, #5
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000e100 	.word	0xe000e100

08001d98 <__NVIC_SetPriority>:
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	6039      	str	r1, [r7, #0]
 8001da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	db0a      	blt.n	8001dc2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	b2da      	uxtb	r2, r3
 8001db0:	490c      	ldr	r1, [pc, #48]	@ (8001de4 <__NVIC_SetPriority+0x4c>)
 8001db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db6:	0112      	lsls	r2, r2, #4
 8001db8:	b2d2      	uxtb	r2, r2
 8001dba:	440b      	add	r3, r1
 8001dbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001dc0:	e00a      	b.n	8001dd8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	4908      	ldr	r1, [pc, #32]	@ (8001de8 <__NVIC_SetPriority+0x50>)
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	3b04      	subs	r3, #4
 8001dd0:	0112      	lsls	r2, r2, #4
 8001dd2:	b2d2      	uxtb	r2, r2
 8001dd4:	440b      	add	r3, r1
 8001dd6:	761a      	strb	r2, [r3, #24]
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	e000e100 	.word	0xe000e100
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <NVIC_EncodePriority>:
{
 8001dec:	b480      	push	{r7}
 8001dee:	b089      	sub	sp, #36	@ 0x24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f003 0307 	and.w	r3, r3, #7
 8001dfe:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	f1c3 0307 	rsb	r3, r3, #7
 8001e06:	2b04      	cmp	r3, #4
 8001e08:	bf28      	it	cs
 8001e0a:	2304      	movcs	r3, #4
 8001e0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	3304      	adds	r3, #4
 8001e12:	2b06      	cmp	r3, #6
 8001e14:	d902      	bls.n	8001e1c <NVIC_EncodePriority+0x30>
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	3b03      	subs	r3, #3
 8001e1a:	e000      	b.n	8001e1e <NVIC_EncodePriority+0x32>
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e20:	f04f 32ff 	mov.w	r2, #4294967295
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	43da      	mvns	r2, r3
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	401a      	ands	r2, r3
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e34:	f04f 31ff 	mov.w	r1, #4294967295
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3e:	43d9      	mvns	r1, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e44:	4313      	orrs	r3, r2
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3724      	adds	r7, #36	@ 0x24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b082      	sub	sp, #8
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff ff4c 	bl	8001cf8 <__NVIC_SetPriorityGrouping>
}
 8001e60:	bf00      	nop
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
 8001e74:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e7a:	f7ff ff61 	bl	8001d40 <__NVIC_GetPriorityGrouping>
 8001e7e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	68b9      	ldr	r1, [r7, #8]
 8001e84:	6978      	ldr	r0, [r7, #20]
 8001e86:	f7ff ffb1 	bl	8001dec <NVIC_EncodePriority>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e90:	4611      	mov	r1, r2
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff ff80 	bl	8001d98 <__NVIC_SetPriority>
}
 8001e98:	bf00      	nop
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff ff54 	bl	8001d5c <__NVIC_EnableIRQ>
}
 8001eb4:	bf00      	nop
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001ec8:	f7ff fee6 	bl	8001c98 <HAL_GetTick>
 8001ecc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e099      	b.n	800200c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2202      	movs	r2, #2
 8001edc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f022 0201 	bic.w	r2, r2, #1
 8001ef6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ef8:	e00f      	b.n	8001f1a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001efa:	f7ff fecd 	bl	8001c98 <HAL_GetTick>
 8001efe:	4602      	mov	r2, r0
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	2b05      	cmp	r3, #5
 8001f06:	d908      	bls.n	8001f1a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2220      	movs	r2, #32
 8001f0c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2203      	movs	r2, #3
 8001f12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e078      	b.n	800200c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d1e8      	bne.n	8001efa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f30:	697a      	ldr	r2, [r7, #20]
 8001f32:	4b38      	ldr	r3, [pc, #224]	@ (8002014 <HAL_DMA_Init+0x158>)
 8001f34:	4013      	ands	r3, r2
 8001f36:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001f5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6a1b      	ldr	r3, [r3, #32]
 8001f64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f66:	697a      	ldr	r2, [r7, #20]
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f70:	2b04      	cmp	r3, #4
 8001f72:	d107      	bne.n	8001f84 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	697a      	ldr	r2, [r7, #20]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f023 0307 	bic.w	r3, r3, #7
 8001f9a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa0:	697a      	ldr	r2, [r7, #20]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001faa:	2b04      	cmp	r3, #4
 8001fac:	d117      	bne.n	8001fde <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d00e      	beq.n	8001fde <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f000 faa5 	bl	8002510 <DMA_CheckFifoParam>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d008      	beq.n	8001fde <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2240      	movs	r2, #64	@ 0x40
 8001fd0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e016      	b.n	800200c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	697a      	ldr	r2, [r7, #20]
 8001fe4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 fa5c 	bl	80024a4 <DMA_CalcBaseAndBitshift>
 8001fec:	4603      	mov	r3, r0
 8001fee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ff4:	223f      	movs	r2, #63	@ 0x3f
 8001ff6:	409a      	lsls	r2, r3
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800200a:	2300      	movs	r3, #0
}
 800200c:	4618      	mov	r0, r3
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	f010803f 	.word	0xf010803f

08002018 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b086      	sub	sp, #24
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
 8002024:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002026:	2300      	movs	r3, #0
 8002028:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800202e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002036:	2b01      	cmp	r3, #1
 8002038:	d101      	bne.n	800203e <HAL_DMA_Start_IT+0x26>
 800203a:	2302      	movs	r3, #2
 800203c:	e048      	b.n	80020d0 <HAL_DMA_Start_IT+0xb8>
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	2201      	movs	r2, #1
 8002042:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b01      	cmp	r3, #1
 8002050:	d137      	bne.n	80020c2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2202      	movs	r2, #2
 8002056:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2200      	movs	r2, #0
 800205e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	68b9      	ldr	r1, [r7, #8]
 8002066:	68f8      	ldr	r0, [r7, #12]
 8002068:	f000 f9ee 	bl	8002448 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002070:	223f      	movs	r2, #63	@ 0x3f
 8002072:	409a      	lsls	r2, r3
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f042 0216 	orr.w	r2, r2, #22
 8002086:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	695a      	ldr	r2, [r3, #20]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002096:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209c:	2b00      	cmp	r3, #0
 800209e:	d007      	beq.n	80020b0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	681a      	ldr	r2, [r3, #0]
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f042 0208 	orr.w	r2, r2, #8
 80020ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681a      	ldr	r2, [r3, #0]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f042 0201 	orr.w	r2, r2, #1
 80020be:	601a      	str	r2, [r3, #0]
 80020c0:	e005      	b.n	80020ce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80020ca:	2302      	movs	r3, #2
 80020cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80020ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3718      	adds	r7, #24
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d004      	beq.n	80020f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2280      	movs	r2, #128	@ 0x80
 80020f0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e00c      	b.n	8002110 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2205      	movs	r2, #5
 80020fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f022 0201 	bic.w	r2, r2, #1
 800210c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800210e:	2300      	movs	r3, #0
}
 8002110:	4618      	mov	r0, r3
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002124:	2300      	movs	r3, #0
 8002126:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002128:	4b8e      	ldr	r3, [pc, #568]	@ (8002364 <HAL_DMA_IRQHandler+0x248>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a8e      	ldr	r2, [pc, #568]	@ (8002368 <HAL_DMA_IRQHandler+0x24c>)
 800212e:	fba2 2303 	umull	r2, r3, r2, r3
 8002132:	0a9b      	lsrs	r3, r3, #10
 8002134:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800213a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002146:	2208      	movs	r2, #8
 8002148:	409a      	lsls	r2, r3
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4013      	ands	r3, r2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d01a      	beq.n	8002188 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0304 	and.w	r3, r3, #4
 800215c:	2b00      	cmp	r3, #0
 800215e:	d013      	beq.n	8002188 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f022 0204 	bic.w	r2, r2, #4
 800216e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002174:	2208      	movs	r2, #8
 8002176:	409a      	lsls	r2, r3
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002180:	f043 0201 	orr.w	r2, r3, #1
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800218c:	2201      	movs	r2, #1
 800218e:	409a      	lsls	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	4013      	ands	r3, r2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d012      	beq.n	80021be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	695b      	ldr	r3, [r3, #20]
 800219e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d00b      	beq.n	80021be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021aa:	2201      	movs	r2, #1
 80021ac:	409a      	lsls	r2, r3
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021b6:	f043 0202 	orr.w	r2, r3, #2
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021c2:	2204      	movs	r2, #4
 80021c4:	409a      	lsls	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	4013      	ands	r3, r2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d012      	beq.n	80021f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d00b      	beq.n	80021f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e0:	2204      	movs	r2, #4
 80021e2:	409a      	lsls	r2, r3
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ec:	f043 0204 	orr.w	r2, r3, #4
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021f8:	2210      	movs	r2, #16
 80021fa:	409a      	lsls	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4013      	ands	r3, r2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d043      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0308 	and.w	r3, r3, #8
 800220e:	2b00      	cmp	r3, #0
 8002210:	d03c      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002216:	2210      	movs	r2, #16
 8002218:	409a      	lsls	r2, r3
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d018      	beq.n	800225e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d108      	bne.n	800224c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223e:	2b00      	cmp	r3, #0
 8002240:	d024      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	4798      	blx	r3
 800224a:	e01f      	b.n	800228c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002250:	2b00      	cmp	r3, #0
 8002252:	d01b      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	4798      	blx	r3
 800225c:	e016      	b.n	800228c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002268:	2b00      	cmp	r3, #0
 800226a:	d107      	bne.n	800227c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f022 0208 	bic.w	r2, r2, #8
 800227a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002280:	2b00      	cmp	r3, #0
 8002282:	d003      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002290:	2220      	movs	r2, #32
 8002292:	409a      	lsls	r2, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4013      	ands	r3, r2
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 808f 	beq.w	80023bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0310 	and.w	r3, r3, #16
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f000 8087 	beq.w	80023bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022b2:	2220      	movs	r2, #32
 80022b4:	409a      	lsls	r2, r3
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b05      	cmp	r3, #5
 80022c4:	d136      	bne.n	8002334 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f022 0216 	bic.w	r2, r2, #22
 80022d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	695a      	ldr	r2, [r3, #20]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d103      	bne.n	80022f6 <HAL_DMA_IRQHandler+0x1da>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d007      	beq.n	8002306 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f022 0208 	bic.w	r2, r2, #8
 8002304:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800230a:	223f      	movs	r2, #63	@ 0x3f
 800230c:	409a      	lsls	r2, r3
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2201      	movs	r2, #1
 8002316:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002326:	2b00      	cmp	r3, #0
 8002328:	d07e      	beq.n	8002428 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	4798      	blx	r3
        }
        return;
 8002332:	e079      	b.n	8002428 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d01d      	beq.n	800237e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d10d      	bne.n	800236c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002354:	2b00      	cmp	r3, #0
 8002356:	d031      	beq.n	80023bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	4798      	blx	r3
 8002360:	e02c      	b.n	80023bc <HAL_DMA_IRQHandler+0x2a0>
 8002362:	bf00      	nop
 8002364:	20000000 	.word	0x20000000
 8002368:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002370:	2b00      	cmp	r3, #0
 8002372:	d023      	beq.n	80023bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002378:	6878      	ldr	r0, [r7, #4]
 800237a:	4798      	blx	r3
 800237c:	e01e      	b.n	80023bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002388:	2b00      	cmp	r3, #0
 800238a:	d10f      	bne.n	80023ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 0210 	bic.w	r2, r2, #16
 800239a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2200      	movs	r2, #0
 80023a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d003      	beq.n	80023bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d032      	beq.n	800242a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023c8:	f003 0301 	and.w	r3, r3, #1
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d022      	beq.n	8002416 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2205      	movs	r2, #5
 80023d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 0201 	bic.w	r2, r2, #1
 80023e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	3301      	adds	r3, #1
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	697a      	ldr	r2, [r7, #20]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	d307      	bcc.n	8002404 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0301 	and.w	r3, r3, #1
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1f2      	bne.n	80023e8 <HAL_DMA_IRQHandler+0x2cc>
 8002402:	e000      	b.n	8002406 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002404:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2201      	movs	r2, #1
 800240a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800241a:	2b00      	cmp	r3, #0
 800241c:	d005      	beq.n	800242a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002422:	6878      	ldr	r0, [r7, #4]
 8002424:	4798      	blx	r3
 8002426:	e000      	b.n	800242a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002428:	bf00      	nop
    }
  }
}
 800242a:	3718      	adds	r7, #24
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800243c:	4618      	mov	r0, r3
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
 8002454:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002464:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	2b40      	cmp	r3, #64	@ 0x40
 8002474:	d108      	bne.n	8002488 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	68ba      	ldr	r2, [r7, #8]
 8002484:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002486:	e007      	b.n	8002498 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	68ba      	ldr	r2, [r7, #8]
 800248e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	60da      	str	r2, [r3, #12]
}
 8002498:	bf00      	nop
 800249a:	3714      	adds	r7, #20
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr

080024a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b085      	sub	sp, #20
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	3b10      	subs	r3, #16
 80024b4:	4a13      	ldr	r2, [pc, #76]	@ (8002504 <DMA_CalcBaseAndBitshift+0x60>)
 80024b6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ba:	091b      	lsrs	r3, r3, #4
 80024bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024be:	4a12      	ldr	r2, [pc, #72]	@ (8002508 <DMA_CalcBaseAndBitshift+0x64>)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4413      	add	r3, r2
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	461a      	mov	r2, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2b03      	cmp	r3, #3
 80024d0:	d908      	bls.n	80024e4 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	461a      	mov	r2, r3
 80024d8:	4b0c      	ldr	r3, [pc, #48]	@ (800250c <DMA_CalcBaseAndBitshift+0x68>)
 80024da:	4013      	ands	r3, r2
 80024dc:	1d1a      	adds	r2, r3, #4
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	659a      	str	r2, [r3, #88]	@ 0x58
 80024e2:	e006      	b.n	80024f2 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	461a      	mov	r2, r3
 80024ea:	4b08      	ldr	r3, [pc, #32]	@ (800250c <DMA_CalcBaseAndBitshift+0x68>)
 80024ec:	4013      	ands	r3, r2
 80024ee:	687a      	ldr	r2, [r7, #4]
 80024f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3714      	adds	r7, #20
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	aaaaaaab 	.word	0xaaaaaaab
 8002508:	0800e5f4 	.word	0x0800e5f4
 800250c:	fffffc00 	.word	0xfffffc00

08002510 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002510:	b480      	push	{r7}
 8002512:	b085      	sub	sp, #20
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002518:	2300      	movs	r3, #0
 800251a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002520:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	699b      	ldr	r3, [r3, #24]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d11f      	bne.n	800256a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	2b03      	cmp	r3, #3
 800252e:	d856      	bhi.n	80025de <DMA_CheckFifoParam+0xce>
 8002530:	a201      	add	r2, pc, #4	@ (adr r2, 8002538 <DMA_CheckFifoParam+0x28>)
 8002532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002536:	bf00      	nop
 8002538:	08002549 	.word	0x08002549
 800253c:	0800255b 	.word	0x0800255b
 8002540:	08002549 	.word	0x08002549
 8002544:	080025df 	.word	0x080025df
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800254c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002550:	2b00      	cmp	r3, #0
 8002552:	d046      	beq.n	80025e2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002558:	e043      	b.n	80025e2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800255e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002562:	d140      	bne.n	80025e6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002568:	e03d      	b.n	80025e6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	699b      	ldr	r3, [r3, #24]
 800256e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002572:	d121      	bne.n	80025b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002574:	68bb      	ldr	r3, [r7, #8]
 8002576:	2b03      	cmp	r3, #3
 8002578:	d837      	bhi.n	80025ea <DMA_CheckFifoParam+0xda>
 800257a:	a201      	add	r2, pc, #4	@ (adr r2, 8002580 <DMA_CheckFifoParam+0x70>)
 800257c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002580:	08002591 	.word	0x08002591
 8002584:	08002597 	.word	0x08002597
 8002588:	08002591 	.word	0x08002591
 800258c:	080025a9 	.word	0x080025a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	73fb      	strb	r3, [r7, #15]
      break;
 8002594:	e030      	b.n	80025f8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800259a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d025      	beq.n	80025ee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80025a2:	2301      	movs	r3, #1
 80025a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80025a6:	e022      	b.n	80025ee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80025b0:	d11f      	bne.n	80025f2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80025b6:	e01c      	b.n	80025f2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d903      	bls.n	80025c6 <DMA_CheckFifoParam+0xb6>
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	2b03      	cmp	r3, #3
 80025c2:	d003      	beq.n	80025cc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025c4:	e018      	b.n	80025f8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	73fb      	strb	r3, [r7, #15]
      break;
 80025ca:	e015      	b.n	80025f8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d00e      	beq.n	80025f6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
      break;
 80025dc:	e00b      	b.n	80025f6 <DMA_CheckFifoParam+0xe6>
      break;
 80025de:	bf00      	nop
 80025e0:	e00a      	b.n	80025f8 <DMA_CheckFifoParam+0xe8>
      break;
 80025e2:	bf00      	nop
 80025e4:	e008      	b.n	80025f8 <DMA_CheckFifoParam+0xe8>
      break;
 80025e6:	bf00      	nop
 80025e8:	e006      	b.n	80025f8 <DMA_CheckFifoParam+0xe8>
      break;
 80025ea:	bf00      	nop
 80025ec:	e004      	b.n	80025f8 <DMA_CheckFifoParam+0xe8>
      break;
 80025ee:	bf00      	nop
 80025f0:	e002      	b.n	80025f8 <DMA_CheckFifoParam+0xe8>
      break;   
 80025f2:	bf00      	nop
 80025f4:	e000      	b.n	80025f8 <DMA_CheckFifoParam+0xe8>
      break;
 80025f6:	bf00      	nop
    }
  } 
  
  return status; 
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3714      	adds	r7, #20
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr
 8002606:	bf00      	nop

08002608 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002608:	b480      	push	{r7}
 800260a:	b089      	sub	sp, #36	@ 0x24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002612:	2300      	movs	r3, #0
 8002614:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002616:	2300      	movs	r3, #0
 8002618:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800261a:	2300      	movs	r3, #0
 800261c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800261e:	2300      	movs	r3, #0
 8002620:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002622:	2300      	movs	r3, #0
 8002624:	61fb      	str	r3, [r7, #28]
 8002626:	e175      	b.n	8002914 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002628:	2201      	movs	r2, #1
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	fa02 f303 	lsl.w	r3, r2, r3
 8002630:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	697a      	ldr	r2, [r7, #20]
 8002638:	4013      	ands	r3, r2
 800263a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	429a      	cmp	r2, r3
 8002642:	f040 8164 	bne.w	800290e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f003 0303 	and.w	r3, r3, #3
 800264e:	2b01      	cmp	r3, #1
 8002650:	d005      	beq.n	800265e <HAL_GPIO_Init+0x56>
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f003 0303 	and.w	r3, r3, #3
 800265a:	2b02      	cmp	r3, #2
 800265c:	d130      	bne.n	80026c0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	2203      	movs	r2, #3
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	43db      	mvns	r3, r3
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	4013      	ands	r3, r2
 8002674:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	68da      	ldr	r2, [r3, #12]
 800267a:	69fb      	ldr	r3, [r7, #28]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	69ba      	ldr	r2, [r7, #24]
 8002684:	4313      	orrs	r3, r2
 8002686:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	69ba      	ldr	r2, [r7, #24]
 800268c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002694:	2201      	movs	r2, #1
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	43db      	mvns	r3, r3
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	4013      	ands	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	091b      	lsrs	r3, r3, #4
 80026aa:	f003 0201 	and.w	r2, r3, #1
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	69ba      	ldr	r2, [r7, #24]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	69ba      	ldr	r2, [r7, #24]
 80026be:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	f003 0303 	and.w	r3, r3, #3
 80026c8:	2b03      	cmp	r3, #3
 80026ca:	d017      	beq.n	80026fc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	2203      	movs	r2, #3
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43db      	mvns	r3, r3
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	4013      	ands	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685b      	ldr	r3, [r3, #4]
 8002700:	f003 0303 	and.w	r3, r3, #3
 8002704:	2b02      	cmp	r3, #2
 8002706:	d123      	bne.n	8002750 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	08da      	lsrs	r2, r3, #3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	3208      	adds	r2, #8
 8002710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002714:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	f003 0307 	and.w	r3, r3, #7
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	220f      	movs	r2, #15
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	43db      	mvns	r3, r3
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	4013      	ands	r3, r2
 800272a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	691a      	ldr	r2, [r3, #16]
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	f003 0307 	and.w	r3, r3, #7
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	69ba      	ldr	r2, [r7, #24]
 800273e:	4313      	orrs	r3, r2
 8002740:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	08da      	lsrs	r2, r3, #3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	3208      	adds	r2, #8
 800274a:	69b9      	ldr	r1, [r7, #24]
 800274c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	2203      	movs	r2, #3
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	43db      	mvns	r3, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4013      	ands	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f003 0203 	and.w	r2, r3, #3
 8002770:	69fb      	ldr	r3, [r7, #28]
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	fa02 f303 	lsl.w	r3, r2, r3
 8002778:	69ba      	ldr	r2, [r7, #24]
 800277a:	4313      	orrs	r3, r2
 800277c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	69ba      	ldr	r2, [r7, #24]
 8002782:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800278c:	2b00      	cmp	r3, #0
 800278e:	f000 80be 	beq.w	800290e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002792:	4b66      	ldr	r3, [pc, #408]	@ (800292c <HAL_GPIO_Init+0x324>)
 8002794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002796:	4a65      	ldr	r2, [pc, #404]	@ (800292c <HAL_GPIO_Init+0x324>)
 8002798:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800279c:	6453      	str	r3, [r2, #68]	@ 0x44
 800279e:	4b63      	ldr	r3, [pc, #396]	@ (800292c <HAL_GPIO_Init+0x324>)
 80027a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027a6:	60fb      	str	r3, [r7, #12]
 80027a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80027aa:	4a61      	ldr	r2, [pc, #388]	@ (8002930 <HAL_GPIO_Init+0x328>)
 80027ac:	69fb      	ldr	r3, [r7, #28]
 80027ae:	089b      	lsrs	r3, r3, #2
 80027b0:	3302      	adds	r3, #2
 80027b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	f003 0303 	and.w	r3, r3, #3
 80027be:	009b      	lsls	r3, r3, #2
 80027c0:	220f      	movs	r2, #15
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	43db      	mvns	r3, r3
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	4013      	ands	r3, r2
 80027cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a58      	ldr	r2, [pc, #352]	@ (8002934 <HAL_GPIO_Init+0x32c>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d037      	beq.n	8002846 <HAL_GPIO_Init+0x23e>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	4a57      	ldr	r2, [pc, #348]	@ (8002938 <HAL_GPIO_Init+0x330>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d031      	beq.n	8002842 <HAL_GPIO_Init+0x23a>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	4a56      	ldr	r2, [pc, #344]	@ (800293c <HAL_GPIO_Init+0x334>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d02b      	beq.n	800283e <HAL_GPIO_Init+0x236>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	4a55      	ldr	r2, [pc, #340]	@ (8002940 <HAL_GPIO_Init+0x338>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d025      	beq.n	800283a <HAL_GPIO_Init+0x232>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	4a54      	ldr	r2, [pc, #336]	@ (8002944 <HAL_GPIO_Init+0x33c>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d01f      	beq.n	8002836 <HAL_GPIO_Init+0x22e>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4a53      	ldr	r2, [pc, #332]	@ (8002948 <HAL_GPIO_Init+0x340>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d019      	beq.n	8002832 <HAL_GPIO_Init+0x22a>
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	4a52      	ldr	r2, [pc, #328]	@ (800294c <HAL_GPIO_Init+0x344>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d013      	beq.n	800282e <HAL_GPIO_Init+0x226>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4a51      	ldr	r2, [pc, #324]	@ (8002950 <HAL_GPIO_Init+0x348>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d00d      	beq.n	800282a <HAL_GPIO_Init+0x222>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	4a50      	ldr	r2, [pc, #320]	@ (8002954 <HAL_GPIO_Init+0x34c>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d007      	beq.n	8002826 <HAL_GPIO_Init+0x21e>
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a4f      	ldr	r2, [pc, #316]	@ (8002958 <HAL_GPIO_Init+0x350>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d101      	bne.n	8002822 <HAL_GPIO_Init+0x21a>
 800281e:	2309      	movs	r3, #9
 8002820:	e012      	b.n	8002848 <HAL_GPIO_Init+0x240>
 8002822:	230a      	movs	r3, #10
 8002824:	e010      	b.n	8002848 <HAL_GPIO_Init+0x240>
 8002826:	2308      	movs	r3, #8
 8002828:	e00e      	b.n	8002848 <HAL_GPIO_Init+0x240>
 800282a:	2307      	movs	r3, #7
 800282c:	e00c      	b.n	8002848 <HAL_GPIO_Init+0x240>
 800282e:	2306      	movs	r3, #6
 8002830:	e00a      	b.n	8002848 <HAL_GPIO_Init+0x240>
 8002832:	2305      	movs	r3, #5
 8002834:	e008      	b.n	8002848 <HAL_GPIO_Init+0x240>
 8002836:	2304      	movs	r3, #4
 8002838:	e006      	b.n	8002848 <HAL_GPIO_Init+0x240>
 800283a:	2303      	movs	r3, #3
 800283c:	e004      	b.n	8002848 <HAL_GPIO_Init+0x240>
 800283e:	2302      	movs	r3, #2
 8002840:	e002      	b.n	8002848 <HAL_GPIO_Init+0x240>
 8002842:	2301      	movs	r3, #1
 8002844:	e000      	b.n	8002848 <HAL_GPIO_Init+0x240>
 8002846:	2300      	movs	r3, #0
 8002848:	69fa      	ldr	r2, [r7, #28]
 800284a:	f002 0203 	and.w	r2, r2, #3
 800284e:	0092      	lsls	r2, r2, #2
 8002850:	4093      	lsls	r3, r2
 8002852:	69ba      	ldr	r2, [r7, #24]
 8002854:	4313      	orrs	r3, r2
 8002856:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002858:	4935      	ldr	r1, [pc, #212]	@ (8002930 <HAL_GPIO_Init+0x328>)
 800285a:	69fb      	ldr	r3, [r7, #28]
 800285c:	089b      	lsrs	r3, r3, #2
 800285e:	3302      	adds	r3, #2
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002866:	4b3d      	ldr	r3, [pc, #244]	@ (800295c <HAL_GPIO_Init+0x354>)
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	43db      	mvns	r3, r3
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	4013      	ands	r3, r2
 8002874:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	4313      	orrs	r3, r2
 8002888:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800288a:	4a34      	ldr	r2, [pc, #208]	@ (800295c <HAL_GPIO_Init+0x354>)
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002890:	4b32      	ldr	r3, [pc, #200]	@ (800295c <HAL_GPIO_Init+0x354>)
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	43db      	mvns	r3, r3
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	4013      	ands	r3, r2
 800289e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d003      	beq.n	80028b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80028b4:	4a29      	ldr	r2, [pc, #164]	@ (800295c <HAL_GPIO_Init+0x354>)
 80028b6:	69bb      	ldr	r3, [r7, #24]
 80028b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80028ba:	4b28      	ldr	r3, [pc, #160]	@ (800295c <HAL_GPIO_Init+0x354>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028c0:	693b      	ldr	r3, [r7, #16]
 80028c2:	43db      	mvns	r3, r3
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	4013      	ands	r3, r2
 80028c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d003      	beq.n	80028de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80028d6:	69ba      	ldr	r2, [r7, #24]
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	4313      	orrs	r3, r2
 80028dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028de:	4a1f      	ldr	r2, [pc, #124]	@ (800295c <HAL_GPIO_Init+0x354>)
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028e4:	4b1d      	ldr	r3, [pc, #116]	@ (800295c <HAL_GPIO_Init+0x354>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	43db      	mvns	r3, r3
 80028ee:	69ba      	ldr	r2, [r7, #24]
 80028f0:	4013      	ands	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d003      	beq.n	8002908 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	4313      	orrs	r3, r2
 8002906:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002908:	4a14      	ldr	r2, [pc, #80]	@ (800295c <HAL_GPIO_Init+0x354>)
 800290a:	69bb      	ldr	r3, [r7, #24]
 800290c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800290e:	69fb      	ldr	r3, [r7, #28]
 8002910:	3301      	adds	r3, #1
 8002912:	61fb      	str	r3, [r7, #28]
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	2b0f      	cmp	r3, #15
 8002918:	f67f ae86 	bls.w	8002628 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800291c:	bf00      	nop
 800291e:	bf00      	nop
 8002920:	3724      	adds	r7, #36	@ 0x24
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	40023800 	.word	0x40023800
 8002930:	40013800 	.word	0x40013800
 8002934:	40020000 	.word	0x40020000
 8002938:	40020400 	.word	0x40020400
 800293c:	40020800 	.word	0x40020800
 8002940:	40020c00 	.word	0x40020c00
 8002944:	40021000 	.word	0x40021000
 8002948:	40021400 	.word	0x40021400
 800294c:	40021800 	.word	0x40021800
 8002950:	40021c00 	.word	0x40021c00
 8002954:	40022000 	.word	0x40022000
 8002958:	40022400 	.word	0x40022400
 800295c:	40013c00 	.word	0x40013c00

08002960 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	460b      	mov	r3, r1
 800296a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	691a      	ldr	r2, [r3, #16]
 8002970:	887b      	ldrh	r3, [r7, #2]
 8002972:	4013      	ands	r3, r2
 8002974:	2b00      	cmp	r3, #0
 8002976:	d002      	beq.n	800297e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002978:	2301      	movs	r3, #1
 800297a:	73fb      	strb	r3, [r7, #15]
 800297c:	e001      	b.n	8002982 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800297e:	2300      	movs	r3, #0
 8002980:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002982:	7bfb      	ldrb	r3, [r7, #15]
}
 8002984:	4618      	mov	r0, r3
 8002986:	3714      	adds	r7, #20
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr

08002990 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	807b      	strh	r3, [r7, #2]
 800299c:	4613      	mov	r3, r2
 800299e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80029a0:	787b      	ldrb	r3, [r7, #1]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d003      	beq.n	80029ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029a6:	887a      	ldrh	r2, [r7, #2]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80029ac:	e003      	b.n	80029b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80029ae:	887b      	ldrh	r3, [r7, #2]
 80029b0:	041a      	lsls	r2, r3, #16
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	619a      	str	r2, [r3, #24]
}
 80029b6:	bf00      	nop
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
	...

080029c4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e0bf      	b.n	8002b56 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d106      	bne.n	80029f0 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f7fe faba 	bl	8000f64 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2202      	movs	r2, #2
 80029f4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	699a      	ldr	r2, [r3, #24]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8002a06:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6999      	ldr	r1, [r3, #24]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002a1c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	430a      	orrs	r2, r1
 8002a2a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6899      	ldr	r1, [r3, #8]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	4b4a      	ldr	r3, [pc, #296]	@ (8002b60 <HAL_LTDC_Init+0x19c>)
 8002a38:	400b      	ands	r3, r1
 8002a3a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	695b      	ldr	r3, [r3, #20]
 8002a40:	041b      	lsls	r3, r3, #16
 8002a42:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	6899      	ldr	r1, [r3, #8]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	699a      	ldr	r2, [r3, #24]
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	431a      	orrs	r2, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	430a      	orrs	r2, r1
 8002a58:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68d9      	ldr	r1, [r3, #12]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	4b3e      	ldr	r3, [pc, #248]	@ (8002b60 <HAL_LTDC_Init+0x19c>)
 8002a66:	400b      	ands	r3, r1
 8002a68:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	69db      	ldr	r3, [r3, #28]
 8002a6e:	041b      	lsls	r3, r3, #16
 8002a70:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68d9      	ldr	r1, [r3, #12]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a1a      	ldr	r2, [r3, #32]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	430a      	orrs	r2, r1
 8002a86:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	6919      	ldr	r1, [r3, #16]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	4b33      	ldr	r3, [pc, #204]	@ (8002b60 <HAL_LTDC_Init+0x19c>)
 8002a94:	400b      	ands	r3, r1
 8002a96:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a9c:	041b      	lsls	r3, r3, #16
 8002a9e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	6919      	ldr	r1, [r3, #16]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	431a      	orrs	r2, r3
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6959      	ldr	r1, [r3, #20]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	4b27      	ldr	r3, [pc, #156]	@ (8002b60 <HAL_LTDC_Init+0x19c>)
 8002ac2:	400b      	ands	r3, r1
 8002ac4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aca:	041b      	lsls	r3, r3, #16
 8002acc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	6959      	ldr	r1, [r3, #20]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	431a      	orrs	r2, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002aea:	021b      	lsls	r3, r3, #8
 8002aec:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8002af4:	041b      	lsls	r3, r3, #16
 8002af6:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8002b06:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002b0e:	68ba      	ldr	r2, [r7, #8]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8002b1a:	431a      	orrs	r2, r3
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	430a      	orrs	r2, r1
 8002b22:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f042 0206 	orr.w	r2, r2, #6
 8002b32:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	699a      	ldr	r2, [r3, #24]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f042 0201 	orr.w	r2, r2, #1
 8002b42:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	f000f800 	.word	0xf000f800

08002b64 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002b64:	b5b0      	push	{r4, r5, r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d101      	bne.n	8002b7e <HAL_LTDC_ConfigLayer+0x1a>
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	e02c      	b.n	8002bd8 <HAL_LTDC_ConfigLayer+0x74>
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	2202      	movs	r2, #2
 8002b8a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8002b8e:	68fa      	ldr	r2, [r7, #12]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2134      	movs	r1, #52	@ 0x34
 8002b94:	fb01 f303 	mul.w	r3, r1, r3
 8002b98:	4413      	add	r3, r2
 8002b9a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	4614      	mov	r4, r2
 8002ba2:	461d      	mov	r5, r3
 8002ba4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ba6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ba8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002baa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bb0:	682b      	ldr	r3, [r5, #0]
 8002bb2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	68b9      	ldr	r1, [r7, #8]
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f000 f847 	bl	8002c4c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	2201      	movs	r2, #1
 8002bca:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8002bd6:	2300      	movs	r3, #0
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bdb0      	pop	{r4, r5, r7, pc}

08002be0 <HAL_LTDC_SetAddress>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1).
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAddress(LTDC_HandleTypeDef *hltdc, uint32_t Address, uint32_t LayerIdx)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d101      	bne.n	8002bfa <HAL_LTDC_SetAddress+0x1a>
 8002bf6:	2302      	movs	r3, #2
 8002bf8:	e024      	b.n	8002c44 <HAL_LTDC_SetAddress+0x64>
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2202      	movs	r2, #2
 8002c06:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2234      	movs	r2, #52	@ 0x34
 8002c0e:	fb02 f303 	mul.w	r3, r2, r3
 8002c12:	3338      	adds	r3, #56	@ 0x38
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	4413      	add	r3, r2
 8002c18:	617b      	str	r3, [r7, #20]

  /* Reconfigure the Address */
  pLayerCfg->FBStartAdress = Address;
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	6979      	ldr	r1, [r7, #20]
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f000 f811 	bl	8002c4c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2201      	movs	r2, #1
 8002c36:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}

08002c4c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b089      	sub	sp, #36	@ 0x24
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	685a      	ldr	r2, [r3, #4]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	0c1b      	lsrs	r3, r3, #16
 8002c64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c68:	4413      	add	r3, r2
 8002c6a:	041b      	lsls	r3, r3, #16
 8002c6c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	461a      	mov	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	01db      	lsls	r3, r3, #7
 8002c78:	4413      	add	r3, r2
 8002c7a:	3384      	adds	r3, #132	@ 0x84
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	68fa      	ldr	r2, [r7, #12]
 8002c80:	6812      	ldr	r2, [r2, #0]
 8002c82:	4611      	mov	r1, r2
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	01d2      	lsls	r2, r2, #7
 8002c88:	440a      	add	r2, r1
 8002c8a:	3284      	adds	r2, #132	@ 0x84
 8002c8c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8002c90:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	0c1b      	lsrs	r3, r3, #16
 8002c9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002ca2:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002ca4:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4619      	mov	r1, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	01db      	lsls	r3, r3, #7
 8002cb0:	440b      	add	r3, r1
 8002cb2:	3384      	adds	r3, #132	@ 0x84
 8002cb4:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002cba:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8002cbc:	68bb      	ldr	r3, [r7, #8]
 8002cbe:	68da      	ldr	r2, [r3, #12]
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002cca:	4413      	add	r3, r2
 8002ccc:	041b      	lsls	r3, r3, #16
 8002cce:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	01db      	lsls	r3, r3, #7
 8002cda:	4413      	add	r3, r2
 8002cdc:	3384      	adds	r3, #132	@ 0x84
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	68fa      	ldr	r2, [r7, #12]
 8002ce2:	6812      	ldr	r2, [r2, #0]
 8002ce4:	4611      	mov	r1, r2
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	01d2      	lsls	r2, r2, #7
 8002cea:	440a      	add	r2, r1
 8002cec:	3284      	adds	r2, #132	@ 0x84
 8002cee:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8002cf2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002d02:	4413      	add	r3, r2
 8002d04:	1c5a      	adds	r2, r3, #1
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	01db      	lsls	r3, r3, #7
 8002d10:	440b      	add	r3, r1
 8002d12:	3384      	adds	r3, #132	@ 0x84
 8002d14:	4619      	mov	r1, r3
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	461a      	mov	r2, r3
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	01db      	lsls	r3, r3, #7
 8002d26:	4413      	add	r3, r2
 8002d28:	3384      	adds	r3, #132	@ 0x84
 8002d2a:	691b      	ldr	r3, [r3, #16]
 8002d2c:	68fa      	ldr	r2, [r7, #12]
 8002d2e:	6812      	ldr	r2, [r2, #0]
 8002d30:	4611      	mov	r1, r2
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	01d2      	lsls	r2, r2, #7
 8002d36:	440a      	add	r2, r1
 8002d38:	3284      	adds	r2, #132	@ 0x84
 8002d3a:	f023 0307 	bic.w	r3, r3, #7
 8002d3e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	01db      	lsls	r3, r3, #7
 8002d4a:	4413      	add	r3, r2
 8002d4c:	3384      	adds	r3, #132	@ 0x84
 8002d4e:	461a      	mov	r2, r3
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	691b      	ldr	r3, [r3, #16]
 8002d54:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002d5c:	021b      	lsls	r3, r3, #8
 8002d5e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8002d66:	041b      	lsls	r3, r3, #16
 8002d68:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	061b      	lsls	r3, r3, #24
 8002d70:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	461a      	mov	r2, r3
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	01db      	lsls	r3, r3, #7
 8002d7c:	4413      	add	r3, r2
 8002d7e:	3384      	adds	r3, #132	@ 0x84
 8002d80:	699b      	ldr	r3, [r3, #24]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	461a      	mov	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	01db      	lsls	r3, r3, #7
 8002d8c:	4413      	add	r3, r2
 8002d8e:	3384      	adds	r3, #132	@ 0x84
 8002d90:	461a      	mov	r2, r3
 8002d92:	2300      	movs	r3, #0
 8002d94:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	431a      	orrs	r2, r3
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	431a      	orrs	r2, r3
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4619      	mov	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	01db      	lsls	r3, r3, #7
 8002db0:	440b      	add	r3, r1
 8002db2:	3384      	adds	r3, #132	@ 0x84
 8002db4:	4619      	mov	r1, r3
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	01db      	lsls	r3, r3, #7
 8002dc6:	4413      	add	r3, r2
 8002dc8:	3384      	adds	r3, #132	@ 0x84
 8002dca:	695b      	ldr	r3, [r3, #20]
 8002dcc:	68fa      	ldr	r2, [r7, #12]
 8002dce:	6812      	ldr	r2, [r2, #0]
 8002dd0:	4611      	mov	r1, r2
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	01d2      	lsls	r2, r2, #7
 8002dd6:	440a      	add	r2, r1
 8002dd8:	3284      	adds	r2, #132	@ 0x84
 8002dda:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002dde:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	461a      	mov	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	01db      	lsls	r3, r3, #7
 8002dea:	4413      	add	r3, r2
 8002dec:	3384      	adds	r3, #132	@ 0x84
 8002dee:	461a      	mov	r2, r3
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	461a      	mov	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	01db      	lsls	r3, r3, #7
 8002e00:	4413      	add	r3, r2
 8002e02:	3384      	adds	r3, #132	@ 0x84
 8002e04:	69da      	ldr	r2, [r3, #28]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4619      	mov	r1, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	01db      	lsls	r3, r3, #7
 8002e10:	440b      	add	r3, r1
 8002e12:	3384      	adds	r3, #132	@ 0x84
 8002e14:	4619      	mov	r1, r3
 8002e16:	4b58      	ldr	r3, [pc, #352]	@ (8002f78 <LTDC_SetConfig+0x32c>)
 8002e18:	4013      	ands	r3, r2
 8002e1a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	69da      	ldr	r2, [r3, #28]
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	6a1b      	ldr	r3, [r3, #32]
 8002e24:	68f9      	ldr	r1, [r7, #12]
 8002e26:	6809      	ldr	r1, [r1, #0]
 8002e28:	4608      	mov	r0, r1
 8002e2a:	6879      	ldr	r1, [r7, #4]
 8002e2c:	01c9      	lsls	r1, r1, #7
 8002e2e:	4401      	add	r1, r0
 8002e30:	3184      	adds	r1, #132	@ 0x84
 8002e32:	4313      	orrs	r3, r2
 8002e34:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	461a      	mov	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	01db      	lsls	r3, r3, #7
 8002e40:	4413      	add	r3, r2
 8002e42:	3384      	adds	r3, #132	@ 0x84
 8002e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	01db      	lsls	r3, r3, #7
 8002e50:	4413      	add	r3, r2
 8002e52:	3384      	adds	r3, #132	@ 0x84
 8002e54:	461a      	mov	r2, r3
 8002e56:	2300      	movs	r3, #0
 8002e58:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	461a      	mov	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	01db      	lsls	r3, r3, #7
 8002e64:	4413      	add	r3, r2
 8002e66:	3384      	adds	r3, #132	@ 0x84
 8002e68:	461a      	mov	r2, r3
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6e:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d102      	bne.n	8002e7e <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8002e78:	2304      	movs	r3, #4
 8002e7a:	61fb      	str	r3, [r7, #28]
 8002e7c:	e01b      	b.n	8002eb6 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8002e7e:	68bb      	ldr	r3, [r7, #8]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d102      	bne.n	8002e8c <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8002e86:	2303      	movs	r3, #3
 8002e88:	61fb      	str	r3, [r7, #28]
 8002e8a:	e014      	b.n	8002eb6 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	691b      	ldr	r3, [r3, #16]
 8002e90:	2b04      	cmp	r3, #4
 8002e92:	d00b      	beq.n	8002eac <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d007      	beq.n	8002eac <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8002ea0:	2b03      	cmp	r3, #3
 8002ea2:	d003      	beq.n	8002eac <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8002ea8:	2b07      	cmp	r3, #7
 8002eaa:	d102      	bne.n	8002eb2 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8002eac:	2302      	movs	r3, #2
 8002eae:	61fb      	str	r3, [r7, #28]
 8002eb0:	e001      	b.n	8002eb6 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	461a      	mov	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	01db      	lsls	r3, r3, #7
 8002ec0:	4413      	add	r3, r2
 8002ec2:	3384      	adds	r3, #132	@ 0x84
 8002ec4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	6812      	ldr	r2, [r2, #0]
 8002eca:	4611      	mov	r1, r2
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	01d2      	lsls	r2, r2, #7
 8002ed0:	440a      	add	r2, r1
 8002ed2:	3284      	adds	r2, #132	@ 0x84
 8002ed4:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8002ed8:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ede:	69fa      	ldr	r2, [r7, #28]
 8002ee0:	fb02 f303 	mul.w	r3, r2, r3
 8002ee4:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	6859      	ldr	r1, [r3, #4]
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	1acb      	subs	r3, r1, r3
 8002ef0:	69f9      	ldr	r1, [r7, #28]
 8002ef2:	fb01 f303 	mul.w	r3, r1, r3
 8002ef6:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8002ef8:	68f9      	ldr	r1, [r7, #12]
 8002efa:	6809      	ldr	r1, [r1, #0]
 8002efc:	4608      	mov	r0, r1
 8002efe:	6879      	ldr	r1, [r7, #4]
 8002f00:	01c9      	lsls	r1, r1, #7
 8002f02:	4401      	add	r1, r0
 8002f04:	3184      	adds	r1, #132	@ 0x84
 8002f06:	4313      	orrs	r3, r2
 8002f08:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	461a      	mov	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	01db      	lsls	r3, r3, #7
 8002f14:	4413      	add	r3, r2
 8002f16:	3384      	adds	r3, #132	@ 0x84
 8002f18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4619      	mov	r1, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	01db      	lsls	r3, r3, #7
 8002f24:	440b      	add	r3, r1
 8002f26:	3384      	adds	r3, #132	@ 0x84
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4b14      	ldr	r3, [pc, #80]	@ (8002f7c <LTDC_SetConfig+0x330>)
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	461a      	mov	r2, r3
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	01db      	lsls	r3, r3, #7
 8002f3a:	4413      	add	r3, r2
 8002f3c:	3384      	adds	r3, #132	@ 0x84
 8002f3e:	461a      	mov	r2, r3
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f44:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	461a      	mov	r2, r3
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	01db      	lsls	r3, r3, #7
 8002f50:	4413      	add	r3, r2
 8002f52:	3384      	adds	r3, #132	@ 0x84
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68fa      	ldr	r2, [r7, #12]
 8002f58:	6812      	ldr	r2, [r2, #0]
 8002f5a:	4611      	mov	r1, r2
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	01d2      	lsls	r2, r2, #7
 8002f60:	440a      	add	r2, r1
 8002f62:	3284      	adds	r2, #132	@ 0x84
 8002f64:	f043 0301 	orr.w	r3, r3, #1
 8002f68:	6013      	str	r3, [r2, #0]
}
 8002f6a:	bf00      	nop
 8002f6c:	3724      	adds	r7, #36	@ 0x24
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	fffff8f8 	.word	0xfffff8f8
 8002f7c:	fffff800 	.word	0xfffff800

08002f80 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b086      	sub	sp, #24
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d101      	bne.n	8002f96 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	e291      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f000 8087 	beq.w	80030b2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fa4:	4b96      	ldr	r3, [pc, #600]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	f003 030c 	and.w	r3, r3, #12
 8002fac:	2b04      	cmp	r3, #4
 8002fae:	d00c      	beq.n	8002fca <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fb0:	4b93      	ldr	r3, [pc, #588]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f003 030c 	and.w	r3, r3, #12
 8002fb8:	2b08      	cmp	r3, #8
 8002fba:	d112      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x62>
 8002fbc:	4b90      	ldr	r3, [pc, #576]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fc4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fc8:	d10b      	bne.n	8002fe2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fca:	4b8d      	ldr	r3, [pc, #564]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d06c      	beq.n	80030b0 <HAL_RCC_OscConfig+0x130>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d168      	bne.n	80030b0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e26b      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fea:	d106      	bne.n	8002ffa <HAL_RCC_OscConfig+0x7a>
 8002fec:	4b84      	ldr	r3, [pc, #528]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a83      	ldr	r2, [pc, #524]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8002ff2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ff6:	6013      	str	r3, [r2, #0]
 8002ff8:	e02e      	b.n	8003058 <HAL_RCC_OscConfig+0xd8>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10c      	bne.n	800301c <HAL_RCC_OscConfig+0x9c>
 8003002:	4b7f      	ldr	r3, [pc, #508]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a7e      	ldr	r2, [pc, #504]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003008:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800300c:	6013      	str	r3, [r2, #0]
 800300e:	4b7c      	ldr	r3, [pc, #496]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a7b      	ldr	r2, [pc, #492]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003014:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003018:	6013      	str	r3, [r2, #0]
 800301a:	e01d      	b.n	8003058 <HAL_RCC_OscConfig+0xd8>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003024:	d10c      	bne.n	8003040 <HAL_RCC_OscConfig+0xc0>
 8003026:	4b76      	ldr	r3, [pc, #472]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a75      	ldr	r2, [pc, #468]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 800302c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003030:	6013      	str	r3, [r2, #0]
 8003032:	4b73      	ldr	r3, [pc, #460]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a72      	ldr	r2, [pc, #456]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003038:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	e00b      	b.n	8003058 <HAL_RCC_OscConfig+0xd8>
 8003040:	4b6f      	ldr	r3, [pc, #444]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a6e      	ldr	r2, [pc, #440]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003046:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800304a:	6013      	str	r3, [r2, #0]
 800304c:	4b6c      	ldr	r3, [pc, #432]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a6b      	ldr	r2, [pc, #428]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003052:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003056:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d013      	beq.n	8003088 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003060:	f7fe fe1a 	bl	8001c98 <HAL_GetTick>
 8003064:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003066:	e008      	b.n	800307a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003068:	f7fe fe16 	bl	8001c98 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	1ad3      	subs	r3, r2, r3
 8003072:	2b64      	cmp	r3, #100	@ 0x64
 8003074:	d901      	bls.n	800307a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e21f      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800307a:	4b61      	ldr	r3, [pc, #388]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d0f0      	beq.n	8003068 <HAL_RCC_OscConfig+0xe8>
 8003086:	e014      	b.n	80030b2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003088:	f7fe fe06 	bl	8001c98 <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003090:	f7fe fe02 	bl	8001c98 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b64      	cmp	r3, #100	@ 0x64
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e20b      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030a2:	4b57      	ldr	r3, [pc, #348]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1f0      	bne.n	8003090 <HAL_RCC_OscConfig+0x110>
 80030ae:	e000      	b.n	80030b2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d069      	beq.n	8003192 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030be:	4b50      	ldr	r3, [pc, #320]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f003 030c 	and.w	r3, r3, #12
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d00b      	beq.n	80030e2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030ca:	4b4d      	ldr	r3, [pc, #308]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f003 030c 	and.w	r3, r3, #12
 80030d2:	2b08      	cmp	r3, #8
 80030d4:	d11c      	bne.n	8003110 <HAL_RCC_OscConfig+0x190>
 80030d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d116      	bne.n	8003110 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030e2:	4b47      	ldr	r3, [pc, #284]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0302 	and.w	r3, r3, #2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d005      	beq.n	80030fa <HAL_RCC_OscConfig+0x17a>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d001      	beq.n	80030fa <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e1df      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030fa:	4b41      	ldr	r3, [pc, #260]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	00db      	lsls	r3, r3, #3
 8003108:	493d      	ldr	r1, [pc, #244]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 800310a:	4313      	orrs	r3, r2
 800310c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800310e:	e040      	b.n	8003192 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d023      	beq.n	8003160 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003118:	4b39      	ldr	r3, [pc, #228]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a38      	ldr	r2, [pc, #224]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 800311e:	f043 0301 	orr.w	r3, r3, #1
 8003122:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003124:	f7fe fdb8 	bl	8001c98 <HAL_GetTick>
 8003128:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800312a:	e008      	b.n	800313e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800312c:	f7fe fdb4 	bl	8001c98 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b02      	cmp	r3, #2
 8003138:	d901      	bls.n	800313e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e1bd      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800313e:	4b30      	ldr	r3, [pc, #192]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d0f0      	beq.n	800312c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800314a:	4b2d      	ldr	r3, [pc, #180]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	691b      	ldr	r3, [r3, #16]
 8003156:	00db      	lsls	r3, r3, #3
 8003158:	4929      	ldr	r1, [pc, #164]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 800315a:	4313      	orrs	r3, r2
 800315c:	600b      	str	r3, [r1, #0]
 800315e:	e018      	b.n	8003192 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003160:	4b27      	ldr	r3, [pc, #156]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a26      	ldr	r2, [pc, #152]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003166:	f023 0301 	bic.w	r3, r3, #1
 800316a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800316c:	f7fe fd94 	bl	8001c98 <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003172:	e008      	b.n	8003186 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003174:	f7fe fd90 	bl	8001c98 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e199      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003186:	4b1e      	ldr	r3, [pc, #120]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1f0      	bne.n	8003174 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0308 	and.w	r3, r3, #8
 800319a:	2b00      	cmp	r3, #0
 800319c:	d038      	beq.n	8003210 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	695b      	ldr	r3, [r3, #20]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d019      	beq.n	80031da <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031a6:	4b16      	ldr	r3, [pc, #88]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 80031a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031aa:	4a15      	ldr	r2, [pc, #84]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 80031ac:	f043 0301 	orr.w	r3, r3, #1
 80031b0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031b2:	f7fe fd71 	bl	8001c98 <HAL_GetTick>
 80031b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031b8:	e008      	b.n	80031cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031ba:	f7fe fd6d 	bl	8001c98 <HAL_GetTick>
 80031be:	4602      	mov	r2, r0
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	1ad3      	subs	r3, r2, r3
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d901      	bls.n	80031cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031c8:	2303      	movs	r3, #3
 80031ca:	e176      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 80031ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031d0:	f003 0302 	and.w	r3, r3, #2
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d0f0      	beq.n	80031ba <HAL_RCC_OscConfig+0x23a>
 80031d8:	e01a      	b.n	8003210 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031da:	4b09      	ldr	r3, [pc, #36]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 80031dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031de:	4a08      	ldr	r2, [pc, #32]	@ (8003200 <HAL_RCC_OscConfig+0x280>)
 80031e0:	f023 0301 	bic.w	r3, r3, #1
 80031e4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031e6:	f7fe fd57 	bl	8001c98 <HAL_GetTick>
 80031ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031ec:	e00a      	b.n	8003204 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031ee:	f7fe fd53 	bl	8001c98 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	1ad3      	subs	r3, r2, r3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d903      	bls.n	8003204 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e15c      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
 8003200:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003204:	4b91      	ldr	r3, [pc, #580]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 8003206:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003208:	f003 0302 	and.w	r3, r3, #2
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1ee      	bne.n	80031ee <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0304 	and.w	r3, r3, #4
 8003218:	2b00      	cmp	r3, #0
 800321a:	f000 80a4 	beq.w	8003366 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800321e:	4b8b      	ldr	r3, [pc, #556]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 8003220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003222:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d10d      	bne.n	8003246 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800322a:	4b88      	ldr	r3, [pc, #544]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 800322c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322e:	4a87      	ldr	r2, [pc, #540]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 8003230:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003234:	6413      	str	r3, [r2, #64]	@ 0x40
 8003236:	4b85      	ldr	r3, [pc, #532]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 8003238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800323e:	60bb      	str	r3, [r7, #8]
 8003240:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003242:	2301      	movs	r3, #1
 8003244:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003246:	4b82      	ldr	r3, [pc, #520]	@ (8003450 <HAL_RCC_OscConfig+0x4d0>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800324e:	2b00      	cmp	r3, #0
 8003250:	d118      	bne.n	8003284 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003252:	4b7f      	ldr	r3, [pc, #508]	@ (8003450 <HAL_RCC_OscConfig+0x4d0>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a7e      	ldr	r2, [pc, #504]	@ (8003450 <HAL_RCC_OscConfig+0x4d0>)
 8003258:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800325c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800325e:	f7fe fd1b 	bl	8001c98 <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003264:	e008      	b.n	8003278 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003266:	f7fe fd17 	bl	8001c98 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b64      	cmp	r3, #100	@ 0x64
 8003272:	d901      	bls.n	8003278 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e120      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003278:	4b75      	ldr	r3, [pc, #468]	@ (8003450 <HAL_RCC_OscConfig+0x4d0>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003280:	2b00      	cmp	r3, #0
 8003282:	d0f0      	beq.n	8003266 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d106      	bne.n	800329a <HAL_RCC_OscConfig+0x31a>
 800328c:	4b6f      	ldr	r3, [pc, #444]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 800328e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003290:	4a6e      	ldr	r2, [pc, #440]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 8003292:	f043 0301 	orr.w	r3, r3, #1
 8003296:	6713      	str	r3, [r2, #112]	@ 0x70
 8003298:	e02d      	b.n	80032f6 <HAL_RCC_OscConfig+0x376>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d10c      	bne.n	80032bc <HAL_RCC_OscConfig+0x33c>
 80032a2:	4b6a      	ldr	r3, [pc, #424]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80032a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a6:	4a69      	ldr	r2, [pc, #420]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80032a8:	f023 0301 	bic.w	r3, r3, #1
 80032ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80032ae:	4b67      	ldr	r3, [pc, #412]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80032b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b2:	4a66      	ldr	r2, [pc, #408]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80032b4:	f023 0304 	bic.w	r3, r3, #4
 80032b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80032ba:	e01c      	b.n	80032f6 <HAL_RCC_OscConfig+0x376>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	2b05      	cmp	r3, #5
 80032c2:	d10c      	bne.n	80032de <HAL_RCC_OscConfig+0x35e>
 80032c4:	4b61      	ldr	r3, [pc, #388]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80032c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c8:	4a60      	ldr	r2, [pc, #384]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80032ca:	f043 0304 	orr.w	r3, r3, #4
 80032ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80032d0:	4b5e      	ldr	r3, [pc, #376]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80032d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032d4:	4a5d      	ldr	r2, [pc, #372]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80032d6:	f043 0301 	orr.w	r3, r3, #1
 80032da:	6713      	str	r3, [r2, #112]	@ 0x70
 80032dc:	e00b      	b.n	80032f6 <HAL_RCC_OscConfig+0x376>
 80032de:	4b5b      	ldr	r3, [pc, #364]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80032e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032e2:	4a5a      	ldr	r2, [pc, #360]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80032e4:	f023 0301 	bic.w	r3, r3, #1
 80032e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80032ea:	4b58      	ldr	r3, [pc, #352]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80032ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ee:	4a57      	ldr	r2, [pc, #348]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80032f0:	f023 0304 	bic.w	r3, r3, #4
 80032f4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d015      	beq.n	800332a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032fe:	f7fe fccb 	bl	8001c98 <HAL_GetTick>
 8003302:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003304:	e00a      	b.n	800331c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003306:	f7fe fcc7 	bl	8001c98 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003314:	4293      	cmp	r3, r2
 8003316:	d901      	bls.n	800331c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e0ce      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800331c:	4b4b      	ldr	r3, [pc, #300]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 800331e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003320:	f003 0302 	and.w	r3, r3, #2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d0ee      	beq.n	8003306 <HAL_RCC_OscConfig+0x386>
 8003328:	e014      	b.n	8003354 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800332a:	f7fe fcb5 	bl	8001c98 <HAL_GetTick>
 800332e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003330:	e00a      	b.n	8003348 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003332:	f7fe fcb1 	bl	8001c98 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003340:	4293      	cmp	r3, r2
 8003342:	d901      	bls.n	8003348 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003344:	2303      	movs	r3, #3
 8003346:	e0b8      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003348:	4b40      	ldr	r3, [pc, #256]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 800334a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800334c:	f003 0302 	and.w	r3, r3, #2
 8003350:	2b00      	cmp	r3, #0
 8003352:	d1ee      	bne.n	8003332 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003354:	7dfb      	ldrb	r3, [r7, #23]
 8003356:	2b01      	cmp	r3, #1
 8003358:	d105      	bne.n	8003366 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800335a:	4b3c      	ldr	r3, [pc, #240]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 800335c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800335e:	4a3b      	ldr	r2, [pc, #236]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 8003360:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003364:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	2b00      	cmp	r3, #0
 800336c:	f000 80a4 	beq.w	80034b8 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003370:	4b36      	ldr	r3, [pc, #216]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f003 030c 	and.w	r3, r3, #12
 8003378:	2b08      	cmp	r3, #8
 800337a:	d06b      	beq.n	8003454 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	2b02      	cmp	r3, #2
 8003382:	d149      	bne.n	8003418 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003384:	4b31      	ldr	r3, [pc, #196]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a30      	ldr	r2, [pc, #192]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 800338a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800338e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003390:	f7fe fc82 	bl	8001c98 <HAL_GetTick>
 8003394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003396:	e008      	b.n	80033aa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003398:	f7fe fc7e 	bl	8001c98 <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	2b02      	cmp	r3, #2
 80033a4:	d901      	bls.n	80033aa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e087      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033aa:	4b28      	ldr	r3, [pc, #160]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1f0      	bne.n	8003398 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	69da      	ldr	r2, [r3, #28]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a1b      	ldr	r3, [r3, #32]
 80033be:	431a      	orrs	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c4:	019b      	lsls	r3, r3, #6
 80033c6:	431a      	orrs	r2, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033cc:	085b      	lsrs	r3, r3, #1
 80033ce:	3b01      	subs	r3, #1
 80033d0:	041b      	lsls	r3, r3, #16
 80033d2:	431a      	orrs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033d8:	061b      	lsls	r3, r3, #24
 80033da:	4313      	orrs	r3, r2
 80033dc:	4a1b      	ldr	r2, [pc, #108]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80033de:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80033e2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033e4:	4b19      	ldr	r3, [pc, #100]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a18      	ldr	r2, [pc, #96]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 80033ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f0:	f7fe fc52 	bl	8001c98 <HAL_GetTick>
 80033f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033f6:	e008      	b.n	800340a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033f8:	f7fe fc4e 	bl	8001c98 <HAL_GetTick>
 80033fc:	4602      	mov	r2, r0
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	2b02      	cmp	r3, #2
 8003404:	d901      	bls.n	800340a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003406:	2303      	movs	r3, #3
 8003408:	e057      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800340a:	4b10      	ldr	r3, [pc, #64]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d0f0      	beq.n	80033f8 <HAL_RCC_OscConfig+0x478>
 8003416:	e04f      	b.n	80034b8 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003418:	4b0c      	ldr	r3, [pc, #48]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a0b      	ldr	r2, [pc, #44]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 800341e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003422:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003424:	f7fe fc38 	bl	8001c98 <HAL_GetTick>
 8003428:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800342a:	e008      	b.n	800343e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800342c:	f7fe fc34 	bl	8001c98 <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	2b02      	cmp	r3, #2
 8003438:	d901      	bls.n	800343e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e03d      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800343e:	4b03      	ldr	r3, [pc, #12]	@ (800344c <HAL_RCC_OscConfig+0x4cc>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d1f0      	bne.n	800342c <HAL_RCC_OscConfig+0x4ac>
 800344a:	e035      	b.n	80034b8 <HAL_RCC_OscConfig+0x538>
 800344c:	40023800 	.word	0x40023800
 8003450:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003454:	4b1b      	ldr	r3, [pc, #108]	@ (80034c4 <HAL_RCC_OscConfig+0x544>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	2b01      	cmp	r3, #1
 8003460:	d028      	beq.n	80034b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800346c:	429a      	cmp	r2, r3
 800346e:	d121      	bne.n	80034b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800347a:	429a      	cmp	r2, r3
 800347c:	d11a      	bne.n	80034b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003484:	4013      	ands	r3, r2
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800348a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800348c:	4293      	cmp	r3, r2
 800348e:	d111      	bne.n	80034b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800349a:	085b      	lsrs	r3, r3, #1
 800349c:	3b01      	subs	r3, #1
 800349e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80034a0:	429a      	cmp	r2, r3
 80034a2:	d107      	bne.n	80034b4 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ae:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d001      	beq.n	80034b8 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	e000      	b.n	80034ba <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80034b8:	2300      	movs	r3, #0
}
 80034ba:	4618      	mov	r0, r3
 80034bc:	3718      	adds	r7, #24
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	40023800 	.word	0x40023800

080034c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b084      	sub	sp, #16
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
 80034d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80034d2:	2300      	movs	r3, #0
 80034d4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d101      	bne.n	80034e0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e0d0      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034e0:	4b6a      	ldr	r3, [pc, #424]	@ (800368c <HAL_RCC_ClockConfig+0x1c4>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 030f 	and.w	r3, r3, #15
 80034e8:	683a      	ldr	r2, [r7, #0]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d910      	bls.n	8003510 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ee:	4b67      	ldr	r3, [pc, #412]	@ (800368c <HAL_RCC_ClockConfig+0x1c4>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f023 020f 	bic.w	r2, r3, #15
 80034f6:	4965      	ldr	r1, [pc, #404]	@ (800368c <HAL_RCC_ClockConfig+0x1c4>)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034fe:	4b63      	ldr	r3, [pc, #396]	@ (800368c <HAL_RCC_ClockConfig+0x1c4>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 030f 	and.w	r3, r3, #15
 8003506:	683a      	ldr	r2, [r7, #0]
 8003508:	429a      	cmp	r2, r3
 800350a:	d001      	beq.n	8003510 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e0b8      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f003 0302 	and.w	r3, r3, #2
 8003518:	2b00      	cmp	r3, #0
 800351a:	d020      	beq.n	800355e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0304 	and.w	r3, r3, #4
 8003524:	2b00      	cmp	r3, #0
 8003526:	d005      	beq.n	8003534 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003528:	4b59      	ldr	r3, [pc, #356]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	4a58      	ldr	r2, [pc, #352]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 800352e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003532:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0308 	and.w	r3, r3, #8
 800353c:	2b00      	cmp	r3, #0
 800353e:	d005      	beq.n	800354c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003540:	4b53      	ldr	r3, [pc, #332]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	4a52      	ldr	r2, [pc, #328]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 8003546:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800354a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800354c:	4b50      	ldr	r3, [pc, #320]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	494d      	ldr	r1, [pc, #308]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 800355a:	4313      	orrs	r3, r2
 800355c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d040      	beq.n	80035ec <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b01      	cmp	r3, #1
 8003570:	d107      	bne.n	8003582 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003572:	4b47      	ldr	r3, [pc, #284]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d115      	bne.n	80035aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e07f      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
 8003586:	2b02      	cmp	r3, #2
 8003588:	d107      	bne.n	800359a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800358a:	4b41      	ldr	r3, [pc, #260]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d109      	bne.n	80035aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e073      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800359a:	4b3d      	ldr	r3, [pc, #244]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e06b      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035aa:	4b39      	ldr	r3, [pc, #228]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f023 0203 	bic.w	r2, r3, #3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	4936      	ldr	r1, [pc, #216]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035bc:	f7fe fb6c 	bl	8001c98 <HAL_GetTick>
 80035c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c2:	e00a      	b.n	80035da <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035c4:	f7fe fb68 	bl	8001c98 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d901      	bls.n	80035da <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e053      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035da:	4b2d      	ldr	r3, [pc, #180]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 020c 	and.w	r2, r3, #12
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d1eb      	bne.n	80035c4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035ec:	4b27      	ldr	r3, [pc, #156]	@ (800368c <HAL_RCC_ClockConfig+0x1c4>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 030f 	and.w	r3, r3, #15
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d210      	bcs.n	800361c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035fa:	4b24      	ldr	r3, [pc, #144]	@ (800368c <HAL_RCC_ClockConfig+0x1c4>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f023 020f 	bic.w	r2, r3, #15
 8003602:	4922      	ldr	r1, [pc, #136]	@ (800368c <HAL_RCC_ClockConfig+0x1c4>)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	4313      	orrs	r3, r2
 8003608:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800360a:	4b20      	ldr	r3, [pc, #128]	@ (800368c <HAL_RCC_ClockConfig+0x1c4>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 030f 	and.w	r3, r3, #15
 8003612:	683a      	ldr	r2, [r7, #0]
 8003614:	429a      	cmp	r2, r3
 8003616:	d001      	beq.n	800361c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e032      	b.n	8003682 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0304 	and.w	r3, r3, #4
 8003624:	2b00      	cmp	r3, #0
 8003626:	d008      	beq.n	800363a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003628:	4b19      	ldr	r3, [pc, #100]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	4916      	ldr	r1, [pc, #88]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 8003636:	4313      	orrs	r3, r2
 8003638:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0308 	and.w	r3, r3, #8
 8003642:	2b00      	cmp	r3, #0
 8003644:	d009      	beq.n	800365a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003646:	4b12      	ldr	r3, [pc, #72]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	00db      	lsls	r3, r3, #3
 8003654:	490e      	ldr	r1, [pc, #56]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 8003656:	4313      	orrs	r3, r2
 8003658:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800365a:	f000 f821 	bl	80036a0 <HAL_RCC_GetSysClockFreq>
 800365e:	4602      	mov	r2, r0
 8003660:	4b0b      	ldr	r3, [pc, #44]	@ (8003690 <HAL_RCC_ClockConfig+0x1c8>)
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	091b      	lsrs	r3, r3, #4
 8003666:	f003 030f 	and.w	r3, r3, #15
 800366a:	490a      	ldr	r1, [pc, #40]	@ (8003694 <HAL_RCC_ClockConfig+0x1cc>)
 800366c:	5ccb      	ldrb	r3, [r1, r3]
 800366e:	fa22 f303 	lsr.w	r3, r2, r3
 8003672:	4a09      	ldr	r2, [pc, #36]	@ (8003698 <HAL_RCC_ClockConfig+0x1d0>)
 8003674:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003676:	4b09      	ldr	r3, [pc, #36]	@ (800369c <HAL_RCC_ClockConfig+0x1d4>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4618      	mov	r0, r3
 800367c:	f7fe f96a 	bl	8001954 <HAL_InitTick>

  return HAL_OK;
 8003680:	2300      	movs	r3, #0
}
 8003682:	4618      	mov	r0, r3
 8003684:	3710      	adds	r7, #16
 8003686:	46bd      	mov	sp, r7
 8003688:	bd80      	pop	{r7, pc}
 800368a:	bf00      	nop
 800368c:	40023c00 	.word	0x40023c00
 8003690:	40023800 	.word	0x40023800
 8003694:	0800e5dc 	.word	0x0800e5dc
 8003698:	20000000 	.word	0x20000000
 800369c:	20000004 	.word	0x20000004

080036a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80036a4:	b090      	sub	sp, #64	@ 0x40
 80036a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80036a8:	2300      	movs	r3, #0
 80036aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80036ac:	2300      	movs	r3, #0
 80036ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036b0:	2300      	movs	r3, #0
 80036b2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 80036b4:	2300      	movs	r3, #0
 80036b6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036b8:	4b59      	ldr	r3, [pc, #356]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x180>)
 80036ba:	689b      	ldr	r3, [r3, #8]
 80036bc:	f003 030c 	and.w	r3, r3, #12
 80036c0:	2b08      	cmp	r3, #8
 80036c2:	d00d      	beq.n	80036e0 <HAL_RCC_GetSysClockFreq+0x40>
 80036c4:	2b08      	cmp	r3, #8
 80036c6:	f200 80a1 	bhi.w	800380c <HAL_RCC_GetSysClockFreq+0x16c>
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d002      	beq.n	80036d4 <HAL_RCC_GetSysClockFreq+0x34>
 80036ce:	2b04      	cmp	r3, #4
 80036d0:	d003      	beq.n	80036da <HAL_RCC_GetSysClockFreq+0x3a>
 80036d2:	e09b      	b.n	800380c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036d4:	4b53      	ldr	r3, [pc, #332]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x184>)
 80036d6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036d8:	e09b      	b.n	8003812 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036da:	4b53      	ldr	r3, [pc, #332]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x188>)
 80036dc:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036de:	e098      	b.n	8003812 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036e0:	4b4f      	ldr	r3, [pc, #316]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x180>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036e8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80036ea:	4b4d      	ldr	r3, [pc, #308]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x180>)
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d028      	beq.n	8003748 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036f6:	4b4a      	ldr	r3, [pc, #296]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x180>)
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	099b      	lsrs	r3, r3, #6
 80036fc:	2200      	movs	r2, #0
 80036fe:	623b      	str	r3, [r7, #32]
 8003700:	627a      	str	r2, [r7, #36]	@ 0x24
 8003702:	6a3b      	ldr	r3, [r7, #32]
 8003704:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003708:	2100      	movs	r1, #0
 800370a:	4b47      	ldr	r3, [pc, #284]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x188>)
 800370c:	fb03 f201 	mul.w	r2, r3, r1
 8003710:	2300      	movs	r3, #0
 8003712:	fb00 f303 	mul.w	r3, r0, r3
 8003716:	4413      	add	r3, r2
 8003718:	4a43      	ldr	r2, [pc, #268]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x188>)
 800371a:	fba0 1202 	umull	r1, r2, r0, r2
 800371e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003720:	460a      	mov	r2, r1
 8003722:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003724:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003726:	4413      	add	r3, r2
 8003728:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800372a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800372c:	2200      	movs	r2, #0
 800372e:	61bb      	str	r3, [r7, #24]
 8003730:	61fa      	str	r2, [r7, #28]
 8003732:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003736:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800373a:	f7fd f8c7 	bl	80008cc <__aeabi_uldivmod>
 800373e:	4602      	mov	r2, r0
 8003740:	460b      	mov	r3, r1
 8003742:	4613      	mov	r3, r2
 8003744:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003746:	e053      	b.n	80037f0 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003748:	4b35      	ldr	r3, [pc, #212]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x180>)
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	099b      	lsrs	r3, r3, #6
 800374e:	2200      	movs	r2, #0
 8003750:	613b      	str	r3, [r7, #16]
 8003752:	617a      	str	r2, [r7, #20]
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800375a:	f04f 0b00 	mov.w	fp, #0
 800375e:	4652      	mov	r2, sl
 8003760:	465b      	mov	r3, fp
 8003762:	f04f 0000 	mov.w	r0, #0
 8003766:	f04f 0100 	mov.w	r1, #0
 800376a:	0159      	lsls	r1, r3, #5
 800376c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003770:	0150      	lsls	r0, r2, #5
 8003772:	4602      	mov	r2, r0
 8003774:	460b      	mov	r3, r1
 8003776:	ebb2 080a 	subs.w	r8, r2, sl
 800377a:	eb63 090b 	sbc.w	r9, r3, fp
 800377e:	f04f 0200 	mov.w	r2, #0
 8003782:	f04f 0300 	mov.w	r3, #0
 8003786:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800378a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800378e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003792:	ebb2 0408 	subs.w	r4, r2, r8
 8003796:	eb63 0509 	sbc.w	r5, r3, r9
 800379a:	f04f 0200 	mov.w	r2, #0
 800379e:	f04f 0300 	mov.w	r3, #0
 80037a2:	00eb      	lsls	r3, r5, #3
 80037a4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037a8:	00e2      	lsls	r2, r4, #3
 80037aa:	4614      	mov	r4, r2
 80037ac:	461d      	mov	r5, r3
 80037ae:	eb14 030a 	adds.w	r3, r4, sl
 80037b2:	603b      	str	r3, [r7, #0]
 80037b4:	eb45 030b 	adc.w	r3, r5, fp
 80037b8:	607b      	str	r3, [r7, #4]
 80037ba:	f04f 0200 	mov.w	r2, #0
 80037be:	f04f 0300 	mov.w	r3, #0
 80037c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037c6:	4629      	mov	r1, r5
 80037c8:	028b      	lsls	r3, r1, #10
 80037ca:	4621      	mov	r1, r4
 80037cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80037d0:	4621      	mov	r1, r4
 80037d2:	028a      	lsls	r2, r1, #10
 80037d4:	4610      	mov	r0, r2
 80037d6:	4619      	mov	r1, r3
 80037d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037da:	2200      	movs	r2, #0
 80037dc:	60bb      	str	r3, [r7, #8]
 80037de:	60fa      	str	r2, [r7, #12]
 80037e0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037e4:	f7fd f872 	bl	80008cc <__aeabi_uldivmod>
 80037e8:	4602      	mov	r2, r0
 80037ea:	460b      	mov	r3, r1
 80037ec:	4613      	mov	r3, r2
 80037ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80037f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x180>)
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	0c1b      	lsrs	r3, r3, #16
 80037f6:	f003 0303 	and.w	r3, r3, #3
 80037fa:	3301      	adds	r3, #1
 80037fc:	005b      	lsls	r3, r3, #1
 80037fe:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003800:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003804:	fbb2 f3f3 	udiv	r3, r2, r3
 8003808:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800380a:	e002      	b.n	8003812 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800380c:	4b05      	ldr	r3, [pc, #20]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x184>)
 800380e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003810:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003814:	4618      	mov	r0, r3
 8003816:	3740      	adds	r7, #64	@ 0x40
 8003818:	46bd      	mov	sp, r7
 800381a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800381e:	bf00      	nop
 8003820:	40023800 	.word	0x40023800
 8003824:	00f42400 	.word	0x00f42400
 8003828:	017d7840 	.word	0x017d7840

0800382c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003830:	4b03      	ldr	r3, [pc, #12]	@ (8003840 <HAL_RCC_GetHCLKFreq+0x14>)
 8003832:	681b      	ldr	r3, [r3, #0]
}
 8003834:	4618      	mov	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	20000000 	.word	0x20000000

08003844 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003848:	f7ff fff0 	bl	800382c <HAL_RCC_GetHCLKFreq>
 800384c:	4602      	mov	r2, r0
 800384e:	4b05      	ldr	r3, [pc, #20]	@ (8003864 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	0a9b      	lsrs	r3, r3, #10
 8003854:	f003 0307 	and.w	r3, r3, #7
 8003858:	4903      	ldr	r1, [pc, #12]	@ (8003868 <HAL_RCC_GetPCLK1Freq+0x24>)
 800385a:	5ccb      	ldrb	r3, [r1, r3]
 800385c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003860:	4618      	mov	r0, r3
 8003862:	bd80      	pop	{r7, pc}
 8003864:	40023800 	.word	0x40023800
 8003868:	0800e5ec 	.word	0x0800e5ec

0800386c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800386c:	b480      	push	{r7}
 800386e:	b083      	sub	sp, #12
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	220f      	movs	r2, #15
 800387a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800387c:	4b12      	ldr	r3, [pc, #72]	@ (80038c8 <HAL_RCC_GetClockConfig+0x5c>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f003 0203 	and.w	r2, r3, #3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003888:	4b0f      	ldr	r3, [pc, #60]	@ (80038c8 <HAL_RCC_GetClockConfig+0x5c>)
 800388a:	689b      	ldr	r3, [r3, #8]
 800388c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003894:	4b0c      	ldr	r3, [pc, #48]	@ (80038c8 <HAL_RCC_GetClockConfig+0x5c>)
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80038a0:	4b09      	ldr	r3, [pc, #36]	@ (80038c8 <HAL_RCC_GetClockConfig+0x5c>)
 80038a2:	689b      	ldr	r3, [r3, #8]
 80038a4:	08db      	lsrs	r3, r3, #3
 80038a6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80038ae:	4b07      	ldr	r3, [pc, #28]	@ (80038cc <HAL_RCC_GetClockConfig+0x60>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 020f 	and.w	r2, r3, #15
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	601a      	str	r2, [r3, #0]
}
 80038ba:	bf00      	nop
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
 80038c6:	bf00      	nop
 80038c8:	40023800 	.word	0x40023800
 80038cc:	40023c00 	.word	0x40023c00

080038d0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b088      	sub	sp, #32
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80038d8:	2300      	movs	r3, #0
 80038da:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80038dc:	2300      	movs	r3, #0
 80038de:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80038e0:	2300      	movs	r3, #0
 80038e2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80038e4:	2300      	movs	r3, #0
 80038e6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80038e8:	2300      	movs	r3, #0
 80038ea:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d012      	beq.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80038f8:	4b69      	ldr	r3, [pc, #420]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	4a68      	ldr	r2, [pc, #416]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80038fe:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003902:	6093      	str	r3, [r2, #8]
 8003904:	4b66      	ldr	r3, [pc, #408]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003906:	689a      	ldr	r2, [r3, #8]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800390c:	4964      	ldr	r1, [pc, #400]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800390e:	4313      	orrs	r3, r2
 8003910:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003916:	2b00      	cmp	r3, #0
 8003918:	d101      	bne.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800391a:	2301      	movs	r3, #1
 800391c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003926:	2b00      	cmp	r3, #0
 8003928:	d017      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800392a:	4b5d      	ldr	r3, [pc, #372]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800392c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003930:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003938:	4959      	ldr	r1, [pc, #356]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800393a:	4313      	orrs	r3, r2
 800393c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003944:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003948:	d101      	bne.n	800394e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800394a:	2301      	movs	r3, #1
 800394c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003952:	2b00      	cmp	r3, #0
 8003954:	d101      	bne.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8003956:	2301      	movs	r3, #1
 8003958:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003962:	2b00      	cmp	r3, #0
 8003964:	d017      	beq.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003966:	4b4e      	ldr	r3, [pc, #312]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003968:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800396c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003974:	494a      	ldr	r1, [pc, #296]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003976:	4313      	orrs	r3, r2
 8003978:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003980:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003984:	d101      	bne.n	800398a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8003986:	2301      	movs	r3, #1
 8003988:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398e:	2b00      	cmp	r3, #0
 8003990:	d101      	bne.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003992:	2301      	movs	r3, #1
 8003994:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d001      	beq.n	80039a6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80039a2:	2301      	movs	r3, #1
 80039a4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0320 	and.w	r3, r3, #32
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f000 808b 	beq.w	8003aca <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80039b4:	4b3a      	ldr	r3, [pc, #232]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b8:	4a39      	ldr	r2, [pc, #228]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039be:	6413      	str	r3, [r2, #64]	@ 0x40
 80039c0:	4b37      	ldr	r3, [pc, #220]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80039c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039c8:	60bb      	str	r3, [r7, #8]
 80039ca:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80039cc:	4b35      	ldr	r3, [pc, #212]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a34      	ldr	r2, [pc, #208]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80039d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039d8:	f7fe f95e 	bl	8001c98 <HAL_GetTick>
 80039dc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80039de:	e008      	b.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039e0:	f7fe f95a 	bl	8001c98 <HAL_GetTick>
 80039e4:	4602      	mov	r2, r0
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	1ad3      	subs	r3, r2, r3
 80039ea:	2b64      	cmp	r3, #100	@ 0x64
 80039ec:	d901      	bls.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e357      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80039f2:	4b2c      	ldr	r3, [pc, #176]	@ (8003aa4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d0f0      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039fe:	4b28      	ldr	r3, [pc, #160]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a06:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d035      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d02e      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003a1c:	4b20      	ldr	r3, [pc, #128]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a24:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003a26:	4b1e      	ldr	r3, [pc, #120]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a2a:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a30:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003a32:	4b1b      	ldr	r3, [pc, #108]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a36:	4a1a      	ldr	r2, [pc, #104]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a38:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a3c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003a3e:	4a18      	ldr	r2, [pc, #96]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003a44:	4b16      	ldr	r3, [pc, #88]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d114      	bne.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a50:	f7fe f922 	bl	8001c98 <HAL_GetTick>
 8003a54:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a56:	e00a      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a58:	f7fe f91e 	bl	8001c98 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d901      	bls.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e319      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d0ee      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a86:	d111      	bne.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003a88:	4b05      	ldr	r3, [pc, #20]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003a94:	4b04      	ldr	r3, [pc, #16]	@ (8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003a96:	400b      	ands	r3, r1
 8003a98:	4901      	ldr	r1, [pc, #4]	@ (8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	608b      	str	r3, [r1, #8]
 8003a9e:	e00b      	b.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003aa0:	40023800 	.word	0x40023800
 8003aa4:	40007000 	.word	0x40007000
 8003aa8:	0ffffcff 	.word	0x0ffffcff
 8003aac:	4baa      	ldr	r3, [pc, #680]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	4aa9      	ldr	r2, [pc, #676]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ab2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003ab6:	6093      	str	r3, [r2, #8]
 8003ab8:	4ba7      	ldr	r3, [pc, #668]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003aba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ac4:	49a4      	ldr	r1, [pc, #656]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0310 	and.w	r3, r3, #16
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d010      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003ad6:	4ba0      	ldr	r3, [pc, #640]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ad8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003adc:	4a9e      	ldr	r2, [pc, #632]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ade:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003ae2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003ae6:	4b9c      	ldr	r3, [pc, #624]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ae8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af0:	4999      	ldr	r1, [pc, #612]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00a      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b04:	4b94      	ldr	r3, [pc, #592]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b0a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b12:	4991      	ldr	r1, [pc, #580]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00a      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b26:	4b8c      	ldr	r3, [pc, #560]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b2c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003b34:	4988      	ldr	r1, [pc, #544]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00a      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b48:	4b83      	ldr	r3, [pc, #524]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b4e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003b56:	4980      	ldr	r1, [pc, #512]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00a      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003b6a:	4b7b      	ldr	r3, [pc, #492]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b70:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b78:	4977      	ldr	r1, [pc, #476]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00a      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b8c:	4b72      	ldr	r3, [pc, #456]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b92:	f023 0203 	bic.w	r2, r3, #3
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b9a:	496f      	ldr	r1, [pc, #444]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d00a      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003bae:	4b6a      	ldr	r3, [pc, #424]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bb4:	f023 020c 	bic.w	r2, r3, #12
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bbc:	4966      	ldr	r1, [pc, #408]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00a      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003bd0:	4b61      	ldr	r3, [pc, #388]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bd6:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bde:	495e      	ldr	r1, [pc, #376]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d00a      	beq.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003bf2:	4b59      	ldr	r3, [pc, #356]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003bf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c00:	4955      	ldr	r1, [pc, #340]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c02:	4313      	orrs	r3, r2
 8003c04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00a      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c14:	4b50      	ldr	r3, [pc, #320]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c1a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c22:	494d      	ldr	r1, [pc, #308]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00a      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003c36:	4b48      	ldr	r3, [pc, #288]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c3c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c44:	4944      	ldr	r1, [pc, #272]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d00a      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003c58:	4b3f      	ldr	r3, [pc, #252]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c5e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c66:	493c      	ldr	r1, [pc, #240]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00a      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003c7a:	4b37      	ldr	r3, [pc, #220]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c80:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c88:	4933      	ldr	r1, [pc, #204]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00a      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003c9c:	4b2e      	ldr	r3, [pc, #184]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003caa:	492b      	ldr	r1, [pc, #172]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d011      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003cbe:	4b26      	ldr	r3, [pc, #152]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003cc4:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ccc:	4922      	ldr	r1, [pc, #136]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cd8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cdc:	d101      	bne.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00a      	beq.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003cfe:	4b16      	ldr	r3, [pc, #88]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d04:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d0c:	4912      	ldr	r1, [pc, #72]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00b      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003d20:	4b0d      	ldr	r3, [pc, #52]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d26:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d30:	4909      	ldr	r1, [pc, #36]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d006      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	f000 80d9 	beq.w	8003efe <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003d4c:	4b02      	ldr	r3, [pc, #8]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a01      	ldr	r2, [pc, #4]	@ (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003d52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003d56:	e001      	b.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003d58:	40023800 	.word	0x40023800
 8003d5c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d5e:	f7fd ff9b 	bl	8001c98 <HAL_GetTick>
 8003d62:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003d64:	e008      	b.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003d66:	f7fd ff97 	bl	8001c98 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b64      	cmp	r3, #100	@ 0x64
 8003d72:	d901      	bls.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e194      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003d78:	4b6c      	ldr	r3, [pc, #432]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1f0      	bne.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0301 	and.w	r3, r3, #1
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d021      	beq.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d11d      	bne.n	8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003d98:	4b64      	ldr	r3, [pc, #400]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003d9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d9e:	0c1b      	lsrs	r3, r3, #16
 8003da0:	f003 0303 	and.w	r3, r3, #3
 8003da4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003da6:	4b61      	ldr	r3, [pc, #388]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003da8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dac:	0e1b      	lsrs	r3, r3, #24
 8003dae:	f003 030f 	and.w	r3, r3, #15
 8003db2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	019a      	lsls	r2, r3, #6
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	041b      	lsls	r3, r3, #16
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	061b      	lsls	r3, r3, #24
 8003dc4:	431a      	orrs	r2, r3
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	071b      	lsls	r3, r3, #28
 8003dcc:	4957      	ldr	r1, [pc, #348]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d004      	beq.n	8003dea <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003de4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003de8:	d00a      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d02e      	beq.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003dfe:	d129      	bne.n	8003e54 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003e00:	4b4a      	ldr	r3, [pc, #296]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e02:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e06:	0c1b      	lsrs	r3, r3, #16
 8003e08:	f003 0303 	and.w	r3, r3, #3
 8003e0c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003e0e:	4b47      	ldr	r3, [pc, #284]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e10:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e14:	0f1b      	lsrs	r3, r3, #28
 8003e16:	f003 0307 	and.w	r3, r3, #7
 8003e1a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	019a      	lsls	r2, r3, #6
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	041b      	lsls	r3, r3, #16
 8003e26:	431a      	orrs	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	061b      	lsls	r3, r3, #24
 8003e2e:	431a      	orrs	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	071b      	lsls	r3, r3, #28
 8003e34:	493d      	ldr	r1, [pc, #244]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e36:	4313      	orrs	r3, r2
 8003e38:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003e3c:	4b3b      	ldr	r3, [pc, #236]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e42:	f023 021f 	bic.w	r2, r3, #31
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4a:	3b01      	subs	r3, #1
 8003e4c:	4937      	ldr	r1, [pc, #220]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d01d      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003e60:	4b32      	ldr	r3, [pc, #200]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e62:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e66:	0e1b      	lsrs	r3, r3, #24
 8003e68:	f003 030f 	and.w	r3, r3, #15
 8003e6c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003e6e:	4b2f      	ldr	r3, [pc, #188]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003e74:	0f1b      	lsrs	r3, r3, #28
 8003e76:	f003 0307 	and.w	r3, r3, #7
 8003e7a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	019a      	lsls	r2, r3, #6
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	691b      	ldr	r3, [r3, #16]
 8003e86:	041b      	lsls	r3, r3, #16
 8003e88:	431a      	orrs	r2, r3
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	061b      	lsls	r3, r3, #24
 8003e8e:	431a      	orrs	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	071b      	lsls	r3, r3, #28
 8003e94:	4925      	ldr	r1, [pc, #148]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d011      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	019a      	lsls	r2, r3, #6
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	691b      	ldr	r3, [r3, #16]
 8003eb2:	041b      	lsls	r3, r3, #16
 8003eb4:	431a      	orrs	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68db      	ldr	r3, [r3, #12]
 8003eba:	061b      	lsls	r3, r3, #24
 8003ebc:	431a      	orrs	r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	071b      	lsls	r3, r3, #28
 8003ec4:	4919      	ldr	r1, [pc, #100]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003ecc:	4b17      	ldr	r3, [pc, #92]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a16      	ldr	r2, [pc, #88]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ed2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003ed6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ed8:	f7fd fede 	bl	8001c98 <HAL_GetTick>
 8003edc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ede:	e008      	b.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003ee0:	f7fd feda 	bl	8001c98 <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	2b64      	cmp	r3, #100	@ 0x64
 8003eec:	d901      	bls.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003eee:	2303      	movs	r3, #3
 8003ef0:	e0d7      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ef2:	4b0e      	ldr	r3, [pc, #56]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d0f0      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003efe:	69bb      	ldr	r3, [r7, #24]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	f040 80cd 	bne.w	80040a0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003f06:	4b09      	ldr	r3, [pc, #36]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a08      	ldr	r2, [pc, #32]	@ (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f12:	f7fd fec1 	bl	8001c98 <HAL_GetTick>
 8003f16:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f18:	e00a      	b.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003f1a:	f7fd febd 	bl	8001c98 <HAL_GetTick>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	1ad3      	subs	r3, r2, r3
 8003f24:	2b64      	cmp	r3, #100	@ 0x64
 8003f26:	d903      	bls.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f28:	2303      	movs	r3, #3
 8003f2a:	e0ba      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003f2c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003f30:	4b5e      	ldr	r3, [pc, #376]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f3c:	d0ed      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d003      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d009      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d02e      	beq.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d12a      	bne.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003f66:	4b51      	ldr	r3, [pc, #324]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f6c:	0c1b      	lsrs	r3, r3, #16
 8003f6e:	f003 0303 	and.w	r3, r3, #3
 8003f72:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003f74:	4b4d      	ldr	r3, [pc, #308]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7a:	0f1b      	lsrs	r3, r3, #28
 8003f7c:	f003 0307 	and.w	r3, r3, #7
 8003f80:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	019a      	lsls	r2, r3, #6
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	041b      	lsls	r3, r3, #16
 8003f8c:	431a      	orrs	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	061b      	lsls	r3, r3, #24
 8003f94:	431a      	orrs	r2, r3
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	071b      	lsls	r3, r3, #28
 8003f9a:	4944      	ldr	r1, [pc, #272]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003fa2:	4b42      	ldr	r3, [pc, #264]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003fa8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb0:	3b01      	subs	r3, #1
 8003fb2:	021b      	lsls	r3, r3, #8
 8003fb4:	493d      	ldr	r1, [pc, #244]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d022      	beq.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fcc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fd0:	d11d      	bne.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003fd2:	4b36      	ldr	r3, [pc, #216]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fd8:	0e1b      	lsrs	r3, r3, #24
 8003fda:	f003 030f 	and.w	r3, r3, #15
 8003fde:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003fe0:	4b32      	ldr	r3, [pc, #200]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003fe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fe6:	0f1b      	lsrs	r3, r3, #28
 8003fe8:	f003 0307 	and.w	r3, r3, #7
 8003fec:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	019a      	lsls	r2, r3, #6
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6a1b      	ldr	r3, [r3, #32]
 8003ff8:	041b      	lsls	r3, r3, #16
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	061b      	lsls	r3, r3, #24
 8004000:	431a      	orrs	r2, r3
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	071b      	lsls	r3, r3, #28
 8004006:	4929      	ldr	r1, [pc, #164]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004008:	4313      	orrs	r3, r2
 800400a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0308 	and.w	r3, r3, #8
 8004016:	2b00      	cmp	r3, #0
 8004018:	d028      	beq.n	800406c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800401a:	4b24      	ldr	r3, [pc, #144]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800401c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004020:	0e1b      	lsrs	r3, r3, #24
 8004022:	f003 030f 	and.w	r3, r3, #15
 8004026:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004028:	4b20      	ldr	r3, [pc, #128]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800402a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800402e:	0c1b      	lsrs	r3, r3, #16
 8004030:	f003 0303 	and.w	r3, r3, #3
 8004034:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	019a      	lsls	r2, r3, #6
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	041b      	lsls	r3, r3, #16
 8004040:	431a      	orrs	r2, r3
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	061b      	lsls	r3, r3, #24
 8004046:	431a      	orrs	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	69db      	ldr	r3, [r3, #28]
 800404c:	071b      	lsls	r3, r3, #28
 800404e:	4917      	ldr	r1, [pc, #92]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004050:	4313      	orrs	r3, r2
 8004052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004056:	4b15      	ldr	r3, [pc, #84]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004058:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800405c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004064:	4911      	ldr	r1, [pc, #68]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004066:	4313      	orrs	r3, r2
 8004068:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800406c:	4b0f      	ldr	r3, [pc, #60]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a0e      	ldr	r2, [pc, #56]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004076:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004078:	f7fd fe0e 	bl	8001c98 <HAL_GetTick>
 800407c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800407e:	e008      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004080:	f7fd fe0a 	bl	8001c98 <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	2b64      	cmp	r3, #100	@ 0x64
 800408c:	d901      	bls.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800408e:	2303      	movs	r3, #3
 8004090:	e007      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004092:	4b06      	ldr	r3, [pc, #24]	@ (80040ac <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800409a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800409e:	d1ef      	bne.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3720      	adds	r7, #32
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}
 80040aa:	bf00      	nop
 80040ac:	40023800 	.word	0x40023800

080040b0 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e01c      	b.n	80040fc <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	795b      	ldrb	r3, [r3, #5]
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d105      	bne.n	80040d8 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f7fd fab4 	bl	8001640 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2202      	movs	r2, #2
 80040dc:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f042 0204 	orr.w	r2, r2, #4
 80040ec:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2201      	movs	r2, #1
 80040f2:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3708      	adds	r7, #8
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}

08004104 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b084      	sub	sp, #16
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800410e:	2300      	movs	r3, #0
 8004110:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	791b      	ldrb	r3, [r3, #4]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d101      	bne.n	800411e <HAL_RNG_GenerateRandomNumber+0x1a>
 800411a:	2302      	movs	r3, #2
 800411c:	e044      	b.n	80041a8 <HAL_RNG_GenerateRandomNumber+0xa4>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	795b      	ldrb	r3, [r3, #5]
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b01      	cmp	r3, #1
 800412c:	d133      	bne.n	8004196 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2202      	movs	r2, #2
 8004132:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004134:	f7fd fdb0 	bl	8001c98 <HAL_GetTick>
 8004138:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800413a:	e018      	b.n	800416e <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800413c:	f7fd fdac 	bl	8001c98 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	2b02      	cmp	r3, #2
 8004148:	d911      	bls.n	800416e <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	2b01      	cmp	r3, #1
 8004156:	d00a      	beq.n	800416e <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2202      	movs	r2, #2
 8004162:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e01c      	b.n	80041a8 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b01      	cmp	r3, #1
 800417a:	d1df      	bne.n	800413c <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	689a      	ldr	r2, [r3, #8]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	68da      	ldr	r2, [r3, #12]
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2201      	movs	r2, #1
 8004192:	715a      	strb	r2, [r3, #5]
 8004194:	e004      	b.n	80041a0 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2204      	movs	r2, #4
 800419a:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2200      	movs	r2, #0
 80041a4:	711a      	strb	r2, [r3, #4]

  return status;
 80041a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3710      	adds	r7, #16
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <HAL_RNG_GetRandomNumber>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval Random value
  */
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b082      	sub	sp, #8
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  if (HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	330c      	adds	r3, #12
 80041bc:	4619      	mov	r1, r3
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f7ff ffa0 	bl	8004104 <HAL_RNG_GenerateRandomNumber>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d102      	bne.n	80041d0 <HAL_RNG_GetRandomNumber+0x20>
  {
    return hrng->RandomNumber;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	e000      	b.n	80041d2 <HAL_RNG_GetRandomNumber+0x22>
  }
  else
  {
    return 0U;
 80041d0:	2300      	movs	r3, #0
  }
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3708      	adds	r7, #8
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}

080041da <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80041da:	b580      	push	{r7, lr}
 80041dc:	b082      	sub	sp, #8
 80041de:	af00      	add	r7, sp, #0
 80041e0:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e022      	b.n	8004232 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d105      	bne.n	8004204 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f7fd fa72 	bl	80016e8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2203      	movs	r2, #3
 8004208:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 f815 	bl	800423c <HAL_SD_InitCard>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	d001      	beq.n	800421c <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e00a      	b.n	8004232 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2201      	movs	r2, #1
 800422c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004230:	2300      	movs	r3, #0
}
 8004232:	4618      	mov	r0, r3
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}
	...

0800423c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800423c:	b5b0      	push	{r4, r5, r7, lr}
 800423e:	b08e      	sub	sp, #56	@ 0x38
 8004240:	af04      	add	r7, sp, #16
 8004242:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8004244:	2300      	movs	r3, #0
 8004246:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8004248:	2300      	movs	r3, #0
 800424a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800424c:	2300      	movs	r3, #0
 800424e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8004250:	2300      	movs	r3, #0
 8004252:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8004254:	2300      	movs	r3, #0
 8004256:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8004258:	2376      	movs	r3, #118	@ 0x76
 800425a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681d      	ldr	r5, [r3, #0]
 8004260:	466c      	mov	r4, sp
 8004262:	f107 0314 	add.w	r3, r7, #20
 8004266:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800426a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800426e:	f107 0308 	add.w	r3, r7, #8
 8004272:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004274:	4628      	mov	r0, r5
 8004276:	f001 fbad 	bl	80059d4 <SDMMC_Init>
 800427a:	4603      	mov	r3, r0
 800427c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8004280:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004284:	2b00      	cmp	r3, #0
 8004286:	d001      	beq.n	800428c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e059      	b.n	8004340 <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	685a      	ldr	r2, [r3, #4]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800429a:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4618      	mov	r0, r3
 80042a2:	f001 fbe1 	bl	8005a68 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	685a      	ldr	r2, [r3, #4]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042b4:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80042b6:	2002      	movs	r0, #2
 80042b8:	f7fd fcfa 	bl	8001cb0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80042bc:	6878      	ldr	r0, [r7, #4]
 80042be:	f000 ff59 	bl	8005174 <SD_PowerON>
 80042c2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80042c4:	6a3b      	ldr	r3, [r7, #32]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00b      	beq.n	80042e2 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2201      	movs	r2, #1
 80042ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042d6:	6a3b      	ldr	r3, [r7, #32]
 80042d8:	431a      	orrs	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80042de:	2301      	movs	r3, #1
 80042e0:	e02e      	b.n	8004340 <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 fe78 	bl	8004fd8 <SD_InitCard>
 80042e8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80042ea:	6a3b      	ldr	r3, [r7, #32]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d00b      	beq.n	8004308 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2201      	movs	r2, #1
 80042f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042fc:	6a3b      	ldr	r3, [r7, #32]
 80042fe:	431a      	orrs	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e01b      	b.n	8004340 <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004310:	4618      	mov	r0, r3
 8004312:	f001 fc3b 	bl	8005b8c <SDMMC_CmdBlockLength>
 8004316:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004318:	6a3b      	ldr	r3, [r7, #32]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00f      	beq.n	800433e <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	4a09      	ldr	r2, [pc, #36]	@ (8004348 <HAL_SD_InitCard+0x10c>)
 8004324:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800432a:	6a3b      	ldr	r3, [r7, #32]
 800432c:	431a      	orrs	r2, r3
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2201      	movs	r2, #1
 8004336:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e000      	b.n	8004340 <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 800433e:	2300      	movs	r3, #0
}
 8004340:	4618      	mov	r0, r3
 8004342:	3728      	adds	r7, #40	@ 0x28
 8004344:	46bd      	mov	sp, r7
 8004346:	bdb0      	pop	{r4, r5, r7, pc}
 8004348:	004005ff 	.word	0x004005ff

0800434c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b08c      	sub	sp, #48	@ 0x30
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	607a      	str	r2, [r7, #4]
 8004358:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d107      	bne.n	8004374 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004368:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e0c3      	b.n	80044fc <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800437a:	b2db      	uxtb	r3, r3
 800437c:	2b01      	cmp	r3, #1
 800437e:	f040 80bc 	bne.w	80044fa <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2200      	movs	r2, #0
 8004386:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004388:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	441a      	add	r2, r3
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004392:	429a      	cmp	r2, r3
 8004394:	d907      	bls.n	80043a6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800439a:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e0aa      	b.n	80044fc <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2203      	movs	r2, #3
 80043aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	2200      	movs	r2, #0
 80043b4:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 80043c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ca:	4a4e      	ldr	r2, [pc, #312]	@ (8004504 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80043cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d2:	4a4d      	ldr	r2, [pc, #308]	@ (8004508 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80043d4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043da:	2200      	movs	r2, #0
 80043dc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043e2:	2200      	movs	r2, #0
 80043e4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043f6:	689a      	ldr	r2, [r3, #8]
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	430a      	orrs	r2, r1
 8004400:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	3380      	adds	r3, #128	@ 0x80
 800440c:	4619      	mov	r1, r3
 800440e:	68ba      	ldr	r2, [r7, #8]
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	025b      	lsls	r3, r3, #9
 8004414:	089b      	lsrs	r3, r3, #2
 8004416:	f7fd fdff 	bl	8002018 <HAL_DMA_Start_IT>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d017      	beq.n	8004450 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800442e:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a35      	ldr	r2, [pc, #212]	@ (800450c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8004436:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800443c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	e055      	b.n	80044fc <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f042 0208 	orr.w	r2, r2, #8
 800445e:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004464:	2b01      	cmp	r3, #1
 8004466:	d002      	beq.n	800446e <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8004468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800446a:	025b      	lsls	r3, r3, #9
 800446c:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800446e:	f04f 33ff 	mov.w	r3, #4294967295
 8004472:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	025b      	lsls	r3, r3, #9
 8004478:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800447a:	2390      	movs	r3, #144	@ 0x90
 800447c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800447e:	2302      	movs	r3, #2
 8004480:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8004482:	2300      	movs	r3, #0
 8004484:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8004486:	2301      	movs	r3, #1
 8004488:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f107 0210 	add.w	r2, r7, #16
 8004492:	4611      	mov	r1, r2
 8004494:	4618      	mov	r0, r3
 8004496:	f001 fb4d 	bl	8005b34 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d90a      	bls.n	80044b6 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2282      	movs	r2, #130	@ 0x82
 80044a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044ac:	4618      	mov	r0, r3
 80044ae:	f001 fbb1 	bl	8005c14 <SDMMC_CmdReadMultiBlock>
 80044b2:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80044b4:	e009      	b.n	80044ca <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2281      	movs	r2, #129	@ 0x81
 80044ba:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044c2:	4618      	mov	r0, r3
 80044c4:	f001 fb84 	bl	8005bd0 <SDMMC_CmdReadSingleBlock>
 80044c8:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80044ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d012      	beq.n	80044f6 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a0d      	ldr	r2, [pc, #52]	@ (800450c <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80044d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044de:	431a      	orrs	r2, r3
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e002      	b.n	80044fc <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 80044f6:	2300      	movs	r3, #0
 80044f8:	e000      	b.n	80044fc <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 80044fa:	2302      	movs	r3, #2
  }
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3730      	adds	r7, #48	@ 0x30
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}
 8004504:	08004de7 	.word	0x08004de7
 8004508:	08004e59 	.word	0x08004e59
 800450c:	004005ff 	.word	0x004005ff

08004510 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b08c      	sub	sp, #48	@ 0x30
 8004514:	af00      	add	r7, sp, #0
 8004516:	60f8      	str	r0, [r7, #12]
 8004518:	60b9      	str	r1, [r7, #8]
 800451a:	607a      	str	r2, [r7, #4]
 800451c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d107      	bne.n	8004538 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800452c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e0c6      	b.n	80046c6 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800453e:	b2db      	uxtb	r3, r3
 8004540:	2b01      	cmp	r3, #1
 8004542:	f040 80bf 	bne.w	80046c4 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2200      	movs	r2, #0
 800454a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800454c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	441a      	add	r2, r3
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004556:	429a      	cmp	r2, r3
 8004558:	d907      	bls.n	800456a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800455e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e0ad      	b.n	80046c6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	2203      	movs	r2, #3
 800456e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2200      	movs	r2, #0
 8004578:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f042 021a 	orr.w	r2, r2, #26
 8004588:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800458e:	4a50      	ldr	r2, [pc, #320]	@ (80046d0 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8004590:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004596:	4a4f      	ldr	r2, [pc, #316]	@ (80046d4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8004598:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800459e:	2200      	movs	r2, #0
 80045a0:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a6:	2b01      	cmp	r3, #1
 80045a8:	d002      	beq.n	80045b0 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 80045aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ac:	025b      	lsls	r3, r3, #9
 80045ae:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d90a      	bls.n	80045cc <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	22a0      	movs	r2, #160	@ 0xa0
 80045ba:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045c2:	4618      	mov	r0, r3
 80045c4:	f001 fb6a 	bl	8005c9c <SDMMC_CmdWriteMultiBlock>
 80045c8:	62f8      	str	r0, [r7, #44]	@ 0x2c
 80045ca:	e009      	b.n	80045e0 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2290      	movs	r2, #144	@ 0x90
 80045d0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045d8:	4618      	mov	r0, r3
 80045da:	f001 fb3d 	bl	8005c58 <SDMMC_CmdWriteSingleBlock>
 80045de:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80045e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d012      	beq.n	800460c <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a3b      	ldr	r2, [pc, #236]	@ (80046d8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80045ec:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045f4:	431a      	orrs	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e05c      	b.n	80046c6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f042 0208 	orr.w	r2, r2, #8
 800461a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004620:	2240      	movs	r2, #64	@ 0x40
 8004622:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004634:	689a      	ldr	r2, [r3, #8]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	430a      	orrs	r2, r1
 800463e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004644:	68b9      	ldr	r1, [r7, #8]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	3380      	adds	r3, #128	@ 0x80
 800464c:	461a      	mov	r2, r3
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	025b      	lsls	r3, r3, #9
 8004652:	089b      	lsrs	r3, r3, #2
 8004654:	f7fd fce0 	bl	8002018 <HAL_DMA_Start_IT>
 8004658:	4603      	mov	r3, r0
 800465a:	2b00      	cmp	r3, #0
 800465c:	d01a      	beq.n	8004694 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f022 021a 	bic.w	r2, r2, #26
 800466c:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a19      	ldr	r2, [pc, #100]	@ (80046d8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8004674:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	e018      	b.n	80046c6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004694:	f04f 33ff 	mov.w	r3, #4294967295
 8004698:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	025b      	lsls	r3, r3, #9
 800469e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80046a0:	2390      	movs	r3, #144	@ 0x90
 80046a2:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 80046a4:	2300      	movs	r3, #0
 80046a6:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80046a8:	2300      	movs	r3, #0
 80046aa:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 80046ac:	2301      	movs	r3, #1
 80046ae:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f107 0210 	add.w	r2, r7, #16
 80046b8:	4611      	mov	r1, r2
 80046ba:	4618      	mov	r0, r3
 80046bc:	f001 fa3a 	bl	8005b34 <SDMMC_ConfigData>

      return HAL_OK;
 80046c0:	2300      	movs	r3, #0
 80046c2:	e000      	b.n	80046c6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 80046c4:	2302      	movs	r3, #2
  }
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3730      	adds	r7, #48	@ 0x30
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	08004dbd 	.word	0x08004dbd
 80046d4:	08004e59 	.word	0x08004e59
 80046d8:	004005ff 	.word	0x004005ff

080046dc <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e8:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d008      	beq.n	800470a <HAL_SD_IRQHandler+0x2e>
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f003 0308 	and.w	r3, r3, #8
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d003      	beq.n	800470a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f000 fdec 	bl	80052e0 <SD_Read_IT>
 8004708:	e15a      	b.n	80049c0 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004710:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004714:	2b00      	cmp	r3, #0
 8004716:	f000 808d 	beq.w	8004834 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004722:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681a      	ldr	r2, [r3, #0]
 800472e:	4b9a      	ldr	r3, [pc, #616]	@ (8004998 <HAL_SD_IRQHandler+0x2bc>)
 8004730:	400b      	ands	r3, r1
 8004732:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f022 0201 	bic.w	r2, r2, #1
 8004742:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f003 0308 	and.w	r3, r3, #8
 800474a:	2b00      	cmp	r3, #0
 800474c:	d039      	beq.n	80047c2 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f003 0302 	and.w	r3, r3, #2
 8004754:	2b00      	cmp	r3, #0
 8004756:	d104      	bne.n	8004762 <HAL_SD_IRQHandler+0x86>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f003 0320 	and.w	r3, r3, #32
 800475e:	2b00      	cmp	r3, #0
 8004760:	d011      	beq.n	8004786 <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4618      	mov	r0, r3
 8004768:	f001 faba 	bl	8005ce0 <SDMMC_CmdStopTransfer>
 800476c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800476e:	68bb      	ldr	r3, [r7, #8]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d008      	beq.n	8004786 <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	431a      	orrs	r2, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004780:	6878      	ldr	r0, [r7, #4]
 8004782:	f000 f921 	bl	80049c8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f240 523a 	movw	r2, #1338	@ 0x53a
 800478e:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2200      	movs	r2, #0
 800479c:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f003 0301 	and.w	r3, r3, #1
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d104      	bne.n	80047b2 <HAL_SD_IRQHandler+0xd6>
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	f003 0302 	and.w	r3, r3, #2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d003      	beq.n	80047ba <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f001 fed8 	bl	8006568 <HAL_SD_RxCpltCallback>
 80047b8:	e102      	b.n	80049c0 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f001 feca 	bl	8006554 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80047c0:	e0fe      	b.n	80049c0 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f000 80f9 	beq.w	80049c0 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f003 0320 	and.w	r3, r3, #32
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d011      	beq.n	80047fc <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4618      	mov	r0, r3
 80047de:	f001 fa7f 	bl	8005ce0 <SDMMC_CmdStopTransfer>
 80047e2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80047e4:	68bb      	ldr	r3, [r7, #8]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d008      	beq.n	80047fc <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	431a      	orrs	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 f8e6 	bl	80049c8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f003 0301 	and.w	r3, r3, #1
 8004802:	2b00      	cmp	r3, #0
 8004804:	f040 80dc 	bne.w	80049c0 <HAL_SD_IRQHandler+0x2e4>
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b00      	cmp	r3, #0
 8004810:	f040 80d6 	bne.w	80049c0 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 0208 	bic.w	r2, r2, #8
 8004822:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2201      	movs	r2, #1
 8004828:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f001 fe91 	bl	8006554 <HAL_SD_TxCpltCallback>
}
 8004832:	e0c5      	b.n	80049c0 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800483a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800483e:	2b00      	cmp	r3, #0
 8004840:	d008      	beq.n	8004854 <HAL_SD_IRQHandler+0x178>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f003 0308 	and.w	r3, r3, #8
 8004848:	2b00      	cmp	r3, #0
 800484a:	d003      	beq.n	8004854 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 fd98 	bl	8005382 <SD_Write_IT>
 8004852:	e0b5      	b.n	80049c0 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800485a:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 800485e:	2b00      	cmp	r3, #0
 8004860:	f000 80ae 	beq.w	80049c0 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d005      	beq.n	800487e <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004876:	f043 0202 	orr.w	r2, r3, #2
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004884:	f003 0308 	and.w	r3, r3, #8
 8004888:	2b00      	cmp	r3, #0
 800488a:	d005      	beq.n	8004898 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004890:	f043 0208 	orr.w	r2, r3, #8
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800489e:	f003 0320 	and.w	r3, r3, #32
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d005      	beq.n	80048b2 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048aa:	f043 0220 	orr.w	r2, r3, #32
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048b8:	f003 0310 	and.w	r3, r3, #16
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d005      	beq.n	80048cc <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c4:	f043 0210 	orr.w	r2, r3, #16
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f240 523a 	movw	r2, #1338	@ 0x53a
 80048d4:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80048e4:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4618      	mov	r0, r3
 80048ec:	f001 f9f8 	bl	8005ce0 <SDMMC_CmdStopTransfer>
 80048f0:	4602      	mov	r2, r0
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f6:	431a      	orrs	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	f003 0308 	and.w	r3, r3, #8
 8004902:	2b00      	cmp	r3, #0
 8004904:	d00a      	beq.n	800491c <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2201      	movs	r2, #1
 800490a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f000 f857 	bl	80049c8 <HAL_SD_ErrorCallback>
}
 800491a:	e051      	b.n	80049c0 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004922:	2b00      	cmp	r3, #0
 8004924:	d04c      	beq.n	80049c0 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f003 0310 	and.w	r3, r3, #16
 800492c:	2b00      	cmp	r3, #0
 800492e:	d104      	bne.n	800493a <HAL_SD_IRQHandler+0x25e>
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f003 0320 	and.w	r3, r3, #32
 8004936:	2b00      	cmp	r3, #0
 8004938:	d011      	beq.n	800495e <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800493e:	4a17      	ldr	r2, [pc, #92]	@ (800499c <HAL_SD_IRQHandler+0x2c0>)
 8004940:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004946:	4618      	mov	r0, r3
 8004948:	f7fd fbc6 	bl	80020d8 <HAL_DMA_Abort_IT>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d036      	beq.n	80049c0 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004956:	4618      	mov	r0, r3
 8004958:	f000 fad0 	bl	8004efc <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800495c:	e030      	b.n	80049c0 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	f003 0301 	and.w	r3, r3, #1
 8004964:	2b00      	cmp	r3, #0
 8004966:	d104      	bne.n	8004972 <HAL_SD_IRQHandler+0x296>
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f003 0302 	and.w	r3, r3, #2
 800496e:	2b00      	cmp	r3, #0
 8004970:	d018      	beq.n	80049a4 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004976:	4a0a      	ldr	r2, [pc, #40]	@ (80049a0 <HAL_SD_IRQHandler+0x2c4>)
 8004978:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497e:	4618      	mov	r0, r3
 8004980:	f7fd fbaa 	bl	80020d8 <HAL_DMA_Abort_IT>
 8004984:	4603      	mov	r3, r0
 8004986:	2b00      	cmp	r3, #0
 8004988:	d01a      	beq.n	80049c0 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498e:	4618      	mov	r0, r3
 8004990:	f000 faeb 	bl	8004f6a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8004994:	e014      	b.n	80049c0 <HAL_SD_IRQHandler+0x2e4>
 8004996:	bf00      	nop
 8004998:	ffff3ec5 	.word	0xffff3ec5
 800499c:	08004efd 	.word	0x08004efd
 80049a0:	08004f6b 	.word	0x08004f6b
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 80049b8:	6878      	ldr	r0, [r7, #4]
 80049ba:	f001 fdc1 	bl	8006540 <HAL_SD_AbortCallback>
}
 80049be:	e7ff      	b.n	80049c0 <HAL_SD_IRQHandler+0x2e4>
 80049c0:	bf00      	nop
 80049c2:	3710      	adds	r7, #16
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80049c8:	b480      	push	{r7}
 80049ca:	b083      	sub	sp, #12
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80049d0:	bf00      	nop
 80049d2:	370c      	adds	r7, #12
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr

080049dc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049ea:	0f9b      	lsrs	r3, r3, #30
 80049ec:	b2da      	uxtb	r2, r3
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049f6:	0e9b      	lsrs	r3, r3, #26
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	f003 030f 	and.w	r3, r3, #15
 80049fe:	b2da      	uxtb	r2, r3
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a08:	0e1b      	lsrs	r3, r3, #24
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	f003 0303 	and.w	r3, r3, #3
 8004a10:	b2da      	uxtb	r2, r3
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a1a:	0c1b      	lsrs	r3, r3, #16
 8004a1c:	b2da      	uxtb	r2, r3
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a26:	0a1b      	lsrs	r3, r3, #8
 8004a28:	b2da      	uxtb	r2, r3
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a32:	b2da      	uxtb	r2, r3
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a3c:	0d1b      	lsrs	r3, r3, #20
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a48:	0c1b      	lsrs	r3, r3, #16
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	f003 030f 	and.w	r3, r3, #15
 8004a50:	b2da      	uxtb	r2, r3
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a5a:	0bdb      	lsrs	r3, r3, #15
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	b2da      	uxtb	r2, r3
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a6c:	0b9b      	lsrs	r3, r3, #14
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	f003 0301 	and.w	r3, r3, #1
 8004a74:	b2da      	uxtb	r2, r3
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a7e:	0b5b      	lsrs	r3, r3, #13
 8004a80:	b2db      	uxtb	r3, r3
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	b2da      	uxtb	r2, r3
 8004a88:	683b      	ldr	r3, [r7, #0]
 8004a8a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a90:	0b1b      	lsrs	r3, r3, #12
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	b2da      	uxtb	r2, r3
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d163      	bne.n	8004b74 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ab0:	009a      	lsls	r2, r3, #2
 8004ab2:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004ab6:	4013      	ands	r3, r2
 8004ab8:	687a      	ldr	r2, [r7, #4]
 8004aba:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8004abc:	0f92      	lsrs	r2, r2, #30
 8004abe:	431a      	orrs	r2, r3
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ac8:	0edb      	lsrs	r3, r3, #27
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	f003 0307 	and.w	r3, r3, #7
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ada:	0e1b      	lsrs	r3, r3, #24
 8004adc:	b2db      	uxtb	r3, r3
 8004ade:	f003 0307 	and.w	r3, r3, #7
 8004ae2:	b2da      	uxtb	r2, r3
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004aec:	0d5b      	lsrs	r3, r3, #21
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	f003 0307 	and.w	r3, r3, #7
 8004af4:	b2da      	uxtb	r2, r3
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004afe:	0c9b      	lsrs	r3, r3, #18
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	f003 0307 	and.w	r3, r3, #7
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b10:	0bdb      	lsrs	r3, r3, #15
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	f003 0307 	and.w	r3, r3, #7
 8004b18:	b2da      	uxtb	r2, r3
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	1c5a      	adds	r2, r3, #1
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	7e1b      	ldrb	r3, [r3, #24]
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	f003 0307 	and.w	r3, r3, #7
 8004b32:	3302      	adds	r3, #2
 8004b34:	2201      	movs	r2, #1
 8004b36:	fa02 f303 	lsl.w	r3, r2, r3
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004b3e:	fb03 f202 	mul.w	r2, r3, r2
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	7a1b      	ldrb	r3, [r3, #8]
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	f003 030f 	and.w	r3, r3, #15
 8004b50:	2201      	movs	r2, #1
 8004b52:	409a      	lsls	r2, r3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b5c:	687a      	ldr	r2, [r7, #4]
 8004b5e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004b60:	0a52      	lsrs	r2, r2, #9
 8004b62:	fb03 f202 	mul.w	r2, r3, r2
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004b70:	661a      	str	r2, [r3, #96]	@ 0x60
 8004b72:	e031      	b.n	8004bd8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d11d      	bne.n	8004bb8 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b80:	041b      	lsls	r3, r3, #16
 8004b82:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b8a:	0c1b      	lsrs	r3, r3, #16
 8004b8c:	431a      	orrs	r2, r3
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	3301      	adds	r3, #1
 8004b98:	029a      	lsls	r2, r3, #10
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004bac:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	661a      	str	r2, [r3, #96]	@ 0x60
 8004bb6:	e00f      	b.n	8004bd8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	4a58      	ldr	r2, [pc, #352]	@ (8004d20 <HAL_SD_GetCardCSD+0x344>)
 8004bbe:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	e09d      	b.n	8004d14 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bdc:	0b9b      	lsrs	r3, r3, #14
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	f003 0301 	and.w	r3, r3, #1
 8004be4:	b2da      	uxtb	r2, r3
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bee:	09db      	lsrs	r3, r3, #7
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bf6:	b2da      	uxtb	r2, r3
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c06:	b2da      	uxtb	r2, r3
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c10:	0fdb      	lsrs	r3, r3, #31
 8004c12:	b2da      	uxtb	r2, r3
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c1c:	0f5b      	lsrs	r3, r3, #29
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	f003 0303 	and.w	r3, r3, #3
 8004c24:	b2da      	uxtb	r2, r3
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c2e:	0e9b      	lsrs	r3, r3, #26
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	f003 0307 	and.w	r3, r3, #7
 8004c36:	b2da      	uxtb	r2, r3
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c40:	0d9b      	lsrs	r3, r3, #22
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	f003 030f 	and.w	r3, r3, #15
 8004c48:	b2da      	uxtb	r2, r3
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c52:	0d5b      	lsrs	r3, r3, #21
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	f003 0301 	and.w	r3, r3, #1
 8004c5a:	b2da      	uxtb	r2, r3
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c6e:	0c1b      	lsrs	r3, r3, #16
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	b2da      	uxtb	r2, r3
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c82:	0bdb      	lsrs	r3, r3, #15
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	b2da      	uxtb	r2, r3
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c96:	0b9b      	lsrs	r3, r3, #14
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	b2da      	uxtb	r2, r3
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004caa:	0b5b      	lsrs	r3, r3, #13
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	b2da      	uxtb	r2, r3
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cbe:	0b1b      	lsrs	r3, r3, #12
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	f003 0301 	and.w	r3, r3, #1
 8004cc6:	b2da      	uxtb	r2, r3
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cd2:	0a9b      	lsrs	r3, r3, #10
 8004cd4:	b2db      	uxtb	r3, r3
 8004cd6:	f003 0303 	and.w	r3, r3, #3
 8004cda:	b2da      	uxtb	r2, r3
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce6:	0a1b      	lsrs	r3, r3, #8
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	f003 0303 	and.w	r3, r3, #3
 8004cee:	b2da      	uxtb	r2, r3
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cfa:	085b      	lsrs	r3, r3, #1
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d02:	b2da      	uxtb	r2, r3
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8004d12:	2300      	movs	r3, #0
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr
 8004d20:	004005ff 	.word	0x004005ff

08004d24 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b086      	sub	sp, #24
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004d84:	2300      	movs	r3, #0
 8004d86:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004d88:	f107 030c 	add.w	r3, r7, #12
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 fa7e 	bl	8005290 <SD_SendStatus>
 8004d94:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d005      	beq.n	8004da8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	431a      	orrs	r2, r3
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	0a5b      	lsrs	r3, r3, #9
 8004dac:	f003 030f 	and.w	r3, r3, #15
 8004db0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004db2:	693b      	ldr	r3, [r7, #16]
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3718      	adds	r7, #24
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}

08004dbc <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b085      	sub	sp, #20
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004dd8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004dda:	bf00      	nop
 8004ddc:	3714      	adds	r7, #20
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004de6:	b580      	push	{r7, lr}
 8004de8:	b084      	sub	sp, #16
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df2:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df8:	2b82      	cmp	r3, #130	@ 0x82
 8004dfa:	d111      	bne.n	8004e20 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4618      	mov	r0, r3
 8004e02:	f000 ff6d 	bl	8005ce0 <SDMMC_CmdStopTransfer>
 8004e06:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d008      	beq.n	8004e20 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e12:	68bb      	ldr	r3, [r7, #8]
 8004e14:	431a      	orrs	r2, r3
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8004e1a:	68f8      	ldr	r0, [r7, #12]
 8004e1c:	f7ff fdd4 	bl	80049c8 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f022 0208 	bic.w	r2, r2, #8
 8004e2e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004e38:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	2201      	movs	r2, #1
 8004e3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f001 fb8d 	bl	8006568 <HAL_SD_RxCpltCallback>
#endif
}
 8004e4e:	bf00      	nop
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}
	...

08004e58 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b086      	sub	sp, #24
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e64:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f7fd fae2 	bl	8002430 <HAL_DMA_GetError>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	2b02      	cmp	r3, #2
 8004e70:	d03e      	beq.n	8004ef0 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e78:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8004e7a:	697b      	ldr	r3, [r7, #20]
 8004e7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e80:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8004e82:	693b      	ldr	r3, [r7, #16]
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d002      	beq.n	8004e8e <SD_DMAError+0x36>
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d12d      	bne.n	8004eea <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a19      	ldr	r2, [pc, #100]	@ (8004ef8 <SD_DMAError+0xa0>)
 8004e94:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8004e96:	697b      	ldr	r3, [r7, #20]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8004ea4:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eaa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8004eb2:	6978      	ldr	r0, [r7, #20]
 8004eb4:	f7ff ff62 	bl	8004d7c <HAL_SD_GetCardState>
 8004eb8:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	2b06      	cmp	r3, #6
 8004ebe:	d002      	beq.n	8004ec6 <SD_DMAError+0x6e>
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	2b05      	cmp	r3, #5
 8004ec4:	d10a      	bne.n	8004edc <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 ff08 	bl	8005ce0 <SDMMC_CmdStopTransfer>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed6:	431a      	orrs	r2, r3
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8004eea:	6978      	ldr	r0, [r7, #20]
 8004eec:	f7ff fd6c 	bl	80049c8 <HAL_SD_ErrorCallback>
#endif
  }
}
 8004ef0:	bf00      	nop
 8004ef2:	3718      	adds	r7, #24
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	004005ff 	.word	0x004005ff

08004efc <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f08:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004f12:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f7ff ff31 	bl	8004d7c <HAL_SD_GetCardState>
 8004f1a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	2b06      	cmp	r3, #6
 8004f2e:	d002      	beq.n	8004f36 <SD_DMATxAbort+0x3a>
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	2b05      	cmp	r3, #5
 8004f34:	d10a      	bne.n	8004f4c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	f000 fed0 	bl	8005ce0 <SDMMC_CmdStopTransfer>
 8004f40:	4602      	mov	r2, r0
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f46:	431a      	orrs	r2, r3
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d103      	bne.n	8004f5c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f001 faf3 	bl	8006540 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004f5a:	e002      	b.n	8004f62 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004f5c:	68f8      	ldr	r0, [r7, #12]
 8004f5e:	f7ff fd33 	bl	80049c8 <HAL_SD_ErrorCallback>
}
 8004f62:	bf00      	nop
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}

08004f6a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8004f6a:	b580      	push	{r7, lr}
 8004f6c:	b084      	sub	sp, #16
 8004f6e:	af00      	add	r7, sp, #0
 8004f70:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f76:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004f80:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8004f82:	68f8      	ldr	r0, [r7, #12]
 8004f84:	f7ff fefa 	bl	8004d7c <HAL_SD_GetCardState>
 8004f88:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2200      	movs	r2, #0
 8004f96:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	2b06      	cmp	r3, #6
 8004f9c:	d002      	beq.n	8004fa4 <SD_DMARxAbort+0x3a>
 8004f9e:	68bb      	ldr	r3, [r7, #8]
 8004fa0:	2b05      	cmp	r3, #5
 8004fa2:	d10a      	bne.n	8004fba <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f000 fe99 	bl	8005ce0 <SDMMC_CmdStopTransfer>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fb4:	431a      	orrs	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d103      	bne.n	8004fca <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	f001 fabc 	bl	8006540 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8004fc8:	e002      	b.n	8004fd0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8004fca:	68f8      	ldr	r0, [r7, #12]
 8004fcc:	f7ff fcfc 	bl	80049c8 <HAL_SD_ErrorCallback>
}
 8004fd0:	bf00      	nop
 8004fd2:	3710      	adds	r7, #16
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}

08004fd8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004fd8:	b5b0      	push	{r4, r5, r7, lr}
 8004fda:	b094      	sub	sp, #80	@ 0x50
 8004fdc:	af04      	add	r7, sp, #16
 8004fde:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f000 fd4b 	bl	8005a84 <SDMMC_GetPowerState>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d102      	bne.n	8004ffa <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004ff4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004ff8:	e0b8      	b.n	800516c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ffe:	2b03      	cmp	r3, #3
 8005000:	d02f      	beq.n	8005062 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4618      	mov	r0, r3
 8005008:	f000 ff32 	bl	8005e70 <SDMMC_CmdSendCID>
 800500c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800500e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005010:	2b00      	cmp	r3, #0
 8005012:	d001      	beq.n	8005018 <SD_InitCard+0x40>
    {
      return errorstate;
 8005014:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005016:	e0a9      	b.n	800516c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2100      	movs	r1, #0
 800501e:	4618      	mov	r0, r3
 8005020:	f000 fd75 	bl	8005b0e <SDMMC_GetResponse>
 8005024:	4602      	mov	r2, r0
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2104      	movs	r1, #4
 8005030:	4618      	mov	r0, r3
 8005032:	f000 fd6c 	bl	8005b0e <SDMMC_GetResponse>
 8005036:	4602      	mov	r2, r0
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	2108      	movs	r1, #8
 8005042:	4618      	mov	r0, r3
 8005044:	f000 fd63 	bl	8005b0e <SDMMC_GetResponse>
 8005048:	4602      	mov	r2, r0
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	210c      	movs	r1, #12
 8005054:	4618      	mov	r0, r3
 8005056:	f000 fd5a 	bl	8005b0e <SDMMC_GetResponse>
 800505a:	4602      	mov	r2, r0
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005066:	2b03      	cmp	r3, #3
 8005068:	d00d      	beq.n	8005086 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f107 020e 	add.w	r2, r7, #14
 8005072:	4611      	mov	r1, r2
 8005074:	4618      	mov	r0, r3
 8005076:	f000 ff38 	bl	8005eea <SDMMC_CmdSetRelAdd>
 800507a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800507c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800507e:	2b00      	cmp	r3, #0
 8005080:	d001      	beq.n	8005086 <SD_InitCard+0xae>
    {
      return errorstate;
 8005082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005084:	e072      	b.n	800516c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800508a:	2b03      	cmp	r3, #3
 800508c:	d036      	beq.n	80050fc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800508e:	89fb      	ldrh	r3, [r7, #14]
 8005090:	461a      	mov	r2, r3
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800509e:	041b      	lsls	r3, r3, #16
 80050a0:	4619      	mov	r1, r3
 80050a2:	4610      	mov	r0, r2
 80050a4:	f000 ff02 	bl	8005eac <SDMMC_CmdSendCSD>
 80050a8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80050aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d001      	beq.n	80050b4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80050b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050b2:	e05b      	b.n	800516c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2100      	movs	r1, #0
 80050ba:	4618      	mov	r0, r3
 80050bc:	f000 fd27 	bl	8005b0e <SDMMC_GetResponse>
 80050c0:	4602      	mov	r2, r0
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2104      	movs	r1, #4
 80050cc:	4618      	mov	r0, r3
 80050ce:	f000 fd1e 	bl	8005b0e <SDMMC_GetResponse>
 80050d2:	4602      	mov	r2, r0
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2108      	movs	r1, #8
 80050de:	4618      	mov	r0, r3
 80050e0:	f000 fd15 	bl	8005b0e <SDMMC_GetResponse>
 80050e4:	4602      	mov	r2, r0
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	210c      	movs	r1, #12
 80050f0:	4618      	mov	r0, r3
 80050f2:	f000 fd0c 	bl	8005b0e <SDMMC_GetResponse>
 80050f6:	4602      	mov	r2, r0
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	2104      	movs	r1, #4
 8005102:	4618      	mov	r0, r3
 8005104:	f000 fd03 	bl	8005b0e <SDMMC_GetResponse>
 8005108:	4603      	mov	r3, r0
 800510a:	0d1a      	lsrs	r2, r3, #20
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005110:	f107 0310 	add.w	r3, r7, #16
 8005114:	4619      	mov	r1, r3
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f7ff fc60 	bl	80049dc <HAL_SD_GetCardCSD>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d002      	beq.n	8005128 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005122:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005126:	e021      	b.n	800516c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6819      	ldr	r1, [r3, #0]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005130:	041b      	lsls	r3, r3, #16
 8005132:	2200      	movs	r2, #0
 8005134:	461c      	mov	r4, r3
 8005136:	4615      	mov	r5, r2
 8005138:	4622      	mov	r2, r4
 800513a:	462b      	mov	r3, r5
 800513c:	4608      	mov	r0, r1
 800513e:	f000 fdf1 	bl	8005d24 <SDMMC_CmdSelDesel>
 8005142:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005144:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005146:	2b00      	cmp	r3, #0
 8005148:	d001      	beq.n	800514e <SD_InitCard+0x176>
  {
    return errorstate;
 800514a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800514c:	e00e      	b.n	800516c <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681d      	ldr	r5, [r3, #0]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	466c      	mov	r4, sp
 8005156:	f103 0210 	add.w	r2, r3, #16
 800515a:	ca07      	ldmia	r2, {r0, r1, r2}
 800515c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005160:	3304      	adds	r3, #4
 8005162:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005164:	4628      	mov	r0, r5
 8005166:	f000 fc35 	bl	80059d4 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	3740      	adds	r7, #64	@ 0x40
 8005170:	46bd      	mov	sp, r7
 8005172:	bdb0      	pop	{r4, r5, r7, pc}

08005174 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b086      	sub	sp, #24
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800517c:	2300      	movs	r3, #0
 800517e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8005180:	2300      	movs	r3, #0
 8005182:	617b      	str	r3, [r7, #20]
 8005184:	2300      	movs	r3, #0
 8005186:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4618      	mov	r0, r3
 800518e:	f000 fdec 	bl	8005d6a <SDMMC_CmdGoIdleState>
 8005192:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d001      	beq.n	800519e <SD_PowerON+0x2a>
  {
    return errorstate;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	e072      	b.n	8005284 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 fdff 	bl	8005da6 <SDMMC_CmdOperCond>
 80051a8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00d      	beq.n	80051cc <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4618      	mov	r0, r3
 80051bc:	f000 fdd5 	bl	8005d6a <SDMMC_CmdGoIdleState>
 80051c0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d004      	beq.n	80051d2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	e05b      	b.n	8005284 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d137      	bne.n	800524a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2100      	movs	r1, #0
 80051e0:	4618      	mov	r0, r3
 80051e2:	f000 fdff 	bl	8005de4 <SDMMC_CmdAppCommand>
 80051e6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d02d      	beq.n	800524a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80051ee:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80051f2:	e047      	b.n	8005284 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2100      	movs	r1, #0
 80051fa:	4618      	mov	r0, r3
 80051fc:	f000 fdf2 	bl	8005de4 <SDMMC_CmdAppCommand>
 8005200:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d001      	beq.n	800520c <SD_PowerON+0x98>
    {
      return errorstate;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	e03b      	b.n	8005284 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	491e      	ldr	r1, [pc, #120]	@ (800528c <SD_PowerON+0x118>)
 8005212:	4618      	mov	r0, r3
 8005214:	f000 fe08 	bl	8005e28 <SDMMC_CmdAppOperCommand>
 8005218:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d002      	beq.n	8005226 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005220:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005224:	e02e      	b.n	8005284 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2100      	movs	r1, #0
 800522c:	4618      	mov	r0, r3
 800522e:	f000 fc6e 	bl	8005b0e <SDMMC_GetResponse>
 8005232:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	0fdb      	lsrs	r3, r3, #31
 8005238:	2b01      	cmp	r3, #1
 800523a:	d101      	bne.n	8005240 <SD_PowerON+0xcc>
 800523c:	2301      	movs	r3, #1
 800523e:	e000      	b.n	8005242 <SD_PowerON+0xce>
 8005240:	2300      	movs	r3, #0
 8005242:	613b      	str	r3, [r7, #16]

    count++;
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	3301      	adds	r3, #1
 8005248:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005250:	4293      	cmp	r3, r2
 8005252:	d802      	bhi.n	800525a <SD_PowerON+0xe6>
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d0cc      	beq.n	80051f4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800525a:	68bb      	ldr	r3, [r7, #8]
 800525c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005260:	4293      	cmp	r3, r2
 8005262:	d902      	bls.n	800526a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005264:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005268:	e00c      	b.n	8005284 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005270:	2b00      	cmp	r3, #0
 8005272:	d003      	beq.n	800527c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	645a      	str	r2, [r3, #68]	@ 0x44
 800527a:	e002      	b.n	8005282 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005282:	2300      	movs	r3, #0
}
 8005284:	4618      	mov	r0, r3
 8005286:	3718      	adds	r7, #24
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	c1100000 	.word	0xc1100000

08005290 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d102      	bne.n	80052a6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80052a0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80052a4:	e018      	b.n	80052d8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681a      	ldr	r2, [r3, #0]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052ae:	041b      	lsls	r3, r3, #16
 80052b0:	4619      	mov	r1, r3
 80052b2:	4610      	mov	r0, r2
 80052b4:	f000 fe3a 	bl	8005f2c <SDMMC_CmdSendStatus>
 80052b8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d001      	beq.n	80052c4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	e009      	b.n	80052d8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	2100      	movs	r1, #0
 80052ca:	4618      	mov	r0, r3
 80052cc:	f000 fc1f 	bl	8005b0e <SDMMC_GetResponse>
 80052d0:	4602      	mov	r2, r0
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80052d6:	2300      	movs	r3, #0
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3710      	adds	r7, #16
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}

080052e0 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b086      	sub	sp, #24
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052ec:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052f2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d03f      	beq.n	800537a <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80052fa:	2300      	movs	r3, #0
 80052fc:	617b      	str	r3, [r7, #20]
 80052fe:	e033      	b.n	8005368 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4618      	mov	r0, r3
 8005306:	f000 fb91 	bl	8005a2c <SDMMC_ReadFIFO>
 800530a:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	b2da      	uxtb	r2, r3
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	3301      	adds	r3, #1
 8005318:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800531a:	693b      	ldr	r3, [r7, #16]
 800531c:	3b01      	subs	r3, #1
 800531e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	0a1b      	lsrs	r3, r3, #8
 8005324:	b2da      	uxtb	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	701a      	strb	r2, [r3, #0]
      tmp++;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	3301      	adds	r3, #1
 800532e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	3b01      	subs	r3, #1
 8005334:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8005336:	68bb      	ldr	r3, [r7, #8]
 8005338:	0c1b      	lsrs	r3, r3, #16
 800533a:	b2da      	uxtb	r2, r3
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	3301      	adds	r3, #1
 8005344:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	3b01      	subs	r3, #1
 800534a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	0e1b      	lsrs	r3, r3, #24
 8005350:	b2da      	uxtb	r2, r3
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	3301      	adds	r3, #1
 800535a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	3b01      	subs	r3, #1
 8005360:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	3301      	adds	r3, #1
 8005366:	617b      	str	r3, [r7, #20]
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	2b07      	cmp	r3, #7
 800536c:	d9c8      	bls.n	8005300 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 800537a:	bf00      	nop
 800537c:	3718      	adds	r7, #24
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}

08005382 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005382:	b580      	push	{r7, lr}
 8005384:	b086      	sub	sp, #24
 8005386:	af00      	add	r7, sp, #0
 8005388:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a1b      	ldr	r3, [r3, #32]
 800538e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005394:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d043      	beq.n	8005424 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800539c:	2300      	movs	r3, #0
 800539e:	617b      	str	r3, [r7, #20]
 80053a0:	e037      	b.n	8005412 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	3301      	adds	r3, #1
 80053ac:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	3b01      	subs	r3, #1
 80053b2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	781b      	ldrb	r3, [r3, #0]
 80053b8:	021a      	lsls	r2, r3, #8
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	4313      	orrs	r3, r2
 80053be:	60bb      	str	r3, [r7, #8]
      tmp++;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	3301      	adds	r3, #1
 80053c4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	3b01      	subs	r3, #1
 80053ca:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	781b      	ldrb	r3, [r3, #0]
 80053d0:	041a      	lsls	r2, r3, #16
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	3301      	adds	r3, #1
 80053dc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80053de:	693b      	ldr	r3, [r7, #16]
 80053e0:	3b01      	subs	r3, #1
 80053e2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	781b      	ldrb	r3, [r3, #0]
 80053e8:	061a      	lsls	r2, r3, #24
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	60bb      	str	r3, [r7, #8]
      tmp++;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	3301      	adds	r3, #1
 80053f4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	3b01      	subs	r3, #1
 80053fa:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f107 0208 	add.w	r2, r7, #8
 8005404:	4611      	mov	r1, r2
 8005406:	4618      	mov	r0, r3
 8005408:	f000 fb1d 	bl	8005a46 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	3301      	adds	r3, #1
 8005410:	617b      	str	r3, [r7, #20]
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	2b07      	cmp	r3, #7
 8005416:	d9c4      	bls.n	80053a2 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8005424:	bf00      	nop
 8005426:	3718      	adds	r7, #24
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}

0800542c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b082      	sub	sp, #8
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800543a:	2301      	movs	r3, #1
 800543c:	e049      	b.n	80054d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005444:	b2db      	uxtb	r3, r3
 8005446:	2b00      	cmp	r3, #0
 8005448:	d106      	bne.n	8005458 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f841 	bl	80054da <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2202      	movs	r2, #2
 800545c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	3304      	adds	r3, #4
 8005468:	4619      	mov	r1, r3
 800546a:	4610      	mov	r0, r2
 800546c:	f000 f9e8 	bl	8005840 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2201      	movs	r2, #1
 800547c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2201      	movs	r2, #1
 800548c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2201      	movs	r2, #1
 80054ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2201      	movs	r2, #1
 80054c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3708      	adds	r7, #8
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80054da:	b480      	push	{r7}
 80054dc:	b083      	sub	sp, #12
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80054e2:	bf00      	nop
 80054e4:	370c      	adds	r7, #12
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr
	...

080054f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054fe:	b2db      	uxtb	r3, r3
 8005500:	2b01      	cmp	r3, #1
 8005502:	d001      	beq.n	8005508 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	e054      	b.n	80055b2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2202      	movs	r2, #2
 800550c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	68da      	ldr	r2, [r3, #12]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f042 0201 	orr.w	r2, r2, #1
 800551e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a26      	ldr	r2, [pc, #152]	@ (80055c0 <HAL_TIM_Base_Start_IT+0xd0>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d022      	beq.n	8005570 <HAL_TIM_Base_Start_IT+0x80>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005532:	d01d      	beq.n	8005570 <HAL_TIM_Base_Start_IT+0x80>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a22      	ldr	r2, [pc, #136]	@ (80055c4 <HAL_TIM_Base_Start_IT+0xd4>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d018      	beq.n	8005570 <HAL_TIM_Base_Start_IT+0x80>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a21      	ldr	r2, [pc, #132]	@ (80055c8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d013      	beq.n	8005570 <HAL_TIM_Base_Start_IT+0x80>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	4a1f      	ldr	r2, [pc, #124]	@ (80055cc <HAL_TIM_Base_Start_IT+0xdc>)
 800554e:	4293      	cmp	r3, r2
 8005550:	d00e      	beq.n	8005570 <HAL_TIM_Base_Start_IT+0x80>
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a1e      	ldr	r2, [pc, #120]	@ (80055d0 <HAL_TIM_Base_Start_IT+0xe0>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d009      	beq.n	8005570 <HAL_TIM_Base_Start_IT+0x80>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a1c      	ldr	r2, [pc, #112]	@ (80055d4 <HAL_TIM_Base_Start_IT+0xe4>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d004      	beq.n	8005570 <HAL_TIM_Base_Start_IT+0x80>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a1b      	ldr	r2, [pc, #108]	@ (80055d8 <HAL_TIM_Base_Start_IT+0xe8>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d115      	bne.n	800559c <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	689a      	ldr	r2, [r3, #8]
 8005576:	4b19      	ldr	r3, [pc, #100]	@ (80055dc <HAL_TIM_Base_Start_IT+0xec>)
 8005578:	4013      	ands	r3, r2
 800557a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2b06      	cmp	r3, #6
 8005580:	d015      	beq.n	80055ae <HAL_TIM_Base_Start_IT+0xbe>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005588:	d011      	beq.n	80055ae <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f042 0201 	orr.w	r2, r2, #1
 8005598:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800559a:	e008      	b.n	80055ae <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f042 0201 	orr.w	r2, r2, #1
 80055aa:	601a      	str	r2, [r3, #0]
 80055ac:	e000      	b.n	80055b0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80055ae:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3714      	adds	r7, #20
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	40010000 	.word	0x40010000
 80055c4:	40000400 	.word	0x40000400
 80055c8:	40000800 	.word	0x40000800
 80055cc:	40000c00 	.word	0x40000c00
 80055d0:	40010400 	.word	0x40010400
 80055d4:	40014000 	.word	0x40014000
 80055d8:	40001800 	.word	0x40001800
 80055dc:	00010007 	.word	0x00010007

080055e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d020      	beq.n	8005644 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f003 0302 	and.w	r3, r3, #2
 8005608:	2b00      	cmp	r3, #0
 800560a:	d01b      	beq.n	8005644 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f06f 0202 	mvn.w	r2, #2
 8005614:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2201      	movs	r2, #1
 800561a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	699b      	ldr	r3, [r3, #24]
 8005622:	f003 0303 	and.w	r3, r3, #3
 8005626:	2b00      	cmp	r3, #0
 8005628:	d003      	beq.n	8005632 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f8e9 	bl	8005802 <HAL_TIM_IC_CaptureCallback>
 8005630:	e005      	b.n	800563e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 f8db 	bl	80057ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005638:	6878      	ldr	r0, [r7, #4]
 800563a:	f000 f8ec 	bl	8005816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	f003 0304 	and.w	r3, r3, #4
 800564a:	2b00      	cmp	r3, #0
 800564c:	d020      	beq.n	8005690 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	f003 0304 	and.w	r3, r3, #4
 8005654:	2b00      	cmp	r3, #0
 8005656:	d01b      	beq.n	8005690 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f06f 0204 	mvn.w	r2, #4
 8005660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2202      	movs	r2, #2
 8005666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	699b      	ldr	r3, [r3, #24]
 800566e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005672:	2b00      	cmp	r3, #0
 8005674:	d003      	beq.n	800567e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005676:	6878      	ldr	r0, [r7, #4]
 8005678:	f000 f8c3 	bl	8005802 <HAL_TIM_IC_CaptureCallback>
 800567c:	e005      	b.n	800568a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f000 f8b5 	bl	80057ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005684:	6878      	ldr	r0, [r7, #4]
 8005686:	f000 f8c6 	bl	8005816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2200      	movs	r2, #0
 800568e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	f003 0308 	and.w	r3, r3, #8
 8005696:	2b00      	cmp	r3, #0
 8005698:	d020      	beq.n	80056dc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	f003 0308 	and.w	r3, r3, #8
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d01b      	beq.n	80056dc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f06f 0208 	mvn.w	r2, #8
 80056ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2204      	movs	r2, #4
 80056b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	69db      	ldr	r3, [r3, #28]
 80056ba:	f003 0303 	and.w	r3, r3, #3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d003      	beq.n	80056ca <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 f89d 	bl	8005802 <HAL_TIM_IC_CaptureCallback>
 80056c8:	e005      	b.n	80056d6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 f88f 	bl	80057ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056d0:	6878      	ldr	r0, [r7, #4]
 80056d2:	f000 f8a0 	bl	8005816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	f003 0310 	and.w	r3, r3, #16
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d020      	beq.n	8005728 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f003 0310 	and.w	r3, r3, #16
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d01b      	beq.n	8005728 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f06f 0210 	mvn.w	r2, #16
 80056f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2208      	movs	r2, #8
 80056fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	69db      	ldr	r3, [r3, #28]
 8005706:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800570a:	2b00      	cmp	r3, #0
 800570c:	d003      	beq.n	8005716 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800570e:	6878      	ldr	r0, [r7, #4]
 8005710:	f000 f877 	bl	8005802 <HAL_TIM_IC_CaptureCallback>
 8005714:	e005      	b.n	8005722 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f000 f869 	bl	80057ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 f87a 	bl	8005816 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2200      	movs	r2, #0
 8005726:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005728:	68bb      	ldr	r3, [r7, #8]
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	2b00      	cmp	r3, #0
 8005730:	d00c      	beq.n	800574c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f003 0301 	and.w	r3, r3, #1
 8005738:	2b00      	cmp	r3, #0
 800573a:	d007      	beq.n	800574c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f06f 0201 	mvn.w	r2, #1
 8005744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005746:	6878      	ldr	r0, [r7, #4]
 8005748:	f7fb ff4e 	bl	80015e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005752:	2b00      	cmp	r3, #0
 8005754:	d104      	bne.n	8005760 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00c      	beq.n	800577a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005766:	2b00      	cmp	r3, #0
 8005768:	d007      	beq.n	800577a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005772:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f000 f919 	bl	80059ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005780:	2b00      	cmp	r3, #0
 8005782:	d00c      	beq.n	800579e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800578a:	2b00      	cmp	r3, #0
 800578c:	d007      	beq.n	800579e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005796:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f000 f911 	bl	80059c0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00c      	beq.n	80057c2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d007      	beq.n	80057c2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80057ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f000 f834 	bl	800582a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	f003 0320 	and.w	r3, r3, #32
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d00c      	beq.n	80057e6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f003 0320 	and.w	r3, r3, #32
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d007      	beq.n	80057e6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f06f 0220 	mvn.w	r2, #32
 80057de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 f8d9 	bl	8005998 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057e6:	bf00      	nop
 80057e8:	3710      	adds	r7, #16
 80057ea:	46bd      	mov	sp, r7
 80057ec:	bd80      	pop	{r7, pc}

080057ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057f6:	bf00      	nop
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr

08005802 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005802:	b480      	push	{r7}
 8005804:	b083      	sub	sp, #12
 8005806:	af00      	add	r7, sp, #0
 8005808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800580a:	bf00      	nop
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005816:	b480      	push	{r7}
 8005818:	b083      	sub	sp, #12
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800581e:	bf00      	nop
 8005820:	370c      	adds	r7, #12
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr

0800582a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800582a:	b480      	push	{r7}
 800582c:	b083      	sub	sp, #12
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005832:	bf00      	nop
 8005834:	370c      	adds	r7, #12
 8005836:	46bd      	mov	sp, r7
 8005838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583c:	4770      	bx	lr
	...

08005840 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	4a46      	ldr	r2, [pc, #280]	@ (800596c <TIM_Base_SetConfig+0x12c>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d013      	beq.n	8005880 <TIM_Base_SetConfig+0x40>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800585e:	d00f      	beq.n	8005880 <TIM_Base_SetConfig+0x40>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	4a43      	ldr	r2, [pc, #268]	@ (8005970 <TIM_Base_SetConfig+0x130>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d00b      	beq.n	8005880 <TIM_Base_SetConfig+0x40>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	4a42      	ldr	r2, [pc, #264]	@ (8005974 <TIM_Base_SetConfig+0x134>)
 800586c:	4293      	cmp	r3, r2
 800586e:	d007      	beq.n	8005880 <TIM_Base_SetConfig+0x40>
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	4a41      	ldr	r2, [pc, #260]	@ (8005978 <TIM_Base_SetConfig+0x138>)
 8005874:	4293      	cmp	r3, r2
 8005876:	d003      	beq.n	8005880 <TIM_Base_SetConfig+0x40>
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a40      	ldr	r2, [pc, #256]	@ (800597c <TIM_Base_SetConfig+0x13c>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d108      	bne.n	8005892 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005886:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	4313      	orrs	r3, r2
 8005890:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a35      	ldr	r2, [pc, #212]	@ (800596c <TIM_Base_SetConfig+0x12c>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d02b      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058a0:	d027      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	4a32      	ldr	r2, [pc, #200]	@ (8005970 <TIM_Base_SetConfig+0x130>)
 80058a6:	4293      	cmp	r3, r2
 80058a8:	d023      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a31      	ldr	r2, [pc, #196]	@ (8005974 <TIM_Base_SetConfig+0x134>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d01f      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a30      	ldr	r2, [pc, #192]	@ (8005978 <TIM_Base_SetConfig+0x138>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d01b      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	4a2f      	ldr	r2, [pc, #188]	@ (800597c <TIM_Base_SetConfig+0x13c>)
 80058be:	4293      	cmp	r3, r2
 80058c0:	d017      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	4a2e      	ldr	r2, [pc, #184]	@ (8005980 <TIM_Base_SetConfig+0x140>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d013      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	4a2d      	ldr	r2, [pc, #180]	@ (8005984 <TIM_Base_SetConfig+0x144>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d00f      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	4a2c      	ldr	r2, [pc, #176]	@ (8005988 <TIM_Base_SetConfig+0x148>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d00b      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a2b      	ldr	r2, [pc, #172]	@ (800598c <TIM_Base_SetConfig+0x14c>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d007      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a2a      	ldr	r2, [pc, #168]	@ (8005990 <TIM_Base_SetConfig+0x150>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d003      	beq.n	80058f2 <TIM_Base_SetConfig+0xb2>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a29      	ldr	r2, [pc, #164]	@ (8005994 <TIM_Base_SetConfig+0x154>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d108      	bne.n	8005904 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	68fa      	ldr	r2, [r7, #12]
 8005900:	4313      	orrs	r3, r2
 8005902:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	695b      	ldr	r3, [r3, #20]
 800590e:	4313      	orrs	r3, r2
 8005910:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	68fa      	ldr	r2, [r7, #12]
 8005916:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005918:	683b      	ldr	r3, [r7, #0]
 800591a:	689a      	ldr	r2, [r3, #8]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	4a10      	ldr	r2, [pc, #64]	@ (800596c <TIM_Base_SetConfig+0x12c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d003      	beq.n	8005938 <TIM_Base_SetConfig+0xf8>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	4a12      	ldr	r2, [pc, #72]	@ (800597c <TIM_Base_SetConfig+0x13c>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d103      	bne.n	8005940 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	691a      	ldr	r2, [r3, #16]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	691b      	ldr	r3, [r3, #16]
 800594a:	f003 0301 	and.w	r3, r3, #1
 800594e:	2b01      	cmp	r3, #1
 8005950:	d105      	bne.n	800595e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	f023 0201 	bic.w	r2, r3, #1
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	611a      	str	r2, [r3, #16]
  }
}
 800595e:	bf00      	nop
 8005960:	3714      	adds	r7, #20
 8005962:	46bd      	mov	sp, r7
 8005964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005968:	4770      	bx	lr
 800596a:	bf00      	nop
 800596c:	40010000 	.word	0x40010000
 8005970:	40000400 	.word	0x40000400
 8005974:	40000800 	.word	0x40000800
 8005978:	40000c00 	.word	0x40000c00
 800597c:	40010400 	.word	0x40010400
 8005980:	40014000 	.word	0x40014000
 8005984:	40014400 	.word	0x40014400
 8005988:	40014800 	.word	0x40014800
 800598c:	40001800 	.word	0x40001800
 8005990:	40001c00 	.word	0x40001c00
 8005994:	40002000 	.word	0x40002000

08005998 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059a0:	bf00      	nop
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80059b4:	bf00      	nop
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80059c8:	bf00      	nop
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80059d4:	b084      	sub	sp, #16
 80059d6:	b480      	push	{r7}
 80059d8:	b085      	sub	sp, #20
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
 80059de:	f107 001c 	add.w	r0, r7, #28
 80059e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80059e6:	2300      	movs	r3, #0
 80059e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80059ea:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80059ec:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80059ee:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80059f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80059f2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80059f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80059f6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80059f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80059fa:	431a      	orrs	r2, r3
             Init.ClockDiv
 80059fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80059fe:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8005a00:	68fa      	ldr	r2, [r7, #12]
 8005a02:	4313      	orrs	r3, r2
 8005a04:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	685a      	ldr	r2, [r3, #4]
 8005a0a:	4b07      	ldr	r3, [pc, #28]	@ (8005a28 <SDMMC_Init+0x54>)
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	68fa      	ldr	r2, [r7, #12]
 8005a10:	431a      	orrs	r2, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005a16:	2300      	movs	r3, #0
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3714      	adds	r7, #20
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a22:	b004      	add	sp, #16
 8005a24:	4770      	bx	lr
 8005a26:	bf00      	nop
 8005a28:	ffff8100 	.word	0xffff8100

08005a2c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	370c      	adds	r7, #12
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr

08005a46 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8005a46:	b480      	push	{r7}
 8005a48:	b083      	sub	sp, #12
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
 8005a4e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8005a50:	683b      	ldr	r3, [r7, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8005a5a:	2300      	movs	r3, #0
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2203      	movs	r2, #3
 8005a74:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005a76:	2300      	movs	r3, #0
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	370c      	adds	r7, #12
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a82:	4770      	bx	lr

08005a84 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8005a84:	b480      	push	{r7}
 8005a86:	b083      	sub	sp, #12
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0303 	and.w	r3, r3, #3
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	370c      	adds	r7, #12
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr

08005aa0 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b085      	sub	sp, #20
 8005aa4:	af00      	add	r7, sp, #0
 8005aa6:	6078      	str	r0, [r7, #4]
 8005aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	681a      	ldr	r2, [r3, #0]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005abe:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8005ac4:	431a      	orrs	r2, r3
                       Command->CPSM);
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8005aca:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	4313      	orrs	r3, r2
 8005ad0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	68da      	ldr	r2, [r3, #12]
 8005ad6:	4b06      	ldr	r3, [pc, #24]	@ (8005af0 <SDMMC_SendCommand+0x50>)
 8005ad8:	4013      	ands	r3, r2
 8005ada:	68fa      	ldr	r2, [r7, #12]
 8005adc:	431a      	orrs	r2, r3
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3714      	adds	r7, #20
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr
 8005af0:	fffff000 	.word	0xfffff000

08005af4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	691b      	ldr	r3, [r3, #16]
 8005b00:	b2db      	uxtb	r3, r3
}
 8005b02:	4618      	mov	r0, r3
 8005b04:	370c      	adds	r7, #12
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr

08005b0e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8005b0e:	b480      	push	{r7}
 8005b10:	b085      	sub	sp, #20
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	6078      	str	r0, [r7, #4]
 8005b16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	3314      	adds	r3, #20
 8005b1c:	461a      	mov	r2, r3
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	4413      	add	r3, r2
 8005b22:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
}  
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3714      	adds	r7, #20
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8005b34:	b480      	push	{r7}
 8005b36:	b085      	sub	sp, #20
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
 8005b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	681a      	ldr	r2, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005b5a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8005b60:	431a      	orrs	r2, r3
                       Data->DPSM);
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8005b66:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b72:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	431a      	orrs	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0

}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b088      	sub	sp, #32
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8005b9a:	2310      	movs	r3, #16
 8005b9c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005b9e:	2340      	movs	r3, #64	@ 0x40
 8005ba0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005ba6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005baa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005bac:	f107 0308 	add.w	r3, r7, #8
 8005bb0:	4619      	mov	r1, r3
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f7ff ff74 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8005bb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005bbc:	2110      	movs	r1, #16
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f9d6 	bl	8005f70 <SDMMC_GetCmdResp1>
 8005bc4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005bc6:	69fb      	ldr	r3, [r7, #28]
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3720      	adds	r7, #32
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b088      	sub	sp, #32
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8005bde:	2311      	movs	r3, #17
 8005be0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005be2:	2340      	movs	r3, #64	@ 0x40
 8005be4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005be6:	2300      	movs	r3, #0
 8005be8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005bea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005bee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005bf0:	f107 0308 	add.w	r3, r7, #8
 8005bf4:	4619      	mov	r1, r3
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f7ff ff52 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8005bfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c00:	2111      	movs	r1, #17
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f000 f9b4 	bl	8005f70 <SDMMC_GetCmdResp1>
 8005c08:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005c0a:	69fb      	ldr	r3, [r7, #28]
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3720      	adds	r7, #32
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b088      	sub	sp, #32
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
 8005c1c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8005c22:	2312      	movs	r3, #18
 8005c24:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005c26:	2340      	movs	r3, #64	@ 0x40
 8005c28:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005c2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c32:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005c34:	f107 0308 	add.w	r3, r7, #8
 8005c38:	4619      	mov	r1, r3
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f7ff ff30 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8005c40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c44:	2112      	movs	r1, #18
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 f992 	bl	8005f70 <SDMMC_GetCmdResp1>
 8005c4c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005c4e:	69fb      	ldr	r3, [r7, #28]
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3720      	adds	r7, #32
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b088      	sub	sp, #32
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8005c66:	2318      	movs	r3, #24
 8005c68:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005c6a:	2340      	movs	r3, #64	@ 0x40
 8005c6c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005c72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c76:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005c78:	f107 0308 	add.w	r3, r7, #8
 8005c7c:	4619      	mov	r1, r3
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f7ff ff0e 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8005c84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c88:	2118      	movs	r1, #24
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 f970 	bl	8005f70 <SDMMC_GetCmdResp1>
 8005c90:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005c92:	69fb      	ldr	r3, [r7, #28]
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3720      	adds	r7, #32
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}

08005c9c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b088      	sub	sp, #32
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
 8005ca4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8005caa:	2319      	movs	r3, #25
 8005cac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005cae:	2340      	movs	r3, #64	@ 0x40
 8005cb0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005cb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005cba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005cbc:	f107 0308 	add.w	r3, r7, #8
 8005cc0:	4619      	mov	r1, r3
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f7ff feec 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8005cc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ccc:	2119      	movs	r1, #25
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 f94e 	bl	8005f70 <SDMMC_GetCmdResp1>
 8005cd4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005cd6:	69fb      	ldr	r3, [r7, #28]
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3720      	adds	r7, #32
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b088      	sub	sp, #32
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8005cec:	230c      	movs	r3, #12
 8005cee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005cf0:	2340      	movs	r3, #64	@ 0x40
 8005cf2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005cf8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005cfc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005cfe:	f107 0308 	add.w	r3, r7, #8
 8005d02:	4619      	mov	r1, r3
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f7ff fecb 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8005d0a:	4a05      	ldr	r2, [pc, #20]	@ (8005d20 <SDMMC_CmdStopTransfer+0x40>)
 8005d0c:	210c      	movs	r1, #12
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 f92e 	bl	8005f70 <SDMMC_GetCmdResp1>
 8005d14:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005d16:	69fb      	ldr	r3, [r7, #28]
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3720      	adds	r7, #32
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	05f5e100 	.word	0x05f5e100

08005d24 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b08a      	sub	sp, #40	@ 0x28
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8005d34:	2307      	movs	r3, #7
 8005d36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005d38:	2340      	movs	r3, #64	@ 0x40
 8005d3a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005d40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d44:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005d46:	f107 0310 	add.w	r3, r7, #16
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f7ff fea7 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8005d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d56:	2107      	movs	r1, #7
 8005d58:	68f8      	ldr	r0, [r7, #12]
 8005d5a:	f000 f909 	bl	8005f70 <SDMMC_GetCmdResp1>
 8005d5e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8005d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3728      	adds	r7, #40	@ 0x28
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}

08005d6a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8005d6a:	b580      	push	{r7, lr}
 8005d6c:	b088      	sub	sp, #32
 8005d6e:	af00      	add	r7, sp, #0
 8005d70:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8005d72:	2300      	movs	r3, #0
 8005d74:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8005d76:	2300      	movs	r3, #0
 8005d78:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005d82:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005d86:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005d88:	f107 0308 	add.w	r3, r7, #8
 8005d8c:	4619      	mov	r1, r3
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f7ff fe86 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 fb23 	bl	80063e0 <SDMMC_GetCmdError>
 8005d9a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005d9c:	69fb      	ldr	r3, [r7, #28]
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3720      	adds	r7, #32
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bd80      	pop	{r7, pc}

08005da6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8005da6:	b580      	push	{r7, lr}
 8005da8:	b088      	sub	sp, #32
 8005daa:	af00      	add	r7, sp, #0
 8005dac:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8005dae:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8005db2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8005db4:	2308      	movs	r3, #8
 8005db6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005db8:	2340      	movs	r3, #64	@ 0x40
 8005dba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005dc0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005dc4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005dc6:	f107 0308 	add.w	r3, r7, #8
 8005dca:	4619      	mov	r1, r3
 8005dcc:	6878      	ldr	r0, [r7, #4]
 8005dce:	f7ff fe67 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 fab6 	bl	8006344 <SDMMC_GetCmdResp7>
 8005dd8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005dda:	69fb      	ldr	r3, [r7, #28]
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3720      	adds	r7, #32
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}

08005de4 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005de4:	b580      	push	{r7, lr}
 8005de6:	b088      	sub	sp, #32
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8005df2:	2337      	movs	r3, #55	@ 0x37
 8005df4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005df6:	2340      	movs	r3, #64	@ 0x40
 8005df8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005dfe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e02:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005e04:	f107 0308 	add.w	r3, r7, #8
 8005e08:	4619      	mov	r1, r3
 8005e0a:	6878      	ldr	r0, [r7, #4]
 8005e0c:	f7ff fe48 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8005e10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e14:	2137      	movs	r1, #55	@ 0x37
 8005e16:	6878      	ldr	r0, [r7, #4]
 8005e18:	f000 f8aa 	bl	8005f70 <SDMMC_GetCmdResp1>
 8005e1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005e1e:	69fb      	ldr	r3, [r7, #28]
}
 8005e20:	4618      	mov	r0, r3
 8005e22:	3720      	adds	r7, #32
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b088      	sub	sp, #32
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	4b0d      	ldr	r3, [pc, #52]	@ (8005e6c <SDMMC_CmdAppOperCommand+0x44>)
 8005e36:	4313      	orrs	r3, r2
 8005e38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8005e3a:	2329      	movs	r3, #41	@ 0x29
 8005e3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005e3e:	2340      	movs	r3, #64	@ 0x40
 8005e40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005e42:	2300      	movs	r3, #0
 8005e44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005e46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e4a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005e4c:	f107 0308 	add.w	r3, r7, #8
 8005e50:	4619      	mov	r1, r3
 8005e52:	6878      	ldr	r0, [r7, #4]
 8005e54:	f7ff fe24 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 f9bf 	bl	80061dc <SDMMC_GetCmdResp3>
 8005e5e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005e60:	69fb      	ldr	r3, [r7, #28]
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3720      	adds	r7, #32
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	80100000 	.word	0x80100000

08005e70 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b088      	sub	sp, #32
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8005e78:	2300      	movs	r3, #0
 8005e7a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8005e7c:	2302      	movs	r3, #2
 8005e7e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8005e80:	23c0      	movs	r3, #192	@ 0xc0
 8005e82:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005e84:	2300      	movs	r3, #0
 8005e86:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005e88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005e8c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005e8e:	f107 0308 	add.w	r3, r7, #8
 8005e92:	4619      	mov	r1, r3
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f7ff fe03 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f956 	bl	800614c <SDMMC_GetCmdResp2>
 8005ea0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005ea2:	69fb      	ldr	r3, [r7, #28]
}
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	3720      	adds	r7, #32
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	bd80      	pop	{r7, pc}

08005eac <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b088      	sub	sp, #32
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8005eba:	2309      	movs	r3, #9
 8005ebc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8005ebe:	23c0      	movs	r3, #192	@ 0xc0
 8005ec0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005ec6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005eca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005ecc:	f107 0308 	add.w	r3, r7, #8
 8005ed0:	4619      	mov	r1, r3
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f7ff fde4 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8005ed8:	6878      	ldr	r0, [r7, #4]
 8005eda:	f000 f937 	bl	800614c <SDMMC_GetCmdResp2>
 8005ede:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005ee0:	69fb      	ldr	r3, [r7, #28]
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3720      	adds	r7, #32
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}

08005eea <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8005eea:	b580      	push	{r7, lr}
 8005eec:	b088      	sub	sp, #32
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	6078      	str	r0, [r7, #4]
 8005ef2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005efc:	2340      	movs	r3, #64	@ 0x40
 8005efe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005f00:	2300      	movs	r3, #0
 8005f02:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005f04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f08:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005f0a:	f107 0308 	add.w	r3, r7, #8
 8005f0e:	4619      	mov	r1, r3
 8005f10:	6878      	ldr	r0, [r7, #4]
 8005f12:	f7ff fdc5 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8005f16:	683a      	ldr	r2, [r7, #0]
 8005f18:	2103      	movs	r1, #3
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 f99c 	bl	8006258 <SDMMC_GetCmdResp6>
 8005f20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005f22:	69fb      	ldr	r3, [r7, #28]
}
 8005f24:	4618      	mov	r0, r3
 8005f26:	3720      	adds	r7, #32
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b088      	sub	sp, #32
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8005f3a:	230d      	movs	r3, #13
 8005f3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8005f3e:	2340      	movs	r3, #64	@ 0x40
 8005f40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8005f42:	2300      	movs	r3, #0
 8005f44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8005f46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f4a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8005f4c:	f107 0308 	add.w	r3, r7, #8
 8005f50:	4619      	mov	r1, r3
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f7ff fda4 	bl	8005aa0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8005f58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f5c:	210d      	movs	r1, #13
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f000 f806 	bl	8005f70 <SDMMC_GetCmdResp1>
 8005f64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8005f66:	69fb      	ldr	r3, [r7, #28]
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3720      	adds	r7, #32
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}

08005f70 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b088      	sub	sp, #32
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	460b      	mov	r3, r1
 8005f7a:	607a      	str	r2, [r7, #4]
 8005f7c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8005f7e:	4b70      	ldr	r3, [pc, #448]	@ (8006140 <SDMMC_GetCmdResp1+0x1d0>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a70      	ldr	r2, [pc, #448]	@ (8006144 <SDMMC_GetCmdResp1+0x1d4>)
 8005f84:	fba2 2303 	umull	r2, r3, r2, r3
 8005f88:	0a5a      	lsrs	r2, r3, #9
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	fb02 f303 	mul.w	r3, r2, r3
 8005f90:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	1e5a      	subs	r2, r3, #1
 8005f96:	61fa      	str	r2, [r7, #28]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d102      	bne.n	8005fa2 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8005f9c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005fa0:	e0c9      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fa6:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005fa8:	69bb      	ldr	r3, [r7, #24]
 8005faa:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d0ef      	beq.n	8005f92 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8005fb2:	69bb      	ldr	r3, [r7, #24]
 8005fb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1ea      	bne.n	8005f92 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fc0:	f003 0304 	and.w	r3, r3, #4
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d004      	beq.n	8005fd2 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	2204      	movs	r2, #4
 8005fcc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8005fce:	2304      	movs	r3, #4
 8005fd0:	e0b1      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fd6:	f003 0301 	and.w	r3, r3, #1
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d004      	beq.n	8005fe8 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2201      	movs	r2, #1
 8005fe2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e0a6      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	22c5      	movs	r2, #197	@ 0xc5
 8005fec:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f7ff fd80 	bl	8005af4 <SDMMC_GetCommandResponse>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	7afb      	ldrb	r3, [r7, #11]
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d001      	beq.n	8006002 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e099      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8006002:	2100      	movs	r1, #0
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f7ff fd82 	bl	8005b0e <SDMMC_GetResponse>
 800600a:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800600c:	697a      	ldr	r2, [r7, #20]
 800600e:	4b4e      	ldr	r3, [pc, #312]	@ (8006148 <SDMMC_GetCmdResp1+0x1d8>)
 8006010:	4013      	ands	r3, r2
 8006012:	2b00      	cmp	r3, #0
 8006014:	d101      	bne.n	800601a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8006016:	2300      	movs	r3, #0
 8006018:	e08d      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	2b00      	cmp	r3, #0
 800601e:	da02      	bge.n	8006026 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006020:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006024:	e087      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8006026:	697b      	ldr	r3, [r7, #20]
 8006028:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800602c:	2b00      	cmp	r3, #0
 800602e:	d001      	beq.n	8006034 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006030:	2340      	movs	r3, #64	@ 0x40
 8006032:	e080      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800603a:	2b00      	cmp	r3, #0
 800603c:	d001      	beq.n	8006042 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800603e:	2380      	movs	r3, #128	@ 0x80
 8006040:	e079      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006048:	2b00      	cmp	r3, #0
 800604a:	d002      	beq.n	8006052 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800604c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006050:	e071      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006058:	2b00      	cmp	r3, #0
 800605a:	d002      	beq.n	8006062 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800605c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006060:	e069      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006068:	2b00      	cmp	r3, #0
 800606a:	d002      	beq.n	8006072 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800606c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006070:	e061      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006078:	2b00      	cmp	r3, #0
 800607a:	d002      	beq.n	8006082 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800607c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006080:	e059      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006088:	2b00      	cmp	r3, #0
 800608a:	d002      	beq.n	8006092 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800608c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006090:	e051      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d002      	beq.n	80060a2 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800609c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80060a0:	e049      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80060a2:	697b      	ldr	r3, [r7, #20]
 80060a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d002      	beq.n	80060b2 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80060ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80060b0:	e041      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d002      	beq.n	80060c2 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80060bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060c0:	e039      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d002      	beq.n	80060d2 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80060cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80060d0:	e031      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d002      	beq.n	80060e2 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 80060dc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80060e0:	e029      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d002      	beq.n	80060f2 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80060ec:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80060f0:	e021      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d002      	beq.n	8006102 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80060fc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006100:	e019      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006108:	2b00      	cmp	r3, #0
 800610a:	d002      	beq.n	8006112 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800610c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8006110:	e011      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d002      	beq.n	8006122 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800611c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8006120:	e009      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	f003 0308 	and.w	r3, r3, #8
 8006128:	2b00      	cmp	r3, #0
 800612a:	d002      	beq.n	8006132 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800612c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8006130:	e001      	b.n	8006136 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006132:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8006136:	4618      	mov	r0, r3
 8006138:	3720      	adds	r7, #32
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	20000000 	.word	0x20000000
 8006144:	10624dd3 	.word	0x10624dd3
 8006148:	fdffe008 	.word	0xfdffe008

0800614c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800614c:	b480      	push	{r7}
 800614e:	b085      	sub	sp, #20
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006154:	4b1f      	ldr	r3, [pc, #124]	@ (80061d4 <SDMMC_GetCmdResp2+0x88>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a1f      	ldr	r2, [pc, #124]	@ (80061d8 <SDMMC_GetCmdResp2+0x8c>)
 800615a:	fba2 2303 	umull	r2, r3, r2, r3
 800615e:	0a5b      	lsrs	r3, r3, #9
 8006160:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006164:	fb02 f303 	mul.w	r3, r2, r3
 8006168:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	1e5a      	subs	r2, r3, #1
 800616e:	60fa      	str	r2, [r7, #12]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d102      	bne.n	800617a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006174:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006178:	e026      	b.n	80061c8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800617e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006186:	2b00      	cmp	r3, #0
 8006188:	d0ef      	beq.n	800616a <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006190:	2b00      	cmp	r3, #0
 8006192:	d1ea      	bne.n	800616a <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006198:	f003 0304 	and.w	r3, r3, #4
 800619c:	2b00      	cmp	r3, #0
 800619e:	d004      	beq.n	80061aa <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2204      	movs	r2, #4
 80061a4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80061a6:	2304      	movs	r3, #4
 80061a8:	e00e      	b.n	80061c8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061ae:	f003 0301 	and.w	r3, r3, #1
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d004      	beq.n	80061c0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2201      	movs	r2, #1
 80061ba:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80061bc:	2301      	movs	r3, #1
 80061be:	e003      	b.n	80061c8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	22c5      	movs	r2, #197	@ 0xc5
 80061c4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3714      	adds	r7, #20
 80061cc:	46bd      	mov	sp, r7
 80061ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d2:	4770      	bx	lr
 80061d4:	20000000 	.word	0x20000000
 80061d8:	10624dd3 	.word	0x10624dd3

080061dc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 80061dc:	b480      	push	{r7}
 80061de:	b085      	sub	sp, #20
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80061e4:	4b1a      	ldr	r3, [pc, #104]	@ (8006250 <SDMMC_GetCmdResp3+0x74>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a1a      	ldr	r2, [pc, #104]	@ (8006254 <SDMMC_GetCmdResp3+0x78>)
 80061ea:	fba2 2303 	umull	r2, r3, r2, r3
 80061ee:	0a5b      	lsrs	r3, r3, #9
 80061f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061f4:	fb02 f303 	mul.w	r3, r2, r3
 80061f8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	1e5a      	subs	r2, r3, #1
 80061fe:	60fa      	str	r2, [r7, #12]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d102      	bne.n	800620a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006204:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006208:	e01b      	b.n	8006242 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800620e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006216:	2b00      	cmp	r3, #0
 8006218:	d0ef      	beq.n	80061fa <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006220:	2b00      	cmp	r3, #0
 8006222:	d1ea      	bne.n	80061fa <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006228:	f003 0304 	and.w	r3, r3, #4
 800622c:	2b00      	cmp	r3, #0
 800622e:	d004      	beq.n	800623a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2204      	movs	r2, #4
 8006234:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006236:	2304      	movs	r3, #4
 8006238:	e003      	b.n	8006242 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	22c5      	movs	r2, #197	@ 0xc5
 800623e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006240:	2300      	movs	r3, #0
}
 8006242:	4618      	mov	r0, r3
 8006244:	3714      	adds	r7, #20
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	20000000 	.word	0x20000000
 8006254:	10624dd3 	.word	0x10624dd3

08006258 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b088      	sub	sp, #32
 800625c:	af00      	add	r7, sp, #0
 800625e:	60f8      	str	r0, [r7, #12]
 8006260:	460b      	mov	r3, r1
 8006262:	607a      	str	r2, [r7, #4]
 8006264:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006266:	4b35      	ldr	r3, [pc, #212]	@ (800633c <SDMMC_GetCmdResp6+0xe4>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a35      	ldr	r2, [pc, #212]	@ (8006340 <SDMMC_GetCmdResp6+0xe8>)
 800626c:	fba2 2303 	umull	r2, r3, r2, r3
 8006270:	0a5b      	lsrs	r3, r3, #9
 8006272:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006276:	fb02 f303 	mul.w	r3, r2, r3
 800627a:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	1e5a      	subs	r2, r3, #1
 8006280:	61fa      	str	r2, [r7, #28]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d102      	bne.n	800628c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006286:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800628a:	e052      	b.n	8006332 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006290:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006292:	69bb      	ldr	r3, [r7, #24]
 8006294:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8006298:	2b00      	cmp	r3, #0
 800629a:	d0ef      	beq.n	800627c <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d1ea      	bne.n	800627c <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062aa:	f003 0304 	and.w	r3, r3, #4
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d004      	beq.n	80062bc <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	2204      	movs	r2, #4
 80062b6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80062b8:	2304      	movs	r3, #4
 80062ba:	e03a      	b.n	8006332 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062c0:	f003 0301 	and.w	r3, r3, #1
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d004      	beq.n	80062d2 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2201      	movs	r2, #1
 80062cc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e02f      	b.n	8006332 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f7ff fc0e 	bl	8005af4 <SDMMC_GetCommandResponse>
 80062d8:	4603      	mov	r3, r0
 80062da:	461a      	mov	r2, r3
 80062dc:	7afb      	ldrb	r3, [r7, #11]
 80062de:	4293      	cmp	r3, r2
 80062e0:	d001      	beq.n	80062e6 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80062e2:	2301      	movs	r3, #1
 80062e4:	e025      	b.n	8006332 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	22c5      	movs	r2, #197	@ 0xc5
 80062ea:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 80062ec:	2100      	movs	r1, #0
 80062ee:	68f8      	ldr	r0, [r7, #12]
 80062f0:	f7ff fc0d 	bl	8005b0e <SDMMC_GetResponse>
 80062f4:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d106      	bne.n	800630e <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	0c1b      	lsrs	r3, r3, #16
 8006304:	b29a      	uxth	r2, r3
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800630a:	2300      	movs	r3, #0
 800630c:	e011      	b.n	8006332 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006314:	2b00      	cmp	r3, #0
 8006316:	d002      	beq.n	800631e <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006318:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800631c:	e009      	b.n	8006332 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006324:	2b00      	cmp	r3, #0
 8006326:	d002      	beq.n	800632e <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006328:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800632c:	e001      	b.n	8006332 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800632e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8006332:	4618      	mov	r0, r3
 8006334:	3720      	adds	r7, #32
 8006336:	46bd      	mov	sp, r7
 8006338:	bd80      	pop	{r7, pc}
 800633a:	bf00      	nop
 800633c:	20000000 	.word	0x20000000
 8006340:	10624dd3 	.word	0x10624dd3

08006344 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8006344:	b480      	push	{r7}
 8006346:	b085      	sub	sp, #20
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800634c:	4b22      	ldr	r3, [pc, #136]	@ (80063d8 <SDMMC_GetCmdResp7+0x94>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a22      	ldr	r2, [pc, #136]	@ (80063dc <SDMMC_GetCmdResp7+0x98>)
 8006352:	fba2 2303 	umull	r2, r3, r2, r3
 8006356:	0a5b      	lsrs	r3, r3, #9
 8006358:	f241 3288 	movw	r2, #5000	@ 0x1388
 800635c:	fb02 f303 	mul.w	r3, r2, r3
 8006360:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	1e5a      	subs	r2, r3, #1
 8006366:	60fa      	str	r2, [r7, #12]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d102      	bne.n	8006372 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800636c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006370:	e02c      	b.n	80063cc <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006376:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800637e:	2b00      	cmp	r3, #0
 8006380:	d0ef      	beq.n	8006362 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8006388:	2b00      	cmp	r3, #0
 800638a:	d1ea      	bne.n	8006362 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006390:	f003 0304 	and.w	r3, r3, #4
 8006394:	2b00      	cmp	r3, #0
 8006396:	d004      	beq.n	80063a2 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2204      	movs	r2, #4
 800639c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800639e:	2304      	movs	r3, #4
 80063a0:	e014      	b.n	80063cc <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063a6:	f003 0301 	and.w	r3, r3, #1
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d004      	beq.n	80063b8 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2201      	movs	r2, #1
 80063b2:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80063b4:	2301      	movs	r3, #1
 80063b6:	e009      	b.n	80063cc <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d002      	beq.n	80063ca <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2240      	movs	r2, #64	@ 0x40
 80063c8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80063ca:	2300      	movs	r3, #0
  
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3714      	adds	r7, #20
 80063d0:	46bd      	mov	sp, r7
 80063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d6:	4770      	bx	lr
 80063d8:	20000000 	.word	0x20000000
 80063dc:	10624dd3 	.word	0x10624dd3

080063e0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80063e0:	b480      	push	{r7}
 80063e2:	b085      	sub	sp, #20
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80063e8:	4b11      	ldr	r3, [pc, #68]	@ (8006430 <SDMMC_GetCmdError+0x50>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a11      	ldr	r2, [pc, #68]	@ (8006434 <SDMMC_GetCmdError+0x54>)
 80063ee:	fba2 2303 	umull	r2, r3, r2, r3
 80063f2:	0a5b      	lsrs	r3, r3, #9
 80063f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063f8:	fb02 f303 	mul.w	r3, r2, r3
 80063fc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	1e5a      	subs	r2, r3, #1
 8006402:	60fa      	str	r2, [r7, #12]
 8006404:	2b00      	cmp	r3, #0
 8006406:	d102      	bne.n	800640e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006408:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800640c:	e009      	b.n	8006422 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006416:	2b00      	cmp	r3, #0
 8006418:	d0f1      	beq.n	80063fe <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	22c5      	movs	r2, #197	@ 0xc5
 800641e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8006420:	2300      	movs	r3, #0
}
 8006422:	4618      	mov	r0, r3
 8006424:	3714      	adds	r7, #20
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr
 800642e:	bf00      	nop
 8006430:	20000000 	.word	0x20000000
 8006434:	10624dd3 	.word	0x10624dd3

08006438 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800643c:	4904      	ldr	r1, [pc, #16]	@ (8006450 <MX_FATFS_Init+0x18>)
 800643e:	4805      	ldr	r0, [pc, #20]	@ (8006454 <MX_FATFS_Init+0x1c>)
 8006440:	f003 fc30 	bl	8009ca4 <FATFS_LinkDriver>
 8006444:	4603      	mov	r3, r0
 8006446:	461a      	mov	r2, r3
 8006448:	4b03      	ldr	r3, [pc, #12]	@ (8006458 <MX_FATFS_Init+0x20>)
 800644a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800644c:	bf00      	nop
 800644e:	bd80      	pop	{r7, pc}
 8006450:	20000584 	.word	0x20000584
 8006454:	0800e5fc 	.word	0x0800e5fc
 8006458:	20000580 	.word	0x20000580

0800645c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800645c:	b480      	push	{r7}
 800645e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006460:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8006462:	4618      	mov	r0, r3
 8006464:	46bd      	mov	sp, r7
 8006466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646a:	4770      	bx	lr

0800646c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b082      	sub	sp, #8
 8006470:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8006472:	2300      	movs	r3, #0
 8006474:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8006476:	f000 f888 	bl	800658a <BSP_SD_IsDetected>
 800647a:	4603      	mov	r3, r0
 800647c:	2b01      	cmp	r3, #1
 800647e:	d001      	beq.n	8006484 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8006480:	2302      	movs	r3, #2
 8006482:	e005      	b.n	8006490 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8006484:	4804      	ldr	r0, [pc, #16]	@ (8006498 <BSP_SD_Init+0x2c>)
 8006486:	f7fd fea8 	bl	80041da <HAL_SD_Init>
 800648a:	4603      	mov	r3, r0
 800648c:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800648e:	79fb      	ldrb	r3, [r7, #7]
}
 8006490:	4618      	mov	r0, r3
 8006492:	3708      	adds	r7, #8
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	200003e8 	.word	0x200003e8

0800649c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b086      	sub	sp, #24
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80064a8:	2300      	movs	r3, #0
 80064aa:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	68ba      	ldr	r2, [r7, #8]
 80064b0:	68f9      	ldr	r1, [r7, #12]
 80064b2:	4806      	ldr	r0, [pc, #24]	@ (80064cc <BSP_SD_ReadBlocks_DMA+0x30>)
 80064b4:	f7fd ff4a 	bl	800434c <HAL_SD_ReadBlocks_DMA>
 80064b8:	4603      	mov	r3, r0
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d001      	beq.n	80064c2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80064c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80064c4:	4618      	mov	r0, r3
 80064c6:	3718      	adds	r7, #24
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}
 80064cc:	200003e8 	.word	0x200003e8

080064d0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b086      	sub	sp, #24
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	60b9      	str	r1, [r7, #8]
 80064da:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80064dc:	2300      	movs	r3, #0
 80064de:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	68ba      	ldr	r2, [r7, #8]
 80064e4:	68f9      	ldr	r1, [r7, #12]
 80064e6:	4806      	ldr	r0, [pc, #24]	@ (8006500 <BSP_SD_WriteBlocks_DMA+0x30>)
 80064e8:	f7fe f812 	bl	8004510 <HAL_SD_WriteBlocks_DMA>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d001      	beq.n	80064f6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80064f2:	2301      	movs	r3, #1
 80064f4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80064f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80064f8:	4618      	mov	r0, r3
 80064fa:	3718      	adds	r7, #24
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}
 8006500:	200003e8 	.word	0x200003e8

08006504 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8006508:	4805      	ldr	r0, [pc, #20]	@ (8006520 <BSP_SD_GetCardState+0x1c>)
 800650a:	f7fe fc37 	bl	8004d7c <HAL_SD_GetCardState>
 800650e:	4603      	mov	r3, r0
 8006510:	2b04      	cmp	r3, #4
 8006512:	bf14      	ite	ne
 8006514:	2301      	movne	r3, #1
 8006516:	2300      	moveq	r3, #0
 8006518:	b2db      	uxtb	r3, r3
}
 800651a:	4618      	mov	r0, r3
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	200003e8 	.word	0x200003e8

08006524 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b082      	sub	sp, #8
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800652c:	6879      	ldr	r1, [r7, #4]
 800652e:	4803      	ldr	r0, [pc, #12]	@ (800653c <BSP_SD_GetCardInfo+0x18>)
 8006530:	f7fe fbf8 	bl	8004d24 <HAL_SD_GetCardInfo>
}
 8006534:	bf00      	nop
 8006536:	3708      	adds	r7, #8
 8006538:	46bd      	mov	sp, r7
 800653a:	bd80      	pop	{r7, pc}
 800653c:	200003e8 	.word	0x200003e8

08006540 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b082      	sub	sp, #8
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8006548:	f000 f818 	bl	800657c <BSP_SD_AbortCallback>
}
 800654c:	bf00      	nop
 800654e:	3708      	adds	r7, #8
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800655c:	f000 f9c4 	bl	80068e8 <BSP_SD_WriteCpltCallback>
}
 8006560:	bf00      	nop
 8006562:	3708      	adds	r7, #8
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b082      	sub	sp, #8
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8006570:	f000 f9c8 	bl	8006904 <BSP_SD_ReadCpltCallback>
}
 8006574:	bf00      	nop
 8006576:	3708      	adds	r7, #8
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800657c:	b480      	push	{r7}
 800657e:	af00      	add	r7, sp, #0

}
 8006580:	bf00      	nop
 8006582:	46bd      	mov	sp, r7
 8006584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006588:	4770      	bx	lr

0800658a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800658a:	b580      	push	{r7, lr}
 800658c:	b082      	sub	sp, #8
 800658e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8006590:	2301      	movs	r3, #1
 8006592:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8006594:	f000 f80c 	bl	80065b0 <BSP_PlatformIsDetected>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d101      	bne.n	80065a2 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800659e:	2300      	movs	r3, #0
 80065a0:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80065a2:	79fb      	ldrb	r3, [r7, #7]
 80065a4:	b2db      	uxtb	r3, r3
}
 80065a6:	4618      	mov	r0, r3
 80065a8:	3708      	adds	r7, #8
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}
	...

080065b0 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b082      	sub	sp, #8
 80065b4:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80065b6:	2301      	movs	r3, #1
 80065b8:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80065ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80065be:	4806      	ldr	r0, [pc, #24]	@ (80065d8 <BSP_PlatformIsDetected+0x28>)
 80065c0:	f7fc f9ce 	bl	8002960 <HAL_GPIO_ReadPin>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d001      	beq.n	80065ce <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 80065ca:	2300      	movs	r3, #0
 80065cc:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80065ce:	79fb      	ldrb	r3, [r7, #7]
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3708      	adds	r7, #8
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	40020800 	.word	0x40020800

080065dc <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 80065e4:	f003 fbf6 	bl	8009dd4 <osKernelSysTick>
 80065e8:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 80065ea:	e006      	b.n	80065fa <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80065ec:	f7ff ff8a 	bl	8006504 <BSP_SD_GetCardState>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d101      	bne.n	80065fa <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80065f6:	2300      	movs	r3, #0
 80065f8:	e009      	b.n	800660e <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 80065fa:	f003 fbeb 	bl	8009dd4 <osKernelSysTick>
 80065fe:	4602      	mov	r2, r0
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	1ad3      	subs	r3, r2, r3
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	429a      	cmp	r2, r3
 8006608:	d8f0      	bhi.n	80065ec <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800660a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800660e:	4618      	mov	r0, r3
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
	...

08006618 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b082      	sub	sp, #8
 800661c:	af00      	add	r7, sp, #0
 800661e:	4603      	mov	r3, r0
 8006620:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8006622:	4b0b      	ldr	r3, [pc, #44]	@ (8006650 <SD_CheckStatus+0x38>)
 8006624:	2201      	movs	r2, #1
 8006626:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006628:	f7ff ff6c 	bl	8006504 <BSP_SD_GetCardState>
 800662c:	4603      	mov	r3, r0
 800662e:	2b00      	cmp	r3, #0
 8006630:	d107      	bne.n	8006642 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8006632:	4b07      	ldr	r3, [pc, #28]	@ (8006650 <SD_CheckStatus+0x38>)
 8006634:	781b      	ldrb	r3, [r3, #0]
 8006636:	b2db      	uxtb	r3, r3
 8006638:	f023 0301 	bic.w	r3, r3, #1
 800663c:	b2da      	uxtb	r2, r3
 800663e:	4b04      	ldr	r3, [pc, #16]	@ (8006650 <SD_CheckStatus+0x38>)
 8006640:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8006642:	4b03      	ldr	r3, [pc, #12]	@ (8006650 <SD_CheckStatus+0x38>)
 8006644:	781b      	ldrb	r3, [r3, #0]
 8006646:	b2db      	uxtb	r3, r3
}
 8006648:	4618      	mov	r0, r3
 800664a:	3708      	adds	r7, #8
 800664c:	46bd      	mov	sp, r7
 800664e:	bd80      	pop	{r7, pc}
 8006650:	20000009 	.word	0x20000009

08006654 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8006654:	b590      	push	{r4, r7, lr}
 8006656:	b087      	sub	sp, #28
 8006658:	af00      	add	r7, sp, #0
 800665a:	4603      	mov	r3, r0
 800665c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800665e:	4b20      	ldr	r3, [pc, #128]	@ (80066e0 <SD_initialize+0x8c>)
 8006660:	2201      	movs	r2, #1
 8006662:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 8006664:	f003 fbaa 	bl	8009dbc <osKernelRunning>
 8006668:	4603      	mov	r3, r0
 800666a:	2b00      	cmp	r3, #0
 800666c:	d030      	beq.n	80066d0 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800666e:	f7ff fefd 	bl	800646c <BSP_SD_Init>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d107      	bne.n	8006688 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8006678:	79fb      	ldrb	r3, [r7, #7]
 800667a:	4618      	mov	r0, r3
 800667c:	f7ff ffcc 	bl	8006618 <SD_CheckStatus>
 8006680:	4603      	mov	r3, r0
 8006682:	461a      	mov	r2, r3
 8006684:	4b16      	ldr	r3, [pc, #88]	@ (80066e0 <SD_initialize+0x8c>)
 8006686:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8006688:	4b15      	ldr	r3, [pc, #84]	@ (80066e0 <SD_initialize+0x8c>)
 800668a:	781b      	ldrb	r3, [r3, #0]
 800668c:	b2db      	uxtb	r3, r3
 800668e:	2b01      	cmp	r3, #1
 8006690:	d01e      	beq.n	80066d0 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 8006692:	4b14      	ldr	r3, [pc, #80]	@ (80066e4 <SD_initialize+0x90>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d10e      	bne.n	80066b8 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800669a:	4b13      	ldr	r3, [pc, #76]	@ (80066e8 <SD_initialize+0x94>)
 800669c:	f107 0408 	add.w	r4, r7, #8
 80066a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80066a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 80066a6:	f107 0308 	add.w	r3, r7, #8
 80066aa:	2100      	movs	r1, #0
 80066ac:	4618      	mov	r0, r3
 80066ae:	f003 fcca 	bl	800a046 <osMessageCreate>
 80066b2:	4603      	mov	r3, r0
 80066b4:	4a0b      	ldr	r2, [pc, #44]	@ (80066e4 <SD_initialize+0x90>)
 80066b6:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 80066b8:	4b0a      	ldr	r3, [pc, #40]	@ (80066e4 <SD_initialize+0x90>)
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d107      	bne.n	80066d0 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 80066c0:	4b07      	ldr	r3, [pc, #28]	@ (80066e0 <SD_initialize+0x8c>)
 80066c2:	781b      	ldrb	r3, [r3, #0]
 80066c4:	b2db      	uxtb	r3, r3
 80066c6:	f043 0301 	orr.w	r3, r3, #1
 80066ca:	b2da      	uxtb	r2, r3
 80066cc:	4b04      	ldr	r3, [pc, #16]	@ (80066e0 <SD_initialize+0x8c>)
 80066ce:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 80066d0:	4b03      	ldr	r3, [pc, #12]	@ (80066e0 <SD_initialize+0x8c>)
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	b2db      	uxtb	r3, r3
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	371c      	adds	r7, #28
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd90      	pop	{r4, r7, pc}
 80066de:	bf00      	nop
 80066e0:	20000009 	.word	0x20000009
 80066e4:	20000588 	.word	0x20000588
 80066e8:	0800dfe8 	.word	0x0800dfe8

080066ec <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b082      	sub	sp, #8
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	4603      	mov	r3, r0
 80066f4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80066f6:	79fb      	ldrb	r3, [r7, #7]
 80066f8:	4618      	mov	r0, r3
 80066fa:	f7ff ff8d 	bl	8006618 <SD_CheckStatus>
 80066fe:	4603      	mov	r3, r0
}
 8006700:	4618      	mov	r0, r3
 8006702:	3708      	adds	r7, #8
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}

08006708 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b08a      	sub	sp, #40	@ 0x28
 800670c:	af00      	add	r7, sp, #0
 800670e:	60b9      	str	r1, [r7, #8]
 8006710:	607a      	str	r2, [r7, #4]
 8006712:	603b      	str	r3, [r7, #0]
 8006714:	4603      	mov	r3, r0
 8006716:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8006718:	2301      	movs	r3, #1
 800671a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800671e:	f247 5030 	movw	r0, #30000	@ 0x7530
 8006722:	f7ff ff5b 	bl	80065dc <SD_CheckStatusWithTimeout>
 8006726:	4603      	mov	r3, r0
 8006728:	2b00      	cmp	r3, #0
 800672a:	da02      	bge.n	8006732 <SD_read+0x2a>
  {
    return res;
 800672c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006730:	e032      	b.n	8006798 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 8006732:	683a      	ldr	r2, [r7, #0]
 8006734:	6879      	ldr	r1, [r7, #4]
 8006736:	68b8      	ldr	r0, [r7, #8]
 8006738:	f7ff feb0 	bl	800649c <BSP_SD_ReadBlocks_DMA>
 800673c:	4603      	mov	r3, r0
 800673e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 8006742:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006746:	2b00      	cmp	r3, #0
 8006748:	d124      	bne.n	8006794 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800674a:	4b15      	ldr	r3, [pc, #84]	@ (80067a0 <SD_read+0x98>)
 800674c:	6819      	ldr	r1, [r3, #0]
 800674e:	f107 0314 	add.w	r3, r7, #20
 8006752:	f247 5230 	movw	r2, #30000	@ 0x7530
 8006756:	4618      	mov	r0, r3
 8006758:	f003 fcde 	bl	800a118 <osMessageGet>

    if (event.status == osEventMessage)
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	2b10      	cmp	r3, #16
 8006760:	d118      	bne.n	8006794 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 8006762:	69bb      	ldr	r3, [r7, #24]
 8006764:	2b01      	cmp	r3, #1
 8006766:	d115      	bne.n	8006794 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 8006768:	f003 fb34 	bl	8009dd4 <osKernelSysTick>
 800676c:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800676e:	e008      	b.n	8006782 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006770:	f7ff fec8 	bl	8006504 <BSP_SD_GetCardState>
 8006774:	4603      	mov	r3, r0
 8006776:	2b00      	cmp	r3, #0
 8006778:	d103      	bne.n	8006782 <SD_read+0x7a>
              {
                res = RES_OK;
 800677a:	2300      	movs	r3, #0
 800677c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8006780:	e008      	b.n	8006794 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8006782:	f003 fb27 	bl	8009dd4 <osKernelSysTick>
 8006786:	4602      	mov	r2, r0
 8006788:	6a3b      	ldr	r3, [r7, #32]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	f247 522f 	movw	r2, #29999	@ 0x752f
 8006790:	4293      	cmp	r3, r2
 8006792:	d9ed      	bls.n	8006770 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 8006794:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006798:	4618      	mov	r0, r3
 800679a:	3728      	adds	r7, #40	@ 0x28
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	20000588 	.word	0x20000588

080067a4 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b08a      	sub	sp, #40	@ 0x28
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60b9      	str	r1, [r7, #8]
 80067ac:	607a      	str	r2, [r7, #4]
 80067ae:	603b      	str	r3, [r7, #0]
 80067b0:	4603      	mov	r3, r0
 80067b2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80067ba:	f247 5030 	movw	r0, #30000	@ 0x7530
 80067be:	f7ff ff0d 	bl	80065dc <SD_CheckStatusWithTimeout>
 80067c2:	4603      	mov	r3, r0
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	da02      	bge.n	80067ce <SD_write+0x2a>
  {
    return res;
 80067c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80067cc:	e02e      	b.n	800682c <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80067ce:	683a      	ldr	r2, [r7, #0]
 80067d0:	6879      	ldr	r1, [r7, #4]
 80067d2:	68b8      	ldr	r0, [r7, #8]
 80067d4:	f7ff fe7c 	bl	80064d0 <BSP_SD_WriteBlocks_DMA>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d124      	bne.n	8006828 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 80067de:	4b15      	ldr	r3, [pc, #84]	@ (8006834 <SD_write+0x90>)
 80067e0:	6819      	ldr	r1, [r3, #0]
 80067e2:	f107 0314 	add.w	r3, r7, #20
 80067e6:	f247 5230 	movw	r2, #30000	@ 0x7530
 80067ea:	4618      	mov	r0, r3
 80067ec:	f003 fc94 	bl	800a118 <osMessageGet>

    if (event.status == osEventMessage)
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	2b10      	cmp	r3, #16
 80067f4:	d118      	bne.n	8006828 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 80067f6:	69bb      	ldr	r3, [r7, #24]
 80067f8:	2b02      	cmp	r3, #2
 80067fa:	d115      	bne.n	8006828 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 80067fc:	f003 faea 	bl	8009dd4 <osKernelSysTick>
 8006800:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8006802:	e008      	b.n	8006816 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8006804:	f7ff fe7e 	bl	8006504 <BSP_SD_GetCardState>
 8006808:	4603      	mov	r3, r0
 800680a:	2b00      	cmp	r3, #0
 800680c:	d103      	bne.n	8006816 <SD_write+0x72>
          {
            res = RES_OK;
 800680e:	2300      	movs	r3, #0
 8006810:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8006814:	e008      	b.n	8006828 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 8006816:	f003 fadd 	bl	8009dd4 <osKernelSysTick>
 800681a:	4602      	mov	r2, r0
 800681c:	6a3b      	ldr	r3, [r7, #32]
 800681e:	1ad3      	subs	r3, r2, r3
 8006820:	f247 522f 	movw	r2, #29999	@ 0x752f
 8006824:	4293      	cmp	r3, r2
 8006826:	d9ed      	bls.n	8006804 <SD_write+0x60>
    }

  }
#endif

  return res;
 8006828:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800682c:	4618      	mov	r0, r3
 800682e:	3728      	adds	r7, #40	@ 0x28
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}
 8006834:	20000588 	.word	0x20000588

08006838 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b08c      	sub	sp, #48	@ 0x30
 800683c:	af00      	add	r7, sp, #0
 800683e:	4603      	mov	r3, r0
 8006840:	603a      	str	r2, [r7, #0]
 8006842:	71fb      	strb	r3, [r7, #7]
 8006844:	460b      	mov	r3, r1
 8006846:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800684e:	4b25      	ldr	r3, [pc, #148]	@ (80068e4 <SD_ioctl+0xac>)
 8006850:	781b      	ldrb	r3, [r3, #0]
 8006852:	b2db      	uxtb	r3, r3
 8006854:	f003 0301 	and.w	r3, r3, #1
 8006858:	2b00      	cmp	r3, #0
 800685a:	d001      	beq.n	8006860 <SD_ioctl+0x28>
 800685c:	2303      	movs	r3, #3
 800685e:	e03c      	b.n	80068da <SD_ioctl+0xa2>

  switch (cmd)
 8006860:	79bb      	ldrb	r3, [r7, #6]
 8006862:	2b03      	cmp	r3, #3
 8006864:	d834      	bhi.n	80068d0 <SD_ioctl+0x98>
 8006866:	a201      	add	r2, pc, #4	@ (adr r2, 800686c <SD_ioctl+0x34>)
 8006868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800686c:	0800687d 	.word	0x0800687d
 8006870:	08006885 	.word	0x08006885
 8006874:	0800689d 	.word	0x0800689d
 8006878:	080068b7 	.word	0x080068b7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800687c:	2300      	movs	r3, #0
 800687e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8006882:	e028      	b.n	80068d6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8006884:	f107 030c 	add.w	r3, r7, #12
 8006888:	4618      	mov	r0, r3
 800688a:	f7ff fe4b 	bl	8006524 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800688e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006894:	2300      	movs	r3, #0
 8006896:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800689a:	e01c      	b.n	80068d6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800689c:	f107 030c 	add.w	r3, r7, #12
 80068a0:	4618      	mov	r0, r3
 80068a2:	f7ff fe3f 	bl	8006524 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80068a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80068ae:	2300      	movs	r3, #0
 80068b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80068b4:	e00f      	b.n	80068d6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80068b6:	f107 030c 	add.w	r3, r7, #12
 80068ba:	4618      	mov	r0, r3
 80068bc:	f7ff fe32 	bl	8006524 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80068c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c2:	0a5a      	lsrs	r2, r3, #9
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80068c8:	2300      	movs	r3, #0
 80068ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 80068ce:	e002      	b.n	80068d6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80068d0:	2304      	movs	r3, #4
 80068d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 80068d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80068da:	4618      	mov	r0, r3
 80068dc:	3730      	adds	r7, #48	@ 0x30
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}
 80068e2:	bf00      	nop
 80068e4:	20000009 	.word	0x20000009

080068e8 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
 80068ec:	4b04      	ldr	r3, [pc, #16]	@ (8006900 <BSP_SD_WriteCpltCallback+0x18>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	2200      	movs	r2, #0
 80068f2:	2102      	movs	r1, #2
 80068f4:	4618      	mov	r0, r3
 80068f6:	f003 fbcf 	bl	800a098 <osMessagePut>
#else
   const uint16_t msg = WRITE_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 80068fa:	bf00      	nop
 80068fc:	bd80      	pop	{r7, pc}
 80068fe:	bf00      	nop
 8006900:	20000588 	.word	0x20000588

08006904 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8006908:	4b04      	ldr	r3, [pc, #16]	@ (800691c <BSP_SD_ReadCpltCallback+0x18>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	2200      	movs	r2, #0
 800690e:	2101      	movs	r1, #1
 8006910:	4618      	mov	r0, r3
 8006912:	f003 fbc1 	bl	800a098 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8006916:	bf00      	nop
 8006918:	bd80      	pop	{r7, pc}
 800691a:	bf00      	nop
 800691c:	20000588 	.word	0x20000588

08006920 <TFT_FillScreen>:
#include "MyTFT.h"
#include "ltdc.h"

void TFT_FillScreen(uint32_t color)
{
 8006920:	b480      	push	{r7}
 8006922:	b085      	sub	sp, #20
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
	uint32_t n = hltdc.LayerCfg[0].ImageHeight * hltdc.LayerCfg[0].ImageWidth;
 8006928:	4b0f      	ldr	r3, [pc, #60]	@ (8006968 <TFT_FillScreen+0x48>)
 800692a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800692c:	4a0e      	ldr	r2, [pc, #56]	@ (8006968 <TFT_FillScreen+0x48>)
 800692e:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8006930:	fb02 f303 	mul.w	r3, r2, r3
 8006934:	60bb      	str	r3, [r7, #8]

	for(uint32_t i = 0; i < n; i++)
 8006936:	2300      	movs	r3, #0
 8006938:	60fb      	str	r3, [r7, #12]
 800693a:	e00a      	b.n	8006952 <TFT_FillScreen+0x32>
	{
		*(__IO uint16_t*)(hltdc.LayerCfg[0].FBStartAdress + (i*2)) = (uint16_t)color;
 800693c:	4b0a      	ldr	r3, [pc, #40]	@ (8006968 <TFT_FillScreen+0x48>)
 800693e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	005b      	lsls	r3, r3, #1
 8006944:	4413      	add	r3, r2
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	b292      	uxth	r2, r2
 800694a:	801a      	strh	r2, [r3, #0]
	for(uint32_t i = 0; i < n; i++)
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	3301      	adds	r3, #1
 8006950:	60fb      	str	r3, [r7, #12]
 8006952:	68fa      	ldr	r2, [r7, #12]
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	429a      	cmp	r2, r3
 8006958:	d3f0      	bcc.n	800693c <TFT_FillScreen+0x1c>
	}
}
 800695a:	bf00      	nop
 800695c:	bf00      	nop
 800695e:	3714      	adds	r7, #20
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr
 8006968:	2000032c 	.word	0x2000032c

0800696c <TFT_FillRectangle>:
// <---- ------------------------------------- ---->
void TFT_FillRectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 800696c:	b490      	push	{r4, r7}
 800696e:	b086      	sub	sp, #24
 8006970:	af00      	add	r7, sp, #0
 8006972:	4604      	mov	r4, r0
 8006974:	4608      	mov	r0, r1
 8006976:	4611      	mov	r1, r2
 8006978:	461a      	mov	r2, r3
 800697a:	4623      	mov	r3, r4
 800697c:	80fb      	strh	r3, [r7, #6]
 800697e:	4603      	mov	r3, r0
 8006980:	80bb      	strh	r3, [r7, #4]
 8006982:	460b      	mov	r3, r1
 8006984:	807b      	strh	r3, [r7, #2]
 8006986:	4613      	mov	r3, r2
 8006988:	803b      	strh	r3, [r7, #0]
	if(x1 > x2)
 800698a:	88fa      	ldrh	r2, [r7, #6]
 800698c:	887b      	ldrh	r3, [r7, #2]
 800698e:	429a      	cmp	r2, r3
 8006990:	d905      	bls.n	800699e <TFT_FillRectangle+0x32>
	{
		swap(x1, x2);
 8006992:	88fb      	ldrh	r3, [r7, #6]
 8006994:	81fb      	strh	r3, [r7, #14]
 8006996:	887b      	ldrh	r3, [r7, #2]
 8006998:	80fb      	strh	r3, [r7, #6]
 800699a:	89fb      	ldrh	r3, [r7, #14]
 800699c:	807b      	strh	r3, [r7, #2]
	}
	if(y1 > y2)
 800699e:	88ba      	ldrh	r2, [r7, #4]
 80069a0:	883b      	ldrh	r3, [r7, #0]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d905      	bls.n	80069b2 <TFT_FillRectangle+0x46>
	{
		swap(y1, y2);
 80069a6:	88bb      	ldrh	r3, [r7, #4]
 80069a8:	81bb      	strh	r3, [r7, #12]
 80069aa:	883b      	ldrh	r3, [r7, #0]
 80069ac:	80bb      	strh	r3, [r7, #4]
 80069ae:	89bb      	ldrh	r3, [r7, #12]
 80069b0:	803b      	strh	r3, [r7, #0]
	}

	for(uint32_t ypos = y1; ypos <= y2; ypos++)
 80069b2:	88bb      	ldrh	r3, [r7, #4]
 80069b4:	617b      	str	r3, [r7, #20]
 80069b6:	e01a      	b.n	80069ee <TFT_FillRectangle+0x82>
	{
		for(uint32_t xpos = x1; xpos <= x2; xpos++)
 80069b8:	88fb      	ldrh	r3, [r7, #6]
 80069ba:	613b      	str	r3, [r7, #16]
 80069bc:	e010      	b.n	80069e0 <TFT_FillRectangle+0x74>
		{
			*(__IO uint16_t*)(hltdc.LayerCfg[0].FBStartAdress + (2 * (ypos * hltdc.LayerCfg[0].ImageWidth + xpos))) = (uint16_t)color;
 80069be:	4b11      	ldr	r3, [pc, #68]	@ (8006a04 <TFT_FillRectangle+0x98>)
 80069c0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80069c2:	4b10      	ldr	r3, [pc, #64]	@ (8006a04 <TFT_FillRectangle+0x98>)
 80069c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069c6:	6979      	ldr	r1, [r7, #20]
 80069c8:	fb03 f101 	mul.w	r1, r3, r1
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	440b      	add	r3, r1
 80069d0:	005b      	lsls	r3, r3, #1
 80069d2:	4413      	add	r3, r2
 80069d4:	461a      	mov	r2, r3
 80069d6:	8c3b      	ldrh	r3, [r7, #32]
 80069d8:	8013      	strh	r3, [r2, #0]
		for(uint32_t xpos = x1; xpos <= x2; xpos++)
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	3301      	adds	r3, #1
 80069de:	613b      	str	r3, [r7, #16]
 80069e0:	887b      	ldrh	r3, [r7, #2]
 80069e2:	693a      	ldr	r2, [r7, #16]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d9ea      	bls.n	80069be <TFT_FillRectangle+0x52>
	for(uint32_t ypos = y1; ypos <= y2; ypos++)
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	3301      	adds	r3, #1
 80069ec:	617b      	str	r3, [r7, #20]
 80069ee:	883b      	ldrh	r3, [r7, #0]
 80069f0:	697a      	ldr	r2, [r7, #20]
 80069f2:	429a      	cmp	r2, r3
 80069f4:	d9e0      	bls.n	80069b8 <TFT_FillRectangle+0x4c>
		}
	}
}
 80069f6:	bf00      	nop
 80069f8:	bf00      	nop
 80069fa:	3718      	adds	r7, #24
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bc90      	pop	{r4, r7}
 8006a00:	4770      	bx	lr
 8006a02:	bf00      	nop
 8006a04:	2000032c 	.word	0x2000032c

08006a08 <TFT_DrawPixel>:
// <---- ------------------------------------- ---->
void TFT_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t color)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	4603      	mov	r3, r0
 8006a10:	603a      	str	r2, [r7, #0]
 8006a12:	80fb      	strh	r3, [r7, #6]
 8006a14:	460b      	mov	r3, r1
 8006a16:	80bb      	strh	r3, [r7, #4]
	*(__IO uint16_t*)(hltdc.LayerCfg[0].FBStartAdress + (2 * (Ypos * hltdc.LayerCfg[0].ImageWidth + Xpos))) = (uint16_t)color;
 8006a18:	4b09      	ldr	r3, [pc, #36]	@ (8006a40 <TFT_DrawPixel+0x38>)
 8006a1a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006a1c:	88bb      	ldrh	r3, [r7, #4]
 8006a1e:	4908      	ldr	r1, [pc, #32]	@ (8006a40 <TFT_DrawPixel+0x38>)
 8006a20:	6e09      	ldr	r1, [r1, #96]	@ 0x60
 8006a22:	fb03 f101 	mul.w	r1, r3, r1
 8006a26:	88fb      	ldrh	r3, [r7, #6]
 8006a28:	440b      	add	r3, r1
 8006a2a:	005b      	lsls	r3, r3, #1
 8006a2c:	4413      	add	r3, r2
 8006a2e:	683a      	ldr	r2, [r7, #0]
 8006a30:	b292      	uxth	r2, r2
 8006a32:	801a      	strh	r2, [r3, #0]
}
 8006a34:	bf00      	nop
 8006a36:	370c      	adds	r7, #12
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3e:	4770      	bx	lr
 8006a40:	2000032c 	.word	0x2000032c

08006a44 <TFT_DrawLine>:
// <---- ------------------------------------- ---->
void TFT_DrawLine(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t color)
{
 8006a44:	b590      	push	{r4, r7, lr}
 8006a46:	b08b      	sub	sp, #44	@ 0x2c
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	4604      	mov	r4, r0
 8006a4c:	4608      	mov	r0, r1
 8006a4e:	4611      	mov	r1, r2
 8006a50:	461a      	mov	r2, r3
 8006a52:	4623      	mov	r3, r4
 8006a54:	80fb      	strh	r3, [r7, #6]
 8006a56:	4603      	mov	r3, r0
 8006a58:	80bb      	strh	r3, [r7, #4]
 8006a5a:	460b      	mov	r3, r1
 8006a5c:	807b      	strh	r3, [r7, #2]
 8006a5e:	4613      	mov	r3, r2
 8006a60:	803b      	strh	r3, [r7, #0]
	int steep = abs(y2 - y1) > abs(x2 - x1);
 8006a62:	883a      	ldrh	r2, [r7, #0]
 8006a64:	88bb      	ldrh	r3, [r7, #4]
 8006a66:	1ad3      	subs	r3, r2, r3
 8006a68:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8006a6c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8006a70:	8879      	ldrh	r1, [r7, #2]
 8006a72:	88fb      	ldrh	r3, [r7, #6]
 8006a74:	1acb      	subs	r3, r1, r3
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	bfb8      	it	lt
 8006a7a:	425b      	neglt	r3, r3
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	bfcc      	ite	gt
 8006a80:	2301      	movgt	r3, #1
 8006a82:	2300      	movle	r3, #0
 8006a84:	b2db      	uxtb	r3, r3
 8006a86:	61fb      	str	r3, [r7, #28]

	if(steep)
 8006a88:	69fb      	ldr	r3, [r7, #28]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d00b      	beq.n	8006aa6 <TFT_DrawLine+0x62>
	{
		swap(x1, y1);
 8006a8e:	88fb      	ldrh	r3, [r7, #6]
 8006a90:	837b      	strh	r3, [r7, #26]
 8006a92:	88bb      	ldrh	r3, [r7, #4]
 8006a94:	80fb      	strh	r3, [r7, #6]
 8006a96:	8b7b      	ldrh	r3, [r7, #26]
 8006a98:	80bb      	strh	r3, [r7, #4]
		swap(x2, y2);
 8006a9a:	887b      	ldrh	r3, [r7, #2]
 8006a9c:	833b      	strh	r3, [r7, #24]
 8006a9e:	883b      	ldrh	r3, [r7, #0]
 8006aa0:	807b      	strh	r3, [r7, #2]
 8006aa2:	8b3b      	ldrh	r3, [r7, #24]
 8006aa4:	803b      	strh	r3, [r7, #0]
	}
	if(x1 > x2)
 8006aa6:	88fa      	ldrh	r2, [r7, #6]
 8006aa8:	887b      	ldrh	r3, [r7, #2]
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d90b      	bls.n	8006ac6 <TFT_DrawLine+0x82>
	{
		swap(x1, x2);
 8006aae:	88fb      	ldrh	r3, [r7, #6]
 8006ab0:	82fb      	strh	r3, [r7, #22]
 8006ab2:	887b      	ldrh	r3, [r7, #2]
 8006ab4:	80fb      	strh	r3, [r7, #6]
 8006ab6:	8afb      	ldrh	r3, [r7, #22]
 8006ab8:	807b      	strh	r3, [r7, #2]
		swap(y1, y2);
 8006aba:	88bb      	ldrh	r3, [r7, #4]
 8006abc:	82bb      	strh	r3, [r7, #20]
 8006abe:	883b      	ldrh	r3, [r7, #0]
 8006ac0:	80bb      	strh	r3, [r7, #4]
 8006ac2:	8abb      	ldrh	r3, [r7, #20]
 8006ac4:	803b      	strh	r3, [r7, #0]
	}

	int dx, dy;
	dx = x2 - x1;
 8006ac6:	887a      	ldrh	r2, [r7, #2]
 8006ac8:	88fb      	ldrh	r3, [r7, #6]
 8006aca:	1ad3      	subs	r3, r2, r3
 8006acc:	613b      	str	r3, [r7, #16]
	dy = abs(y2 - y1);
 8006ace:	883a      	ldrh	r2, [r7, #0]
 8006ad0:	88bb      	ldrh	r3, [r7, #4]
 8006ad2:	1ad3      	subs	r3, r2, r3
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	bfb8      	it	lt
 8006ad8:	425b      	neglt	r3, r3
 8006ada:	60fb      	str	r3, [r7, #12]

	int err = dx / 2;
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	da00      	bge.n	8006ae4 <TFT_DrawLine+0xa0>
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	105b      	asrs	r3, r3, #1
 8006ae6:	627b      	str	r3, [r7, #36]	@ 0x24
	int ystep;

	if(y1 < y2)
 8006ae8:	88ba      	ldrh	r2, [r7, #4]
 8006aea:	883b      	ldrh	r3, [r7, #0]
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d202      	bcs.n	8006af6 <TFT_DrawLine+0xb2>
	{
		ystep = 1;
 8006af0:	2301      	movs	r3, #1
 8006af2:	623b      	str	r3, [r7, #32]
 8006af4:	e024      	b.n	8006b40 <TFT_DrawLine+0xfc>
	}
	else
	{
		ystep = -1;
 8006af6:	f04f 33ff 	mov.w	r3, #4294967295
 8006afa:	623b      	str	r3, [r7, #32]
	}

	for(; x1 <= x2; x1++)
 8006afc:	e020      	b.n	8006b40 <TFT_DrawLine+0xfc>
	{
		if(steep)
 8006afe:	69fb      	ldr	r3, [r7, #28]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d006      	beq.n	8006b12 <TFT_DrawLine+0xce>
		{
			TFT_DrawPixel(y1, x1, color);
 8006b04:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006b06:	88f9      	ldrh	r1, [r7, #6]
 8006b08:	88bb      	ldrh	r3, [r7, #4]
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f7ff ff7c 	bl	8006a08 <TFT_DrawPixel>
 8006b10:	e005      	b.n	8006b1e <TFT_DrawLine+0xda>
		}
		else
		{
			TFT_DrawPixel(x1, y1, color);
 8006b12:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006b14:	88b9      	ldrh	r1, [r7, #4]
 8006b16:	88fb      	ldrh	r3, [r7, #6]
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f7ff ff75 	bl	8006a08 <TFT_DrawPixel>
		}

		err -= dy;
 8006b1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	1ad3      	subs	r3, r2, r3
 8006b24:	627b      	str	r3, [r7, #36]	@ 0x24
		if(err < 0)
 8006b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	da06      	bge.n	8006b3a <TFT_DrawLine+0xf6>
		{
			y1 += ystep;
 8006b2c:	6a3b      	ldr	r3, [r7, #32]
 8006b2e:	b29a      	uxth	r2, r3
 8006b30:	88bb      	ldrh	r3, [r7, #4]
 8006b32:	4413      	add	r3, r2
 8006b34:	80bb      	strh	r3, [r7, #4]
			err = dx;
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	627b      	str	r3, [r7, #36]	@ 0x24
	for(; x1 <= x2; x1++)
 8006b3a:	88fb      	ldrh	r3, [r7, #6]
 8006b3c:	3301      	adds	r3, #1
 8006b3e:	80fb      	strh	r3, [r7, #6]
 8006b40:	88fa      	ldrh	r2, [r7, #6]
 8006b42:	887b      	ldrh	r3, [r7, #2]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d9da      	bls.n	8006afe <TFT_DrawLine+0xba>
		}
	}
}
 8006b48:	bf00      	nop
 8006b4a:	bf00      	nop
 8006b4c:	372c      	adds	r7, #44	@ 0x2c
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	bd90      	pop	{r4, r7, pc}
	...

08006b54 <TFT_DrawBitmap>:
// <---- --------------------------------------- ---->
void TFT_DrawBitmap(uint16_t x, uint16_t y, const uint16_t *pBitmap)
{
 8006b54:	b490      	push	{r4, r7}
 8006b56:	b084      	sub	sp, #16
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	603a      	str	r2, [r7, #0]
 8006b5e:	80fb      	strh	r3, [r7, #6]
 8006b60:	460b      	mov	r3, r1
 8006b62:	80bb      	strh	r3, [r7, #4]
	uint16_t xpos, ypos;
	uint16_t width = 480;
 8006b64:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8006b68:	817b      	strh	r3, [r7, #10]
	uint16_t height = 272;
 8006b6a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8006b6e:	813b      	strh	r3, [r7, #8]

	for (ypos = 0; ypos < height; ypos++)
 8006b70:	2300      	movs	r3, #0
 8006b72:	81bb      	strh	r3, [r7, #12]
 8006b74:	e027      	b.n	8006bc6 <TFT_DrawBitmap+0x72>
	{
		for (xpos = 0; xpos < width; xpos++)
 8006b76:	2300      	movs	r3, #0
 8006b78:	81fb      	strh	r3, [r7, #14]
 8006b7a:	e01d      	b.n	8006bb8 <TFT_DrawBitmap+0x64>
		{
			// Calculate the framebuffer address
			*(__IO uint16_t*)(hltdc.LayerCfg[0].FBStartAdress + (2 * ((y + ypos) * hltdc.LayerCfg[0].ImageWidth + (x + xpos)))) = pBitmap[ypos * width + xpos];
 8006b7c:	89bb      	ldrh	r3, [r7, #12]
 8006b7e:	897a      	ldrh	r2, [r7, #10]
 8006b80:	fb03 f202 	mul.w	r2, r3, r2
 8006b84:	89fb      	ldrh	r3, [r7, #14]
 8006b86:	4413      	add	r3, r2
 8006b88:	005b      	lsls	r3, r3, #1
 8006b8a:	683a      	ldr	r2, [r7, #0]
 8006b8c:	4413      	add	r3, r2
 8006b8e:	4a13      	ldr	r2, [pc, #76]	@ (8006bdc <TFT_DrawBitmap+0x88>)
 8006b90:	6dd1      	ldr	r1, [r2, #92]	@ 0x5c
 8006b92:	88b8      	ldrh	r0, [r7, #4]
 8006b94:	89ba      	ldrh	r2, [r7, #12]
 8006b96:	4402      	add	r2, r0
 8006b98:	4610      	mov	r0, r2
 8006b9a:	4a10      	ldr	r2, [pc, #64]	@ (8006bdc <TFT_DrawBitmap+0x88>)
 8006b9c:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8006b9e:	fb00 f202 	mul.w	r2, r0, r2
 8006ba2:	88fc      	ldrh	r4, [r7, #6]
 8006ba4:	89f8      	ldrh	r0, [r7, #14]
 8006ba6:	4420      	add	r0, r4
 8006ba8:	4402      	add	r2, r0
 8006baa:	0052      	lsls	r2, r2, #1
 8006bac:	440a      	add	r2, r1
 8006bae:	881b      	ldrh	r3, [r3, #0]
 8006bb0:	8013      	strh	r3, [r2, #0]
		for (xpos = 0; xpos < width; xpos++)
 8006bb2:	89fb      	ldrh	r3, [r7, #14]
 8006bb4:	3301      	adds	r3, #1
 8006bb6:	81fb      	strh	r3, [r7, #14]
 8006bb8:	89fa      	ldrh	r2, [r7, #14]
 8006bba:	897b      	ldrh	r3, [r7, #10]
 8006bbc:	429a      	cmp	r2, r3
 8006bbe:	d3dd      	bcc.n	8006b7c <TFT_DrawBitmap+0x28>
	for (ypos = 0; ypos < height; ypos++)
 8006bc0:	89bb      	ldrh	r3, [r7, #12]
 8006bc2:	3301      	adds	r3, #1
 8006bc4:	81bb      	strh	r3, [r7, #12]
 8006bc6:	89ba      	ldrh	r2, [r7, #12]
 8006bc8:	893b      	ldrh	r3, [r7, #8]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d3d3      	bcc.n	8006b76 <TFT_DrawBitmap+0x22>
		}
	}
}
 8006bce:	bf00      	nop
 8006bd0:	bf00      	nop
 8006bd2:	3710      	adds	r7, #16
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bc90      	pop	{r4, r7}
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop
 8006bdc:	2000032c 	.word	0x2000032c

08006be0 <Mount_SD>:
FATFS *pfs;
DWORD fre_clust;

//<---- --------------- Functions --------------- ---->
void Mount_SD(const TCHAR* path)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b082      	sub	sp, #8
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
	fresult = f_mount(&fs, path, 0);
 8006be8:	2200      	movs	r2, #0
 8006bea:	6879      	ldr	r1, [r7, #4]
 8006bec:	480e      	ldr	r0, [pc, #56]	@ (8006c28 <Mount_SD+0x48>)
 8006bee:	f002 f8d5 	bl	8008d9c <f_mount>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8006c2c <Mount_SD+0x4c>)
 8006bf8:	701a      	strb	r2, [r3, #0]
	printf("Fresult in Mounting => %d \n", fresult);
 8006bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8006c2c <Mount_SD+0x4c>)
 8006bfc:	781b      	ldrb	r3, [r3, #0]
 8006bfe:	4619      	mov	r1, r3
 8006c00:	480b      	ldr	r0, [pc, #44]	@ (8006c30 <Mount_SD+0x50>)
 8006c02:	f006 f96b 	bl	800cedc <iprintf>

	if(fresult == FR_OK)
 8006c06:	4b09      	ldr	r3, [pc, #36]	@ (8006c2c <Mount_SD+0x4c>)
 8006c08:	781b      	ldrb	r3, [r3, #0]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d103      	bne.n	8006c16 <Mount_SD+0x36>
		printf("SD_CARD mounted successfully...\n");
 8006c0e:	4809      	ldr	r0, [pc, #36]	@ (8006c34 <Mount_SD+0x54>)
 8006c10:	f006 f9cc 	bl	800cfac <puts>
	else
	{
		printf("Error! in mounting SD_CARD...\n");
		Error_Handler();
	}
}
 8006c14:	e004      	b.n	8006c20 <Mount_SD+0x40>
		printf("Error! in mounting SD_CARD...\n");
 8006c16:	4808      	ldr	r0, [pc, #32]	@ (8006c38 <Mount_SD+0x58>)
 8006c18:	f006 f9c8 	bl	800cfac <puts>
		Error_Handler();
 8006c1c:	f7fa fcf6 	bl	800160c <Error_Handler>
}
 8006c20:	bf00      	nop
 8006c22:	3708      	adds	r7, #8
 8006c24:	46bd      	mov	sp, r7
 8006c26:	bd80      	pop	{r7, pc}
 8006c28:	2004018c 	.word	0x2004018c
 8006c2c:	2004220c 	.word	0x2004220c
 8006c30:	0800dff8 	.word	0x0800dff8
 8006c34:	0800e014 	.word	0x0800e014
 8006c38:	0800e034 	.word	0x0800e034

08006c3c <Unmount_SD>:

//<---- -------------------------------------------------------- ---->
void Unmount_SD(const TCHAR* path)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b082      	sub	sp, #8
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
	fresult = f_mount(NULL, path, 1);
 8006c44:	2201      	movs	r2, #1
 8006c46:	6879      	ldr	r1, [r7, #4]
 8006c48:	2000      	movs	r0, #0
 8006c4a:	f002 f8a7 	bl	8008d9c <f_mount>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	461a      	mov	r2, r3
 8006c52:	4b0c      	ldr	r3, [pc, #48]	@ (8006c84 <Unmount_SD+0x48>)
 8006c54:	701a      	strb	r2, [r3, #0]
	printf("Fresult in Unmounting => %d \n", fresult);
 8006c56:	4b0b      	ldr	r3, [pc, #44]	@ (8006c84 <Unmount_SD+0x48>)
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	4619      	mov	r1, r3
 8006c5c:	480a      	ldr	r0, [pc, #40]	@ (8006c88 <Unmount_SD+0x4c>)
 8006c5e:	f006 f93d 	bl	800cedc <iprintf>

	if(fresult == FR_OK)
 8006c62:	4b08      	ldr	r3, [pc, #32]	@ (8006c84 <Unmount_SD+0x48>)
 8006c64:	781b      	ldrb	r3, [r3, #0]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d103      	bne.n	8006c72 <Unmount_SD+0x36>
		printf("SD_CARD unmounted successfully...\n");
 8006c6a:	4808      	ldr	r0, [pc, #32]	@ (8006c8c <Unmount_SD+0x50>)
 8006c6c:	f006 f99e 	bl	800cfac <puts>
	else
	{
		printf("Error! in unmounting SD_CARD...\n");
		Error_Handler();
	}
}
 8006c70:	e004      	b.n	8006c7c <Unmount_SD+0x40>
		printf("Error! in unmounting SD_CARD...\n");
 8006c72:	4807      	ldr	r0, [pc, #28]	@ (8006c90 <Unmount_SD+0x54>)
 8006c74:	f006 f99a 	bl	800cfac <puts>
		Error_Handler();
 8006c78:	f7fa fcc8 	bl	800160c <Error_Handler>
}
 8006c7c:	bf00      	nop
 8006c7e:	3708      	adds	r7, #8
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	2004220c 	.word	0x2004220c
 8006c88:	0800e054 	.word	0x0800e054
 8006c8c:	0800e074 	.word	0x0800e074
 8006c90:	0800e098 	.word	0x0800e098

08006c94 <Create_File>:
    return fresult;
}
//<---- -------------------------------------------------------- ---->

FRESULT Create_File(char *name)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
	fresult = f_stat(name, &fno);
 8006c9c:	4928      	ldr	r1, [pc, #160]	@ (8006d40 <Create_File+0xac>)
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f002 feb8 	bl	8009a14 <f_stat>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	4b26      	ldr	r3, [pc, #152]	@ (8006d44 <Create_File+0xb0>)
 8006caa:	701a      	strb	r2, [r3, #0]
	printf("Fresult in File Status => %d \n", fresult);
 8006cac:	4b25      	ldr	r3, [pc, #148]	@ (8006d44 <Create_File+0xb0>)
 8006cae:	781b      	ldrb	r3, [r3, #0]
 8006cb0:	4619      	mov	r1, r3
 8006cb2:	4825      	ldr	r0, [pc, #148]	@ (8006d48 <Create_File+0xb4>)
 8006cb4:	f006 f912 	bl	800cedc <iprintf>

	if(fresult == FR_OK)
 8006cb8:	4b22      	ldr	r3, [pc, #136]	@ (8006d44 <Create_File+0xb0>)
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d106      	bne.n	8006cce <Create_File+0x3a>
	{
		printf("Error! *%s* already exists!\n use Update_File Function \n", name);
 8006cc0:	6879      	ldr	r1, [r7, #4]
 8006cc2:	4822      	ldr	r0, [pc, #136]	@ (8006d4c <Create_File+0xb8>)
 8006cc4:	f006 f90a 	bl	800cedc <iprintf>
	    return fresult;
 8006cc8:	4b1e      	ldr	r3, [pc, #120]	@ (8006d44 <Create_File+0xb0>)
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	e034      	b.n	8006d38 <Create_File+0xa4>
	}
	else
	{
		fresult = f_open(&fil, name, (FA_CREATE_ALWAYS | FA_READ | FA_WRITE));
 8006cce:	220b      	movs	r2, #11
 8006cd0:	6879      	ldr	r1, [r7, #4]
 8006cd2:	481f      	ldr	r0, [pc, #124]	@ (8006d50 <Create_File+0xbc>)
 8006cd4:	f002 f8c6 	bl	8008e64 <f_open>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	461a      	mov	r2, r3
 8006cdc:	4b19      	ldr	r3, [pc, #100]	@ (8006d44 <Create_File+0xb0>)
 8006cde:	701a      	strb	r2, [r3, #0]
		if(fresult == FR_OK)
 8006ce0:	4b18      	ldr	r3, [pc, #96]	@ (8006d44 <Create_File+0xb0>)
 8006ce2:	781b      	ldrb	r3, [r3, #0]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d10f      	bne.n	8006d08 <Create_File+0x74>
			printf("*%s* created successfully\n Now use Write_File to write data\n", name);
 8006ce8:	6879      	ldr	r1, [r7, #4]
 8006cea:	481a      	ldr	r0, [pc, #104]	@ (8006d54 <Create_File+0xc0>)
 8006cec:	f006 f8f6 	bl	800cedc <iprintf>
		{
			printf("Error! No. %d in creating file *%s* \n", fresult, name);
		    return fresult;
		}

		fresult = f_close(&fil);
 8006cf0:	4817      	ldr	r0, [pc, #92]	@ (8006d50 <Create_File+0xbc>)
 8006cf2:	f002 fe60 	bl	80099b6 <f_close>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	4b12      	ldr	r3, [pc, #72]	@ (8006d44 <Create_File+0xb0>)
 8006cfc:	701a      	strb	r2, [r3, #0]
		if(fresult == FR_OK)
 8006cfe:	4b11      	ldr	r3, [pc, #68]	@ (8006d44 <Create_File+0xb0>)
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d10f      	bne.n	8006d26 <Create_File+0x92>
 8006d06:	e009      	b.n	8006d1c <Create_File+0x88>
			printf("Error! No. %d in creating file *%s* \n", fresult, name);
 8006d08:	4b0e      	ldr	r3, [pc, #56]	@ (8006d44 <Create_File+0xb0>)
 8006d0a:	781b      	ldrb	r3, [r3, #0]
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	4619      	mov	r1, r3
 8006d10:	4811      	ldr	r0, [pc, #68]	@ (8006d58 <Create_File+0xc4>)
 8006d12:	f006 f8e3 	bl	800cedc <iprintf>
		    return fresult;
 8006d16:	4b0b      	ldr	r3, [pc, #44]	@ (8006d44 <Create_File+0xb0>)
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	e00d      	b.n	8006d38 <Create_File+0xa4>
			printf("File *%s* Closed Successfully\n", name);
 8006d1c:	6879      	ldr	r1, [r7, #4]
 8006d1e:	480f      	ldr	r0, [pc, #60]	@ (8006d5c <Create_File+0xc8>)
 8006d20:	f006 f8dc 	bl	800cedc <iprintf>
 8006d24:	e006      	b.n	8006d34 <Create_File+0xa0>
		else
			printf("Error! No. %d in closing file *%s* \n", fresult, name);
 8006d26:	4b07      	ldr	r3, [pc, #28]	@ (8006d44 <Create_File+0xb0>)
 8006d28:	781b      	ldrb	r3, [r3, #0]
 8006d2a:	687a      	ldr	r2, [r7, #4]
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	480c      	ldr	r0, [pc, #48]	@ (8006d60 <Create_File+0xcc>)
 8006d30:	f006 f8d4 	bl	800cedc <iprintf>
	}
    return fresult;
 8006d34:	4b03      	ldr	r3, [pc, #12]	@ (8006d44 <Create_File+0xb0>)
 8006d36:	781b      	ldrb	r3, [r3, #0]
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3708      	adds	r7, #8
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	200421f4 	.word	0x200421f4
 8006d44:	2004220c 	.word	0x2004220c
 8006d48:	0800e0f4 	.word	0x0800e0f4
 8006d4c:	0800e114 	.word	0x0800e114
 8006d50:	200411c4 	.word	0x200411c4
 8006d54:	0800e14c 	.word	0x0800e14c
 8006d58:	0800e18c 	.word	0x0800e18c
 8006d5c:	0800e1b4 	.word	0x0800e1b4
 8006d60:	0800e1d4 	.word	0x0800e1d4

08006d64 <Update_File>:
//<---- -------------------------------------------------------- ---->

FRESULT Update_File(char *name, char *data)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b082      	sub	sp, #8
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
 8006d6c:	6039      	str	r1, [r7, #0]
	fresult = f_stat(name, &fno);
 8006d6e:	493b      	ldr	r1, [pc, #236]	@ (8006e5c <Update_File+0xf8>)
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f002 fe4f 	bl	8009a14 <f_stat>
 8006d76:	4603      	mov	r3, r0
 8006d78:	461a      	mov	r2, r3
 8006d7a:	4b39      	ldr	r3, [pc, #228]	@ (8006e60 <Update_File+0xfc>)
 8006d7c:	701a      	strb	r2, [r3, #0]
	printf("Fresult in File Status => %d \n", fresult);
 8006d7e:	4b38      	ldr	r3, [pc, #224]	@ (8006e60 <Update_File+0xfc>)
 8006d80:	781b      	ldrb	r3, [r3, #0]
 8006d82:	4619      	mov	r1, r3
 8006d84:	4837      	ldr	r0, [pc, #220]	@ (8006e64 <Update_File+0x100>)
 8006d86:	f006 f8a9 	bl	800cedc <iprintf>

	if(fresult == FR_OK)
 8006d8a:	4b35      	ldr	r3, [pc, #212]	@ (8006e60 <Update_File+0xfc>)
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d157      	bne.n	8006e42 <Update_File+0xde>
	{
		fresult = f_open(&fil, name, (FA_OPEN_APPEND | FA_WRITE));
 8006d92:	2232      	movs	r2, #50	@ 0x32
 8006d94:	6879      	ldr	r1, [r7, #4]
 8006d96:	4834      	ldr	r0, [pc, #208]	@ (8006e68 <Update_File+0x104>)
 8006d98:	f002 f864 	bl	8008e64 <f_open>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	461a      	mov	r2, r3
 8006da0:	4b2f      	ldr	r3, [pc, #188]	@ (8006e60 <Update_File+0xfc>)
 8006da2:	701a      	strb	r2, [r3, #0]
		if(fresult != FR_OK)
 8006da4:	4b2e      	ldr	r3, [pc, #184]	@ (8006e60 <Update_File+0xfc>)
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d009      	beq.n	8006dc0 <Update_File+0x5c>
		{
			printf("Error! No. %d in opening file *%s*\n\n", fresult, name);
 8006dac:	4b2c      	ldr	r3, [pc, #176]	@ (8006e60 <Update_File+0xfc>)
 8006dae:	781b      	ldrb	r3, [r3, #0]
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	4619      	mov	r1, r3
 8006db4:	482d      	ldr	r0, [pc, #180]	@ (8006e6c <Update_File+0x108>)
 8006db6:	f006 f891 	bl	800cedc <iprintf>
			return fresult;
 8006dba:	4b29      	ldr	r3, [pc, #164]	@ (8006e60 <Update_File+0xfc>)
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	e049      	b.n	8006e54 <Update_File+0xf0>
		}

		fresult = f_write(&fil, data, strlen (data), &bw);					// Writing text
 8006dc0:	6838      	ldr	r0, [r7, #0]
 8006dc2:	f7f9 fa25 	bl	8000210 <strlen>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	4b29      	ldr	r3, [pc, #164]	@ (8006e70 <Update_File+0x10c>)
 8006dca:	6839      	ldr	r1, [r7, #0]
 8006dcc:	4826      	ldr	r0, [pc, #152]	@ (8006e68 <Update_File+0x104>)
 8006dce:	f002 fba6 	bl	800951e <f_write>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	4b22      	ldr	r3, [pc, #136]	@ (8006e60 <Update_File+0xfc>)
 8006dd8:	701a      	strb	r2, [r3, #0]
		printf("Fresult in Write File => %d \n", fresult);
 8006dda:	4b21      	ldr	r3, [pc, #132]	@ (8006e60 <Update_File+0xfc>)
 8006ddc:	781b      	ldrb	r3, [r3, #0]
 8006dde:	4619      	mov	r1, r3
 8006de0:	4824      	ldr	r0, [pc, #144]	@ (8006e74 <Update_File+0x110>)
 8006de2:	f006 f87b 	bl	800cedc <iprintf>

		if(fresult == FR_OK)
 8006de6:	4b1e      	ldr	r3, [pc, #120]	@ (8006e60 <Update_File+0xfc>)
 8006de8:	781b      	ldrb	r3, [r3, #0]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d104      	bne.n	8006df8 <Update_File+0x94>
			printf("*%s* UPDATED successfully\n", name);
 8006dee:	6879      	ldr	r1, [r7, #4]
 8006df0:	4821      	ldr	r0, [pc, #132]	@ (8006e78 <Update_File+0x114>)
 8006df2:	f006 f873 	bl	800cedc <iprintf>
 8006df6:	e006      	b.n	8006e06 <Update_File+0xa2>
		else
			printf("Error! No. %d in writing file *%s*\n\n", fresult, name);
 8006df8:	4b19      	ldr	r3, [pc, #100]	@ (8006e60 <Update_File+0xfc>)
 8006dfa:	781b      	ldrb	r3, [r3, #0]
 8006dfc:	687a      	ldr	r2, [r7, #4]
 8006dfe:	4619      	mov	r1, r3
 8006e00:	481e      	ldr	r0, [pc, #120]	@ (8006e7c <Update_File+0x118>)
 8006e02:	f006 f86b 	bl	800cedc <iprintf>

		fresult = f_close(&fil);											// Close file
 8006e06:	4818      	ldr	r0, [pc, #96]	@ (8006e68 <Update_File+0x104>)
 8006e08:	f002 fdd5 	bl	80099b6 <f_close>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	461a      	mov	r2, r3
 8006e10:	4b13      	ldr	r3, [pc, #76]	@ (8006e60 <Update_File+0xfc>)
 8006e12:	701a      	strb	r2, [r3, #0]
		printf("Fresult in Closing File => %d \n", fresult);
 8006e14:	4b12      	ldr	r3, [pc, #72]	@ (8006e60 <Update_File+0xfc>)
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	4619      	mov	r1, r3
 8006e1a:	4819      	ldr	r0, [pc, #100]	@ (8006e80 <Update_File+0x11c>)
 8006e1c:	f006 f85e 	bl	800cedc <iprintf>

		if(fresult == FR_OK)
 8006e20:	4b0f      	ldr	r3, [pc, #60]	@ (8006e60 <Update_File+0xfc>)
 8006e22:	781b      	ldrb	r3, [r3, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d104      	bne.n	8006e32 <Update_File+0xce>
			printf("File *%s* CLOSED successfully\n", name);
 8006e28:	6879      	ldr	r1, [r7, #4]
 8006e2a:	4816      	ldr	r0, [pc, #88]	@ (8006e84 <Update_File+0x120>)
 8006e2c:	f006 f856 	bl	800cedc <iprintf>
 8006e30:	e00e      	b.n	8006e50 <Update_File+0xec>
		else
			printf("Error! No. %d in closing file *%s*\n\n", fresult, name);
 8006e32:	4b0b      	ldr	r3, [pc, #44]	@ (8006e60 <Update_File+0xfc>)
 8006e34:	781b      	ldrb	r3, [r3, #0]
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	4619      	mov	r1, r3
 8006e3a:	4813      	ldr	r0, [pc, #76]	@ (8006e88 <Update_File+0x124>)
 8006e3c:	f006 f84e 	bl	800cedc <iprintf>
 8006e40:	e006      	b.n	8006e50 <Update_File+0xec>
	}
	else
	{
		printf("Error! *%s* does not exists\n\n", name);
 8006e42:	6879      	ldr	r1, [r7, #4]
 8006e44:	4811      	ldr	r0, [pc, #68]	@ (8006e8c <Update_File+0x128>)
 8006e46:	f006 f849 	bl	800cedc <iprintf>
	    return fresult;
 8006e4a:	4b05      	ldr	r3, [pc, #20]	@ (8006e60 <Update_File+0xfc>)
 8006e4c:	781b      	ldrb	r3, [r3, #0]
 8006e4e:	e001      	b.n	8006e54 <Update_File+0xf0>
	}
    return fresult;
 8006e50:	4b03      	ldr	r3, [pc, #12]	@ (8006e60 <Update_File+0xfc>)
 8006e52:	781b      	ldrb	r3, [r3, #0]
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3708      	adds	r7, #8
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}
 8006e5c:	200421f4 	.word	0x200421f4
 8006e60:	2004220c 	.word	0x2004220c
 8006e64:	0800e0f4 	.word	0x0800e0f4
 8006e68:	200411c4 	.word	0x200411c4
 8006e6c:	0800e1fc 	.word	0x0800e1fc
 8006e70:	20042214 	.word	0x20042214
 8006e74:	0800e224 	.word	0x0800e224
 8006e78:	0800e244 	.word	0x0800e244
 8006e7c:	0800e260 	.word	0x0800e260
 8006e80:	0800e288 	.word	0x0800e288
 8006e84:	0800e2a8 	.word	0x0800e2a8
 8006e88:	0800e2c8 	.word	0x0800e2c8
 8006e8c:	0800e2f0 	.word	0x0800e2f0

08006e90 <Check_SD_Space>:
    return fresult;
}
//<---- -------------------------------------------------------- ---->

void Check_SD_Space(void)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b082      	sub	sp, #8
 8006e94:	af00      	add	r7, sp, #0
	uint32_t total, free_space;

    f_getfree("", &fre_clust, &pfs);						// Check free space
 8006e96:	4a21      	ldr	r2, [pc, #132]	@ (8006f1c <Check_SD_Space+0x8c>)
 8006e98:	4921      	ldr	r1, [pc, #132]	@ (8006f20 <Check_SD_Space+0x90>)
 8006e9a:	4822      	ldr	r0, [pc, #136]	@ (8006f24 <Check_SD_Space+0x94>)
 8006e9c:	f002 fdfa 	bl	8009a94 <f_getfree>

    total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 8006ea0:	4b1e      	ldr	r3, [pc, #120]	@ (8006f1c <Check_SD_Space+0x8c>)
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	69db      	ldr	r3, [r3, #28]
 8006ea6:	3b02      	subs	r3, #2
 8006ea8:	4a1c      	ldr	r2, [pc, #112]	@ (8006f1c <Check_SD_Space+0x8c>)
 8006eaa:	6812      	ldr	r2, [r2, #0]
 8006eac:	8952      	ldrh	r2, [r2, #10]
 8006eae:	fb02 f303 	mul.w	r3, r2, r3
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f7f9 fc70 	bl	8000798 <__aeabi_ui2d>
 8006eb8:	f04f 0200 	mov.w	r2, #0
 8006ebc:	4b1a      	ldr	r3, [pc, #104]	@ (8006f28 <Check_SD_Space+0x98>)
 8006ebe:	f7f9 f9ff 	bl	80002c0 <__aeabi_dmul>
 8006ec2:	4602      	mov	r2, r0
 8006ec4:	460b      	mov	r3, r1
 8006ec6:	4610      	mov	r0, r2
 8006ec8:	4619      	mov	r1, r3
 8006eca:	f7f9 fcdf 	bl	800088c <__aeabi_d2uiz>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	607b      	str	r3, [r7, #4]
    printf("SD_CARD Total Size: \t%lu\n", total);
 8006ed2:	6879      	ldr	r1, [r7, #4]
 8006ed4:	4815      	ldr	r0, [pc, #84]	@ (8006f2c <Check_SD_Space+0x9c>)
 8006ed6:	f006 f801 	bl	800cedc <iprintf>

    free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 8006eda:	4b10      	ldr	r3, [pc, #64]	@ (8006f1c <Check_SD_Space+0x8c>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	895b      	ldrh	r3, [r3, #10]
 8006ee0:	461a      	mov	r2, r3
 8006ee2:	4b0f      	ldr	r3, [pc, #60]	@ (8006f20 <Check_SD_Space+0x90>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	fb02 f303 	mul.w	r3, r2, r3
 8006eea:	4618      	mov	r0, r3
 8006eec:	f7f9 fc54 	bl	8000798 <__aeabi_ui2d>
 8006ef0:	f04f 0200 	mov.w	r2, #0
 8006ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8006f28 <Check_SD_Space+0x98>)
 8006ef6:	f7f9 f9e3 	bl	80002c0 <__aeabi_dmul>
 8006efa:	4602      	mov	r2, r0
 8006efc:	460b      	mov	r3, r1
 8006efe:	4610      	mov	r0, r2
 8006f00:	4619      	mov	r1, r3
 8006f02:	f7f9 fcc3 	bl	800088c <__aeabi_d2uiz>
 8006f06:	4603      	mov	r3, r0
 8006f08:	603b      	str	r3, [r7, #0]
    printf("SD_CARD Free Space: \t%lu\n", free_space);
 8006f0a:	6839      	ldr	r1, [r7, #0]
 8006f0c:	4808      	ldr	r0, [pc, #32]	@ (8006f30 <Check_SD_Space+0xa0>)
 8006f0e:	f005 ffe5 	bl	800cedc <iprintf>
}
 8006f12:	bf00      	nop
 8006f14:	3708      	adds	r7, #8
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	20042218 	.word	0x20042218
 8006f20:	2004221c 	.word	0x2004221c
 8006f24:	0800e510 	.word	0x0800e510
 8006f28:	3fe00000 	.word	0x3fe00000
 8006f2c:	0800e514 	.word	0x0800e514
 8006f30:	0800e530 	.word	0x0800e530

08006f34 <Read_Bitmap>:
//<---- -------------------------------------------------------- ---->

uint16_t* Read_Bitmap(char *filename)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b094      	sub	sp, #80	@ 0x50
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
	uint8_t bmpHeader[BMP_HEADER_SIZE];
	uint8_t bmpPixelData[3]; // BMP stores 24-bit (B, G, R)

	Mount_SD(SDPath);
 8006f3c:	4840      	ldr	r0, [pc, #256]	@ (8007040 <Read_Bitmap+0x10c>)
 8006f3e:	f7ff fe4f 	bl	8006be0 <Mount_SD>
	// Open BMP file
	fresult = f_open(&fil, filename, FA_READ);
 8006f42:	2201      	movs	r2, #1
 8006f44:	6879      	ldr	r1, [r7, #4]
 8006f46:	483f      	ldr	r0, [pc, #252]	@ (8007044 <Read_Bitmap+0x110>)
 8006f48:	f001 ff8c 	bl	8008e64 <f_open>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	461a      	mov	r2, r3
 8006f50:	4b3d      	ldr	r3, [pc, #244]	@ (8007048 <Read_Bitmap+0x114>)
 8006f52:	701a      	strb	r2, [r3, #0]
	if(fresult != FR_OK)
 8006f54:	4b3c      	ldr	r3, [pc, #240]	@ (8007048 <Read_Bitmap+0x114>)
 8006f56:	781b      	ldrb	r3, [r3, #0]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d007      	beq.n	8006f6c <Read_Bitmap+0x38>
	{
		printf("Error opening BMP file! Code: %d\n", fresult);
 8006f5c:	4b3a      	ldr	r3, [pc, #232]	@ (8007048 <Read_Bitmap+0x114>)
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	4619      	mov	r1, r3
 8006f62:	483a      	ldr	r0, [pc, #232]	@ (800704c <Read_Bitmap+0x118>)
 8006f64:	f005 ffba 	bl	800cedc <iprintf>
		return NULL;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	e064      	b.n	8007036 <Read_Bitmap+0x102>
	}

	// Read the BMP header
	f_read(&fil, bmpHeader, BMP_HEADER_SIZE, &br);
 8006f6c:	f107 0110 	add.w	r1, r7, #16
 8006f70:	4b37      	ldr	r3, [pc, #220]	@ (8007050 <Read_Bitmap+0x11c>)
 8006f72:	2236      	movs	r2, #54	@ 0x36
 8006f74:	4833      	ldr	r0, [pc, #204]	@ (8007044 <Read_Bitmap+0x110>)
 8006f76:	f002 f944 	bl	8009202 <f_read>

	// Verify BMP signature ('BM' = 0x42 0x4D)
	if(bmpHeader[0] != 'B' || bmpHeader[1] != 'M')
 8006f7a:	7c3b      	ldrb	r3, [r7, #16]
 8006f7c:	2b42      	cmp	r3, #66	@ 0x42
 8006f7e:	d102      	bne.n	8006f86 <Read_Bitmap+0x52>
 8006f80:	7c7b      	ldrb	r3, [r7, #17]
 8006f82:	2b4d      	cmp	r3, #77	@ 0x4d
 8006f84:	d007      	beq.n	8006f96 <Read_Bitmap+0x62>
	{
		printf("Error: Not a valid BMP file!\n");
 8006f86:	4833      	ldr	r0, [pc, #204]	@ (8007054 <Read_Bitmap+0x120>)
 8006f88:	f006 f810 	bl	800cfac <puts>
		f_close(&fil);
 8006f8c:	482d      	ldr	r0, [pc, #180]	@ (8007044 <Read_Bitmap+0x110>)
 8006f8e:	f002 fd12 	bl	80099b6 <f_close>

		return NULL;
 8006f92:	2300      	movs	r3, #0
 8006f94:	e04f      	b.n	8007036 <Read_Bitmap+0x102>
	}

    // BMP stores pixels bottom-up, so we read in reverse order
    for(uint16_t y = LCD_HEIGHT - 1; y >= 0; y--)
 8006f96:	f240 130f 	movw	r3, #271	@ 0x10f
 8006f9a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    {
        for(uint16_t x = 0; x < LCD_WIDTH; x++)
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8006fa4:	e03c      	b.n	8007020 <Read_Bitmap+0xec>
        {
            // Read 24-bit pixel (B, G, R)
            f_read(&fil, bmpPixelData, 3, &br);
 8006fa6:	f107 010c 	add.w	r1, r7, #12
 8006faa:	4b29      	ldr	r3, [pc, #164]	@ (8007050 <Read_Bitmap+0x11c>)
 8006fac:	2203      	movs	r2, #3
 8006fae:	4825      	ldr	r0, [pc, #148]	@ (8007044 <Read_Bitmap+0x110>)
 8006fb0:	f002 f927 	bl	8009202 <f_read>

            // Convert 24-bit RGB888 to 16-bit RGB565
            uint16_t r = (bmpPixelData[2] >> 3) & 0x1F; // Red   (5 bits)
 8006fb4:	7bbb      	ldrb	r3, [r7, #14]
 8006fb6:	08db      	lsrs	r3, r3, #3
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	f003 031f 	and.w	r3, r3, #31
 8006fbe:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
            uint16_t g = (bmpPixelData[1] >> 2) & 0x3F; // Green (6 bits)
 8006fc2:	7b7b      	ldrb	r3, [r7, #13]
 8006fc4:	089b      	lsrs	r3, r3, #2
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006fcc:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
            uint16_t b = (bmpPixelData[0] >> 3) & 0x1F; // Blue  (5 bits)
 8006fd0:	7b3b      	ldrb	r3, [r7, #12]
 8006fd2:	08db      	lsrs	r3, r3, #3
 8006fd4:	b2db      	uxtb	r3, r3
 8006fd6:	f003 031f 	and.w	r3, r3, #31
 8006fda:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

            // Merge into RGB565 format
            imageBuffer[y * LCD_WIDTH + x] = (r << 11) | (g << 5) | b;
 8006fde:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8006fe2:	02db      	lsls	r3, r3, #11
 8006fe4:	b21a      	sxth	r2, r3
 8006fe6:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8006fea:	015b      	lsls	r3, r3, #5
 8006fec:	b21b      	sxth	r3, r3
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	b21a      	sxth	r2, r3
 8006ff2:	f9b7 3046 	ldrsh.w	r3, [r7, #70]	@ 0x46
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	b219      	sxth	r1, r3
 8006ffa:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8006ffe:	4613      	mov	r3, r2
 8007000:	011b      	lsls	r3, r3, #4
 8007002:	1a9b      	subs	r3, r3, r2
 8007004:	015b      	lsls	r3, r3, #5
 8007006:	461a      	mov	r2, r3
 8007008:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800700c:	4413      	add	r3, r2
 800700e:	b289      	uxth	r1, r1
 8007010:	4a11      	ldr	r2, [pc, #68]	@ (8007058 <Read_Bitmap+0x124>)
 8007012:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for(uint16_t x = 0; x < LCD_WIDTH; x++)
 8007016:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800701a:	3301      	adds	r3, #1
 800701c:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8007020:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007024:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8007028:	d3bd      	bcc.n	8006fa6 <Read_Bitmap+0x72>
    for(uint16_t y = LCD_HEIGHT - 1; y >= 0; y--)
 800702a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800702e:	3b01      	subs	r3, #1
 8007030:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        for(uint16_t x = 0; x < LCD_WIDTH; x++)
 8007034:	e7b3      	b.n	8006f9e <Read_Bitmap+0x6a>
    // Close the file
    f_close(&fil);

    // Return pointer to the buffer
    return imageBuffer;
}
 8007036:	4618      	mov	r0, r3
 8007038:	3750      	adds	r7, #80	@ 0x50
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}
 800703e:	bf00      	nop
 8007040:	20000584 	.word	0x20000584
 8007044:	200411c4 	.word	0x200411c4
 8007048:	2004220c 	.word	0x2004220c
 800704c:	0800e54c 	.word	0x0800e54c
 8007050:	20042210 	.word	0x20042210
 8007054:	0800e570 	.word	0x0800e570
 8007058:	2000058c 	.word	0x2000058c

0800705c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b084      	sub	sp, #16
 8007060:	af00      	add	r7, sp, #0
 8007062:	4603      	mov	r3, r0
 8007064:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007066:	79fb      	ldrb	r3, [r7, #7]
 8007068:	4a08      	ldr	r2, [pc, #32]	@ (800708c <disk_status+0x30>)
 800706a:	009b      	lsls	r3, r3, #2
 800706c:	4413      	add	r3, r2
 800706e:	685b      	ldr	r3, [r3, #4]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	79fa      	ldrb	r2, [r7, #7]
 8007074:	4905      	ldr	r1, [pc, #20]	@ (800708c <disk_status+0x30>)
 8007076:	440a      	add	r2, r1
 8007078:	7a12      	ldrb	r2, [r2, #8]
 800707a:	4610      	mov	r0, r2
 800707c:	4798      	blx	r3
 800707e:	4603      	mov	r3, r0
 8007080:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007082:	7bfb      	ldrb	r3, [r7, #15]
}
 8007084:	4618      	mov	r0, r3
 8007086:	3710      	adds	r7, #16
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}
 800708c:	20042248 	.word	0x20042248

08007090 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	4603      	mov	r3, r0
 8007098:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800709a:	2300      	movs	r3, #0
 800709c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800709e:	79fb      	ldrb	r3, [r7, #7]
 80070a0:	4a0d      	ldr	r2, [pc, #52]	@ (80070d8 <disk_initialize+0x48>)
 80070a2:	5cd3      	ldrb	r3, [r2, r3]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d111      	bne.n	80070cc <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80070a8:	79fb      	ldrb	r3, [r7, #7]
 80070aa:	4a0b      	ldr	r2, [pc, #44]	@ (80070d8 <disk_initialize+0x48>)
 80070ac:	2101      	movs	r1, #1
 80070ae:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80070b0:	79fb      	ldrb	r3, [r7, #7]
 80070b2:	4a09      	ldr	r2, [pc, #36]	@ (80070d8 <disk_initialize+0x48>)
 80070b4:	009b      	lsls	r3, r3, #2
 80070b6:	4413      	add	r3, r2
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	79fa      	ldrb	r2, [r7, #7]
 80070be:	4906      	ldr	r1, [pc, #24]	@ (80070d8 <disk_initialize+0x48>)
 80070c0:	440a      	add	r2, r1
 80070c2:	7a12      	ldrb	r2, [r2, #8]
 80070c4:	4610      	mov	r0, r2
 80070c6:	4798      	blx	r3
 80070c8:	4603      	mov	r3, r0
 80070ca:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80070cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3710      	adds	r7, #16
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}
 80070d6:	bf00      	nop
 80070d8:	20042248 	.word	0x20042248

080070dc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80070dc:	b590      	push	{r4, r7, lr}
 80070de:	b087      	sub	sp, #28
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	60b9      	str	r1, [r7, #8]
 80070e4:	607a      	str	r2, [r7, #4]
 80070e6:	603b      	str	r3, [r7, #0]
 80070e8:	4603      	mov	r3, r0
 80070ea:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80070ec:	7bfb      	ldrb	r3, [r7, #15]
 80070ee:	4a0a      	ldr	r2, [pc, #40]	@ (8007118 <disk_read+0x3c>)
 80070f0:	009b      	lsls	r3, r3, #2
 80070f2:	4413      	add	r3, r2
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	689c      	ldr	r4, [r3, #8]
 80070f8:	7bfb      	ldrb	r3, [r7, #15]
 80070fa:	4a07      	ldr	r2, [pc, #28]	@ (8007118 <disk_read+0x3c>)
 80070fc:	4413      	add	r3, r2
 80070fe:	7a18      	ldrb	r0, [r3, #8]
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	68b9      	ldr	r1, [r7, #8]
 8007106:	47a0      	blx	r4
 8007108:	4603      	mov	r3, r0
 800710a:	75fb      	strb	r3, [r7, #23]
  return res;
 800710c:	7dfb      	ldrb	r3, [r7, #23]
}
 800710e:	4618      	mov	r0, r3
 8007110:	371c      	adds	r7, #28
 8007112:	46bd      	mov	sp, r7
 8007114:	bd90      	pop	{r4, r7, pc}
 8007116:	bf00      	nop
 8007118:	20042248 	.word	0x20042248

0800711c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800711c:	b590      	push	{r4, r7, lr}
 800711e:	b087      	sub	sp, #28
 8007120:	af00      	add	r7, sp, #0
 8007122:	60b9      	str	r1, [r7, #8]
 8007124:	607a      	str	r2, [r7, #4]
 8007126:	603b      	str	r3, [r7, #0]
 8007128:	4603      	mov	r3, r0
 800712a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800712c:	7bfb      	ldrb	r3, [r7, #15]
 800712e:	4a0a      	ldr	r2, [pc, #40]	@ (8007158 <disk_write+0x3c>)
 8007130:	009b      	lsls	r3, r3, #2
 8007132:	4413      	add	r3, r2
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	68dc      	ldr	r4, [r3, #12]
 8007138:	7bfb      	ldrb	r3, [r7, #15]
 800713a:	4a07      	ldr	r2, [pc, #28]	@ (8007158 <disk_write+0x3c>)
 800713c:	4413      	add	r3, r2
 800713e:	7a18      	ldrb	r0, [r3, #8]
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	68b9      	ldr	r1, [r7, #8]
 8007146:	47a0      	blx	r4
 8007148:	4603      	mov	r3, r0
 800714a:	75fb      	strb	r3, [r7, #23]
  return res;
 800714c:	7dfb      	ldrb	r3, [r7, #23]
}
 800714e:	4618      	mov	r0, r3
 8007150:	371c      	adds	r7, #28
 8007152:	46bd      	mov	sp, r7
 8007154:	bd90      	pop	{r4, r7, pc}
 8007156:	bf00      	nop
 8007158:	20042248 	.word	0x20042248

0800715c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b084      	sub	sp, #16
 8007160:	af00      	add	r7, sp, #0
 8007162:	4603      	mov	r3, r0
 8007164:	603a      	str	r2, [r7, #0]
 8007166:	71fb      	strb	r3, [r7, #7]
 8007168:	460b      	mov	r3, r1
 800716a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800716c:	79fb      	ldrb	r3, [r7, #7]
 800716e:	4a09      	ldr	r2, [pc, #36]	@ (8007194 <disk_ioctl+0x38>)
 8007170:	009b      	lsls	r3, r3, #2
 8007172:	4413      	add	r3, r2
 8007174:	685b      	ldr	r3, [r3, #4]
 8007176:	691b      	ldr	r3, [r3, #16]
 8007178:	79fa      	ldrb	r2, [r7, #7]
 800717a:	4906      	ldr	r1, [pc, #24]	@ (8007194 <disk_ioctl+0x38>)
 800717c:	440a      	add	r2, r1
 800717e:	7a10      	ldrb	r0, [r2, #8]
 8007180:	79b9      	ldrb	r1, [r7, #6]
 8007182:	683a      	ldr	r2, [r7, #0]
 8007184:	4798      	blx	r3
 8007186:	4603      	mov	r3, r0
 8007188:	73fb      	strb	r3, [r7, #15]
  return res;
 800718a:	7bfb      	ldrb	r3, [r7, #15]
}
 800718c:	4618      	mov	r0, r3
 800718e:	3710      	adds	r7, #16
 8007190:	46bd      	mov	sp, r7
 8007192:	bd80      	pop	{r7, pc}
 8007194:	20042248 	.word	0x20042248

08007198 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007198:	b480      	push	{r7}
 800719a:	b085      	sub	sp, #20
 800719c:	af00      	add	r7, sp, #0
 800719e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	3301      	adds	r3, #1
 80071a4:	781b      	ldrb	r3, [r3, #0]
 80071a6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80071a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80071ac:	021b      	lsls	r3, r3, #8
 80071ae:	b21a      	sxth	r2, r3
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	781b      	ldrb	r3, [r3, #0]
 80071b4:	b21b      	sxth	r3, r3
 80071b6:	4313      	orrs	r3, r2
 80071b8:	b21b      	sxth	r3, r3
 80071ba:	81fb      	strh	r3, [r7, #14]
	return rv;
 80071bc:	89fb      	ldrh	r3, [r7, #14]
}
 80071be:	4618      	mov	r0, r3
 80071c0:	3714      	adds	r7, #20
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr

080071ca <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80071ca:	b480      	push	{r7}
 80071cc:	b085      	sub	sp, #20
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	3303      	adds	r3, #3
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	021b      	lsls	r3, r3, #8
 80071de:	687a      	ldr	r2, [r7, #4]
 80071e0:	3202      	adds	r2, #2
 80071e2:	7812      	ldrb	r2, [r2, #0]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	021b      	lsls	r3, r3, #8
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	3201      	adds	r2, #1
 80071f0:	7812      	ldrb	r2, [r2, #0]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	021b      	lsls	r3, r3, #8
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	7812      	ldrb	r2, [r2, #0]
 80071fe:	4313      	orrs	r3, r2
 8007200:	60fb      	str	r3, [r7, #12]
	return rv;
 8007202:	68fb      	ldr	r3, [r7, #12]
}
 8007204:	4618      	mov	r0, r3
 8007206:	3714      	adds	r7, #20
 8007208:	46bd      	mov	sp, r7
 800720a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720e:	4770      	bx	lr

08007210 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007210:	b480      	push	{r7}
 8007212:	b083      	sub	sp, #12
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	460b      	mov	r3, r1
 800721a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	1c5a      	adds	r2, r3, #1
 8007220:	607a      	str	r2, [r7, #4]
 8007222:	887a      	ldrh	r2, [r7, #2]
 8007224:	b2d2      	uxtb	r2, r2
 8007226:	701a      	strb	r2, [r3, #0]
 8007228:	887b      	ldrh	r3, [r7, #2]
 800722a:	0a1b      	lsrs	r3, r3, #8
 800722c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	1c5a      	adds	r2, r3, #1
 8007232:	607a      	str	r2, [r7, #4]
 8007234:	887a      	ldrh	r2, [r7, #2]
 8007236:	b2d2      	uxtb	r2, r2
 8007238:	701a      	strb	r2, [r3, #0]
}
 800723a:	bf00      	nop
 800723c:	370c      	adds	r7, #12
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr

08007246 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007246:	b480      	push	{r7}
 8007248:	b083      	sub	sp, #12
 800724a:	af00      	add	r7, sp, #0
 800724c:	6078      	str	r0, [r7, #4]
 800724e:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	1c5a      	adds	r2, r3, #1
 8007254:	607a      	str	r2, [r7, #4]
 8007256:	683a      	ldr	r2, [r7, #0]
 8007258:	b2d2      	uxtb	r2, r2
 800725a:	701a      	strb	r2, [r3, #0]
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	0a1b      	lsrs	r3, r3, #8
 8007260:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	1c5a      	adds	r2, r3, #1
 8007266:	607a      	str	r2, [r7, #4]
 8007268:	683a      	ldr	r2, [r7, #0]
 800726a:	b2d2      	uxtb	r2, r2
 800726c:	701a      	strb	r2, [r3, #0]
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	0a1b      	lsrs	r3, r3, #8
 8007272:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	1c5a      	adds	r2, r3, #1
 8007278:	607a      	str	r2, [r7, #4]
 800727a:	683a      	ldr	r2, [r7, #0]
 800727c:	b2d2      	uxtb	r2, r2
 800727e:	701a      	strb	r2, [r3, #0]
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	0a1b      	lsrs	r3, r3, #8
 8007284:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	1c5a      	adds	r2, r3, #1
 800728a:	607a      	str	r2, [r7, #4]
 800728c:	683a      	ldr	r2, [r7, #0]
 800728e:	b2d2      	uxtb	r2, r2
 8007290:	701a      	strb	r2, [r3, #0]
}
 8007292:	bf00      	nop
 8007294:	370c      	adds	r7, #12
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr

0800729e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800729e:	b480      	push	{r7}
 80072a0:	b087      	sub	sp, #28
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	60f8      	str	r0, [r7, #12]
 80072a6:	60b9      	str	r1, [r7, #8]
 80072a8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00d      	beq.n	80072d4 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80072b8:	693a      	ldr	r2, [r7, #16]
 80072ba:	1c53      	adds	r3, r2, #1
 80072bc:	613b      	str	r3, [r7, #16]
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	1c59      	adds	r1, r3, #1
 80072c2:	6179      	str	r1, [r7, #20]
 80072c4:	7812      	ldrb	r2, [r2, #0]
 80072c6:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	3b01      	subs	r3, #1
 80072cc:	607b      	str	r3, [r7, #4]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d1f1      	bne.n	80072b8 <mem_cpy+0x1a>
	}
}
 80072d4:	bf00      	nop
 80072d6:	371c      	adds	r7, #28
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr

080072e0 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80072e0:	b480      	push	{r7}
 80072e2:	b087      	sub	sp, #28
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	60f8      	str	r0, [r7, #12]
 80072e8:	60b9      	str	r1, [r7, #8]
 80072ea:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80072f0:	697b      	ldr	r3, [r7, #20]
 80072f2:	1c5a      	adds	r2, r3, #1
 80072f4:	617a      	str	r2, [r7, #20]
 80072f6:	68ba      	ldr	r2, [r7, #8]
 80072f8:	b2d2      	uxtb	r2, r2
 80072fa:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	3b01      	subs	r3, #1
 8007300:	607b      	str	r3, [r7, #4]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d1f3      	bne.n	80072f0 <mem_set+0x10>
}
 8007308:	bf00      	nop
 800730a:	bf00      	nop
 800730c:	371c      	adds	r7, #28
 800730e:	46bd      	mov	sp, r7
 8007310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007314:	4770      	bx	lr

08007316 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8007316:	b480      	push	{r7}
 8007318:	b089      	sub	sp, #36	@ 0x24
 800731a:	af00      	add	r7, sp, #0
 800731c:	60f8      	str	r0, [r7, #12]
 800731e:	60b9      	str	r1, [r7, #8]
 8007320:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	61fb      	str	r3, [r7, #28]
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800732a:	2300      	movs	r3, #0
 800732c:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800732e:	69fb      	ldr	r3, [r7, #28]
 8007330:	1c5a      	adds	r2, r3, #1
 8007332:	61fa      	str	r2, [r7, #28]
 8007334:	781b      	ldrb	r3, [r3, #0]
 8007336:	4619      	mov	r1, r3
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	1c5a      	adds	r2, r3, #1
 800733c:	61ba      	str	r2, [r7, #24]
 800733e:	781b      	ldrb	r3, [r3, #0]
 8007340:	1acb      	subs	r3, r1, r3
 8007342:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	3b01      	subs	r3, #1
 8007348:	607b      	str	r3, [r7, #4]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d002      	beq.n	8007356 <mem_cmp+0x40>
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	2b00      	cmp	r3, #0
 8007354:	d0eb      	beq.n	800732e <mem_cmp+0x18>

	return r;
 8007356:	697b      	ldr	r3, [r7, #20]
}
 8007358:	4618      	mov	r0, r3
 800735a:	3724      	adds	r7, #36	@ 0x24
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800736e:	e002      	b.n	8007376 <chk_chr+0x12>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	3301      	adds	r3, #1
 8007374:	607b      	str	r3, [r7, #4]
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	781b      	ldrb	r3, [r3, #0]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d005      	beq.n	800738a <chk_chr+0x26>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	781b      	ldrb	r3, [r3, #0]
 8007382:	461a      	mov	r2, r3
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	4293      	cmp	r3, r2
 8007388:	d1f2      	bne.n	8007370 <chk_chr+0xc>
	return *str;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	781b      	ldrb	r3, [r3, #0]
}
 800738e:	4618      	mov	r0, r3
 8007390:	370c      	adds	r7, #12
 8007392:	46bd      	mov	sp, r7
 8007394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007398:	4770      	bx	lr

0800739a <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800739a:	b580      	push	{r7, lr}
 800739c:	b082      	sub	sp, #8
 800739e:	af00      	add	r7, sp, #0
 80073a0:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d009      	beq.n	80073bc <lock_fs+0x22>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	4618      	mov	r0, r3
 80073ae:	f002 fcb4 	bl	8009d1a <ff_req_grant>
 80073b2:	4603      	mov	r3, r0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d001      	beq.n	80073bc <lock_fs+0x22>
 80073b8:	2301      	movs	r3, #1
 80073ba:	e000      	b.n	80073be <lock_fs+0x24>
 80073bc:	2300      	movs	r3, #0
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3708      	adds	r7, #8
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}

080073c6 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 80073c6:	b580      	push	{r7, lr}
 80073c8:	b082      	sub	sp, #8
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
 80073ce:	460b      	mov	r3, r1
 80073d0:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d00d      	beq.n	80073f4 <unlock_fs+0x2e>
 80073d8:	78fb      	ldrb	r3, [r7, #3]
 80073da:	2b0c      	cmp	r3, #12
 80073dc:	d00a      	beq.n	80073f4 <unlock_fs+0x2e>
 80073de:	78fb      	ldrb	r3, [r7, #3]
 80073e0:	2b0b      	cmp	r3, #11
 80073e2:	d007      	beq.n	80073f4 <unlock_fs+0x2e>
 80073e4:	78fb      	ldrb	r3, [r7, #3]
 80073e6:	2b0f      	cmp	r3, #15
 80073e8:	d004      	beq.n	80073f4 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	691b      	ldr	r3, [r3, #16]
 80073ee:	4618      	mov	r0, r3
 80073f0:	f002 fca8 	bl	8009d44 <ff_rel_grant>
	}
}
 80073f4:	bf00      	nop
 80073f6:	3708      	adds	r7, #8
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}

080073fc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b085      	sub	sp, #20
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
 8007404:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007406:	2300      	movs	r3, #0
 8007408:	60bb      	str	r3, [r7, #8]
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	60fb      	str	r3, [r7, #12]
 800740e:	e029      	b.n	8007464 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007410:	4a27      	ldr	r2, [pc, #156]	@ (80074b0 <chk_lock+0xb4>)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	011b      	lsls	r3, r3, #4
 8007416:	4413      	add	r3, r2
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d01d      	beq.n	800745a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800741e:	4a24      	ldr	r2, [pc, #144]	@ (80074b0 <chk_lock+0xb4>)
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	011b      	lsls	r3, r3, #4
 8007424:	4413      	add	r3, r2
 8007426:	681a      	ldr	r2, [r3, #0]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	429a      	cmp	r2, r3
 800742e:	d116      	bne.n	800745e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007430:	4a1f      	ldr	r2, [pc, #124]	@ (80074b0 <chk_lock+0xb4>)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	011b      	lsls	r3, r3, #4
 8007436:	4413      	add	r3, r2
 8007438:	3304      	adds	r3, #4
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007440:	429a      	cmp	r2, r3
 8007442:	d10c      	bne.n	800745e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007444:	4a1a      	ldr	r2, [pc, #104]	@ (80074b0 <chk_lock+0xb4>)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	011b      	lsls	r3, r3, #4
 800744a:	4413      	add	r3, r2
 800744c:	3308      	adds	r3, #8
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007454:	429a      	cmp	r2, r3
 8007456:	d102      	bne.n	800745e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007458:	e007      	b.n	800746a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800745a:	2301      	movs	r3, #1
 800745c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	3301      	adds	r3, #1
 8007462:	60fb      	str	r3, [r7, #12]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2b01      	cmp	r3, #1
 8007468:	d9d2      	bls.n	8007410 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2b02      	cmp	r3, #2
 800746e:	d109      	bne.n	8007484 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d102      	bne.n	800747c <chk_lock+0x80>
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	2b02      	cmp	r3, #2
 800747a:	d101      	bne.n	8007480 <chk_lock+0x84>
 800747c:	2300      	movs	r3, #0
 800747e:	e010      	b.n	80074a2 <chk_lock+0xa6>
 8007480:	2312      	movs	r3, #18
 8007482:	e00e      	b.n	80074a2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d108      	bne.n	800749c <chk_lock+0xa0>
 800748a:	4a09      	ldr	r2, [pc, #36]	@ (80074b0 <chk_lock+0xb4>)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	011b      	lsls	r3, r3, #4
 8007490:	4413      	add	r3, r2
 8007492:	330c      	adds	r3, #12
 8007494:	881b      	ldrh	r3, [r3, #0]
 8007496:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800749a:	d101      	bne.n	80074a0 <chk_lock+0xa4>
 800749c:	2310      	movs	r3, #16
 800749e:	e000      	b.n	80074a2 <chk_lock+0xa6>
 80074a0:	2300      	movs	r3, #0
}
 80074a2:	4618      	mov	r0, r3
 80074a4:	3714      	adds	r7, #20
 80074a6:	46bd      	mov	sp, r7
 80074a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ac:	4770      	bx	lr
 80074ae:	bf00      	nop
 80074b0:	20042228 	.word	0x20042228

080074b4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80074ba:	2300      	movs	r3, #0
 80074bc:	607b      	str	r3, [r7, #4]
 80074be:	e002      	b.n	80074c6 <enq_lock+0x12>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	3301      	adds	r3, #1
 80074c4:	607b      	str	r3, [r7, #4]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d806      	bhi.n	80074da <enq_lock+0x26>
 80074cc:	4a09      	ldr	r2, [pc, #36]	@ (80074f4 <enq_lock+0x40>)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	011b      	lsls	r3, r3, #4
 80074d2:	4413      	add	r3, r2
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d1f2      	bne.n	80074c0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2b02      	cmp	r3, #2
 80074de:	bf14      	ite	ne
 80074e0:	2301      	movne	r3, #1
 80074e2:	2300      	moveq	r3, #0
 80074e4:	b2db      	uxtb	r3, r3
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	370c      	adds	r7, #12
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr
 80074f2:	bf00      	nop
 80074f4:	20042228 	.word	0x20042228

080074f8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80074f8:	b480      	push	{r7}
 80074fa:	b085      	sub	sp, #20
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	6078      	str	r0, [r7, #4]
 8007500:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007502:	2300      	movs	r3, #0
 8007504:	60fb      	str	r3, [r7, #12]
 8007506:	e01f      	b.n	8007548 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007508:	4a41      	ldr	r2, [pc, #260]	@ (8007610 <inc_lock+0x118>)
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	011b      	lsls	r3, r3, #4
 800750e:	4413      	add	r3, r2
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	429a      	cmp	r2, r3
 8007518:	d113      	bne.n	8007542 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800751a:	4a3d      	ldr	r2, [pc, #244]	@ (8007610 <inc_lock+0x118>)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	011b      	lsls	r3, r3, #4
 8007520:	4413      	add	r3, r2
 8007522:	3304      	adds	r3, #4
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800752a:	429a      	cmp	r2, r3
 800752c:	d109      	bne.n	8007542 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800752e:	4a38      	ldr	r2, [pc, #224]	@ (8007610 <inc_lock+0x118>)
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	011b      	lsls	r3, r3, #4
 8007534:	4413      	add	r3, r2
 8007536:	3308      	adds	r3, #8
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800753e:	429a      	cmp	r2, r3
 8007540:	d006      	beq.n	8007550 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	3301      	adds	r3, #1
 8007546:	60fb      	str	r3, [r7, #12]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2b01      	cmp	r3, #1
 800754c:	d9dc      	bls.n	8007508 <inc_lock+0x10>
 800754e:	e000      	b.n	8007552 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007550:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2b02      	cmp	r3, #2
 8007556:	d132      	bne.n	80075be <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007558:	2300      	movs	r3, #0
 800755a:	60fb      	str	r3, [r7, #12]
 800755c:	e002      	b.n	8007564 <inc_lock+0x6c>
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	3301      	adds	r3, #1
 8007562:	60fb      	str	r3, [r7, #12]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2b01      	cmp	r3, #1
 8007568:	d806      	bhi.n	8007578 <inc_lock+0x80>
 800756a:	4a29      	ldr	r2, [pc, #164]	@ (8007610 <inc_lock+0x118>)
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	011b      	lsls	r3, r3, #4
 8007570:	4413      	add	r3, r2
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d1f2      	bne.n	800755e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2b02      	cmp	r3, #2
 800757c:	d101      	bne.n	8007582 <inc_lock+0x8a>
 800757e:	2300      	movs	r3, #0
 8007580:	e040      	b.n	8007604 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	4922      	ldr	r1, [pc, #136]	@ (8007610 <inc_lock+0x118>)
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	011b      	lsls	r3, r3, #4
 800758c:	440b      	add	r3, r1
 800758e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	689a      	ldr	r2, [r3, #8]
 8007594:	491e      	ldr	r1, [pc, #120]	@ (8007610 <inc_lock+0x118>)
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	011b      	lsls	r3, r3, #4
 800759a:	440b      	add	r3, r1
 800759c:	3304      	adds	r3, #4
 800759e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	695a      	ldr	r2, [r3, #20]
 80075a4:	491a      	ldr	r1, [pc, #104]	@ (8007610 <inc_lock+0x118>)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	011b      	lsls	r3, r3, #4
 80075aa:	440b      	add	r3, r1
 80075ac:	3308      	adds	r3, #8
 80075ae:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80075b0:	4a17      	ldr	r2, [pc, #92]	@ (8007610 <inc_lock+0x118>)
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	011b      	lsls	r3, r3, #4
 80075b6:	4413      	add	r3, r2
 80075b8:	330c      	adds	r3, #12
 80075ba:	2200      	movs	r2, #0
 80075bc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d009      	beq.n	80075d8 <inc_lock+0xe0>
 80075c4:	4a12      	ldr	r2, [pc, #72]	@ (8007610 <inc_lock+0x118>)
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	011b      	lsls	r3, r3, #4
 80075ca:	4413      	add	r3, r2
 80075cc:	330c      	adds	r3, #12
 80075ce:	881b      	ldrh	r3, [r3, #0]
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d001      	beq.n	80075d8 <inc_lock+0xe0>
 80075d4:	2300      	movs	r3, #0
 80075d6:	e015      	b.n	8007604 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d108      	bne.n	80075f0 <inc_lock+0xf8>
 80075de:	4a0c      	ldr	r2, [pc, #48]	@ (8007610 <inc_lock+0x118>)
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	011b      	lsls	r3, r3, #4
 80075e4:	4413      	add	r3, r2
 80075e6:	330c      	adds	r3, #12
 80075e8:	881b      	ldrh	r3, [r3, #0]
 80075ea:	3301      	adds	r3, #1
 80075ec:	b29a      	uxth	r2, r3
 80075ee:	e001      	b.n	80075f4 <inc_lock+0xfc>
 80075f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80075f4:	4906      	ldr	r1, [pc, #24]	@ (8007610 <inc_lock+0x118>)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	011b      	lsls	r3, r3, #4
 80075fa:	440b      	add	r3, r1
 80075fc:	330c      	adds	r3, #12
 80075fe:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	3301      	adds	r3, #1
}
 8007604:	4618      	mov	r0, r3
 8007606:	3714      	adds	r7, #20
 8007608:	46bd      	mov	sp, r7
 800760a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760e:	4770      	bx	lr
 8007610:	20042228 	.word	0x20042228

08007614 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007614:	b480      	push	{r7}
 8007616:	b085      	sub	sp, #20
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	3b01      	subs	r3, #1
 8007620:	607b      	str	r3, [r7, #4]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2b01      	cmp	r3, #1
 8007626:	d825      	bhi.n	8007674 <dec_lock+0x60>
		n = Files[i].ctr;
 8007628:	4a17      	ldr	r2, [pc, #92]	@ (8007688 <dec_lock+0x74>)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	011b      	lsls	r3, r3, #4
 800762e:	4413      	add	r3, r2
 8007630:	330c      	adds	r3, #12
 8007632:	881b      	ldrh	r3, [r3, #0]
 8007634:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007636:	89fb      	ldrh	r3, [r7, #14]
 8007638:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800763c:	d101      	bne.n	8007642 <dec_lock+0x2e>
 800763e:	2300      	movs	r3, #0
 8007640:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007642:	89fb      	ldrh	r3, [r7, #14]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d002      	beq.n	800764e <dec_lock+0x3a>
 8007648:	89fb      	ldrh	r3, [r7, #14]
 800764a:	3b01      	subs	r3, #1
 800764c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800764e:	4a0e      	ldr	r2, [pc, #56]	@ (8007688 <dec_lock+0x74>)
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	011b      	lsls	r3, r3, #4
 8007654:	4413      	add	r3, r2
 8007656:	330c      	adds	r3, #12
 8007658:	89fa      	ldrh	r2, [r7, #14]
 800765a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800765c:	89fb      	ldrh	r3, [r7, #14]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d105      	bne.n	800766e <dec_lock+0x5a>
 8007662:	4a09      	ldr	r2, [pc, #36]	@ (8007688 <dec_lock+0x74>)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	011b      	lsls	r3, r3, #4
 8007668:	4413      	add	r3, r2
 800766a:	2200      	movs	r2, #0
 800766c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800766e:	2300      	movs	r3, #0
 8007670:	737b      	strb	r3, [r7, #13]
 8007672:	e001      	b.n	8007678 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007674:	2302      	movs	r3, #2
 8007676:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007678:	7b7b      	ldrb	r3, [r7, #13]
}
 800767a:	4618      	mov	r0, r3
 800767c:	3714      	adds	r7, #20
 800767e:	46bd      	mov	sp, r7
 8007680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007684:	4770      	bx	lr
 8007686:	bf00      	nop
 8007688:	20042228 	.word	0x20042228

0800768c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800768c:	b480      	push	{r7}
 800768e:	b085      	sub	sp, #20
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007694:	2300      	movs	r3, #0
 8007696:	60fb      	str	r3, [r7, #12]
 8007698:	e010      	b.n	80076bc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800769a:	4a0d      	ldr	r2, [pc, #52]	@ (80076d0 <clear_lock+0x44>)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	011b      	lsls	r3, r3, #4
 80076a0:	4413      	add	r3, r2
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	d105      	bne.n	80076b6 <clear_lock+0x2a>
 80076aa:	4a09      	ldr	r2, [pc, #36]	@ (80076d0 <clear_lock+0x44>)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	011b      	lsls	r3, r3, #4
 80076b0:	4413      	add	r3, r2
 80076b2:	2200      	movs	r2, #0
 80076b4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	3301      	adds	r3, #1
 80076ba:	60fb      	str	r3, [r7, #12]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	2b01      	cmp	r3, #1
 80076c0:	d9eb      	bls.n	800769a <clear_lock+0xe>
	}
}
 80076c2:	bf00      	nop
 80076c4:	bf00      	nop
 80076c6:	3714      	adds	r7, #20
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr
 80076d0:	20042228 	.word	0x20042228

080076d4 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b086      	sub	sp, #24
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80076dc:	2300      	movs	r3, #0
 80076de:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	78db      	ldrb	r3, [r3, #3]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d034      	beq.n	8007752 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80076ec:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	7858      	ldrb	r0, [r3, #1]
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80076f8:	2301      	movs	r3, #1
 80076fa:	697a      	ldr	r2, [r7, #20]
 80076fc:	f7ff fd0e 	bl	800711c <disk_write>
 8007700:	4603      	mov	r3, r0
 8007702:	2b00      	cmp	r3, #0
 8007704:	d002      	beq.n	800770c <sync_window+0x38>
			res = FR_DISK_ERR;
 8007706:	2301      	movs	r3, #1
 8007708:	73fb      	strb	r3, [r7, #15]
 800770a:	e022      	b.n	8007752 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2200      	movs	r2, #0
 8007710:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007716:	697a      	ldr	r2, [r7, #20]
 8007718:	1ad2      	subs	r2, r2, r3
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6a1b      	ldr	r3, [r3, #32]
 800771e:	429a      	cmp	r2, r3
 8007720:	d217      	bcs.n	8007752 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	789b      	ldrb	r3, [r3, #2]
 8007726:	613b      	str	r3, [r7, #16]
 8007728:	e010      	b.n	800774c <sync_window+0x78>
					wsect += fs->fsize;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6a1b      	ldr	r3, [r3, #32]
 800772e:	697a      	ldr	r2, [r7, #20]
 8007730:	4413      	add	r3, r2
 8007732:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	7858      	ldrb	r0, [r3, #1]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800773e:	2301      	movs	r3, #1
 8007740:	697a      	ldr	r2, [r7, #20]
 8007742:	f7ff fceb 	bl	800711c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8007746:	693b      	ldr	r3, [r7, #16]
 8007748:	3b01      	subs	r3, #1
 800774a:	613b      	str	r3, [r7, #16]
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d8eb      	bhi.n	800772a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007752:	7bfb      	ldrb	r3, [r7, #15]
}
 8007754:	4618      	mov	r0, r3
 8007756:	3718      	adds	r7, #24
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8007766:	2300      	movs	r3, #0
 8007768:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800776e:	683a      	ldr	r2, [r7, #0]
 8007770:	429a      	cmp	r2, r3
 8007772:	d01b      	beq.n	80077ac <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	f7ff ffad 	bl	80076d4 <sync_window>
 800777a:	4603      	mov	r3, r0
 800777c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800777e:	7bfb      	ldrb	r3, [r7, #15]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d113      	bne.n	80077ac <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	7858      	ldrb	r0, [r3, #1]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800778e:	2301      	movs	r3, #1
 8007790:	683a      	ldr	r2, [r7, #0]
 8007792:	f7ff fca3 	bl	80070dc <disk_read>
 8007796:	4603      	mov	r3, r0
 8007798:	2b00      	cmp	r3, #0
 800779a:	d004      	beq.n	80077a6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800779c:	f04f 33ff 	mov.w	r3, #4294967295
 80077a0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	683a      	ldr	r2, [r7, #0]
 80077aa:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 80077ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3710      	adds	r7, #16
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
	...

080077b8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f7ff ff87 	bl	80076d4 <sync_window>
 80077c6:	4603      	mov	r3, r0
 80077c8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80077ca:	7bfb      	ldrb	r3, [r7, #15]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d159      	bne.n	8007884 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	781b      	ldrb	r3, [r3, #0]
 80077d4:	2b03      	cmp	r3, #3
 80077d6:	d149      	bne.n	800786c <sync_fs+0xb4>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	791b      	ldrb	r3, [r3, #4]
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d145      	bne.n	800786c <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	899b      	ldrh	r3, [r3, #12]
 80077ea:	461a      	mov	r2, r3
 80077ec:	2100      	movs	r1, #0
 80077ee:	f7ff fd77 	bl	80072e0 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	3338      	adds	r3, #56	@ 0x38
 80077f6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80077fa:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80077fe:	4618      	mov	r0, r3
 8007800:	f7ff fd06 	bl	8007210 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	3338      	adds	r3, #56	@ 0x38
 8007808:	4921      	ldr	r1, [pc, #132]	@ (8007890 <sync_fs+0xd8>)
 800780a:	4618      	mov	r0, r3
 800780c:	f7ff fd1b 	bl	8007246 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	3338      	adds	r3, #56	@ 0x38
 8007814:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8007818:	491e      	ldr	r1, [pc, #120]	@ (8007894 <sync_fs+0xdc>)
 800781a:	4618      	mov	r0, r3
 800781c:	f7ff fd13 	bl	8007246 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	3338      	adds	r3, #56	@ 0x38
 8007824:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	699b      	ldr	r3, [r3, #24]
 800782c:	4619      	mov	r1, r3
 800782e:	4610      	mov	r0, r2
 8007830:	f7ff fd09 	bl	8007246 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	3338      	adds	r3, #56	@ 0x38
 8007838:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	695b      	ldr	r3, [r3, #20]
 8007840:	4619      	mov	r1, r3
 8007842:	4610      	mov	r0, r2
 8007844:	f7ff fcff 	bl	8007246 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800784c:	1c5a      	adds	r2, r3, #1
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	7858      	ldrb	r0, [r3, #1]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007860:	2301      	movs	r3, #1
 8007862:	f7ff fc5b 	bl	800711c <disk_write>
			fs->fsi_flag = 0;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2200      	movs	r2, #0
 800786a:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	785b      	ldrb	r3, [r3, #1]
 8007870:	2200      	movs	r2, #0
 8007872:	2100      	movs	r1, #0
 8007874:	4618      	mov	r0, r3
 8007876:	f7ff fc71 	bl	800715c <disk_ioctl>
 800787a:	4603      	mov	r3, r0
 800787c:	2b00      	cmp	r3, #0
 800787e:	d001      	beq.n	8007884 <sync_fs+0xcc>
 8007880:	2301      	movs	r3, #1
 8007882:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007884:	7bfb      	ldrb	r3, [r7, #15]
}
 8007886:	4618      	mov	r0, r3
 8007888:	3710      	adds	r7, #16
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop
 8007890:	41615252 	.word	0x41615252
 8007894:	61417272 	.word	0x61417272

08007898 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	6078      	str	r0, [r7, #4]
 80078a0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	3b02      	subs	r3, #2
 80078a6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	69db      	ldr	r3, [r3, #28]
 80078ac:	3b02      	subs	r3, #2
 80078ae:	683a      	ldr	r2, [r7, #0]
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d301      	bcc.n	80078b8 <clust2sect+0x20>
 80078b4:	2300      	movs	r3, #0
 80078b6:	e008      	b.n	80078ca <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	895b      	ldrh	r3, [r3, #10]
 80078bc:	461a      	mov	r2, r3
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	fb03 f202 	mul.w	r2, r3, r2
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078c8:	4413      	add	r3, r2
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	370c      	adds	r7, #12
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr

080078d6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b086      	sub	sp, #24
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
 80078de:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d904      	bls.n	80078f6 <get_fat+0x20>
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	69db      	ldr	r3, [r3, #28]
 80078f0:	683a      	ldr	r2, [r7, #0]
 80078f2:	429a      	cmp	r2, r3
 80078f4:	d302      	bcc.n	80078fc <get_fat+0x26>
		val = 1;	/* Internal error */
 80078f6:	2301      	movs	r3, #1
 80078f8:	617b      	str	r3, [r7, #20]
 80078fa:	e0ba      	b.n	8007a72 <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80078fc:	f04f 33ff 	mov.w	r3, #4294967295
 8007900:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	2b03      	cmp	r3, #3
 8007908:	f000 8082 	beq.w	8007a10 <get_fat+0x13a>
 800790c:	2b03      	cmp	r3, #3
 800790e:	f300 80a6 	bgt.w	8007a5e <get_fat+0x188>
 8007912:	2b01      	cmp	r3, #1
 8007914:	d002      	beq.n	800791c <get_fat+0x46>
 8007916:	2b02      	cmp	r3, #2
 8007918:	d055      	beq.n	80079c6 <get_fat+0xf0>
 800791a:	e0a0      	b.n	8007a5e <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	60fb      	str	r3, [r7, #12]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	085b      	lsrs	r3, r3, #1
 8007924:	68fa      	ldr	r2, [r7, #12]
 8007926:	4413      	add	r3, r2
 8007928:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800792a:	693b      	ldr	r3, [r7, #16]
 800792c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	899b      	ldrh	r3, [r3, #12]
 8007932:	4619      	mov	r1, r3
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	fbb3 f3f1 	udiv	r3, r3, r1
 800793a:	4413      	add	r3, r2
 800793c:	4619      	mov	r1, r3
 800793e:	6938      	ldr	r0, [r7, #16]
 8007940:	f7ff ff0c 	bl	800775c <move_window>
 8007944:	4603      	mov	r3, r0
 8007946:	2b00      	cmp	r3, #0
 8007948:	f040 808c 	bne.w	8007a64 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	1c5a      	adds	r2, r3, #1
 8007950:	60fa      	str	r2, [r7, #12]
 8007952:	693a      	ldr	r2, [r7, #16]
 8007954:	8992      	ldrh	r2, [r2, #12]
 8007956:	fbb3 f1f2 	udiv	r1, r3, r2
 800795a:	fb01 f202 	mul.w	r2, r1, r2
 800795e:	1a9b      	subs	r3, r3, r2
 8007960:	693a      	ldr	r2, [r7, #16]
 8007962:	4413      	add	r3, r2
 8007964:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8007968:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	899b      	ldrh	r3, [r3, #12]
 8007972:	4619      	mov	r1, r3
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	fbb3 f3f1 	udiv	r3, r3, r1
 800797a:	4413      	add	r3, r2
 800797c:	4619      	mov	r1, r3
 800797e:	6938      	ldr	r0, [r7, #16]
 8007980:	f7ff feec 	bl	800775c <move_window>
 8007984:	4603      	mov	r3, r0
 8007986:	2b00      	cmp	r3, #0
 8007988:	d16e      	bne.n	8007a68 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	899b      	ldrh	r3, [r3, #12]
 800798e:	461a      	mov	r2, r3
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	fbb3 f1f2 	udiv	r1, r3, r2
 8007996:	fb01 f202 	mul.w	r2, r1, r2
 800799a:	1a9b      	subs	r3, r3, r2
 800799c:	693a      	ldr	r2, [r7, #16]
 800799e:	4413      	add	r3, r2
 80079a0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80079a4:	021b      	lsls	r3, r3, #8
 80079a6:	68ba      	ldr	r2, [r7, #8]
 80079a8:	4313      	orrs	r3, r2
 80079aa:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	f003 0301 	and.w	r3, r3, #1
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d002      	beq.n	80079bc <get_fat+0xe6>
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	091b      	lsrs	r3, r3, #4
 80079ba:	e002      	b.n	80079c2 <get_fat+0xec>
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80079c2:	617b      	str	r3, [r7, #20]
			break;
 80079c4:	e055      	b.n	8007a72 <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	899b      	ldrh	r3, [r3, #12]
 80079ce:	085b      	lsrs	r3, r3, #1
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	4619      	mov	r1, r3
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80079da:	4413      	add	r3, r2
 80079dc:	4619      	mov	r1, r3
 80079de:	6938      	ldr	r0, [r7, #16]
 80079e0:	f7ff febc 	bl	800775c <move_window>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d140      	bne.n	8007a6c <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	005b      	lsls	r3, r3, #1
 80079f4:	693a      	ldr	r2, [r7, #16]
 80079f6:	8992      	ldrh	r2, [r2, #12]
 80079f8:	fbb3 f0f2 	udiv	r0, r3, r2
 80079fc:	fb00 f202 	mul.w	r2, r0, r2
 8007a00:	1a9b      	subs	r3, r3, r2
 8007a02:	440b      	add	r3, r1
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7ff fbc7 	bl	8007198 <ld_word>
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	617b      	str	r3, [r7, #20]
			break;
 8007a0e:	e030      	b.n	8007a72 <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007a10:	693b      	ldr	r3, [r7, #16]
 8007a12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007a14:	693b      	ldr	r3, [r7, #16]
 8007a16:	899b      	ldrh	r3, [r3, #12]
 8007a18:	089b      	lsrs	r3, r3, #2
 8007a1a:	b29b      	uxth	r3, r3
 8007a1c:	4619      	mov	r1, r3
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	fbb3 f3f1 	udiv	r3, r3, r1
 8007a24:	4413      	add	r3, r2
 8007a26:	4619      	mov	r1, r3
 8007a28:	6938      	ldr	r0, [r7, #16]
 8007a2a:	f7ff fe97 	bl	800775c <move_window>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d11d      	bne.n	8007a70 <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	693a      	ldr	r2, [r7, #16]
 8007a40:	8992      	ldrh	r2, [r2, #12]
 8007a42:	fbb3 f0f2 	udiv	r0, r3, r2
 8007a46:	fb00 f202 	mul.w	r2, r0, r2
 8007a4a:	1a9b      	subs	r3, r3, r2
 8007a4c:	440b      	add	r3, r1
 8007a4e:	4618      	mov	r0, r3
 8007a50:	f7ff fbbb 	bl	80071ca <ld_dword>
 8007a54:	4603      	mov	r3, r0
 8007a56:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007a5a:	617b      	str	r3, [r7, #20]
			break;
 8007a5c:	e009      	b.n	8007a72 <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007a5e:	2301      	movs	r3, #1
 8007a60:	617b      	str	r3, [r7, #20]
 8007a62:	e006      	b.n	8007a72 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007a64:	bf00      	nop
 8007a66:	e004      	b.n	8007a72 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007a68:	bf00      	nop
 8007a6a:	e002      	b.n	8007a72 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007a6c:	bf00      	nop
 8007a6e:	e000      	b.n	8007a72 <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007a70:	bf00      	nop
		}
	}

	return val;
 8007a72:	697b      	ldr	r3, [r7, #20]
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3718      	adds	r7, #24
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}

08007a7c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007a7c:	b590      	push	{r4, r7, lr}
 8007a7e:	b089      	sub	sp, #36	@ 0x24
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	60f8      	str	r0, [r7, #12]
 8007a84:	60b9      	str	r1, [r7, #8]
 8007a86:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007a88:	2302      	movs	r3, #2
 8007a8a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	f240 8109 	bls.w	8007ca6 <put_fat+0x22a>
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	69db      	ldr	r3, [r3, #28]
 8007a98:	68ba      	ldr	r2, [r7, #8]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	f080 8103 	bcs.w	8007ca6 <put_fat+0x22a>
		switch (fs->fs_type) {
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	781b      	ldrb	r3, [r3, #0]
 8007aa4:	2b03      	cmp	r3, #3
 8007aa6:	f000 80b6 	beq.w	8007c16 <put_fat+0x19a>
 8007aaa:	2b03      	cmp	r3, #3
 8007aac:	f300 80fb 	bgt.w	8007ca6 <put_fat+0x22a>
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d003      	beq.n	8007abc <put_fat+0x40>
 8007ab4:	2b02      	cmp	r3, #2
 8007ab6:	f000 8083 	beq.w	8007bc0 <put_fat+0x144>
 8007aba:	e0f4      	b.n	8007ca6 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	61bb      	str	r3, [r7, #24]
 8007ac0:	69bb      	ldr	r3, [r7, #24]
 8007ac2:	085b      	lsrs	r3, r3, #1
 8007ac4:	69ba      	ldr	r2, [r7, #24]
 8007ac6:	4413      	add	r3, r2
 8007ac8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	899b      	ldrh	r3, [r3, #12]
 8007ad2:	4619      	mov	r1, r3
 8007ad4:	69bb      	ldr	r3, [r7, #24]
 8007ad6:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ada:	4413      	add	r3, r2
 8007adc:	4619      	mov	r1, r3
 8007ade:	68f8      	ldr	r0, [r7, #12]
 8007ae0:	f7ff fe3c 	bl	800775c <move_window>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007ae8:	7ffb      	ldrb	r3, [r7, #31]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	f040 80d4 	bne.w	8007c98 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007af6:	69bb      	ldr	r3, [r7, #24]
 8007af8:	1c5a      	adds	r2, r3, #1
 8007afa:	61ba      	str	r2, [r7, #24]
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	8992      	ldrh	r2, [r2, #12]
 8007b00:	fbb3 f0f2 	udiv	r0, r3, r2
 8007b04:	fb00 f202 	mul.w	r2, r0, r2
 8007b08:	1a9b      	subs	r3, r3, r2
 8007b0a:	440b      	add	r3, r1
 8007b0c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007b0e:	68bb      	ldr	r3, [r7, #8]
 8007b10:	f003 0301 	and.w	r3, r3, #1
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00d      	beq.n	8007b34 <put_fat+0xb8>
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	781b      	ldrb	r3, [r3, #0]
 8007b1c:	b25b      	sxtb	r3, r3
 8007b1e:	f003 030f 	and.w	r3, r3, #15
 8007b22:	b25a      	sxtb	r2, r3
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	b25b      	sxtb	r3, r3
 8007b28:	011b      	lsls	r3, r3, #4
 8007b2a:	b25b      	sxtb	r3, r3
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	b25b      	sxtb	r3, r3
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	e001      	b.n	8007b38 <put_fat+0xbc>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	697a      	ldr	r2, [r7, #20]
 8007b3a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	899b      	ldrh	r3, [r3, #12]
 8007b4a:	4619      	mov	r1, r3
 8007b4c:	69bb      	ldr	r3, [r7, #24]
 8007b4e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b52:	4413      	add	r3, r2
 8007b54:	4619      	mov	r1, r3
 8007b56:	68f8      	ldr	r0, [r7, #12]
 8007b58:	f7ff fe00 	bl	800775c <move_window>
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007b60:	7ffb      	ldrb	r3, [r7, #31]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	f040 809a 	bne.w	8007c9c <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	899b      	ldrh	r3, [r3, #12]
 8007b72:	461a      	mov	r2, r3
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	fbb3 f0f2 	udiv	r0, r3, r2
 8007b7a:	fb00 f202 	mul.w	r2, r0, r2
 8007b7e:	1a9b      	subs	r3, r3, r2
 8007b80:	440b      	add	r3, r1
 8007b82:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	f003 0301 	and.w	r3, r3, #1
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d003      	beq.n	8007b96 <put_fat+0x11a>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	091b      	lsrs	r3, r3, #4
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	e00e      	b.n	8007bb4 <put_fat+0x138>
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	781b      	ldrb	r3, [r3, #0]
 8007b9a:	b25b      	sxtb	r3, r3
 8007b9c:	f023 030f 	bic.w	r3, r3, #15
 8007ba0:	b25a      	sxtb	r2, r3
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	0a1b      	lsrs	r3, r3, #8
 8007ba6:	b25b      	sxtb	r3, r3
 8007ba8:	f003 030f 	and.w	r3, r3, #15
 8007bac:	b25b      	sxtb	r3, r3
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	b25b      	sxtb	r3, r3
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	697a      	ldr	r2, [r7, #20]
 8007bb6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	70da      	strb	r2, [r3, #3]
			break;
 8007bbe:	e072      	b.n	8007ca6 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	899b      	ldrh	r3, [r3, #12]
 8007bc8:	085b      	lsrs	r3, r3, #1
 8007bca:	b29b      	uxth	r3, r3
 8007bcc:	4619      	mov	r1, r3
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	fbb3 f3f1 	udiv	r3, r3, r1
 8007bd4:	4413      	add	r3, r2
 8007bd6:	4619      	mov	r1, r3
 8007bd8:	68f8      	ldr	r0, [r7, #12]
 8007bda:	f7ff fdbf 	bl	800775c <move_window>
 8007bde:	4603      	mov	r3, r0
 8007be0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007be2:	7ffb      	ldrb	r3, [r7, #31]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d15b      	bne.n	8007ca0 <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007bee:	68bb      	ldr	r3, [r7, #8]
 8007bf0:	005b      	lsls	r3, r3, #1
 8007bf2:	68fa      	ldr	r2, [r7, #12]
 8007bf4:	8992      	ldrh	r2, [r2, #12]
 8007bf6:	fbb3 f0f2 	udiv	r0, r3, r2
 8007bfa:	fb00 f202 	mul.w	r2, r0, r2
 8007bfe:	1a9b      	subs	r3, r3, r2
 8007c00:	440b      	add	r3, r1
 8007c02:	687a      	ldr	r2, [r7, #4]
 8007c04:	b292      	uxth	r2, r2
 8007c06:	4611      	mov	r1, r2
 8007c08:	4618      	mov	r0, r3
 8007c0a:	f7ff fb01 	bl	8007210 <st_word>
			fs->wflag = 1;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	2201      	movs	r2, #1
 8007c12:	70da      	strb	r2, [r3, #3]
			break;
 8007c14:	e047      	b.n	8007ca6 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	899b      	ldrh	r3, [r3, #12]
 8007c1e:	089b      	lsrs	r3, r3, #2
 8007c20:	b29b      	uxth	r3, r3
 8007c22:	4619      	mov	r1, r3
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c2a:	4413      	add	r3, r2
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	68f8      	ldr	r0, [r7, #12]
 8007c30:	f7ff fd94 	bl	800775c <move_window>
 8007c34:	4603      	mov	r3, r0
 8007c36:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007c38:	7ffb      	ldrb	r3, [r7, #31]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d132      	bne.n	8007ca4 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	009b      	lsls	r3, r3, #2
 8007c4e:	68fa      	ldr	r2, [r7, #12]
 8007c50:	8992      	ldrh	r2, [r2, #12]
 8007c52:	fbb3 f0f2 	udiv	r0, r3, r2
 8007c56:	fb00 f202 	mul.w	r2, r0, r2
 8007c5a:	1a9b      	subs	r3, r3, r2
 8007c5c:	440b      	add	r3, r1
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f7ff fab3 	bl	80071ca <ld_dword>
 8007c64:	4603      	mov	r3, r0
 8007c66:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8007c6a:	4323      	orrs	r3, r4
 8007c6c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	8992      	ldrh	r2, [r2, #12]
 8007c7c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007c80:	fb00 f202 	mul.w	r2, r0, r2
 8007c84:	1a9b      	subs	r3, r3, r2
 8007c86:	440b      	add	r3, r1
 8007c88:	6879      	ldr	r1, [r7, #4]
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f7ff fadb 	bl	8007246 <st_dword>
			fs->wflag = 1;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2201      	movs	r2, #1
 8007c94:	70da      	strb	r2, [r3, #3]
			break;
 8007c96:	e006      	b.n	8007ca6 <put_fat+0x22a>
			if (res != FR_OK) break;
 8007c98:	bf00      	nop
 8007c9a:	e004      	b.n	8007ca6 <put_fat+0x22a>
			if (res != FR_OK) break;
 8007c9c:	bf00      	nop
 8007c9e:	e002      	b.n	8007ca6 <put_fat+0x22a>
			if (res != FR_OK) break;
 8007ca0:	bf00      	nop
 8007ca2:	e000      	b.n	8007ca6 <put_fat+0x22a>
			if (res != FR_OK) break;
 8007ca4:	bf00      	nop
		}
	}
	return res;
 8007ca6:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3724      	adds	r7, #36	@ 0x24
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd90      	pop	{r4, r7, pc}

08007cb0 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b088      	sub	sp, #32
 8007cb4:	af00      	add	r7, sp, #0
 8007cb6:	60f8      	str	r0, [r7, #12]
 8007cb8:	60b9      	str	r1, [r7, #8]
 8007cba:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	2b01      	cmp	r3, #1
 8007cca:	d904      	bls.n	8007cd6 <remove_chain+0x26>
 8007ccc:	69bb      	ldr	r3, [r7, #24]
 8007cce:	69db      	ldr	r3, [r3, #28]
 8007cd0:	68ba      	ldr	r2, [r7, #8]
 8007cd2:	429a      	cmp	r2, r3
 8007cd4:	d301      	bcc.n	8007cda <remove_chain+0x2a>
 8007cd6:	2302      	movs	r3, #2
 8007cd8:	e04b      	b.n	8007d72 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d00c      	beq.n	8007cfa <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ce4:	6879      	ldr	r1, [r7, #4]
 8007ce6:	69b8      	ldr	r0, [r7, #24]
 8007ce8:	f7ff fec8 	bl	8007a7c <put_fat>
 8007cec:	4603      	mov	r3, r0
 8007cee:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007cf0:	7ffb      	ldrb	r3, [r7, #31]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d001      	beq.n	8007cfa <remove_chain+0x4a>
 8007cf6:	7ffb      	ldrb	r3, [r7, #31]
 8007cf8:	e03b      	b.n	8007d72 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007cfa:	68b9      	ldr	r1, [r7, #8]
 8007cfc:	68f8      	ldr	r0, [r7, #12]
 8007cfe:	f7ff fdea 	bl	80078d6 <get_fat>
 8007d02:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d031      	beq.n	8007d6e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d101      	bne.n	8007d14 <remove_chain+0x64>
 8007d10:	2302      	movs	r3, #2
 8007d12:	e02e      	b.n	8007d72 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007d14:	697b      	ldr	r3, [r7, #20]
 8007d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d1a:	d101      	bne.n	8007d20 <remove_chain+0x70>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e028      	b.n	8007d72 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007d20:	2200      	movs	r2, #0
 8007d22:	68b9      	ldr	r1, [r7, #8]
 8007d24:	69b8      	ldr	r0, [r7, #24]
 8007d26:	f7ff fea9 	bl	8007a7c <put_fat>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007d2e:	7ffb      	ldrb	r3, [r7, #31]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d001      	beq.n	8007d38 <remove_chain+0x88>
 8007d34:	7ffb      	ldrb	r3, [r7, #31]
 8007d36:	e01c      	b.n	8007d72 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007d38:	69bb      	ldr	r3, [r7, #24]
 8007d3a:	699a      	ldr	r2, [r3, #24]
 8007d3c:	69bb      	ldr	r3, [r7, #24]
 8007d3e:	69db      	ldr	r3, [r3, #28]
 8007d40:	3b02      	subs	r3, #2
 8007d42:	429a      	cmp	r2, r3
 8007d44:	d20b      	bcs.n	8007d5e <remove_chain+0xae>
			fs->free_clst++;
 8007d46:	69bb      	ldr	r3, [r7, #24]
 8007d48:	699b      	ldr	r3, [r3, #24]
 8007d4a:	1c5a      	adds	r2, r3, #1
 8007d4c:	69bb      	ldr	r3, [r7, #24]
 8007d4e:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8007d50:	69bb      	ldr	r3, [r7, #24]
 8007d52:	791b      	ldrb	r3, [r3, #4]
 8007d54:	f043 0301 	orr.w	r3, r3, #1
 8007d58:	b2da      	uxtb	r2, r3
 8007d5a:	69bb      	ldr	r3, [r7, #24]
 8007d5c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007d62:	69bb      	ldr	r3, [r7, #24]
 8007d64:	69db      	ldr	r3, [r3, #28]
 8007d66:	68ba      	ldr	r2, [r7, #8]
 8007d68:	429a      	cmp	r2, r3
 8007d6a:	d3c6      	bcc.n	8007cfa <remove_chain+0x4a>
 8007d6c:	e000      	b.n	8007d70 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007d6e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007d70:	2300      	movs	r3, #0
}
 8007d72:	4618      	mov	r0, r3
 8007d74:	3720      	adds	r7, #32
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}

08007d7a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007d7a:	b580      	push	{r7, lr}
 8007d7c:	b088      	sub	sp, #32
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
 8007d82:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d10d      	bne.n	8007dac <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	695b      	ldr	r3, [r3, #20]
 8007d94:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007d96:	69bb      	ldr	r3, [r7, #24]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d004      	beq.n	8007da6 <create_chain+0x2c>
 8007d9c:	693b      	ldr	r3, [r7, #16]
 8007d9e:	69db      	ldr	r3, [r3, #28]
 8007da0:	69ba      	ldr	r2, [r7, #24]
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d31b      	bcc.n	8007dde <create_chain+0x64>
 8007da6:	2301      	movs	r3, #1
 8007da8:	61bb      	str	r3, [r7, #24]
 8007daa:	e018      	b.n	8007dde <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007dac:	6839      	ldr	r1, [r7, #0]
 8007dae:	6878      	ldr	r0, [r7, #4]
 8007db0:	f7ff fd91 	bl	80078d6 <get_fat>
 8007db4:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d801      	bhi.n	8007dc0 <create_chain+0x46>
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	e070      	b.n	8007ea2 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc6:	d101      	bne.n	8007dcc <create_chain+0x52>
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	e06a      	b.n	8007ea2 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	69db      	ldr	r3, [r3, #28]
 8007dd0:	68fa      	ldr	r2, [r7, #12]
 8007dd2:	429a      	cmp	r2, r3
 8007dd4:	d201      	bcs.n	8007dda <create_chain+0x60>
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	e063      	b.n	8007ea2 <create_chain+0x128>
		scl = clst;
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007dde:	69bb      	ldr	r3, [r7, #24]
 8007de0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007de2:	69fb      	ldr	r3, [r7, #28]
 8007de4:	3301      	adds	r3, #1
 8007de6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007de8:	693b      	ldr	r3, [r7, #16]
 8007dea:	69db      	ldr	r3, [r3, #28]
 8007dec:	69fa      	ldr	r2, [r7, #28]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d307      	bcc.n	8007e02 <create_chain+0x88>
				ncl = 2;
 8007df2:	2302      	movs	r3, #2
 8007df4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007df6:	69fa      	ldr	r2, [r7, #28]
 8007df8:	69bb      	ldr	r3, [r7, #24]
 8007dfa:	429a      	cmp	r2, r3
 8007dfc:	d901      	bls.n	8007e02 <create_chain+0x88>
 8007dfe:	2300      	movs	r3, #0
 8007e00:	e04f      	b.n	8007ea2 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007e02:	69f9      	ldr	r1, [r7, #28]
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f7ff fd66 	bl	80078d6 <get_fat>
 8007e0a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00e      	beq.n	8007e30 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d003      	beq.n	8007e20 <create_chain+0xa6>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e1e:	d101      	bne.n	8007e24 <create_chain+0xaa>
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	e03e      	b.n	8007ea2 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007e24:	69fa      	ldr	r2, [r7, #28]
 8007e26:	69bb      	ldr	r3, [r7, #24]
 8007e28:	429a      	cmp	r2, r3
 8007e2a:	d1da      	bne.n	8007de2 <create_chain+0x68>
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	e038      	b.n	8007ea2 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007e30:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007e32:	f04f 32ff 	mov.w	r2, #4294967295
 8007e36:	69f9      	ldr	r1, [r7, #28]
 8007e38:	6938      	ldr	r0, [r7, #16]
 8007e3a:	f7ff fe1f 	bl	8007a7c <put_fat>
 8007e3e:	4603      	mov	r3, r0
 8007e40:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007e42:	7dfb      	ldrb	r3, [r7, #23]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d109      	bne.n	8007e5c <create_chain+0xe2>
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d006      	beq.n	8007e5c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007e4e:	69fa      	ldr	r2, [r7, #28]
 8007e50:	6839      	ldr	r1, [r7, #0]
 8007e52:	6938      	ldr	r0, [r7, #16]
 8007e54:	f7ff fe12 	bl	8007a7c <put_fat>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007e5c:	7dfb      	ldrb	r3, [r7, #23]
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d116      	bne.n	8007e90 <create_chain+0x116>
		fs->last_clst = ncl;
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	69fa      	ldr	r2, [r7, #28]
 8007e66:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	699a      	ldr	r2, [r3, #24]
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	69db      	ldr	r3, [r3, #28]
 8007e70:	3b02      	subs	r3, #2
 8007e72:	429a      	cmp	r2, r3
 8007e74:	d804      	bhi.n	8007e80 <create_chain+0x106>
 8007e76:	693b      	ldr	r3, [r7, #16]
 8007e78:	699b      	ldr	r3, [r3, #24]
 8007e7a:	1e5a      	subs	r2, r3, #1
 8007e7c:	693b      	ldr	r3, [r7, #16]
 8007e7e:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	791b      	ldrb	r3, [r3, #4]
 8007e84:	f043 0301 	orr.w	r3, r3, #1
 8007e88:	b2da      	uxtb	r2, r3
 8007e8a:	693b      	ldr	r3, [r7, #16]
 8007e8c:	711a      	strb	r2, [r3, #4]
 8007e8e:	e007      	b.n	8007ea0 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007e90:	7dfb      	ldrb	r3, [r7, #23]
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d102      	bne.n	8007e9c <create_chain+0x122>
 8007e96:	f04f 33ff 	mov.w	r3, #4294967295
 8007e9a:	e000      	b.n	8007e9e <create_chain+0x124>
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007ea0:	69fb      	ldr	r3, [r7, #28]
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3720      	adds	r7, #32
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bd80      	pop	{r7, pc}

08007eaa <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007eaa:	b480      	push	{r7}
 8007eac:	b087      	sub	sp, #28
 8007eae:	af00      	add	r7, sp, #0
 8007eb0:	6078      	str	r0, [r7, #4]
 8007eb2:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ebe:	3304      	adds	r3, #4
 8007ec0:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	899b      	ldrh	r3, [r3, #12]
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ece:	68fa      	ldr	r2, [r7, #12]
 8007ed0:	8952      	ldrh	r2, [r2, #10]
 8007ed2:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ed6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	1d1a      	adds	r2, r3, #4
 8007edc:	613a      	str	r2, [r7, #16]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d101      	bne.n	8007eec <clmt_clust+0x42>
 8007ee8:	2300      	movs	r3, #0
 8007eea:	e010      	b.n	8007f0e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8007eec:	697a      	ldr	r2, [r7, #20]
 8007eee:	68bb      	ldr	r3, [r7, #8]
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d307      	bcc.n	8007f04 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8007ef4:	697a      	ldr	r2, [r7, #20]
 8007ef6:	68bb      	ldr	r3, [r7, #8]
 8007ef8:	1ad3      	subs	r3, r2, r3
 8007efa:	617b      	str	r3, [r7, #20]
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	3304      	adds	r3, #4
 8007f00:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007f02:	e7e9      	b.n	8007ed8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8007f04:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007f06:	693b      	ldr	r3, [r7, #16]
 8007f08:	681a      	ldr	r2, [r3, #0]
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	4413      	add	r3, r2
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	371c      	adds	r7, #28
 8007f12:	46bd      	mov	sp, r7
 8007f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f18:	4770      	bx	lr

08007f1a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007f1a:	b580      	push	{r7, lr}
 8007f1c:	b086      	sub	sp, #24
 8007f1e:	af00      	add	r7, sp, #0
 8007f20:	6078      	str	r0, [r7, #4]
 8007f22:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f30:	d204      	bcs.n	8007f3c <dir_sdi+0x22>
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	f003 031f 	and.w	r3, r3, #31
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d001      	beq.n	8007f40 <dir_sdi+0x26>
		return FR_INT_ERR;
 8007f3c:	2302      	movs	r3, #2
 8007f3e:	e071      	b.n	8008024 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	683a      	ldr	r2, [r7, #0]
 8007f44:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	689b      	ldr	r3, [r3, #8]
 8007f4a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007f4c:	697b      	ldr	r3, [r7, #20]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d106      	bne.n	8007f60 <dir_sdi+0x46>
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	781b      	ldrb	r3, [r3, #0]
 8007f56:	2b02      	cmp	r3, #2
 8007f58:	d902      	bls.n	8007f60 <dir_sdi+0x46>
		clst = fs->dirbase;
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f5e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d10c      	bne.n	8007f80 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	095b      	lsrs	r3, r3, #5
 8007f6a:	693a      	ldr	r2, [r7, #16]
 8007f6c:	8912      	ldrh	r2, [r2, #8]
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d301      	bcc.n	8007f76 <dir_sdi+0x5c>
 8007f72:	2302      	movs	r3, #2
 8007f74:	e056      	b.n	8008024 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	61da      	str	r2, [r3, #28]
 8007f7e:	e02d      	b.n	8007fdc <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	895b      	ldrh	r3, [r3, #10]
 8007f84:	461a      	mov	r2, r3
 8007f86:	693b      	ldr	r3, [r7, #16]
 8007f88:	899b      	ldrh	r3, [r3, #12]
 8007f8a:	fb02 f303 	mul.w	r3, r2, r3
 8007f8e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007f90:	e019      	b.n	8007fc6 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6979      	ldr	r1, [r7, #20]
 8007f96:	4618      	mov	r0, r3
 8007f98:	f7ff fc9d 	bl	80078d6 <get_fat>
 8007f9c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fa4:	d101      	bne.n	8007faa <dir_sdi+0x90>
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	e03c      	b.n	8008024 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	2b01      	cmp	r3, #1
 8007fae:	d904      	bls.n	8007fba <dir_sdi+0xa0>
 8007fb0:	693b      	ldr	r3, [r7, #16]
 8007fb2:	69db      	ldr	r3, [r3, #28]
 8007fb4:	697a      	ldr	r2, [r7, #20]
 8007fb6:	429a      	cmp	r2, r3
 8007fb8:	d301      	bcc.n	8007fbe <dir_sdi+0xa4>
 8007fba:	2302      	movs	r3, #2
 8007fbc:	e032      	b.n	8008024 <dir_sdi+0x10a>
			ofs -= csz;
 8007fbe:	683a      	ldr	r2, [r7, #0]
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	1ad3      	subs	r3, r2, r3
 8007fc4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007fc6:	683a      	ldr	r2, [r7, #0]
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d2e1      	bcs.n	8007f92 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8007fce:	6979      	ldr	r1, [r7, #20]
 8007fd0:	6938      	ldr	r0, [r7, #16]
 8007fd2:	f7ff fc61 	bl	8007898 <clust2sect>
 8007fd6:	4602      	mov	r2, r0
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	697a      	ldr	r2, [r7, #20]
 8007fe0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	69db      	ldr	r3, [r3, #28]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d101      	bne.n	8007fee <dir_sdi+0xd4>
 8007fea:	2302      	movs	r3, #2
 8007fec:	e01a      	b.n	8008024 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	69da      	ldr	r2, [r3, #28]
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	899b      	ldrh	r3, [r3, #12]
 8007ff6:	4619      	mov	r1, r3
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ffe:	441a      	add	r2, r3
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	899b      	ldrh	r3, [r3, #12]
 800800e:	461a      	mov	r2, r3
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	fbb3 f0f2 	udiv	r0, r3, r2
 8008016:	fb00 f202 	mul.w	r2, r0, r2
 800801a:	1a9b      	subs	r3, r3, r2
 800801c:	18ca      	adds	r2, r1, r3
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008022:	2300      	movs	r3, #0
}
 8008024:	4618      	mov	r0, r3
 8008026:	3718      	adds	r7, #24
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}

0800802c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b086      	sub	sp, #24
 8008030:	af00      	add	r7, sp, #0
 8008032:	6078      	str	r0, [r7, #4]
 8008034:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	695b      	ldr	r3, [r3, #20]
 8008040:	3320      	adds	r3, #32
 8008042:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	69db      	ldr	r3, [r3, #28]
 8008048:	2b00      	cmp	r3, #0
 800804a:	d003      	beq.n	8008054 <dir_next+0x28>
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008052:	d301      	bcc.n	8008058 <dir_next+0x2c>
 8008054:	2304      	movs	r3, #4
 8008056:	e0bb      	b.n	80081d0 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	899b      	ldrh	r3, [r3, #12]
 800805c:	461a      	mov	r2, r3
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	fbb3 f1f2 	udiv	r1, r3, r2
 8008064:	fb01 f202 	mul.w	r2, r1, r2
 8008068:	1a9b      	subs	r3, r3, r2
 800806a:	2b00      	cmp	r3, #0
 800806c:	f040 809d 	bne.w	80081aa <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	69db      	ldr	r3, [r3, #28]
 8008074:	1c5a      	adds	r2, r3, #1
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	699b      	ldr	r3, [r3, #24]
 800807e:	2b00      	cmp	r3, #0
 8008080:	d10b      	bne.n	800809a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008082:	68bb      	ldr	r3, [r7, #8]
 8008084:	095b      	lsrs	r3, r3, #5
 8008086:	68fa      	ldr	r2, [r7, #12]
 8008088:	8912      	ldrh	r2, [r2, #8]
 800808a:	4293      	cmp	r3, r2
 800808c:	f0c0 808d 	bcc.w	80081aa <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	61da      	str	r2, [r3, #28]
 8008096:	2304      	movs	r3, #4
 8008098:	e09a      	b.n	80081d0 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	899b      	ldrh	r3, [r3, #12]
 800809e:	461a      	mov	r2, r3
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	fbb3 f3f2 	udiv	r3, r3, r2
 80080a6:	68fa      	ldr	r2, [r7, #12]
 80080a8:	8952      	ldrh	r2, [r2, #10]
 80080aa:	3a01      	subs	r2, #1
 80080ac:	4013      	ands	r3, r2
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d17b      	bne.n	80081aa <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	699b      	ldr	r3, [r3, #24]
 80080b8:	4619      	mov	r1, r3
 80080ba:	4610      	mov	r0, r2
 80080bc:	f7ff fc0b 	bl	80078d6 <get_fat>
 80080c0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d801      	bhi.n	80080cc <dir_next+0xa0>
 80080c8:	2302      	movs	r3, #2
 80080ca:	e081      	b.n	80081d0 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080d2:	d101      	bne.n	80080d8 <dir_next+0xac>
 80080d4:	2301      	movs	r3, #1
 80080d6:	e07b      	b.n	80081d0 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	69db      	ldr	r3, [r3, #28]
 80080dc:	697a      	ldr	r2, [r7, #20]
 80080de:	429a      	cmp	r2, r3
 80080e0:	d359      	bcc.n	8008196 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d104      	bne.n	80080f2 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2200      	movs	r2, #0
 80080ec:	61da      	str	r2, [r3, #28]
 80080ee:	2304      	movs	r3, #4
 80080f0:	e06e      	b.n	80081d0 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	699b      	ldr	r3, [r3, #24]
 80080f8:	4619      	mov	r1, r3
 80080fa:	4610      	mov	r0, r2
 80080fc:	f7ff fe3d 	bl	8007d7a <create_chain>
 8008100:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d101      	bne.n	800810c <dir_next+0xe0>
 8008108:	2307      	movs	r3, #7
 800810a:	e061      	b.n	80081d0 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	2b01      	cmp	r3, #1
 8008110:	d101      	bne.n	8008116 <dir_next+0xea>
 8008112:	2302      	movs	r3, #2
 8008114:	e05c      	b.n	80081d0 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800811c:	d101      	bne.n	8008122 <dir_next+0xf6>
 800811e:	2301      	movs	r3, #1
 8008120:	e056      	b.n	80081d0 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008122:	68f8      	ldr	r0, [r7, #12]
 8008124:	f7ff fad6 	bl	80076d4 <sync_window>
 8008128:	4603      	mov	r3, r0
 800812a:	2b00      	cmp	r3, #0
 800812c:	d001      	beq.n	8008132 <dir_next+0x106>
 800812e:	2301      	movs	r3, #1
 8008130:	e04e      	b.n	80081d0 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	899b      	ldrh	r3, [r3, #12]
 800813c:	461a      	mov	r2, r3
 800813e:	2100      	movs	r1, #0
 8008140:	f7ff f8ce 	bl	80072e0 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008144:	2300      	movs	r3, #0
 8008146:	613b      	str	r3, [r7, #16]
 8008148:	6979      	ldr	r1, [r7, #20]
 800814a:	68f8      	ldr	r0, [r7, #12]
 800814c:	f7ff fba4 	bl	8007898 <clust2sect>
 8008150:	4602      	mov	r2, r0
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	635a      	str	r2, [r3, #52]	@ 0x34
 8008156:	e012      	b.n	800817e <dir_next+0x152>
						fs->wflag = 1;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	2201      	movs	r2, #1
 800815c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800815e:	68f8      	ldr	r0, [r7, #12]
 8008160:	f7ff fab8 	bl	80076d4 <sync_window>
 8008164:	4603      	mov	r3, r0
 8008166:	2b00      	cmp	r3, #0
 8008168:	d001      	beq.n	800816e <dir_next+0x142>
 800816a:	2301      	movs	r3, #1
 800816c:	e030      	b.n	80081d0 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800816e:	693b      	ldr	r3, [r7, #16]
 8008170:	3301      	adds	r3, #1
 8008172:	613b      	str	r3, [r7, #16]
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008178:	1c5a      	adds	r2, r3, #1
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	635a      	str	r2, [r3, #52]	@ 0x34
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	895b      	ldrh	r3, [r3, #10]
 8008182:	461a      	mov	r2, r3
 8008184:	693b      	ldr	r3, [r7, #16]
 8008186:	4293      	cmp	r3, r2
 8008188:	d3e6      	bcc.n	8008158 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	1ad2      	subs	r2, r2, r3
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	697a      	ldr	r2, [r7, #20]
 800819a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800819c:	6979      	ldr	r1, [r7, #20]
 800819e:	68f8      	ldr	r0, [r7, #12]
 80081a0:	f7ff fb7a 	bl	8007898 <clust2sect>
 80081a4:	4602      	mov	r2, r0
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	68ba      	ldr	r2, [r7, #8]
 80081ae:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	899b      	ldrh	r3, [r3, #12]
 80081ba:	461a      	mov	r2, r3
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	fbb3 f0f2 	udiv	r0, r3, r2
 80081c2:	fb00 f202 	mul.w	r2, r0, r2
 80081c6:	1a9b      	subs	r3, r3, r2
 80081c8:	18ca      	adds	r2, r1, r3
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80081ce:	2300      	movs	r3, #0
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3718      	adds	r7, #24
 80081d4:	46bd      	mov	sp, r7
 80081d6:	bd80      	pop	{r7, pc}

080081d8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b086      	sub	sp, #24
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80081e8:	2100      	movs	r1, #0
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f7ff fe95 	bl	8007f1a <dir_sdi>
 80081f0:	4603      	mov	r3, r0
 80081f2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80081f4:	7dfb      	ldrb	r3, [r7, #23]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d12b      	bne.n	8008252 <dir_alloc+0x7a>
		n = 0;
 80081fa:	2300      	movs	r3, #0
 80081fc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	69db      	ldr	r3, [r3, #28]
 8008202:	4619      	mov	r1, r3
 8008204:	68f8      	ldr	r0, [r7, #12]
 8008206:	f7ff faa9 	bl	800775c <move_window>
 800820a:	4603      	mov	r3, r0
 800820c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800820e:	7dfb      	ldrb	r3, [r7, #23]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d11d      	bne.n	8008250 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6a1b      	ldr	r3, [r3, #32]
 8008218:	781b      	ldrb	r3, [r3, #0]
 800821a:	2be5      	cmp	r3, #229	@ 0xe5
 800821c:	d004      	beq.n	8008228 <dir_alloc+0x50>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6a1b      	ldr	r3, [r3, #32]
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d107      	bne.n	8008238 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	3301      	adds	r3, #1
 800822c:	613b      	str	r3, [r7, #16]
 800822e:	693a      	ldr	r2, [r7, #16]
 8008230:	683b      	ldr	r3, [r7, #0]
 8008232:	429a      	cmp	r2, r3
 8008234:	d102      	bne.n	800823c <dir_alloc+0x64>
 8008236:	e00c      	b.n	8008252 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008238:	2300      	movs	r3, #0
 800823a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800823c:	2101      	movs	r1, #1
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f7ff fef4 	bl	800802c <dir_next>
 8008244:	4603      	mov	r3, r0
 8008246:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008248:	7dfb      	ldrb	r3, [r7, #23]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d0d7      	beq.n	80081fe <dir_alloc+0x26>
 800824e:	e000      	b.n	8008252 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008250:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008252:	7dfb      	ldrb	r3, [r7, #23]
 8008254:	2b04      	cmp	r3, #4
 8008256:	d101      	bne.n	800825c <dir_alloc+0x84>
 8008258:	2307      	movs	r3, #7
 800825a:	75fb      	strb	r3, [r7, #23]
	return res;
 800825c:	7dfb      	ldrb	r3, [r7, #23]
}
 800825e:	4618      	mov	r0, r3
 8008260:	3718      	adds	r7, #24
 8008262:	46bd      	mov	sp, r7
 8008264:	bd80      	pop	{r7, pc}

08008266 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008266:	b580      	push	{r7, lr}
 8008268:	b084      	sub	sp, #16
 800826a:	af00      	add	r7, sp, #0
 800826c:	6078      	str	r0, [r7, #4]
 800826e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	331a      	adds	r3, #26
 8008274:	4618      	mov	r0, r3
 8008276:	f7fe ff8f 	bl	8007198 <ld_word>
 800827a:	4603      	mov	r3, r0
 800827c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	2b03      	cmp	r3, #3
 8008284:	d109      	bne.n	800829a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	3314      	adds	r3, #20
 800828a:	4618      	mov	r0, r3
 800828c:	f7fe ff84 	bl	8007198 <ld_word>
 8008290:	4603      	mov	r3, r0
 8008292:	041b      	lsls	r3, r3, #16
 8008294:	68fa      	ldr	r2, [r7, #12]
 8008296:	4313      	orrs	r3, r2
 8008298:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800829a:	68fb      	ldr	r3, [r7, #12]
}
 800829c:	4618      	mov	r0, r3
 800829e:	3710      	adds	r7, #16
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}

080082a4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b084      	sub	sp, #16
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	60f8      	str	r0, [r7, #12]
 80082ac:	60b9      	str	r1, [r7, #8]
 80082ae:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	331a      	adds	r3, #26
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	b292      	uxth	r2, r2
 80082b8:	4611      	mov	r1, r2
 80082ba:	4618      	mov	r0, r3
 80082bc:	f7fe ffa8 	bl	8007210 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	781b      	ldrb	r3, [r3, #0]
 80082c4:	2b03      	cmp	r3, #3
 80082c6:	d109      	bne.n	80082dc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80082c8:	68bb      	ldr	r3, [r7, #8]
 80082ca:	f103 0214 	add.w	r2, r3, #20
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	0c1b      	lsrs	r3, r3, #16
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	4619      	mov	r1, r3
 80082d6:	4610      	mov	r0, r2
 80082d8:	f7fe ff9a 	bl	8007210 <st_word>
	}
}
 80082dc:	bf00      	nop
 80082de:	3710      	adds	r7, #16
 80082e0:	46bd      	mov	sp, r7
 80082e2:	bd80      	pop	{r7, pc}

080082e4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80082e4:	b580      	push	{r7, lr}
 80082e6:	b086      	sub	sp, #24
 80082e8:	af00      	add	r7, sp, #0
 80082ea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80082f2:	2100      	movs	r1, #0
 80082f4:	6878      	ldr	r0, [r7, #4]
 80082f6:	f7ff fe10 	bl	8007f1a <dir_sdi>
 80082fa:	4603      	mov	r3, r0
 80082fc:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80082fe:	7dfb      	ldrb	r3, [r7, #23]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d001      	beq.n	8008308 <dir_find+0x24>
 8008304:	7dfb      	ldrb	r3, [r7, #23]
 8008306:	e03e      	b.n	8008386 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	69db      	ldr	r3, [r3, #28]
 800830c:	4619      	mov	r1, r3
 800830e:	6938      	ldr	r0, [r7, #16]
 8008310:	f7ff fa24 	bl	800775c <move_window>
 8008314:	4603      	mov	r3, r0
 8008316:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008318:	7dfb      	ldrb	r3, [r7, #23]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d12f      	bne.n	800837e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6a1b      	ldr	r3, [r3, #32]
 8008322:	781b      	ldrb	r3, [r3, #0]
 8008324:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008326:	7bfb      	ldrb	r3, [r7, #15]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d102      	bne.n	8008332 <dir_find+0x4e>
 800832c:	2304      	movs	r3, #4
 800832e:	75fb      	strb	r3, [r7, #23]
 8008330:	e028      	b.n	8008384 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6a1b      	ldr	r3, [r3, #32]
 8008336:	330b      	adds	r3, #11
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800833e:	b2da      	uxtb	r2, r3
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6a1b      	ldr	r3, [r3, #32]
 8008348:	330b      	adds	r3, #11
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	f003 0308 	and.w	r3, r3, #8
 8008350:	2b00      	cmp	r3, #0
 8008352:	d10a      	bne.n	800836a <dir_find+0x86>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6a18      	ldr	r0, [r3, #32]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	3324      	adds	r3, #36	@ 0x24
 800835c:	220b      	movs	r2, #11
 800835e:	4619      	mov	r1, r3
 8008360:	f7fe ffd9 	bl	8007316 <mem_cmp>
 8008364:	4603      	mov	r3, r0
 8008366:	2b00      	cmp	r3, #0
 8008368:	d00b      	beq.n	8008382 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800836a:	2100      	movs	r1, #0
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f7ff fe5d 	bl	800802c <dir_next>
 8008372:	4603      	mov	r3, r0
 8008374:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008376:	7dfb      	ldrb	r3, [r7, #23]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d0c5      	beq.n	8008308 <dir_find+0x24>
 800837c:	e002      	b.n	8008384 <dir_find+0xa0>
		if (res != FR_OK) break;
 800837e:	bf00      	nop
 8008380:	e000      	b.n	8008384 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008382:	bf00      	nop

	return res;
 8008384:	7dfb      	ldrb	r3, [r7, #23]
}
 8008386:	4618      	mov	r0, r3
 8008388:	3718      	adds	r7, #24
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}

0800838e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800838e:	b580      	push	{r7, lr}
 8008390:	b084      	sub	sp, #16
 8008392:	af00      	add	r7, sp, #0
 8008394:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800839c:	2101      	movs	r1, #1
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f7ff ff1a 	bl	80081d8 <dir_alloc>
 80083a4:	4603      	mov	r3, r0
 80083a6:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80083a8:	7bfb      	ldrb	r3, [r7, #15]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d11c      	bne.n	80083e8 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	69db      	ldr	r3, [r3, #28]
 80083b2:	4619      	mov	r1, r3
 80083b4:	68b8      	ldr	r0, [r7, #8]
 80083b6:	f7ff f9d1 	bl	800775c <move_window>
 80083ba:	4603      	mov	r3, r0
 80083bc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80083be:	7bfb      	ldrb	r3, [r7, #15]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d111      	bne.n	80083e8 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6a1b      	ldr	r3, [r3, #32]
 80083c8:	2220      	movs	r2, #32
 80083ca:	2100      	movs	r1, #0
 80083cc:	4618      	mov	r0, r3
 80083ce:	f7fe ff87 	bl	80072e0 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6a18      	ldr	r0, [r3, #32]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	3324      	adds	r3, #36	@ 0x24
 80083da:	220b      	movs	r2, #11
 80083dc:	4619      	mov	r1, r3
 80083de:	f7fe ff5e 	bl	800729e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	2201      	movs	r2, #1
 80083e6:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80083e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ea:	4618      	mov	r0, r3
 80083ec:	3710      	adds	r7, #16
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}

080083f2 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 80083f2:	b580      	push	{r7, lr}
 80083f4:	b086      	sub	sp, #24
 80083f6:	af00      	add	r7, sp, #0
 80083f8:	6078      	str	r0, [r7, #4]
 80083fa:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	2200      	movs	r2, #0
 8008400:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	69db      	ldr	r3, [r3, #28]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d04f      	beq.n	80084aa <get_fileinfo+0xb8>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800840a:	2300      	movs	r3, #0
 800840c:	613b      	str	r3, [r7, #16]
 800840e:	693b      	ldr	r3, [r7, #16]
 8008410:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8008412:	e022      	b.n	800845a <get_fileinfo+0x68>
		c = (TCHAR)dp->dir[i++];
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6a1a      	ldr	r2, [r3, #32]
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	1c59      	adds	r1, r3, #1
 800841c:	6179      	str	r1, [r7, #20]
 800841e:	4413      	add	r3, r2
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8008424:	7bfb      	ldrb	r3, [r7, #15]
 8008426:	2b20      	cmp	r3, #32
 8008428:	d016      	beq.n	8008458 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800842a:	7bfb      	ldrb	r3, [r7, #15]
 800842c:	2b05      	cmp	r3, #5
 800842e:	d101      	bne.n	8008434 <get_fileinfo+0x42>
 8008430:	23e5      	movs	r3, #229	@ 0xe5
 8008432:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	2b09      	cmp	r3, #9
 8008438:	d106      	bne.n	8008448 <get_fileinfo+0x56>
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	1c5a      	adds	r2, r3, #1
 800843e:	613a      	str	r2, [r7, #16]
 8008440:	683a      	ldr	r2, [r7, #0]
 8008442:	4413      	add	r3, r2
 8008444:	222e      	movs	r2, #46	@ 0x2e
 8008446:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	1c5a      	adds	r2, r3, #1
 800844c:	613a      	str	r2, [r7, #16]
 800844e:	683a      	ldr	r2, [r7, #0]
 8008450:	4413      	add	r3, r2
 8008452:	7bfa      	ldrb	r2, [r7, #15]
 8008454:	725a      	strb	r2, [r3, #9]
 8008456:	e000      	b.n	800845a <get_fileinfo+0x68>
		if (c == ' ') continue;				/* Skip padding spaces */
 8008458:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	2b0a      	cmp	r3, #10
 800845e:	d9d9      	bls.n	8008414 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8008460:	683a      	ldr	r2, [r7, #0]
 8008462:	693b      	ldr	r3, [r7, #16]
 8008464:	4413      	add	r3, r2
 8008466:	3309      	adds	r3, #9
 8008468:	2200      	movs	r2, #0
 800846a:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6a1b      	ldr	r3, [r3, #32]
 8008470:	7ada      	ldrb	r2, [r3, #11]
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6a1b      	ldr	r3, [r3, #32]
 800847a:	331c      	adds	r3, #28
 800847c:	4618      	mov	r0, r3
 800847e:	f7fe fea4 	bl	80071ca <ld_dword>
 8008482:	4602      	mov	r2, r0
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6a1b      	ldr	r3, [r3, #32]
 800848c:	3316      	adds	r3, #22
 800848e:	4618      	mov	r0, r3
 8008490:	f7fe fe9b 	bl	80071ca <ld_dword>
 8008494:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	b29a      	uxth	r2, r3
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	80da      	strh	r2, [r3, #6]
 800849e:	68bb      	ldr	r3, [r7, #8]
 80084a0:	0c1b      	lsrs	r3, r3, #16
 80084a2:	b29a      	uxth	r2, r3
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	809a      	strh	r2, [r3, #4]
 80084a8:	e000      	b.n	80084ac <get_fileinfo+0xba>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80084aa:	bf00      	nop
}
 80084ac:	3718      	adds	r7, #24
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}
	...

080084b4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b088      	sub	sp, #32
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80084be:	683b      	ldr	r3, [r7, #0]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	60fb      	str	r3, [r7, #12]
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	3324      	adds	r3, #36	@ 0x24
 80084c8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80084ca:	220b      	movs	r2, #11
 80084cc:	2120      	movs	r1, #32
 80084ce:	68b8      	ldr	r0, [r7, #8]
 80084d0:	f7fe ff06 	bl	80072e0 <mem_set>
	si = i = 0; ni = 8;
 80084d4:	2300      	movs	r3, #0
 80084d6:	613b      	str	r3, [r7, #16]
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	61fb      	str	r3, [r7, #28]
 80084dc:	2308      	movs	r3, #8
 80084de:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80084e0:	69fb      	ldr	r3, [r7, #28]
 80084e2:	1c5a      	adds	r2, r3, #1
 80084e4:	61fa      	str	r2, [r7, #28]
 80084e6:	68fa      	ldr	r2, [r7, #12]
 80084e8:	4413      	add	r3, r2
 80084ea:	781b      	ldrb	r3, [r3, #0]
 80084ec:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80084ee:	7efb      	ldrb	r3, [r7, #27]
 80084f0:	2b20      	cmp	r3, #32
 80084f2:	d94e      	bls.n	8008592 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80084f4:	7efb      	ldrb	r3, [r7, #27]
 80084f6:	2b2f      	cmp	r3, #47	@ 0x2f
 80084f8:	d006      	beq.n	8008508 <create_name+0x54>
 80084fa:	7efb      	ldrb	r3, [r7, #27]
 80084fc:	2b5c      	cmp	r3, #92	@ 0x5c
 80084fe:	d110      	bne.n	8008522 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008500:	e002      	b.n	8008508 <create_name+0x54>
 8008502:	69fb      	ldr	r3, [r7, #28]
 8008504:	3301      	adds	r3, #1
 8008506:	61fb      	str	r3, [r7, #28]
 8008508:	68fa      	ldr	r2, [r7, #12]
 800850a:	69fb      	ldr	r3, [r7, #28]
 800850c:	4413      	add	r3, r2
 800850e:	781b      	ldrb	r3, [r3, #0]
 8008510:	2b2f      	cmp	r3, #47	@ 0x2f
 8008512:	d0f6      	beq.n	8008502 <create_name+0x4e>
 8008514:	68fa      	ldr	r2, [r7, #12]
 8008516:	69fb      	ldr	r3, [r7, #28]
 8008518:	4413      	add	r3, r2
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	2b5c      	cmp	r3, #92	@ 0x5c
 800851e:	d0f0      	beq.n	8008502 <create_name+0x4e>
			break;
 8008520:	e038      	b.n	8008594 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008522:	7efb      	ldrb	r3, [r7, #27]
 8008524:	2b2e      	cmp	r3, #46	@ 0x2e
 8008526:	d003      	beq.n	8008530 <create_name+0x7c>
 8008528:	693a      	ldr	r2, [r7, #16]
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	429a      	cmp	r2, r3
 800852e:	d30c      	bcc.n	800854a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	2b0b      	cmp	r3, #11
 8008534:	d002      	beq.n	800853c <create_name+0x88>
 8008536:	7efb      	ldrb	r3, [r7, #27]
 8008538:	2b2e      	cmp	r3, #46	@ 0x2e
 800853a:	d001      	beq.n	8008540 <create_name+0x8c>
 800853c:	2306      	movs	r3, #6
 800853e:	e044      	b.n	80085ca <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008540:	2308      	movs	r3, #8
 8008542:	613b      	str	r3, [r7, #16]
 8008544:	230b      	movs	r3, #11
 8008546:	617b      	str	r3, [r7, #20]
			continue;
 8008548:	e022      	b.n	8008590 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800854a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800854e:	2b00      	cmp	r3, #0
 8008550:	da04      	bge.n	800855c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008552:	7efb      	ldrb	r3, [r7, #27]
 8008554:	3b80      	subs	r3, #128	@ 0x80
 8008556:	4a1f      	ldr	r2, [pc, #124]	@ (80085d4 <create_name+0x120>)
 8008558:	5cd3      	ldrb	r3, [r2, r3]
 800855a:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800855c:	7efb      	ldrb	r3, [r7, #27]
 800855e:	4619      	mov	r1, r3
 8008560:	481d      	ldr	r0, [pc, #116]	@ (80085d8 <create_name+0x124>)
 8008562:	f7fe feff 	bl	8007364 <chk_chr>
 8008566:	4603      	mov	r3, r0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d001      	beq.n	8008570 <create_name+0xbc>
 800856c:	2306      	movs	r3, #6
 800856e:	e02c      	b.n	80085ca <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008570:	7efb      	ldrb	r3, [r7, #27]
 8008572:	2b60      	cmp	r3, #96	@ 0x60
 8008574:	d905      	bls.n	8008582 <create_name+0xce>
 8008576:	7efb      	ldrb	r3, [r7, #27]
 8008578:	2b7a      	cmp	r3, #122	@ 0x7a
 800857a:	d802      	bhi.n	8008582 <create_name+0xce>
 800857c:	7efb      	ldrb	r3, [r7, #27]
 800857e:	3b20      	subs	r3, #32
 8008580:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8008582:	693b      	ldr	r3, [r7, #16]
 8008584:	1c5a      	adds	r2, r3, #1
 8008586:	613a      	str	r2, [r7, #16]
 8008588:	68ba      	ldr	r2, [r7, #8]
 800858a:	4413      	add	r3, r2
 800858c:	7efa      	ldrb	r2, [r7, #27]
 800858e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8008590:	e7a6      	b.n	80084e0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008592:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008594:	68fa      	ldr	r2, [r7, #12]
 8008596:	69fb      	ldr	r3, [r7, #28]
 8008598:	441a      	add	r2, r3
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d101      	bne.n	80085a8 <create_name+0xf4>
 80085a4:	2306      	movs	r3, #6
 80085a6:	e010      	b.n	80085ca <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	2be5      	cmp	r3, #229	@ 0xe5
 80085ae:	d102      	bne.n	80085b6 <create_name+0x102>
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	2205      	movs	r2, #5
 80085b4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80085b6:	7efb      	ldrb	r3, [r7, #27]
 80085b8:	2b20      	cmp	r3, #32
 80085ba:	d801      	bhi.n	80085c0 <create_name+0x10c>
 80085bc:	2204      	movs	r2, #4
 80085be:	e000      	b.n	80085c2 <create_name+0x10e>
 80085c0:	2200      	movs	r2, #0
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	330b      	adds	r3, #11
 80085c6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80085c8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3720      	adds	r7, #32
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}
 80085d2:	bf00      	nop
 80085d4:	0800e610 	.word	0x0800e610
 80085d8:	0800e590 	.word	0x0800e590

080085dc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b086      	sub	sp, #24
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80085f0:	e002      	b.n	80085f8 <follow_path+0x1c>
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	3301      	adds	r3, #1
 80085f6:	603b      	str	r3, [r7, #0]
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	781b      	ldrb	r3, [r3, #0]
 80085fc:	2b2f      	cmp	r3, #47	@ 0x2f
 80085fe:	d0f8      	beq.n	80085f2 <follow_path+0x16>
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	781b      	ldrb	r3, [r3, #0]
 8008604:	2b5c      	cmp	r3, #92	@ 0x5c
 8008606:	d0f4      	beq.n	80085f2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008608:	693b      	ldr	r3, [r7, #16]
 800860a:	2200      	movs	r2, #0
 800860c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	781b      	ldrb	r3, [r3, #0]
 8008612:	2b1f      	cmp	r3, #31
 8008614:	d80a      	bhi.n	800862c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	2280      	movs	r2, #128	@ 0x80
 800861a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800861e:	2100      	movs	r1, #0
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f7ff fc7a 	bl	8007f1a <dir_sdi>
 8008626:	4603      	mov	r3, r0
 8008628:	75fb      	strb	r3, [r7, #23]
 800862a:	e048      	b.n	80086be <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800862c:	463b      	mov	r3, r7
 800862e:	4619      	mov	r1, r3
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f7ff ff3f 	bl	80084b4 <create_name>
 8008636:	4603      	mov	r3, r0
 8008638:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800863a:	7dfb      	ldrb	r3, [r7, #23]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d139      	bne.n	80086b4 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f7ff fe4f 	bl	80082e4 <dir_find>
 8008646:	4603      	mov	r3, r0
 8008648:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8008650:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008652:	7dfb      	ldrb	r3, [r7, #23]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d00a      	beq.n	800866e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008658:	7dfb      	ldrb	r3, [r7, #23]
 800865a:	2b04      	cmp	r3, #4
 800865c:	d12c      	bne.n	80086b8 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800865e:	7afb      	ldrb	r3, [r7, #11]
 8008660:	f003 0304 	and.w	r3, r3, #4
 8008664:	2b00      	cmp	r3, #0
 8008666:	d127      	bne.n	80086b8 <follow_path+0xdc>
 8008668:	2305      	movs	r3, #5
 800866a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800866c:	e024      	b.n	80086b8 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800866e:	7afb      	ldrb	r3, [r7, #11]
 8008670:	f003 0304 	and.w	r3, r3, #4
 8008674:	2b00      	cmp	r3, #0
 8008676:	d121      	bne.n	80086bc <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	799b      	ldrb	r3, [r3, #6]
 800867c:	f003 0310 	and.w	r3, r3, #16
 8008680:	2b00      	cmp	r3, #0
 8008682:	d102      	bne.n	800868a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008684:	2305      	movs	r3, #5
 8008686:	75fb      	strb	r3, [r7, #23]
 8008688:	e019      	b.n	80086be <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	695b      	ldr	r3, [r3, #20]
 8008694:	68fa      	ldr	r2, [r7, #12]
 8008696:	8992      	ldrh	r2, [r2, #12]
 8008698:	fbb3 f0f2 	udiv	r0, r3, r2
 800869c:	fb00 f202 	mul.w	r2, r0, r2
 80086a0:	1a9b      	subs	r3, r3, r2
 80086a2:	440b      	add	r3, r1
 80086a4:	4619      	mov	r1, r3
 80086a6:	68f8      	ldr	r0, [r7, #12]
 80086a8:	f7ff fddd 	bl	8008266 <ld_clust>
 80086ac:	4602      	mov	r2, r0
 80086ae:	693b      	ldr	r3, [r7, #16]
 80086b0:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80086b2:	e7bb      	b.n	800862c <follow_path+0x50>
			if (res != FR_OK) break;
 80086b4:	bf00      	nop
 80086b6:	e002      	b.n	80086be <follow_path+0xe2>
				break;
 80086b8:	bf00      	nop
 80086ba:	e000      	b.n	80086be <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80086bc:	bf00      	nop
			}
		}
	}

	return res;
 80086be:	7dfb      	ldrb	r3, [r7, #23]
}
 80086c0:	4618      	mov	r0, r3
 80086c2:	3718      	adds	r7, #24
 80086c4:	46bd      	mov	sp, r7
 80086c6:	bd80      	pop	{r7, pc}

080086c8 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b087      	sub	sp, #28
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80086d0:	f04f 33ff 	mov.w	r3, #4294967295
 80086d4:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d031      	beq.n	8008742 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	617b      	str	r3, [r7, #20]
 80086e4:	e002      	b.n	80086ec <get_ldnumber+0x24>
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	3301      	adds	r3, #1
 80086ea:	617b      	str	r3, [r7, #20]
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	781b      	ldrb	r3, [r3, #0]
 80086f0:	2b20      	cmp	r3, #32
 80086f2:	d903      	bls.n	80086fc <get_ldnumber+0x34>
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	781b      	ldrb	r3, [r3, #0]
 80086f8:	2b3a      	cmp	r3, #58	@ 0x3a
 80086fa:	d1f4      	bne.n	80086e6 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80086fc:	697b      	ldr	r3, [r7, #20]
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	2b3a      	cmp	r3, #58	@ 0x3a
 8008702:	d11c      	bne.n	800873e <get_ldnumber+0x76>
			tp = *path;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	1c5a      	adds	r2, r3, #1
 800870e:	60fa      	str	r2, [r7, #12]
 8008710:	781b      	ldrb	r3, [r3, #0]
 8008712:	3b30      	subs	r3, #48	@ 0x30
 8008714:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	2b09      	cmp	r3, #9
 800871a:	d80e      	bhi.n	800873a <get_ldnumber+0x72>
 800871c:	68fa      	ldr	r2, [r7, #12]
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	429a      	cmp	r2, r3
 8008722:	d10a      	bne.n	800873a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008724:	68bb      	ldr	r3, [r7, #8]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d107      	bne.n	800873a <get_ldnumber+0x72>
					vol = (int)i;
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	3301      	adds	r3, #1
 8008732:	617b      	str	r3, [r7, #20]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	697a      	ldr	r2, [r7, #20]
 8008738:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	e002      	b.n	8008744 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800873e:	2300      	movs	r3, #0
 8008740:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008742:	693b      	ldr	r3, [r7, #16]
}
 8008744:	4618      	mov	r0, r3
 8008746:	371c      	adds	r7, #28
 8008748:	46bd      	mov	sp, r7
 800874a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874e:	4770      	bx	lr

08008750 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b082      	sub	sp, #8
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2200      	movs	r2, #0
 800875e:	70da      	strb	r2, [r3, #3]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f04f 32ff 	mov.w	r2, #4294967295
 8008766:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008768:	6839      	ldr	r1, [r7, #0]
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f7fe fff6 	bl	800775c <move_window>
 8008770:	4603      	mov	r3, r0
 8008772:	2b00      	cmp	r3, #0
 8008774:	d001      	beq.n	800877a <check_fs+0x2a>
 8008776:	2304      	movs	r3, #4
 8008778:	e038      	b.n	80087ec <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	3338      	adds	r3, #56	@ 0x38
 800877e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008782:	4618      	mov	r0, r3
 8008784:	f7fe fd08 	bl	8007198 <ld_word>
 8008788:	4603      	mov	r3, r0
 800878a:	461a      	mov	r2, r3
 800878c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008790:	429a      	cmp	r2, r3
 8008792:	d001      	beq.n	8008798 <check_fs+0x48>
 8008794:	2303      	movs	r3, #3
 8008796:	e029      	b.n	80087ec <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800879e:	2be9      	cmp	r3, #233	@ 0xe9
 80087a0:	d009      	beq.n	80087b6 <check_fs+0x66>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80087a8:	2beb      	cmp	r3, #235	@ 0xeb
 80087aa:	d11e      	bne.n	80087ea <check_fs+0x9a>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80087b2:	2b90      	cmp	r3, #144	@ 0x90
 80087b4:	d119      	bne.n	80087ea <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	3338      	adds	r3, #56	@ 0x38
 80087ba:	3336      	adds	r3, #54	@ 0x36
 80087bc:	4618      	mov	r0, r3
 80087be:	f7fe fd04 	bl	80071ca <ld_dword>
 80087c2:	4603      	mov	r3, r0
 80087c4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80087c8:	4a0a      	ldr	r2, [pc, #40]	@ (80087f4 <check_fs+0xa4>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d101      	bne.n	80087d2 <check_fs+0x82>
 80087ce:	2300      	movs	r3, #0
 80087d0:	e00c      	b.n	80087ec <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	3338      	adds	r3, #56	@ 0x38
 80087d6:	3352      	adds	r3, #82	@ 0x52
 80087d8:	4618      	mov	r0, r3
 80087da:	f7fe fcf6 	bl	80071ca <ld_dword>
 80087de:	4603      	mov	r3, r0
 80087e0:	4a05      	ldr	r2, [pc, #20]	@ (80087f8 <check_fs+0xa8>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d101      	bne.n	80087ea <check_fs+0x9a>
 80087e6:	2300      	movs	r3, #0
 80087e8:	e000      	b.n	80087ec <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80087ea:	2302      	movs	r3, #2
}
 80087ec:	4618      	mov	r0, r3
 80087ee:	3708      	adds	r7, #8
 80087f0:	46bd      	mov	sp, r7
 80087f2:	bd80      	pop	{r7, pc}
 80087f4:	00544146 	.word	0x00544146
 80087f8:	33544146 	.word	0x33544146

080087fc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b096      	sub	sp, #88	@ 0x58
 8008800:	af00      	add	r7, sp, #0
 8008802:	60f8      	str	r0, [r7, #12]
 8008804:	60b9      	str	r1, [r7, #8]
 8008806:	4613      	mov	r3, r2
 8008808:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800880a:	68bb      	ldr	r3, [r7, #8]
 800880c:	2200      	movs	r2, #0
 800880e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008810:	68f8      	ldr	r0, [r7, #12]
 8008812:	f7ff ff59 	bl	80086c8 <get_ldnumber>
 8008816:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800881a:	2b00      	cmp	r3, #0
 800881c:	da01      	bge.n	8008822 <find_volume+0x26>
 800881e:	230b      	movs	r3, #11
 8008820:	e26a      	b.n	8008cf8 <find_volume+0x4fc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008822:	4aa3      	ldr	r2, [pc, #652]	@ (8008ab0 <find_volume+0x2b4>)
 8008824:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800882a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800882c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800882e:	2b00      	cmp	r3, #0
 8008830:	d101      	bne.n	8008836 <find_volume+0x3a>
 8008832:	230c      	movs	r3, #12
 8008834:	e260      	b.n	8008cf8 <find_volume+0x4fc>

	ENTER_FF(fs);						/* Lock the volume */
 8008836:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008838:	f7fe fdaf 	bl	800739a <lock_fs>
 800883c:	4603      	mov	r3, r0
 800883e:	2b00      	cmp	r3, #0
 8008840:	d101      	bne.n	8008846 <find_volume+0x4a>
 8008842:	230f      	movs	r3, #15
 8008844:	e258      	b.n	8008cf8 <find_volume+0x4fc>
	*rfs = fs;							/* Return pointer to the file system object */
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800884a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800884c:	79fb      	ldrb	r3, [r7, #7]
 800884e:	f023 0301 	bic.w	r3, r3, #1
 8008852:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008854:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008856:	781b      	ldrb	r3, [r3, #0]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d01a      	beq.n	8008892 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800885c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800885e:	785b      	ldrb	r3, [r3, #1]
 8008860:	4618      	mov	r0, r3
 8008862:	f7fe fbfb 	bl	800705c <disk_status>
 8008866:	4603      	mov	r3, r0
 8008868:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800886c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008870:	f003 0301 	and.w	r3, r3, #1
 8008874:	2b00      	cmp	r3, #0
 8008876:	d10c      	bne.n	8008892 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008878:	79fb      	ldrb	r3, [r7, #7]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d007      	beq.n	800888e <find_volume+0x92>
 800887e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8008882:	f003 0304 	and.w	r3, r3, #4
 8008886:	2b00      	cmp	r3, #0
 8008888:	d001      	beq.n	800888e <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800888a:	230a      	movs	r3, #10
 800888c:	e234      	b.n	8008cf8 <find_volume+0x4fc>
			}
			return FR_OK;				/* The file system object is valid */
 800888e:	2300      	movs	r3, #0
 8008890:	e232      	b.n	8008cf8 <find_volume+0x4fc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008894:	2200      	movs	r2, #0
 8008896:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008898:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800889a:	b2da      	uxtb	r2, r3
 800889c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800889e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80088a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a2:	785b      	ldrb	r3, [r3, #1]
 80088a4:	4618      	mov	r0, r3
 80088a6:	f7fe fbf3 	bl	8007090 <disk_initialize>
 80088aa:	4603      	mov	r3, r0
 80088ac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80088b0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80088b4:	f003 0301 	and.w	r3, r3, #1
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d001      	beq.n	80088c0 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80088bc:	2303      	movs	r3, #3
 80088be:	e21b      	b.n	8008cf8 <find_volume+0x4fc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80088c0:	79fb      	ldrb	r3, [r7, #7]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d007      	beq.n	80088d6 <find_volume+0xda>
 80088c6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80088ca:	f003 0304 	and.w	r3, r3, #4
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d001      	beq.n	80088d6 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 80088d2:	230a      	movs	r3, #10
 80088d4:	e210      	b.n	8008cf8 <find_volume+0x4fc>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80088d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088d8:	7858      	ldrb	r0, [r3, #1]
 80088da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088dc:	330c      	adds	r3, #12
 80088de:	461a      	mov	r2, r3
 80088e0:	2102      	movs	r1, #2
 80088e2:	f7fe fc3b 	bl	800715c <disk_ioctl>
 80088e6:	4603      	mov	r3, r0
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d001      	beq.n	80088f0 <find_volume+0xf4>
 80088ec:	2301      	movs	r3, #1
 80088ee:	e203      	b.n	8008cf8 <find_volume+0x4fc>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 80088f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088f2:	899b      	ldrh	r3, [r3, #12]
 80088f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088f8:	d80d      	bhi.n	8008916 <find_volume+0x11a>
 80088fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088fc:	899b      	ldrh	r3, [r3, #12]
 80088fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008902:	d308      	bcc.n	8008916 <find_volume+0x11a>
 8008904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008906:	899b      	ldrh	r3, [r3, #12]
 8008908:	461a      	mov	r2, r3
 800890a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800890c:	899b      	ldrh	r3, [r3, #12]
 800890e:	3b01      	subs	r3, #1
 8008910:	4013      	ands	r3, r2
 8008912:	2b00      	cmp	r3, #0
 8008914:	d001      	beq.n	800891a <find_volume+0x11e>
 8008916:	2301      	movs	r3, #1
 8008918:	e1ee      	b.n	8008cf8 <find_volume+0x4fc>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800891a:	2300      	movs	r3, #0
 800891c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800891e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008920:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008922:	f7ff ff15 	bl	8008750 <check_fs>
 8008926:	4603      	mov	r3, r0
 8008928:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800892c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008930:	2b02      	cmp	r3, #2
 8008932:	d149      	bne.n	80089c8 <find_volume+0x1cc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008934:	2300      	movs	r3, #0
 8008936:	643b      	str	r3, [r7, #64]	@ 0x40
 8008938:	e01e      	b.n	8008978 <find_volume+0x17c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800893a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800893c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8008940:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008942:	011b      	lsls	r3, r3, #4
 8008944:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8008948:	4413      	add	r3, r2
 800894a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800894c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800894e:	3304      	adds	r3, #4
 8008950:	781b      	ldrb	r3, [r3, #0]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d006      	beq.n	8008964 <find_volume+0x168>
 8008956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008958:	3308      	adds	r3, #8
 800895a:	4618      	mov	r0, r3
 800895c:	f7fe fc35 	bl	80071ca <ld_dword>
 8008960:	4602      	mov	r2, r0
 8008962:	e000      	b.n	8008966 <find_volume+0x16a>
 8008964:	2200      	movs	r2, #0
 8008966:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	3358      	adds	r3, #88	@ 0x58
 800896c:	443b      	add	r3, r7
 800896e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008972:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008974:	3301      	adds	r3, #1
 8008976:	643b      	str	r3, [r7, #64]	@ 0x40
 8008978:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800897a:	2b03      	cmp	r3, #3
 800897c:	d9dd      	bls.n	800893a <find_volume+0x13e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800897e:	2300      	movs	r3, #0
 8008980:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8008982:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008984:	2b00      	cmp	r3, #0
 8008986:	d002      	beq.n	800898e <find_volume+0x192>
 8008988:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800898a:	3b01      	subs	r3, #1
 800898c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800898e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008990:	009b      	lsls	r3, r3, #2
 8008992:	3358      	adds	r3, #88	@ 0x58
 8008994:	443b      	add	r3, r7
 8008996:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800899a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800899c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d005      	beq.n	80089ae <find_volume+0x1b2>
 80089a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80089a4:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80089a6:	f7ff fed3 	bl	8008750 <check_fs>
 80089aa:	4603      	mov	r3, r0
 80089ac:	e000      	b.n	80089b0 <find_volume+0x1b4>
 80089ae:	2303      	movs	r3, #3
 80089b0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80089b4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80089b8:	2b01      	cmp	r3, #1
 80089ba:	d905      	bls.n	80089c8 <find_volume+0x1cc>
 80089bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089be:	3301      	adds	r3, #1
 80089c0:	643b      	str	r3, [r7, #64]	@ 0x40
 80089c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80089c4:	2b03      	cmp	r3, #3
 80089c6:	d9e2      	bls.n	800898e <find_volume+0x192>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80089c8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80089cc:	2b04      	cmp	r3, #4
 80089ce:	d101      	bne.n	80089d4 <find_volume+0x1d8>
 80089d0:	2301      	movs	r3, #1
 80089d2:	e191      	b.n	8008cf8 <find_volume+0x4fc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80089d4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80089d8:	2b01      	cmp	r3, #1
 80089da:	d901      	bls.n	80089e0 <find_volume+0x1e4>
 80089dc:	230d      	movs	r3, #13
 80089de:	e18b      	b.n	8008cf8 <find_volume+0x4fc>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80089e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089e2:	3338      	adds	r3, #56	@ 0x38
 80089e4:	330b      	adds	r3, #11
 80089e6:	4618      	mov	r0, r3
 80089e8:	f7fe fbd6 	bl	8007198 <ld_word>
 80089ec:	4603      	mov	r3, r0
 80089ee:	461a      	mov	r2, r3
 80089f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f2:	899b      	ldrh	r3, [r3, #12]
 80089f4:	429a      	cmp	r2, r3
 80089f6:	d001      	beq.n	80089fc <find_volume+0x200>
 80089f8:	230d      	movs	r3, #13
 80089fa:	e17d      	b.n	8008cf8 <find_volume+0x4fc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80089fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089fe:	3338      	adds	r3, #56	@ 0x38
 8008a00:	3316      	adds	r3, #22
 8008a02:	4618      	mov	r0, r3
 8008a04:	f7fe fbc8 	bl	8007198 <ld_word>
 8008a08:	4603      	mov	r3, r0
 8008a0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008a0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d106      	bne.n	8008a20 <find_volume+0x224>
 8008a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a14:	3338      	adds	r3, #56	@ 0x38
 8008a16:	3324      	adds	r3, #36	@ 0x24
 8008a18:	4618      	mov	r0, r3
 8008a1a:	f7fe fbd6 	bl	80071ca <ld_dword>
 8008a1e:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8008a20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a22:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a24:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a28:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8008a2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a2e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008a30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a32:	789b      	ldrb	r3, [r3, #2]
 8008a34:	2b01      	cmp	r3, #1
 8008a36:	d005      	beq.n	8008a44 <find_volume+0x248>
 8008a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a3a:	789b      	ldrb	r3, [r3, #2]
 8008a3c:	2b02      	cmp	r3, #2
 8008a3e:	d001      	beq.n	8008a44 <find_volume+0x248>
 8008a40:	230d      	movs	r3, #13
 8008a42:	e159      	b.n	8008cf8 <find_volume+0x4fc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a46:	789b      	ldrb	r3, [r3, #2]
 8008a48:	461a      	mov	r2, r3
 8008a4a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a4c:	fb02 f303 	mul.w	r3, r2, r3
 8008a50:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a54:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a58:	461a      	mov	r2, r3
 8008a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a5c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a60:	895b      	ldrh	r3, [r3, #10]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d008      	beq.n	8008a78 <find_volume+0x27c>
 8008a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a68:	895b      	ldrh	r3, [r3, #10]
 8008a6a:	461a      	mov	r2, r3
 8008a6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a6e:	895b      	ldrh	r3, [r3, #10]
 8008a70:	3b01      	subs	r3, #1
 8008a72:	4013      	ands	r3, r2
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d001      	beq.n	8008a7c <find_volume+0x280>
 8008a78:	230d      	movs	r3, #13
 8008a7a:	e13d      	b.n	8008cf8 <find_volume+0x4fc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008a7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a7e:	3338      	adds	r3, #56	@ 0x38
 8008a80:	3311      	adds	r3, #17
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7fe fb88 	bl	8007198 <ld_word>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	461a      	mov	r2, r3
 8008a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a8e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a92:	891b      	ldrh	r3, [r3, #8]
 8008a94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008a96:	8992      	ldrh	r2, [r2, #12]
 8008a98:	0952      	lsrs	r2, r2, #5
 8008a9a:	b292      	uxth	r2, r2
 8008a9c:	fbb3 f1f2 	udiv	r1, r3, r2
 8008aa0:	fb01 f202 	mul.w	r2, r1, r2
 8008aa4:	1a9b      	subs	r3, r3, r2
 8008aa6:	b29b      	uxth	r3, r3
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d003      	beq.n	8008ab4 <find_volume+0x2b8>
 8008aac:	230d      	movs	r3, #13
 8008aae:	e123      	b.n	8008cf8 <find_volume+0x4fc>
 8008ab0:	20042220 	.word	0x20042220

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ab6:	3338      	adds	r3, #56	@ 0x38
 8008ab8:	3313      	adds	r3, #19
 8008aba:	4618      	mov	r0, r3
 8008abc:	f7fe fb6c 	bl	8007198 <ld_word>
 8008ac0:	4603      	mov	r3, r0
 8008ac2:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008ac4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d106      	bne.n	8008ad8 <find_volume+0x2dc>
 8008aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008acc:	3338      	adds	r3, #56	@ 0x38
 8008ace:	3320      	adds	r3, #32
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	f7fe fb7a 	bl	80071ca <ld_dword>
 8008ad6:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ada:	3338      	adds	r3, #56	@ 0x38
 8008adc:	330e      	adds	r3, #14
 8008ade:	4618      	mov	r0, r3
 8008ae0:	f7fe fb5a 	bl	8007198 <ld_word>
 8008ae4:	4603      	mov	r3, r0
 8008ae6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008ae8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d101      	bne.n	8008af2 <find_volume+0x2f6>
 8008aee:	230d      	movs	r3, #13
 8008af0:	e102      	b.n	8008cf8 <find_volume+0x4fc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008af2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008af4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008af6:	4413      	add	r3, r2
 8008af8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008afa:	8911      	ldrh	r1, [r2, #8]
 8008afc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008afe:	8992      	ldrh	r2, [r2, #12]
 8008b00:	0952      	lsrs	r2, r2, #5
 8008b02:	b292      	uxth	r2, r2
 8008b04:	fbb1 f2f2 	udiv	r2, r1, r2
 8008b08:	b292      	uxth	r2, r2
 8008b0a:	4413      	add	r3, r2
 8008b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008b0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b12:	429a      	cmp	r2, r3
 8008b14:	d201      	bcs.n	8008b1a <find_volume+0x31e>
 8008b16:	230d      	movs	r3, #13
 8008b18:	e0ee      	b.n	8008cf8 <find_volume+0x4fc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008b1a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008b1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b1e:	1ad3      	subs	r3, r2, r3
 8008b20:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b22:	8952      	ldrh	r2, [r2, #10]
 8008b24:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b28:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d101      	bne.n	8008b34 <find_volume+0x338>
 8008b30:	230d      	movs	r3, #13
 8008b32:	e0e1      	b.n	8008cf8 <find_volume+0x4fc>
		fmt = FS_FAT32;
 8008b34:	2303      	movs	r3, #3
 8008b36:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b3c:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d802      	bhi.n	8008b4a <find_volume+0x34e>
 8008b44:	2302      	movs	r3, #2
 8008b46:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b4c:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d802      	bhi.n	8008b5a <find_volume+0x35e>
 8008b54:	2301      	movs	r3, #1
 8008b56:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b5c:	1c9a      	adds	r2, r3, #2
 8008b5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b60:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8008b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b64:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008b66:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008b68:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8008b6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008b6c:	441a      	add	r2, r3
 8008b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b70:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8008b72:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b76:	441a      	add	r2, r3
 8008b78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b7a:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8008b7c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008b80:	2b03      	cmp	r3, #3
 8008b82:	d11e      	bne.n	8008bc2 <find_volume+0x3c6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008b84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b86:	3338      	adds	r3, #56	@ 0x38
 8008b88:	332a      	adds	r3, #42	@ 0x2a
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f7fe fb04 	bl	8007198 <ld_word>
 8008b90:	4603      	mov	r3, r0
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d001      	beq.n	8008b9a <find_volume+0x39e>
 8008b96:	230d      	movs	r3, #13
 8008b98:	e0ae      	b.n	8008cf8 <find_volume+0x4fc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b9c:	891b      	ldrh	r3, [r3, #8]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d001      	beq.n	8008ba6 <find_volume+0x3aa>
 8008ba2:	230d      	movs	r3, #13
 8008ba4:	e0a8      	b.n	8008cf8 <find_volume+0x4fc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ba8:	3338      	adds	r3, #56	@ 0x38
 8008baa:	332c      	adds	r3, #44	@ 0x2c
 8008bac:	4618      	mov	r0, r3
 8008bae:	f7fe fb0c 	bl	80071ca <ld_dword>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bb6:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008bb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bba:	69db      	ldr	r3, [r3, #28]
 8008bbc:	009b      	lsls	r3, r3, #2
 8008bbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8008bc0:	e01f      	b.n	8008c02 <find_volume+0x406>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bc4:	891b      	ldrh	r3, [r3, #8]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d101      	bne.n	8008bce <find_volume+0x3d2>
 8008bca:	230d      	movs	r3, #13
 8008bcc:	e094      	b.n	8008cf8 <find_volume+0x4fc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008bce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bd0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008bd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008bd4:	441a      	add	r2, r3
 8008bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bd8:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008bda:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008bde:	2b02      	cmp	r3, #2
 8008be0:	d103      	bne.n	8008bea <find_volume+0x3ee>
 8008be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008be4:	69db      	ldr	r3, [r3, #28]
 8008be6:	005b      	lsls	r3, r3, #1
 8008be8:	e00a      	b.n	8008c00 <find_volume+0x404>
 8008bea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bec:	69da      	ldr	r2, [r3, #28]
 8008bee:	4613      	mov	r3, r2
 8008bf0:	005b      	lsls	r3, r3, #1
 8008bf2:	4413      	add	r3, r2
 8008bf4:	085a      	lsrs	r2, r3, #1
 8008bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf8:	69db      	ldr	r3, [r3, #28]
 8008bfa:	f003 0301 	and.w	r3, r3, #1
 8008bfe:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8008c00:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c04:	6a1a      	ldr	r2, [r3, #32]
 8008c06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c08:	899b      	ldrh	r3, [r3, #12]
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c0e:	440b      	add	r3, r1
 8008c10:	3b01      	subs	r3, #1
 8008c12:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008c14:	8989      	ldrh	r1, [r1, #12]
 8008c16:	fbb3 f3f1 	udiv	r3, r3, r1
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d201      	bcs.n	8008c22 <find_volume+0x426>
 8008c1e:	230d      	movs	r3, #13
 8008c20:	e06a      	b.n	8008cf8 <find_volume+0x4fc>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c24:	f04f 32ff 	mov.w	r2, #4294967295
 8008c28:	619a      	str	r2, [r3, #24]
 8008c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c2c:	699a      	ldr	r2, [r3, #24]
 8008c2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c30:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8008c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c34:	2280      	movs	r2, #128	@ 0x80
 8008c36:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008c38:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8008c3c:	2b03      	cmp	r3, #3
 8008c3e:	d149      	bne.n	8008cd4 <find_volume+0x4d8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c42:	3338      	adds	r3, #56	@ 0x38
 8008c44:	3330      	adds	r3, #48	@ 0x30
 8008c46:	4618      	mov	r0, r3
 8008c48:	f7fe faa6 	bl	8007198 <ld_word>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	2b01      	cmp	r3, #1
 8008c50:	d140      	bne.n	8008cd4 <find_volume+0x4d8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008c52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c54:	3301      	adds	r3, #1
 8008c56:	4619      	mov	r1, r3
 8008c58:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008c5a:	f7fe fd7f 	bl	800775c <move_window>
 8008c5e:	4603      	mov	r3, r0
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d137      	bne.n	8008cd4 <find_volume+0x4d8>
		{
			fs->fsi_flag = 0;
 8008c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c66:	2200      	movs	r2, #0
 8008c68:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008c6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c6c:	3338      	adds	r3, #56	@ 0x38
 8008c6e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008c72:	4618      	mov	r0, r3
 8008c74:	f7fe fa90 	bl	8007198 <ld_word>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8008c80:	429a      	cmp	r2, r3
 8008c82:	d127      	bne.n	8008cd4 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c86:	3338      	adds	r3, #56	@ 0x38
 8008c88:	4618      	mov	r0, r3
 8008c8a:	f7fe fa9e 	bl	80071ca <ld_dword>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	4a1b      	ldr	r2, [pc, #108]	@ (8008d00 <find_volume+0x504>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d11e      	bne.n	8008cd4 <find_volume+0x4d8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008c96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c98:	3338      	adds	r3, #56	@ 0x38
 8008c9a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f7fe fa93 	bl	80071ca <ld_dword>
 8008ca4:	4603      	mov	r3, r0
 8008ca6:	4a17      	ldr	r2, [pc, #92]	@ (8008d04 <find_volume+0x508>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d113      	bne.n	8008cd4 <find_volume+0x4d8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008cac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cae:	3338      	adds	r3, #56	@ 0x38
 8008cb0:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	f7fe fa88 	bl	80071ca <ld_dword>
 8008cba:	4602      	mov	r2, r0
 8008cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cbe:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008cc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cc2:	3338      	adds	r3, #56	@ 0x38
 8008cc4:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f7fe fa7e 	bl	80071ca <ld_dword>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd2:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008cd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cd6:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 8008cda:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8008cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8008d08 <find_volume+0x50c>)
 8008cde:	881b      	ldrh	r3, [r3, #0]
 8008ce0:	3301      	adds	r3, #1
 8008ce2:	b29a      	uxth	r2, r3
 8008ce4:	4b08      	ldr	r3, [pc, #32]	@ (8008d08 <find_volume+0x50c>)
 8008ce6:	801a      	strh	r2, [r3, #0]
 8008ce8:	4b07      	ldr	r3, [pc, #28]	@ (8008d08 <find_volume+0x50c>)
 8008cea:	881a      	ldrh	r2, [r3, #0]
 8008cec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cee:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008cf0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008cf2:	f7fe fccb 	bl	800768c <clear_lock>
#endif
	return FR_OK;
 8008cf6:	2300      	movs	r3, #0
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3758      	adds	r7, #88	@ 0x58
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}
 8008d00:	41615252 	.word	0x41615252
 8008d04:	61417272 	.word	0x61417272
 8008d08:	20042224 	.word	0x20042224

08008d0c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b084      	sub	sp, #16
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
 8008d14:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8008d16:	2309      	movs	r3, #9
 8008d18:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d02e      	beq.n	8008d7e <validate+0x72>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d02a      	beq.n	8008d7e <validate+0x72>
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	781b      	ldrb	r3, [r3, #0]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d025      	beq.n	8008d7e <validate+0x72>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	889a      	ldrh	r2, [r3, #4]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	88db      	ldrh	r3, [r3, #6]
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d11e      	bne.n	8008d7e <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	4618      	mov	r0, r3
 8008d46:	f7fe fb28 	bl	800739a <lock_fs>
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d014      	beq.n	8008d7a <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	785b      	ldrb	r3, [r3, #1]
 8008d56:	4618      	mov	r0, r3
 8008d58:	f7fe f980 	bl	800705c <disk_status>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	f003 0301 	and.w	r3, r3, #1
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d102      	bne.n	8008d6c <validate+0x60>
				res = FR_OK;
 8008d66:	2300      	movs	r3, #0
 8008d68:	73fb      	strb	r3, [r7, #15]
 8008d6a:	e008      	b.n	8008d7e <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	2100      	movs	r1, #0
 8008d72:	4618      	mov	r0, r3
 8008d74:	f7fe fb27 	bl	80073c6 <unlock_fs>
 8008d78:	e001      	b.n	8008d7e <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8008d7a:	230f      	movs	r3, #15
 8008d7c:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008d7e:	7bfb      	ldrb	r3, [r7, #15]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d102      	bne.n	8008d8a <validate+0x7e>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	e000      	b.n	8008d8c <validate+0x80>
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	683a      	ldr	r2, [r7, #0]
 8008d8e:	6013      	str	r3, [r2, #0]
	return res;
 8008d90:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d92:	4618      	mov	r0, r3
 8008d94:	3710      	adds	r7, #16
 8008d96:	46bd      	mov	sp, r7
 8008d98:	bd80      	pop	{r7, pc}
	...

08008d9c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b088      	sub	sp, #32
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	60f8      	str	r0, [r7, #12]
 8008da4:	60b9      	str	r1, [r7, #8]
 8008da6:	4613      	mov	r3, r2
 8008da8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008dae:	f107 0310 	add.w	r3, r7, #16
 8008db2:	4618      	mov	r0, r3
 8008db4:	f7ff fc88 	bl	80086c8 <get_ldnumber>
 8008db8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008dba:	69fb      	ldr	r3, [r7, #28]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	da01      	bge.n	8008dc4 <f_mount+0x28>
 8008dc0:	230b      	movs	r3, #11
 8008dc2:	e048      	b.n	8008e56 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008dc4:	4a26      	ldr	r2, [pc, #152]	@ (8008e60 <f_mount+0xc4>)
 8008dc6:	69fb      	ldr	r3, [r7, #28]
 8008dc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008dcc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008dce:	69bb      	ldr	r3, [r7, #24]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d00f      	beq.n	8008df4 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008dd4:	69b8      	ldr	r0, [r7, #24]
 8008dd6:	f7fe fc59 	bl	800768c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8008dda:	69bb      	ldr	r3, [r7, #24]
 8008ddc:	691b      	ldr	r3, [r3, #16]
 8008dde:	4618      	mov	r0, r3
 8008de0:	f000 ff8f 	bl	8009d02 <ff_del_syncobj>
 8008de4:	4603      	mov	r3, r0
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d101      	bne.n	8008dee <f_mount+0x52>
 8008dea:	2302      	movs	r3, #2
 8008dec:	e033      	b.n	8008e56 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	2200      	movs	r2, #0
 8008df2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d00f      	beq.n	8008e1a <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8008e00:	69fb      	ldr	r3, [r7, #28]
 8008e02:	b2da      	uxtb	r2, r3
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	3310      	adds	r3, #16
 8008e08:	4619      	mov	r1, r3
 8008e0a:	4610      	mov	r0, r2
 8008e0c:	f000 ff59 	bl	8009cc2 <ff_cre_syncobj>
 8008e10:	4603      	mov	r3, r0
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d101      	bne.n	8008e1a <f_mount+0x7e>
 8008e16:	2302      	movs	r3, #2
 8008e18:	e01d      	b.n	8008e56 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008e1a:	68fa      	ldr	r2, [r7, #12]
 8008e1c:	4910      	ldr	r1, [pc, #64]	@ (8008e60 <f_mount+0xc4>)
 8008e1e:	69fb      	ldr	r3, [r7, #28]
 8008e20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d002      	beq.n	8008e30 <f_mount+0x94>
 8008e2a:	79fb      	ldrb	r3, [r7, #7]
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d001      	beq.n	8008e34 <f_mount+0x98>
 8008e30:	2300      	movs	r3, #0
 8008e32:	e010      	b.n	8008e56 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008e34:	f107 010c 	add.w	r1, r7, #12
 8008e38:	f107 0308 	add.w	r3, r7, #8
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	4618      	mov	r0, r3
 8008e40:	f7ff fcdc 	bl	80087fc <find_volume>
 8008e44:	4603      	mov	r3, r0
 8008e46:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	7dfa      	ldrb	r2, [r7, #23]
 8008e4c:	4611      	mov	r1, r2
 8008e4e:	4618      	mov	r0, r3
 8008e50:	f7fe fab9 	bl	80073c6 <unlock_fs>
 8008e54:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3720      	adds	r7, #32
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}
 8008e5e:	bf00      	nop
 8008e60:	20042220 	.word	0x20042220

08008e64 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b098      	sub	sp, #96	@ 0x60
 8008e68:	af00      	add	r7, sp, #0
 8008e6a:	60f8      	str	r0, [r7, #12]
 8008e6c:	60b9      	str	r1, [r7, #8]
 8008e6e:	4613      	mov	r3, r2
 8008e70:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d101      	bne.n	8008e7c <f_open+0x18>
 8008e78:	2309      	movs	r3, #9
 8008e7a:	e1be      	b.n	80091fa <f_open+0x396>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008e7c:	79fb      	ldrb	r3, [r7, #7]
 8008e7e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008e82:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008e84:	79fa      	ldrb	r2, [r7, #7]
 8008e86:	f107 0110 	add.w	r1, r7, #16
 8008e8a:	f107 0308 	add.w	r3, r7, #8
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f7ff fcb4 	bl	80087fc <find_volume>
 8008e94:	4603      	mov	r3, r0
 8008e96:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 8008e9a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	f040 819b 	bne.w	80091da <f_open+0x376>
		dj.obj.fs = fs;
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008ea8:	68ba      	ldr	r2, [r7, #8]
 8008eaa:	f107 0314 	add.w	r3, r7, #20
 8008eae:	4611      	mov	r1, r2
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	f7ff fb93 	bl	80085dc <follow_path>
 8008eb6:	4603      	mov	r3, r0
 8008eb8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008ebc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d118      	bne.n	8008ef6 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008ec4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008ec8:	b25b      	sxtb	r3, r3
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	da03      	bge.n	8008ed6 <f_open+0x72>
				res = FR_INVALID_NAME;
 8008ece:	2306      	movs	r3, #6
 8008ed0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008ed4:	e00f      	b.n	8008ef6 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008ed6:	79fb      	ldrb	r3, [r7, #7]
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	bf8c      	ite	hi
 8008edc:	2301      	movhi	r3, #1
 8008ede:	2300      	movls	r3, #0
 8008ee0:	b2db      	uxtb	r3, r3
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	f107 0314 	add.w	r3, r7, #20
 8008ee8:	4611      	mov	r1, r2
 8008eea:	4618      	mov	r0, r3
 8008eec:	f7fe fa86 	bl	80073fc <chk_lock>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008ef6:	79fb      	ldrb	r3, [r7, #7]
 8008ef8:	f003 031c 	and.w	r3, r3, #28
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d07f      	beq.n	8009000 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8008f00:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d017      	beq.n	8008f38 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008f08:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008f0c:	2b04      	cmp	r3, #4
 8008f0e:	d10e      	bne.n	8008f2e <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008f10:	f7fe fad0 	bl	80074b4 <enq_lock>
 8008f14:	4603      	mov	r3, r0
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d006      	beq.n	8008f28 <f_open+0xc4>
 8008f1a:	f107 0314 	add.w	r3, r7, #20
 8008f1e:	4618      	mov	r0, r3
 8008f20:	f7ff fa35 	bl	800838e <dir_register>
 8008f24:	4603      	mov	r3, r0
 8008f26:	e000      	b.n	8008f2a <f_open+0xc6>
 8008f28:	2312      	movs	r3, #18
 8008f2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008f2e:	79fb      	ldrb	r3, [r7, #7]
 8008f30:	f043 0308 	orr.w	r3, r3, #8
 8008f34:	71fb      	strb	r3, [r7, #7]
 8008f36:	e010      	b.n	8008f5a <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008f38:	7ebb      	ldrb	r3, [r7, #26]
 8008f3a:	f003 0311 	and.w	r3, r3, #17
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d003      	beq.n	8008f4a <f_open+0xe6>
					res = FR_DENIED;
 8008f42:	2307      	movs	r3, #7
 8008f44:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8008f48:	e007      	b.n	8008f5a <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008f4a:	79fb      	ldrb	r3, [r7, #7]
 8008f4c:	f003 0304 	and.w	r3, r3, #4
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d002      	beq.n	8008f5a <f_open+0xf6>
 8008f54:	2308      	movs	r3, #8
 8008f56:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008f5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d168      	bne.n	8009034 <f_open+0x1d0>
 8008f62:	79fb      	ldrb	r3, [r7, #7]
 8008f64:	f003 0308 	and.w	r3, r3, #8
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d063      	beq.n	8009034 <f_open+0x1d0>
				dw = GET_FATTIME();
 8008f6c:	f7fd fa76 	bl	800645c <get_fattime>
 8008f70:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008f72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f74:	330e      	adds	r3, #14
 8008f76:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008f78:	4618      	mov	r0, r3
 8008f7a:	f7fe f964 	bl	8007246 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f80:	3316      	adds	r3, #22
 8008f82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008f84:	4618      	mov	r0, r3
 8008f86:	f7fe f95e 	bl	8007246 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f8c:	330b      	adds	r3, #11
 8008f8e:	2220      	movs	r2, #32
 8008f90:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008f92:	693b      	ldr	r3, [r7, #16]
 8008f94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f96:	4611      	mov	r1, r2
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f7ff f964 	bl	8008266 <ld_clust>
 8008f9e:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008fa0:	693b      	ldr	r3, [r7, #16]
 8008fa2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	4618      	mov	r0, r3
 8008fa8:	f7ff f97c 	bl	80082a4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008fac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fae:	331c      	adds	r3, #28
 8008fb0:	2100      	movs	r1, #0
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	f7fe f947 	bl	8007246 <st_dword>
					fs->wflag = 1;
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	2201      	movs	r2, #1
 8008fbc:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008fbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d037      	beq.n	8009034 <f_open+0x1d0>
						dw = fs->winsect;
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fc8:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008fca:	f107 0314 	add.w	r3, r7, #20
 8008fce:	2200      	movs	r2, #0
 8008fd0:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f7fe fe6c 	bl	8007cb0 <remove_chain>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 8008fde:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d126      	bne.n	8009034 <f_open+0x1d0>
							res = move_window(fs, dw);
 8008fe6:	693b      	ldr	r3, [r7, #16]
 8008fe8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008fea:	4618      	mov	r0, r3
 8008fec:	f7fe fbb6 	bl	800775c <move_window>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008ff6:	693b      	ldr	r3, [r7, #16]
 8008ff8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008ffa:	3a01      	subs	r2, #1
 8008ffc:	615a      	str	r2, [r3, #20]
 8008ffe:	e019      	b.n	8009034 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009000:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009004:	2b00      	cmp	r3, #0
 8009006:	d115      	bne.n	8009034 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009008:	7ebb      	ldrb	r3, [r7, #26]
 800900a:	f003 0310 	and.w	r3, r3, #16
 800900e:	2b00      	cmp	r3, #0
 8009010:	d003      	beq.n	800901a <f_open+0x1b6>
					res = FR_NO_FILE;
 8009012:	2304      	movs	r3, #4
 8009014:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009018:	e00c      	b.n	8009034 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800901a:	79fb      	ldrb	r3, [r7, #7]
 800901c:	f003 0302 	and.w	r3, r3, #2
 8009020:	2b00      	cmp	r3, #0
 8009022:	d007      	beq.n	8009034 <f_open+0x1d0>
 8009024:	7ebb      	ldrb	r3, [r7, #26]
 8009026:	f003 0301 	and.w	r3, r3, #1
 800902a:	2b00      	cmp	r3, #0
 800902c:	d002      	beq.n	8009034 <f_open+0x1d0>
						res = FR_DENIED;
 800902e:	2307      	movs	r3, #7
 8009030:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009034:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009038:	2b00      	cmp	r3, #0
 800903a:	d126      	bne.n	800908a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800903c:	79fb      	ldrb	r3, [r7, #7]
 800903e:	f003 0308 	and.w	r3, r3, #8
 8009042:	2b00      	cmp	r3, #0
 8009044:	d003      	beq.n	800904e <f_open+0x1ea>
				mode |= FA_MODIFIED;
 8009046:	79fb      	ldrb	r3, [r7, #7]
 8009048:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800904c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 8009056:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800905c:	79fb      	ldrb	r3, [r7, #7]
 800905e:	2b01      	cmp	r3, #1
 8009060:	bf8c      	ite	hi
 8009062:	2301      	movhi	r3, #1
 8009064:	2300      	movls	r3, #0
 8009066:	b2db      	uxtb	r3, r3
 8009068:	461a      	mov	r2, r3
 800906a:	f107 0314 	add.w	r3, r7, #20
 800906e:	4611      	mov	r1, r2
 8009070:	4618      	mov	r0, r3
 8009072:	f7fe fa41 	bl	80074f8 <inc_lock>
 8009076:	4602      	mov	r2, r0
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	691b      	ldr	r3, [r3, #16]
 8009080:	2b00      	cmp	r3, #0
 8009082:	d102      	bne.n	800908a <f_open+0x226>
 8009084:	2302      	movs	r3, #2
 8009086:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800908a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800908e:	2b00      	cmp	r3, #0
 8009090:	f040 80a3 	bne.w	80091da <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009098:	4611      	mov	r1, r2
 800909a:	4618      	mov	r0, r3
 800909c:	f7ff f8e3 	bl	8008266 <ld_clust>
 80090a0:	4602      	mov	r2, r0
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80090a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090a8:	331c      	adds	r3, #28
 80090aa:	4618      	mov	r0, r3
 80090ac:	f7fe f88d 	bl	80071ca <ld_dword>
 80090b0:	4602      	mov	r2, r0
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2200      	movs	r2, #0
 80090ba:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80090bc:	693a      	ldr	r2, [r7, #16]
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	88da      	ldrh	r2, [r3, #6]
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	79fa      	ldrb	r2, [r7, #7]
 80090ce:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	2200      	movs	r2, #0
 80090d4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2200      	movs	r2, #0
 80090da:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	2200      	movs	r2, #0
 80090e0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	3330      	adds	r3, #48	@ 0x30
 80090e6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80090ea:	2100      	movs	r1, #0
 80090ec:	4618      	mov	r0, r3
 80090ee:	f7fe f8f7 	bl	80072e0 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80090f2:	79fb      	ldrb	r3, [r7, #7]
 80090f4:	f003 0320 	and.w	r3, r3, #32
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d06e      	beq.n	80091da <f_open+0x376>
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	68db      	ldr	r3, [r3, #12]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d06a      	beq.n	80091da <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	68da      	ldr	r2, [r3, #12]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	895b      	ldrh	r3, [r3, #10]
 8009110:	461a      	mov	r2, r3
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	899b      	ldrh	r3, [r3, #12]
 8009116:	fb02 f303 	mul.w	r3, r2, r3
 800911a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	689b      	ldr	r3, [r3, #8]
 8009120:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	68db      	ldr	r3, [r3, #12]
 8009126:	657b      	str	r3, [r7, #84]	@ 0x54
 8009128:	e016      	b.n	8009158 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800912e:	4618      	mov	r0, r3
 8009130:	f7fe fbd1 	bl	80078d6 <get_fat>
 8009134:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009136:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009138:	2b01      	cmp	r3, #1
 800913a:	d802      	bhi.n	8009142 <f_open+0x2de>
 800913c:	2302      	movs	r3, #2
 800913e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009142:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009148:	d102      	bne.n	8009150 <f_open+0x2ec>
 800914a:	2301      	movs	r3, #1
 800914c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009150:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009152:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009154:	1ad3      	subs	r3, r2, r3
 8009156:	657b      	str	r3, [r7, #84]	@ 0x54
 8009158:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800915c:	2b00      	cmp	r3, #0
 800915e:	d103      	bne.n	8009168 <f_open+0x304>
 8009160:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009162:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009164:	429a      	cmp	r2, r3
 8009166:	d8e0      	bhi.n	800912a <f_open+0x2c6>
				}
				fp->clust = clst;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800916c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800916e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009172:	2b00      	cmp	r3, #0
 8009174:	d131      	bne.n	80091da <f_open+0x376>
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	899b      	ldrh	r3, [r3, #12]
 800917a:	461a      	mov	r2, r3
 800917c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800917e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009182:	fb01 f202 	mul.w	r2, r1, r2
 8009186:	1a9b      	subs	r3, r3, r2
 8009188:	2b00      	cmp	r3, #0
 800918a:	d026      	beq.n	80091da <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8009190:	4618      	mov	r0, r3
 8009192:	f7fe fb81 	bl	8007898 <clust2sect>
 8009196:	6478      	str	r0, [r7, #68]	@ 0x44
 8009198:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800919a:	2b00      	cmp	r3, #0
 800919c:	d103      	bne.n	80091a6 <f_open+0x342>
						res = FR_INT_ERR;
 800919e:	2302      	movs	r3, #2
 80091a0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80091a4:	e019      	b.n	80091da <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80091a6:	693b      	ldr	r3, [r7, #16]
 80091a8:	899b      	ldrh	r3, [r3, #12]
 80091aa:	461a      	mov	r2, r3
 80091ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80091b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80091b4:	441a      	add	r2, r3
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	7858      	ldrb	r0, [r3, #1]
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	6a1a      	ldr	r2, [r3, #32]
 80091c8:	2301      	movs	r3, #1
 80091ca:	f7fd ff87 	bl	80070dc <disk_read>
 80091ce:	4603      	mov	r3, r0
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d002      	beq.n	80091da <f_open+0x376>
 80091d4:	2301      	movs	r3, #1
 80091d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80091da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d002      	beq.n	80091e8 <f_open+0x384>
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	2200      	movs	r2, #0
 80091e6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 80091ee:	4611      	mov	r1, r2
 80091f0:	4618      	mov	r0, r3
 80091f2:	f7fe f8e8 	bl	80073c6 <unlock_fs>
 80091f6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3760      	adds	r7, #96	@ 0x60
 80091fe:	46bd      	mov	sp, r7
 8009200:	bd80      	pop	{r7, pc}

08009202 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8009202:	b580      	push	{r7, lr}
 8009204:	b08e      	sub	sp, #56	@ 0x38
 8009206:	af00      	add	r7, sp, #0
 8009208:	60f8      	str	r0, [r7, #12]
 800920a:	60b9      	str	r1, [r7, #8]
 800920c:	607a      	str	r2, [r7, #4]
 800920e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	2200      	movs	r2, #0
 8009218:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	f107 0214 	add.w	r2, r7, #20
 8009220:	4611      	mov	r1, r2
 8009222:	4618      	mov	r0, r3
 8009224:	f7ff fd72 	bl	8008d0c <validate>
 8009228:	4603      	mov	r3, r0
 800922a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800922e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009232:	2b00      	cmp	r3, #0
 8009234:	d107      	bne.n	8009246 <f_read+0x44>
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	7d5b      	ldrb	r3, [r3, #21]
 800923a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800923e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009242:	2b00      	cmp	r3, #0
 8009244:	d009      	beq.n	800925a <f_read+0x58>
 8009246:	697b      	ldr	r3, [r7, #20]
 8009248:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800924c:	4611      	mov	r1, r2
 800924e:	4618      	mov	r0, r3
 8009250:	f7fe f8b9 	bl	80073c6 <unlock_fs>
 8009254:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009258:	e15d      	b.n	8009516 <f_read+0x314>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	7d1b      	ldrb	r3, [r3, #20]
 800925e:	f003 0301 	and.w	r3, r3, #1
 8009262:	2b00      	cmp	r3, #0
 8009264:	d106      	bne.n	8009274 <f_read+0x72>
 8009266:	697b      	ldr	r3, [r7, #20]
 8009268:	2107      	movs	r1, #7
 800926a:	4618      	mov	r0, r3
 800926c:	f7fe f8ab 	bl	80073c6 <unlock_fs>
 8009270:	2307      	movs	r3, #7
 8009272:	e150      	b.n	8009516 <f_read+0x314>
	remain = fp->obj.objsize - fp->fptr;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	68da      	ldr	r2, [r3, #12]
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	699b      	ldr	r3, [r3, #24]
 800927c:	1ad3      	subs	r3, r2, r3
 800927e:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8009280:	687a      	ldr	r2, [r7, #4]
 8009282:	6a3b      	ldr	r3, [r7, #32]
 8009284:	429a      	cmp	r2, r3
 8009286:	f240 813c 	bls.w	8009502 <f_read+0x300>
 800928a:	6a3b      	ldr	r3, [r7, #32]
 800928c:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800928e:	e138      	b.n	8009502 <f_read+0x300>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	699b      	ldr	r3, [r3, #24]
 8009294:	697a      	ldr	r2, [r7, #20]
 8009296:	8992      	ldrh	r2, [r2, #12]
 8009298:	fbb3 f1f2 	udiv	r1, r3, r2
 800929c:	fb01 f202 	mul.w	r2, r1, r2
 80092a0:	1a9b      	subs	r3, r3, r2
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	f040 80f3 	bne.w	800948e <f_read+0x28c>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	699b      	ldr	r3, [r3, #24]
 80092ac:	697a      	ldr	r2, [r7, #20]
 80092ae:	8992      	ldrh	r2, [r2, #12]
 80092b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80092b4:	697a      	ldr	r2, [r7, #20]
 80092b6:	8952      	ldrh	r2, [r2, #10]
 80092b8:	3a01      	subs	r2, #1
 80092ba:	4013      	ands	r3, r2
 80092bc:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80092be:	69fb      	ldr	r3, [r7, #28]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d139      	bne.n	8009338 <f_read+0x136>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	699b      	ldr	r3, [r3, #24]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d103      	bne.n	80092d4 <f_read+0xd2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	689b      	ldr	r3, [r3, #8]
 80092d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80092d2:	e013      	b.n	80092fc <f_read+0xfa>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d007      	beq.n	80092ec <f_read+0xea>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	699b      	ldr	r3, [r3, #24]
 80092e0:	4619      	mov	r1, r3
 80092e2:	68f8      	ldr	r0, [r7, #12]
 80092e4:	f7fe fde1 	bl	8007eaa <clmt_clust>
 80092e8:	6338      	str	r0, [r7, #48]	@ 0x30
 80092ea:	e007      	b.n	80092fc <f_read+0xfa>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80092ec:	68fa      	ldr	r2, [r7, #12]
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	69db      	ldr	r3, [r3, #28]
 80092f2:	4619      	mov	r1, r3
 80092f4:	4610      	mov	r0, r2
 80092f6:	f7fe faee 	bl	80078d6 <get_fat>
 80092fa:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 80092fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092fe:	2b01      	cmp	r3, #1
 8009300:	d809      	bhi.n	8009316 <f_read+0x114>
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	2202      	movs	r2, #2
 8009306:	755a      	strb	r2, [r3, #21]
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	2102      	movs	r1, #2
 800930c:	4618      	mov	r0, r3
 800930e:	f7fe f85a 	bl	80073c6 <unlock_fs>
 8009312:	2302      	movs	r3, #2
 8009314:	e0ff      	b.n	8009516 <f_read+0x314>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800931c:	d109      	bne.n	8009332 <f_read+0x130>
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	2201      	movs	r2, #1
 8009322:	755a      	strb	r2, [r3, #21]
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	2101      	movs	r1, #1
 8009328:	4618      	mov	r0, r3
 800932a:	f7fe f84c 	bl	80073c6 <unlock_fs>
 800932e:	2301      	movs	r3, #1
 8009330:	e0f1      	b.n	8009516 <f_read+0x314>
				fp->clust = clst;				/* Update current cluster */
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009336:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009338:	697a      	ldr	r2, [r7, #20]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	69db      	ldr	r3, [r3, #28]
 800933e:	4619      	mov	r1, r3
 8009340:	4610      	mov	r0, r2
 8009342:	f7fe faa9 	bl	8007898 <clust2sect>
 8009346:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009348:	69bb      	ldr	r3, [r7, #24]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d109      	bne.n	8009362 <f_read+0x160>
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2202      	movs	r2, #2
 8009352:	755a      	strb	r2, [r3, #21]
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	2102      	movs	r1, #2
 8009358:	4618      	mov	r0, r3
 800935a:	f7fe f834 	bl	80073c6 <unlock_fs>
 800935e:	2302      	movs	r3, #2
 8009360:	e0d9      	b.n	8009516 <f_read+0x314>
			sect += csect;
 8009362:	69ba      	ldr	r2, [r7, #24]
 8009364:	69fb      	ldr	r3, [r7, #28]
 8009366:	4413      	add	r3, r2
 8009368:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800936a:	697b      	ldr	r3, [r7, #20]
 800936c:	899b      	ldrh	r3, [r3, #12]
 800936e:	461a      	mov	r2, r3
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	fbb3 f3f2 	udiv	r3, r3, r2
 8009376:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8009378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800937a:	2b00      	cmp	r3, #0
 800937c:	d046      	beq.n	800940c <f_read+0x20a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800937e:	69fa      	ldr	r2, [r7, #28]
 8009380:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009382:	4413      	add	r3, r2
 8009384:	697a      	ldr	r2, [r7, #20]
 8009386:	8952      	ldrh	r2, [r2, #10]
 8009388:	4293      	cmp	r3, r2
 800938a:	d905      	bls.n	8009398 <f_read+0x196>
					cc = fs->csize - csect;
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	895b      	ldrh	r3, [r3, #10]
 8009390:	461a      	mov	r2, r3
 8009392:	69fb      	ldr	r3, [r7, #28]
 8009394:	1ad3      	subs	r3, r2, r3
 8009396:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	7858      	ldrb	r0, [r3, #1]
 800939c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800939e:	69ba      	ldr	r2, [r7, #24]
 80093a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80093a2:	f7fd fe9b 	bl	80070dc <disk_read>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d009      	beq.n	80093c0 <f_read+0x1be>
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	2201      	movs	r2, #1
 80093b0:	755a      	strb	r2, [r3, #21]
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	2101      	movs	r1, #1
 80093b6:	4618      	mov	r0, r3
 80093b8:	f7fe f805 	bl	80073c6 <unlock_fs>
 80093bc:	2301      	movs	r3, #1
 80093be:	e0aa      	b.n	8009516 <f_read+0x314>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	7d1b      	ldrb	r3, [r3, #20]
 80093c4:	b25b      	sxtb	r3, r3
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	da18      	bge.n	80093fc <f_read+0x1fa>
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	6a1a      	ldr	r2, [r3, #32]
 80093ce:	69bb      	ldr	r3, [r7, #24]
 80093d0:	1ad3      	subs	r3, r2, r3
 80093d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80093d4:	429a      	cmp	r2, r3
 80093d6:	d911      	bls.n	80093fc <f_read+0x1fa>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	6a1a      	ldr	r2, [r3, #32]
 80093dc:	69bb      	ldr	r3, [r7, #24]
 80093de:	1ad3      	subs	r3, r2, r3
 80093e0:	697a      	ldr	r2, [r7, #20]
 80093e2:	8992      	ldrh	r2, [r2, #12]
 80093e4:	fb02 f303 	mul.w	r3, r2, r3
 80093e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80093ea:	18d0      	adds	r0, r2, r3
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	899b      	ldrh	r3, [r3, #12]
 80093f6:	461a      	mov	r2, r3
 80093f8:	f7fd ff51 	bl	800729e <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	899b      	ldrh	r3, [r3, #12]
 8009400:	461a      	mov	r2, r3
 8009402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009404:	fb02 f303 	mul.w	r3, r2, r3
 8009408:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800940a:	e066      	b.n	80094da <f_read+0x2d8>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	6a1b      	ldr	r3, [r3, #32]
 8009410:	69ba      	ldr	r2, [r7, #24]
 8009412:	429a      	cmp	r2, r3
 8009414:	d038      	beq.n	8009488 <f_read+0x286>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	7d1b      	ldrb	r3, [r3, #20]
 800941a:	b25b      	sxtb	r3, r3
 800941c:	2b00      	cmp	r3, #0
 800941e:	da1d      	bge.n	800945c <f_read+0x25a>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	7858      	ldrb	r0, [r3, #1]
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6a1a      	ldr	r2, [r3, #32]
 800942e:	2301      	movs	r3, #1
 8009430:	f7fd fe74 	bl	800711c <disk_write>
 8009434:	4603      	mov	r3, r0
 8009436:	2b00      	cmp	r3, #0
 8009438:	d009      	beq.n	800944e <f_read+0x24c>
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2201      	movs	r2, #1
 800943e:	755a      	strb	r2, [r3, #21]
 8009440:	697b      	ldr	r3, [r7, #20]
 8009442:	2101      	movs	r1, #1
 8009444:	4618      	mov	r0, r3
 8009446:	f7fd ffbe 	bl	80073c6 <unlock_fs>
 800944a:	2301      	movs	r3, #1
 800944c:	e063      	b.n	8009516 <f_read+0x314>
					fp->flag &= (BYTE)~FA_DIRTY;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	7d1b      	ldrb	r3, [r3, #20]
 8009452:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009456:	b2da      	uxtb	r2, r3
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	7858      	ldrb	r0, [r3, #1]
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009466:	2301      	movs	r3, #1
 8009468:	69ba      	ldr	r2, [r7, #24]
 800946a:	f7fd fe37 	bl	80070dc <disk_read>
 800946e:	4603      	mov	r3, r0
 8009470:	2b00      	cmp	r3, #0
 8009472:	d009      	beq.n	8009488 <f_read+0x286>
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2201      	movs	r2, #1
 8009478:	755a      	strb	r2, [r3, #21]
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	2101      	movs	r1, #1
 800947e:	4618      	mov	r0, r3
 8009480:	f7fd ffa1 	bl	80073c6 <unlock_fs>
 8009484:	2301      	movs	r3, #1
 8009486:	e046      	b.n	8009516 <f_read+0x314>
			}
#endif
			fp->sect = sect;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	69ba      	ldr	r2, [r7, #24]
 800948c:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800948e:	697b      	ldr	r3, [r7, #20]
 8009490:	899b      	ldrh	r3, [r3, #12]
 8009492:	4618      	mov	r0, r3
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	699b      	ldr	r3, [r3, #24]
 8009498:	697a      	ldr	r2, [r7, #20]
 800949a:	8992      	ldrh	r2, [r2, #12]
 800949c:	fbb3 f1f2 	udiv	r1, r3, r2
 80094a0:	fb01 f202 	mul.w	r2, r1, r2
 80094a4:	1a9b      	subs	r3, r3, r2
 80094a6:	1ac3      	subs	r3, r0, r3
 80094a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80094aa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	429a      	cmp	r2, r3
 80094b0:	d901      	bls.n	80094b6 <f_read+0x2b4>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	699b      	ldr	r3, [r3, #24]
 80094c0:	697a      	ldr	r2, [r7, #20]
 80094c2:	8992      	ldrh	r2, [r2, #12]
 80094c4:	fbb3 f0f2 	udiv	r0, r3, r2
 80094c8:	fb00 f202 	mul.w	r2, r0, r2
 80094cc:	1a9b      	subs	r3, r3, r2
 80094ce:	440b      	add	r3, r1
 80094d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80094d2:	4619      	mov	r1, r3
 80094d4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80094d6:	f7fd fee2 	bl	800729e <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80094da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80094dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094de:	4413      	add	r3, r2
 80094e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	699a      	ldr	r2, [r3, #24]
 80094e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094e8:	441a      	add	r2, r3
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	619a      	str	r2, [r3, #24]
 80094ee:	683b      	ldr	r3, [r7, #0]
 80094f0:	681a      	ldr	r2, [r3, #0]
 80094f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094f4:	441a      	add	r2, r3
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	601a      	str	r2, [r3, #0]
 80094fa:	687a      	ldr	r2, [r7, #4]
 80094fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094fe:	1ad3      	subs	r3, r2, r3
 8009500:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2b00      	cmp	r3, #0
 8009506:	f47f aec3 	bne.w	8009290 <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	2100      	movs	r1, #0
 800950e:	4618      	mov	r0, r3
 8009510:	f7fd ff59 	bl	80073c6 <unlock_fs>
 8009514:	2300      	movs	r3, #0
}
 8009516:	4618      	mov	r0, r3
 8009518:	3738      	adds	r7, #56	@ 0x38
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800951e:	b580      	push	{r7, lr}
 8009520:	b08c      	sub	sp, #48	@ 0x30
 8009522:	af00      	add	r7, sp, #0
 8009524:	60f8      	str	r0, [r7, #12]
 8009526:	60b9      	str	r1, [r7, #8]
 8009528:	607a      	str	r2, [r7, #4]
 800952a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	2200      	movs	r2, #0
 8009534:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	f107 0210 	add.w	r2, r7, #16
 800953c:	4611      	mov	r1, r2
 800953e:	4618      	mov	r0, r3
 8009540:	f7ff fbe4 	bl	8008d0c <validate>
 8009544:	4603      	mov	r3, r0
 8009546:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800954a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800954e:	2b00      	cmp	r3, #0
 8009550:	d107      	bne.n	8009562 <f_write+0x44>
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	7d5b      	ldrb	r3, [r3, #21]
 8009556:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800955a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800955e:	2b00      	cmp	r3, #0
 8009560:	d009      	beq.n	8009576 <f_write+0x58>
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8009568:	4611      	mov	r1, r2
 800956a:	4618      	mov	r0, r3
 800956c:	f7fd ff2b 	bl	80073c6 <unlock_fs>
 8009570:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009574:	e192      	b.n	800989c <f_write+0x37e>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	7d1b      	ldrb	r3, [r3, #20]
 800957a:	f003 0302 	and.w	r3, r3, #2
 800957e:	2b00      	cmp	r3, #0
 8009580:	d106      	bne.n	8009590 <f_write+0x72>
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	2107      	movs	r1, #7
 8009586:	4618      	mov	r0, r3
 8009588:	f7fd ff1d 	bl	80073c6 <unlock_fs>
 800958c:	2307      	movs	r3, #7
 800958e:	e185      	b.n	800989c <f_write+0x37e>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	699a      	ldr	r2, [r3, #24]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	441a      	add	r2, r3
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	699b      	ldr	r3, [r3, #24]
 800959c:	429a      	cmp	r2, r3
 800959e:	f080 816a 	bcs.w	8009876 <f_write+0x358>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	699b      	ldr	r3, [r3, #24]
 80095a6:	43db      	mvns	r3, r3
 80095a8:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80095aa:	e164      	b.n	8009876 <f_write+0x358>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	699b      	ldr	r3, [r3, #24]
 80095b0:	693a      	ldr	r2, [r7, #16]
 80095b2:	8992      	ldrh	r2, [r2, #12]
 80095b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80095b8:	fb01 f202 	mul.w	r2, r1, r2
 80095bc:	1a9b      	subs	r3, r3, r2
 80095be:	2b00      	cmp	r3, #0
 80095c0:	f040 810f 	bne.w	80097e2 <f_write+0x2c4>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	699b      	ldr	r3, [r3, #24]
 80095c8:	693a      	ldr	r2, [r7, #16]
 80095ca:	8992      	ldrh	r2, [r2, #12]
 80095cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80095d0:	693a      	ldr	r2, [r7, #16]
 80095d2:	8952      	ldrh	r2, [r2, #10]
 80095d4:	3a01      	subs	r2, #1
 80095d6:	4013      	ands	r3, r2
 80095d8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80095da:	69bb      	ldr	r3, [r7, #24]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d14d      	bne.n	800967c <f_write+0x15e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	699b      	ldr	r3, [r3, #24]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d10c      	bne.n	8009602 <f_write+0xe4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	689b      	ldr	r3, [r3, #8]
 80095ec:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80095ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d11a      	bne.n	800962a <f_write+0x10c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	2100      	movs	r1, #0
 80095f8:	4618      	mov	r0, r3
 80095fa:	f7fe fbbe 	bl	8007d7a <create_chain>
 80095fe:	62b8      	str	r0, [r7, #40]	@ 0x28
 8009600:	e013      	b.n	800962a <f_write+0x10c>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009606:	2b00      	cmp	r3, #0
 8009608:	d007      	beq.n	800961a <f_write+0xfc>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	699b      	ldr	r3, [r3, #24]
 800960e:	4619      	mov	r1, r3
 8009610:	68f8      	ldr	r0, [r7, #12]
 8009612:	f7fe fc4a 	bl	8007eaa <clmt_clust>
 8009616:	62b8      	str	r0, [r7, #40]	@ 0x28
 8009618:	e007      	b.n	800962a <f_write+0x10c>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800961a:	68fa      	ldr	r2, [r7, #12]
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	69db      	ldr	r3, [r3, #28]
 8009620:	4619      	mov	r1, r3
 8009622:	4610      	mov	r0, r2
 8009624:	f7fe fba9 	bl	8007d7a <create_chain>
 8009628:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800962a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800962c:	2b00      	cmp	r3, #0
 800962e:	f000 8127 	beq.w	8009880 <f_write+0x362>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009634:	2b01      	cmp	r3, #1
 8009636:	d109      	bne.n	800964c <f_write+0x12e>
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2202      	movs	r2, #2
 800963c:	755a      	strb	r2, [r3, #21]
 800963e:	693b      	ldr	r3, [r7, #16]
 8009640:	2102      	movs	r1, #2
 8009642:	4618      	mov	r0, r3
 8009644:	f7fd febf 	bl	80073c6 <unlock_fs>
 8009648:	2302      	movs	r3, #2
 800964a:	e127      	b.n	800989c <f_write+0x37e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800964c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800964e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009652:	d109      	bne.n	8009668 <f_write+0x14a>
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	2201      	movs	r2, #1
 8009658:	755a      	strb	r2, [r3, #21]
 800965a:	693b      	ldr	r3, [r7, #16]
 800965c:	2101      	movs	r1, #1
 800965e:	4618      	mov	r0, r3
 8009660:	f7fd feb1 	bl	80073c6 <unlock_fs>
 8009664:	2301      	movs	r3, #1
 8009666:	e119      	b.n	800989c <f_write+0x37e>
				fp->clust = clst;			/* Update current cluster */
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800966c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	689b      	ldr	r3, [r3, #8]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d102      	bne.n	800967c <f_write+0x15e>
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800967a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	7d1b      	ldrb	r3, [r3, #20]
 8009680:	b25b      	sxtb	r3, r3
 8009682:	2b00      	cmp	r3, #0
 8009684:	da1d      	bge.n	80096c2 <f_write+0x1a4>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	7858      	ldrb	r0, [r3, #1]
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6a1a      	ldr	r2, [r3, #32]
 8009694:	2301      	movs	r3, #1
 8009696:	f7fd fd41 	bl	800711c <disk_write>
 800969a:	4603      	mov	r3, r0
 800969c:	2b00      	cmp	r3, #0
 800969e:	d009      	beq.n	80096b4 <f_write+0x196>
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	2201      	movs	r2, #1
 80096a4:	755a      	strb	r2, [r3, #21]
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	2101      	movs	r1, #1
 80096aa:	4618      	mov	r0, r3
 80096ac:	f7fd fe8b 	bl	80073c6 <unlock_fs>
 80096b0:	2301      	movs	r3, #1
 80096b2:	e0f3      	b.n	800989c <f_write+0x37e>
				fp->flag &= (BYTE)~FA_DIRTY;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	7d1b      	ldrb	r3, [r3, #20]
 80096b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80096bc:	b2da      	uxtb	r2, r3
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80096c2:	693a      	ldr	r2, [r7, #16]
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	69db      	ldr	r3, [r3, #28]
 80096c8:	4619      	mov	r1, r3
 80096ca:	4610      	mov	r0, r2
 80096cc:	f7fe f8e4 	bl	8007898 <clust2sect>
 80096d0:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d109      	bne.n	80096ec <f_write+0x1ce>
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	2202      	movs	r2, #2
 80096dc:	755a      	strb	r2, [r3, #21]
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	2102      	movs	r1, #2
 80096e2:	4618      	mov	r0, r3
 80096e4:	f7fd fe6f 	bl	80073c6 <unlock_fs>
 80096e8:	2302      	movs	r3, #2
 80096ea:	e0d7      	b.n	800989c <f_write+0x37e>
			sect += csect;
 80096ec:	697a      	ldr	r2, [r7, #20]
 80096ee:	69bb      	ldr	r3, [r7, #24]
 80096f0:	4413      	add	r3, r2
 80096f2:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	899b      	ldrh	r3, [r3, #12]
 80096f8:	461a      	mov	r2, r3
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8009700:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009702:	6a3b      	ldr	r3, [r7, #32]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d048      	beq.n	800979a <f_write+0x27c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009708:	69ba      	ldr	r2, [r7, #24]
 800970a:	6a3b      	ldr	r3, [r7, #32]
 800970c:	4413      	add	r3, r2
 800970e:	693a      	ldr	r2, [r7, #16]
 8009710:	8952      	ldrh	r2, [r2, #10]
 8009712:	4293      	cmp	r3, r2
 8009714:	d905      	bls.n	8009722 <f_write+0x204>
					cc = fs->csize - csect;
 8009716:	693b      	ldr	r3, [r7, #16]
 8009718:	895b      	ldrh	r3, [r3, #10]
 800971a:	461a      	mov	r2, r3
 800971c:	69bb      	ldr	r3, [r7, #24]
 800971e:	1ad3      	subs	r3, r2, r3
 8009720:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009722:	693b      	ldr	r3, [r7, #16]
 8009724:	7858      	ldrb	r0, [r3, #1]
 8009726:	6a3b      	ldr	r3, [r7, #32]
 8009728:	697a      	ldr	r2, [r7, #20]
 800972a:	69f9      	ldr	r1, [r7, #28]
 800972c:	f7fd fcf6 	bl	800711c <disk_write>
 8009730:	4603      	mov	r3, r0
 8009732:	2b00      	cmp	r3, #0
 8009734:	d009      	beq.n	800974a <f_write+0x22c>
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	2201      	movs	r2, #1
 800973a:	755a      	strb	r2, [r3, #21]
 800973c:	693b      	ldr	r3, [r7, #16]
 800973e:	2101      	movs	r1, #1
 8009740:	4618      	mov	r0, r3
 8009742:	f7fd fe40 	bl	80073c6 <unlock_fs>
 8009746:	2301      	movs	r3, #1
 8009748:	e0a8      	b.n	800989c <f_write+0x37e>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	6a1a      	ldr	r2, [r3, #32]
 800974e:	697b      	ldr	r3, [r7, #20]
 8009750:	1ad3      	subs	r3, r2, r3
 8009752:	6a3a      	ldr	r2, [r7, #32]
 8009754:	429a      	cmp	r2, r3
 8009756:	d918      	bls.n	800978a <f_write+0x26c>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	6a1a      	ldr	r2, [r3, #32]
 8009762:	697b      	ldr	r3, [r7, #20]
 8009764:	1ad3      	subs	r3, r2, r3
 8009766:	693a      	ldr	r2, [r7, #16]
 8009768:	8992      	ldrh	r2, [r2, #12]
 800976a:	fb02 f303 	mul.w	r3, r2, r3
 800976e:	69fa      	ldr	r2, [r7, #28]
 8009770:	18d1      	adds	r1, r2, r3
 8009772:	693b      	ldr	r3, [r7, #16]
 8009774:	899b      	ldrh	r3, [r3, #12]
 8009776:	461a      	mov	r2, r3
 8009778:	f7fd fd91 	bl	800729e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	7d1b      	ldrb	r3, [r3, #20]
 8009780:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009784:	b2da      	uxtb	r2, r3
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800978a:	693b      	ldr	r3, [r7, #16]
 800978c:	899b      	ldrh	r3, [r3, #12]
 800978e:	461a      	mov	r2, r3
 8009790:	6a3b      	ldr	r3, [r7, #32]
 8009792:	fb02 f303 	mul.w	r3, r2, r3
 8009796:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8009798:	e050      	b.n	800983c <f_write+0x31e>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	6a1b      	ldr	r3, [r3, #32]
 800979e:	697a      	ldr	r2, [r7, #20]
 80097a0:	429a      	cmp	r2, r3
 80097a2:	d01b      	beq.n	80097dc <f_write+0x2be>
				fp->fptr < fp->obj.objsize &&
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	699a      	ldr	r2, [r3, #24]
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80097ac:	429a      	cmp	r2, r3
 80097ae:	d215      	bcs.n	80097dc <f_write+0x2be>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	7858      	ldrb	r0, [r3, #1]
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80097ba:	2301      	movs	r3, #1
 80097bc:	697a      	ldr	r2, [r7, #20]
 80097be:	f7fd fc8d 	bl	80070dc <disk_read>
 80097c2:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d009      	beq.n	80097dc <f_write+0x2be>
					ABORT(fs, FR_DISK_ERR);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	2201      	movs	r2, #1
 80097cc:	755a      	strb	r2, [r3, #21]
 80097ce:	693b      	ldr	r3, [r7, #16]
 80097d0:	2101      	movs	r1, #1
 80097d2:	4618      	mov	r0, r3
 80097d4:	f7fd fdf7 	bl	80073c6 <unlock_fs>
 80097d8:	2301      	movs	r3, #1
 80097da:	e05f      	b.n	800989c <f_write+0x37e>
			}
#endif
			fp->sect = sect;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	697a      	ldr	r2, [r7, #20]
 80097e0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80097e2:	693b      	ldr	r3, [r7, #16]
 80097e4:	899b      	ldrh	r3, [r3, #12]
 80097e6:	4618      	mov	r0, r3
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	699b      	ldr	r3, [r3, #24]
 80097ec:	693a      	ldr	r2, [r7, #16]
 80097ee:	8992      	ldrh	r2, [r2, #12]
 80097f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80097f4:	fb01 f202 	mul.w	r2, r1, r2
 80097f8:	1a9b      	subs	r3, r3, r2
 80097fa:	1ac3      	subs	r3, r0, r3
 80097fc:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80097fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	429a      	cmp	r2, r3
 8009804:	d901      	bls.n	800980a <f_write+0x2ec>
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	699b      	ldr	r3, [r3, #24]
 8009814:	693a      	ldr	r2, [r7, #16]
 8009816:	8992      	ldrh	r2, [r2, #12]
 8009818:	fbb3 f0f2 	udiv	r0, r3, r2
 800981c:	fb00 f202 	mul.w	r2, r0, r2
 8009820:	1a9b      	subs	r3, r3, r2
 8009822:	440b      	add	r3, r1
 8009824:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009826:	69f9      	ldr	r1, [r7, #28]
 8009828:	4618      	mov	r0, r3
 800982a:	f7fd fd38 	bl	800729e <mem_cpy>
		fp->flag |= FA_DIRTY;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	7d1b      	ldrb	r3, [r3, #20]
 8009832:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009836:	b2da      	uxtb	r2, r3
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800983c:	69fa      	ldr	r2, [r7, #28]
 800983e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009840:	4413      	add	r3, r2
 8009842:	61fb      	str	r3, [r7, #28]
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	699a      	ldr	r2, [r3, #24]
 8009848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800984a:	441a      	add	r2, r3
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	619a      	str	r2, [r3, #24]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	68da      	ldr	r2, [r3, #12]
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	699b      	ldr	r3, [r3, #24]
 8009858:	429a      	cmp	r2, r3
 800985a:	bf38      	it	cc
 800985c:	461a      	movcc	r2, r3
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	60da      	str	r2, [r3, #12]
 8009862:	683b      	ldr	r3, [r7, #0]
 8009864:	681a      	ldr	r2, [r3, #0]
 8009866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009868:	441a      	add	r2, r3
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	601a      	str	r2, [r3, #0]
 800986e:	687a      	ldr	r2, [r7, #4]
 8009870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009872:	1ad3      	subs	r3, r2, r3
 8009874:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2b00      	cmp	r3, #0
 800987a:	f47f ae97 	bne.w	80095ac <f_write+0x8e>
 800987e:	e000      	b.n	8009882 <f_write+0x364>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009880:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	7d1b      	ldrb	r3, [r3, #20]
 8009886:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800988a:	b2da      	uxtb	r2, r3
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009890:	693b      	ldr	r3, [r7, #16]
 8009892:	2100      	movs	r1, #0
 8009894:	4618      	mov	r0, r3
 8009896:	f7fd fd96 	bl	80073c6 <unlock_fs>
 800989a:	2300      	movs	r3, #0
}
 800989c:	4618      	mov	r0, r3
 800989e:	3730      	adds	r7, #48	@ 0x30
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b086      	sub	sp, #24
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f107 0208 	add.w	r2, r7, #8
 80098b2:	4611      	mov	r1, r2
 80098b4:	4618      	mov	r0, r3
 80098b6:	f7ff fa29 	bl	8008d0c <validate>
 80098ba:	4603      	mov	r3, r0
 80098bc:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80098be:	7dfb      	ldrb	r3, [r7, #23]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d16d      	bne.n	80099a0 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	7d1b      	ldrb	r3, [r3, #20]
 80098c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d067      	beq.n	80099a0 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	7d1b      	ldrb	r3, [r3, #20]
 80098d4:	b25b      	sxtb	r3, r3
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	da1a      	bge.n	8009910 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	7858      	ldrb	r0, [r3, #1]
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6a1a      	ldr	r2, [r3, #32]
 80098e8:	2301      	movs	r3, #1
 80098ea:	f7fd fc17 	bl	800711c <disk_write>
 80098ee:	4603      	mov	r3, r0
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d006      	beq.n	8009902 <f_sync+0x5e>
 80098f4:	68bb      	ldr	r3, [r7, #8]
 80098f6:	2101      	movs	r1, #1
 80098f8:	4618      	mov	r0, r3
 80098fa:	f7fd fd64 	bl	80073c6 <unlock_fs>
 80098fe:	2301      	movs	r3, #1
 8009900:	e055      	b.n	80099ae <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	7d1b      	ldrb	r3, [r3, #20]
 8009906:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800990a:	b2da      	uxtb	r2, r3
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009910:	f7fc fda4 	bl	800645c <get_fattime>
 8009914:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009916:	68ba      	ldr	r2, [r7, #8]
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800991c:	4619      	mov	r1, r3
 800991e:	4610      	mov	r0, r2
 8009920:	f7fd ff1c 	bl	800775c <move_window>
 8009924:	4603      	mov	r3, r0
 8009926:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009928:	7dfb      	ldrb	r3, [r7, #23]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d138      	bne.n	80099a0 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009932:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	330b      	adds	r3, #11
 8009938:	781a      	ldrb	r2, [r3, #0]
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	330b      	adds	r3, #11
 800993e:	f042 0220 	orr.w	r2, r2, #32
 8009942:	b2d2      	uxtb	r2, r2
 8009944:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	6818      	ldr	r0, [r3, #0]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	689b      	ldr	r3, [r3, #8]
 800994e:	461a      	mov	r2, r3
 8009950:	68f9      	ldr	r1, [r7, #12]
 8009952:	f7fe fca7 	bl	80082a4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	f103 021c 	add.w	r2, r3, #28
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	68db      	ldr	r3, [r3, #12]
 8009960:	4619      	mov	r1, r3
 8009962:	4610      	mov	r0, r2
 8009964:	f7fd fc6f 	bl	8007246 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	3316      	adds	r3, #22
 800996c:	6939      	ldr	r1, [r7, #16]
 800996e:	4618      	mov	r0, r3
 8009970:	f7fd fc69 	bl	8007246 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	3312      	adds	r3, #18
 8009978:	2100      	movs	r1, #0
 800997a:	4618      	mov	r0, r3
 800997c:	f7fd fc48 	bl	8007210 <st_word>
					fs->wflag = 1;
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	2201      	movs	r2, #1
 8009984:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	4618      	mov	r0, r3
 800998a:	f7fd ff15 	bl	80077b8 <sync_fs>
 800998e:	4603      	mov	r3, r0
 8009990:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	7d1b      	ldrb	r3, [r3, #20]
 8009996:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800999a:	b2da      	uxtb	r2, r3
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	7dfa      	ldrb	r2, [r7, #23]
 80099a4:	4611      	mov	r1, r2
 80099a6:	4618      	mov	r0, r3
 80099a8:	f7fd fd0d 	bl	80073c6 <unlock_fs>
 80099ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3718      	adds	r7, #24
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}

080099b6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80099b6:	b580      	push	{r7, lr}
 80099b8:	b084      	sub	sp, #16
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f7ff ff70 	bl	80098a4 <f_sync>
 80099c4:	4603      	mov	r3, r0
 80099c6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80099c8:	7bfb      	ldrb	r3, [r7, #15]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d11d      	bne.n	8009a0a <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f107 0208 	add.w	r2, r7, #8
 80099d4:	4611      	mov	r1, r2
 80099d6:	4618      	mov	r0, r3
 80099d8:	f7ff f998 	bl	8008d0c <validate>
 80099dc:	4603      	mov	r3, r0
 80099de:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80099e0:	7bfb      	ldrb	r3, [r7, #15]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d111      	bne.n	8009a0a <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	691b      	ldr	r3, [r3, #16]
 80099ea:	4618      	mov	r0, r3
 80099ec:	f7fd fe12 	bl	8007614 <dec_lock>
 80099f0:	4603      	mov	r3, r0
 80099f2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80099f4:	7bfb      	ldrb	r3, [r7, #15]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d102      	bne.n	8009a00 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2200      	movs	r2, #0
 80099fe:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8009a00:	68bb      	ldr	r3, [r7, #8]
 8009a02:	2100      	movs	r1, #0
 8009a04:	4618      	mov	r0, r3
 8009a06:	f7fd fcde 	bl	80073c6 <unlock_fs>
#endif
		}
	}
	return res;
 8009a0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3710      	adds	r7, #16
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b090      	sub	sp, #64	@ 0x40
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
 8009a1c:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 8009a1e:	f107 010c 	add.w	r1, r7, #12
 8009a22:	1d3b      	adds	r3, r7, #4
 8009a24:	2200      	movs	r2, #0
 8009a26:	4618      	mov	r0, r3
 8009a28:	f7fe fee8 	bl	80087fc <find_volume>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) {
 8009a32:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d11f      	bne.n	8009a7a <f_stat+0x66>
		INIT_NAMBUF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009a3a:	687a      	ldr	r2, [r7, #4]
 8009a3c:	f107 030c 	add.w	r3, r7, #12
 8009a40:	4611      	mov	r1, r2
 8009a42:	4618      	mov	r0, r3
 8009a44:	f7fe fdca 	bl	80085dc <follow_path>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if (res == FR_OK) {				/* Follow completed */
 8009a4e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d111      	bne.n	8009a7a <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 8009a56:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8009a5a:	b25b      	sxtb	r3, r3
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	da03      	bge.n	8009a68 <f_stat+0x54>
				res = FR_INVALID_NAME;
 8009a60:	2306      	movs	r3, #6
 8009a62:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8009a66:	e008      	b.n	8009a7a <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 8009a68:	683b      	ldr	r3, [r7, #0]
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d005      	beq.n	8009a7a <f_stat+0x66>
 8009a6e:	f107 030c 	add.w	r3, r7, #12
 8009a72:	6839      	ldr	r1, [r7, #0]
 8009a74:	4618      	mov	r0, r3
 8009a76:	f7fe fcbc 	bl	80083f2 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(dj.obj.fs, res);
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8009a80:	4611      	mov	r1, r2
 8009a82:	4618      	mov	r0, r3
 8009a84:	f7fd fc9f 	bl	80073c6 <unlock_fs>
 8009a88:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3740      	adds	r7, #64	@ 0x40
 8009a90:	46bd      	mov	sp, r7
 8009a92:	bd80      	pop	{r7, pc}

08009a94 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8009a94:	b580      	push	{r7, lr}
 8009a96:	b092      	sub	sp, #72	@ 0x48
 8009a98:	af00      	add	r7, sp, #0
 8009a9a:	60f8      	str	r0, [r7, #12]
 8009a9c:	60b9      	str	r1, [r7, #8]
 8009a9e:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8009aa0:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8009aa4:	f107 030c 	add.w	r3, r7, #12
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f7fe fea6 	bl	80087fc <find_volume>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 8009ab6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	f040 8099 	bne.w	8009bf2 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8009ac0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8009ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ac8:	699a      	ldr	r2, [r3, #24]
 8009aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009acc:	69db      	ldr	r3, [r3, #28]
 8009ace:	3b02      	subs	r3, #2
 8009ad0:	429a      	cmp	r2, r3
 8009ad2:	d804      	bhi.n	8009ade <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8009ad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ad6:	699a      	ldr	r2, [r3, #24]
 8009ad8:	68bb      	ldr	r3, [r7, #8]
 8009ada:	601a      	str	r2, [r3, #0]
 8009adc:	e089      	b.n	8009bf2 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8009ade:	2300      	movs	r3, #0
 8009ae0:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8009ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ae4:	781b      	ldrb	r3, [r3, #0]
 8009ae6:	2b01      	cmp	r3, #1
 8009ae8:	d128      	bne.n	8009b3c <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8009aea:	2302      	movs	r3, #2
 8009aec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009af0:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8009af2:	f107 0314 	add.w	r3, r7, #20
 8009af6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009af8:	4618      	mov	r0, r3
 8009afa:	f7fd feec 	bl	80078d6 <get_fat>
 8009afe:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8009b00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b06:	d103      	bne.n	8009b10 <f_getfree+0x7c>
 8009b08:	2301      	movs	r3, #1
 8009b0a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009b0e:	e063      	b.n	8009bd8 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8009b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d103      	bne.n	8009b1e <f_getfree+0x8a>
 8009b16:	2302      	movs	r3, #2
 8009b18:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009b1c:	e05c      	b.n	8009bd8 <f_getfree+0x144>
					if (stat == 0) nfree++;
 8009b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d102      	bne.n	8009b2a <f_getfree+0x96>
 8009b24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b26:	3301      	adds	r3, #1
 8009b28:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8009b2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b2c:	3301      	adds	r3, #1
 8009b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b32:	69db      	ldr	r3, [r3, #28]
 8009b34:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009b36:	429a      	cmp	r2, r3
 8009b38:	d3db      	bcc.n	8009af2 <f_getfree+0x5e>
 8009b3a:	e04d      	b.n	8009bd8 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8009b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b3e:	69db      	ldr	r3, [r3, #28]
 8009b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b46:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8009b48:	2300      	movs	r3, #0
 8009b4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8009b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d113      	bne.n	8009b7e <f_getfree+0xea>
							res = move_window(fs, sect++);
 8009b56:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009b58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b5a:	1c5a      	adds	r2, r3, #1
 8009b5c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009b5e:	4619      	mov	r1, r3
 8009b60:	f7fd fdfc 	bl	800775c <move_window>
 8009b64:	4603      	mov	r3, r0
 8009b66:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 8009b6a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d131      	bne.n	8009bd6 <f_getfree+0x142>
							p = fs->win;
 8009b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b74:	3338      	adds	r3, #56	@ 0x38
 8009b76:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8009b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b7a:	899b      	ldrh	r3, [r3, #12]
 8009b7c:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8009b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b80:	781b      	ldrb	r3, [r3, #0]
 8009b82:	2b02      	cmp	r3, #2
 8009b84:	d10f      	bne.n	8009ba6 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8009b86:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009b88:	f7fd fb06 	bl	8007198 <ld_word>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d102      	bne.n	8009b98 <f_getfree+0x104>
 8009b92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b94:	3301      	adds	r3, #1
 8009b96:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8009b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b9a:	3302      	adds	r3, #2
 8009b9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ba0:	3b02      	subs	r3, #2
 8009ba2:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ba4:	e010      	b.n	8009bc8 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8009ba6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ba8:	f7fd fb0f 	bl	80071ca <ld_dword>
 8009bac:	4603      	mov	r3, r0
 8009bae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d102      	bne.n	8009bbc <f_getfree+0x128>
 8009bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009bb8:	3301      	adds	r3, #1
 8009bba:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8009bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bbe:	3304      	adds	r3, #4
 8009bc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8009bc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bc4:	3b04      	subs	r3, #4
 8009bc6:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8009bc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bca:	3b01      	subs	r3, #1
 8009bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d1bd      	bne.n	8009b50 <f_getfree+0xbc>
 8009bd4:	e000      	b.n	8009bd8 <f_getfree+0x144>
							if (res != FR_OK) break;
 8009bd6:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009bdc:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8009bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009be2:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8009be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009be6:	791a      	ldrb	r2, [r3, #4]
 8009be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bea:	f042 0201 	orr.w	r2, r2, #1
 8009bee:	b2d2      	uxtb	r2, r2
 8009bf0:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8009bf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bf4:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8009bf8:	4611      	mov	r1, r2
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7fd fbe3 	bl	80073c6 <unlock_fs>
 8009c00:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8009c04:	4618      	mov	r0, r3
 8009c06:	3748      	adds	r7, #72	@ 0x48
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}

08009c0c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009c0c:	b480      	push	{r7}
 8009c0e:	b087      	sub	sp, #28
 8009c10:	af00      	add	r7, sp, #0
 8009c12:	60f8      	str	r0, [r7, #12]
 8009c14:	60b9      	str	r1, [r7, #8]
 8009c16:	4613      	mov	r3, r2
 8009c18:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009c1a:	2301      	movs	r3, #1
 8009c1c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009c22:	4b1f      	ldr	r3, [pc, #124]	@ (8009ca0 <FATFS_LinkDriverEx+0x94>)
 8009c24:	7a5b      	ldrb	r3, [r3, #9]
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d131      	bne.n	8009c90 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009c2c:	4b1c      	ldr	r3, [pc, #112]	@ (8009ca0 <FATFS_LinkDriverEx+0x94>)
 8009c2e:	7a5b      	ldrb	r3, [r3, #9]
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	461a      	mov	r2, r3
 8009c34:	4b1a      	ldr	r3, [pc, #104]	@ (8009ca0 <FATFS_LinkDriverEx+0x94>)
 8009c36:	2100      	movs	r1, #0
 8009c38:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009c3a:	4b19      	ldr	r3, [pc, #100]	@ (8009ca0 <FATFS_LinkDriverEx+0x94>)
 8009c3c:	7a5b      	ldrb	r3, [r3, #9]
 8009c3e:	b2db      	uxtb	r3, r3
 8009c40:	4a17      	ldr	r2, [pc, #92]	@ (8009ca0 <FATFS_LinkDriverEx+0x94>)
 8009c42:	009b      	lsls	r3, r3, #2
 8009c44:	4413      	add	r3, r2
 8009c46:	68fa      	ldr	r2, [r7, #12]
 8009c48:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009c4a:	4b15      	ldr	r3, [pc, #84]	@ (8009ca0 <FATFS_LinkDriverEx+0x94>)
 8009c4c:	7a5b      	ldrb	r3, [r3, #9]
 8009c4e:	b2db      	uxtb	r3, r3
 8009c50:	461a      	mov	r2, r3
 8009c52:	4b13      	ldr	r3, [pc, #76]	@ (8009ca0 <FATFS_LinkDriverEx+0x94>)
 8009c54:	4413      	add	r3, r2
 8009c56:	79fa      	ldrb	r2, [r7, #7]
 8009c58:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009c5a:	4b11      	ldr	r3, [pc, #68]	@ (8009ca0 <FATFS_LinkDriverEx+0x94>)
 8009c5c:	7a5b      	ldrb	r3, [r3, #9]
 8009c5e:	b2db      	uxtb	r3, r3
 8009c60:	1c5a      	adds	r2, r3, #1
 8009c62:	b2d1      	uxtb	r1, r2
 8009c64:	4a0e      	ldr	r2, [pc, #56]	@ (8009ca0 <FATFS_LinkDriverEx+0x94>)
 8009c66:	7251      	strb	r1, [r2, #9]
 8009c68:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009c6a:	7dbb      	ldrb	r3, [r7, #22]
 8009c6c:	3330      	adds	r3, #48	@ 0x30
 8009c6e:	b2da      	uxtb	r2, r3
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	3301      	adds	r3, #1
 8009c78:	223a      	movs	r2, #58	@ 0x3a
 8009c7a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	3302      	adds	r3, #2
 8009c80:	222f      	movs	r2, #47	@ 0x2f
 8009c82:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	3303      	adds	r3, #3
 8009c88:	2200      	movs	r2, #0
 8009c8a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009c90:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c92:	4618      	mov	r0, r3
 8009c94:	371c      	adds	r7, #28
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr
 8009c9e:	bf00      	nop
 8009ca0:	20042248 	.word	0x20042248

08009ca4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b082      	sub	sp, #8
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
 8009cac:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009cae:	2200      	movs	r2, #0
 8009cb0:	6839      	ldr	r1, [r7, #0]
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f7ff ffaa 	bl	8009c0c <FATFS_LinkDriverEx>
 8009cb8:	4603      	mov	r3, r0
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3708      	adds	r7, #8
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}

08009cc2 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8009cc2:	b580      	push	{r7, lr}
 8009cc4:	b086      	sub	sp, #24
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	4603      	mov	r3, r0
 8009cca:	6039      	str	r1, [r7, #0]
 8009ccc:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 8009cce:	2300      	movs	r3, #0
 8009cd0:	60fb      	str	r3, [r7, #12]
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 8009cd6:	f107 030c 	add.w	r3, r7, #12
 8009cda:	2101      	movs	r1, #1
 8009cdc:	4618      	mov	r0, r3
 8009cde:	f000 f8e9 	bl	8009eb4 <osSemaphoreCreate>
 8009ce2:	4602      	mov	r2, r0
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	bf14      	ite	ne
 8009cf0:	2301      	movne	r3, #1
 8009cf2:	2300      	moveq	r3, #0
 8009cf4:	b2db      	uxtb	r3, r3
 8009cf6:	617b      	str	r3, [r7, #20]

    return ret;
 8009cf8:	697b      	ldr	r3, [r7, #20]
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	3718      	adds	r7, #24
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}

08009d02 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8009d02:	b580      	push	{r7, lr}
 8009d04:	b082      	sub	sp, #8
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8009d0a:	6878      	ldr	r0, [r7, #4]
 8009d0c:	f000 f988 	bl	800a020 <osSemaphoreDelete>
#endif
    return 1;
 8009d10:	2301      	movs	r3, #1
}
 8009d12:	4618      	mov	r0, r3
 8009d14:	3708      	adds	r7, #8
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}

08009d1a <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8009d1a:	b580      	push	{r7, lr}
 8009d1c:	b084      	sub	sp, #16
 8009d1e:	af00      	add	r7, sp, #0
 8009d20:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8009d22:	2300      	movs	r3, #0
 8009d24:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 8009d26:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f000 f8f4 	bl	8009f18 <osSemaphoreWait>
 8009d30:	4603      	mov	r3, r0
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d101      	bne.n	8009d3a <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 8009d36:	2301      	movs	r3, #1
 8009d38:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8009d3a:	68fb      	ldr	r3, [r7, #12]
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3710      	adds	r7, #16
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}

08009d44 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b082      	sub	sp, #8
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f000 f931 	bl	8009fb4 <osSemaphoreRelease>
#endif
}
 8009d52:	bf00      	nop
 8009d54:	3708      	adds	r7, #8
 8009d56:	46bd      	mov	sp, r7
 8009d58:	bd80      	pop	{r7, pc}

08009d5a <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009d5a:	b480      	push	{r7}
 8009d5c:	b085      	sub	sp, #20
 8009d5e:	af00      	add	r7, sp, #0
 8009d60:	4603      	mov	r3, r0
 8009d62:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009d64:	2300      	movs	r3, #0
 8009d66:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009d68:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009d6c:	2b84      	cmp	r3, #132	@ 0x84
 8009d6e:	d005      	beq.n	8009d7c <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009d70:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	4413      	add	r3, r2
 8009d78:	3303      	adds	r3, #3
 8009d7a:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3714      	adds	r7, #20
 8009d82:	46bd      	mov	sp, r7
 8009d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d88:	4770      	bx	lr

08009d8a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8009d8a:	b480      	push	{r7}
 8009d8c:	b083      	sub	sp, #12
 8009d8e:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d90:	f3ef 8305 	mrs	r3, IPSR
 8009d94:	607b      	str	r3, [r7, #4]
  return(result);
 8009d96:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	bf14      	ite	ne
 8009d9c:	2301      	movne	r3, #1
 8009d9e:	2300      	moveq	r3, #0
 8009da0:	b2db      	uxtb	r3, r3
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	370c      	adds	r7, #12
 8009da6:	46bd      	mov	sp, r7
 8009da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dac:	4770      	bx	lr

08009dae <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009dae:	b580      	push	{r7, lr}
 8009db0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009db2:	f001 fc65 	bl	800b680 <vTaskStartScheduler>
  
  return osOK;
 8009db6:	2300      	movs	r3, #0
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	bd80      	pop	{r7, pc}

08009dbc <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8009dc0:	f002 f8b4 	bl	800bf2c <xTaskGetSchedulerState>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d101      	bne.n	8009dce <osKernelRunning+0x12>
    return 0;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	e000      	b.n	8009dd0 <osKernelRunning+0x14>
  else
    return 1;
 8009dce:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8009dd8:	f7ff ffd7 	bl	8009d8a <inHandlerMode>
 8009ddc:	4603      	mov	r3, r0
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d003      	beq.n	8009dea <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8009de2:	f001 fd79 	bl	800b8d8 <xTaskGetTickCountFromISR>
 8009de6:	4603      	mov	r3, r0
 8009de8:	e002      	b.n	8009df0 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8009dea:	f001 fd65 	bl	800b8b8 <xTaskGetTickCount>
 8009dee:	4603      	mov	r3, r0
  }
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009df4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009df6:	b089      	sub	sp, #36	@ 0x24
 8009df8:	af04      	add	r7, sp, #16
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	695b      	ldr	r3, [r3, #20]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d020      	beq.n	8009e48 <osThreadCreate+0x54>
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	699b      	ldr	r3, [r3, #24]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d01c      	beq.n	8009e48 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	685c      	ldr	r4, [r3, #4]
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	691e      	ldr	r6, [r3, #16]
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009e20:	4618      	mov	r0, r3
 8009e22:	f7ff ff9a 	bl	8009d5a <makeFreeRtosPriority>
 8009e26:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	695b      	ldr	r3, [r3, #20]
 8009e2c:	687a      	ldr	r2, [r7, #4]
 8009e2e:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009e30:	9202      	str	r2, [sp, #8]
 8009e32:	9301      	str	r3, [sp, #4]
 8009e34:	9100      	str	r1, [sp, #0]
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	4632      	mov	r2, r6
 8009e3a:	4629      	mov	r1, r5
 8009e3c:	4620      	mov	r0, r4
 8009e3e:	f001 fa2f 	bl	800b2a0 <xTaskCreateStatic>
 8009e42:	4603      	mov	r3, r0
 8009e44:	60fb      	str	r3, [r7, #12]
 8009e46:	e01c      	b.n	8009e82 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	685c      	ldr	r4, [r3, #4]
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009e54:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009e5c:	4618      	mov	r0, r3
 8009e5e:	f7ff ff7c 	bl	8009d5a <makeFreeRtosPriority>
 8009e62:	4602      	mov	r2, r0
 8009e64:	f107 030c 	add.w	r3, r7, #12
 8009e68:	9301      	str	r3, [sp, #4]
 8009e6a:	9200      	str	r2, [sp, #0]
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	4632      	mov	r2, r6
 8009e70:	4629      	mov	r1, r5
 8009e72:	4620      	mov	r0, r4
 8009e74:	f001 fa7a 	bl	800b36c <xTaskCreate>
 8009e78:	4603      	mov	r3, r0
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	d001      	beq.n	8009e82 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	e000      	b.n	8009e84 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009e82:	68fb      	ldr	r3, [r7, #12]
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	3714      	adds	r7, #20
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009e8c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b084      	sub	sp, #16
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d001      	beq.n	8009ea2 <osDelay+0x16>
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	e000      	b.n	8009ea4 <osDelay+0x18>
 8009ea2:	2301      	movs	r3, #1
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	f001 fbb3 	bl	800b610 <vTaskDelay>
  
  return osOK;
 8009eaa:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3710      	adds	r7, #16
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	bd80      	pop	{r7, pc}

08009eb4 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b086      	sub	sp, #24
 8009eb8:	af02      	add	r7, sp, #8
 8009eba:	6078      	str	r0, [r7, #4]
 8009ebc:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	685b      	ldr	r3, [r3, #4]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d00f      	beq.n	8009ee6 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	2b01      	cmp	r3, #1
 8009eca:	d10a      	bne.n	8009ee2 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	2203      	movs	r2, #3
 8009ed2:	9200      	str	r2, [sp, #0]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	2100      	movs	r1, #0
 8009ed8:	2001      	movs	r0, #1
 8009eda:	f000 fab1 	bl	800a440 <xQueueGenericCreateStatic>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	e016      	b.n	8009f10 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	e014      	b.n	8009f10 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	2b01      	cmp	r3, #1
 8009eea:	d110      	bne.n	8009f0e <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8009eec:	2203      	movs	r2, #3
 8009eee:	2100      	movs	r1, #0
 8009ef0:	2001      	movs	r0, #1
 8009ef2:	f000 fb2c 	bl	800a54e <xQueueGenericCreate>
 8009ef6:	60f8      	str	r0, [r7, #12]
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d005      	beq.n	8009f0a <osSemaphoreCreate+0x56>
 8009efe:	2300      	movs	r3, #0
 8009f00:	2200      	movs	r2, #0
 8009f02:	2100      	movs	r1, #0
 8009f04:	68f8      	ldr	r0, [r7, #12]
 8009f06:	f000 fb85 	bl	800a614 <xQueueGenericSend>
      return sema;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	e000      	b.n	8009f10 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8009f0e:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3710      	adds	r7, #16
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8009f22:	2300      	movs	r3, #0
 8009f24:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d101      	bne.n	8009f30 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8009f2c:	2380      	movs	r3, #128	@ 0x80
 8009f2e:	e03a      	b.n	8009fa6 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8009f30:	2300      	movs	r3, #0
 8009f32:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f3a:	d103      	bne.n	8009f44 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8009f3c:	f04f 33ff 	mov.w	r3, #4294967295
 8009f40:	60fb      	str	r3, [r7, #12]
 8009f42:	e009      	b.n	8009f58 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d006      	beq.n	8009f58 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8009f4a:	683b      	ldr	r3, [r7, #0]
 8009f4c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d101      	bne.n	8009f58 <osSemaphoreWait+0x40>
      ticks = 1;
 8009f54:	2301      	movs	r3, #1
 8009f56:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8009f58:	f7ff ff17 	bl	8009d8a <inHandlerMode>
 8009f5c:	4603      	mov	r3, r0
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d017      	beq.n	8009f92 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009f62:	f107 0308 	add.w	r3, r7, #8
 8009f66:	461a      	mov	r2, r3
 8009f68:	2100      	movs	r1, #0
 8009f6a:	6878      	ldr	r0, [r7, #4]
 8009f6c:	f000 ff98 	bl	800aea0 <xQueueReceiveFromISR>
 8009f70:	4603      	mov	r3, r0
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	d001      	beq.n	8009f7a <osSemaphoreWait+0x62>
      return osErrorOS;
 8009f76:	23ff      	movs	r3, #255	@ 0xff
 8009f78:	e015      	b.n	8009fa6 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d011      	beq.n	8009fa4 <osSemaphoreWait+0x8c>
 8009f80:	4b0b      	ldr	r3, [pc, #44]	@ (8009fb0 <osSemaphoreWait+0x98>)
 8009f82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f86:	601a      	str	r2, [r3, #0]
 8009f88:	f3bf 8f4f 	dsb	sy
 8009f8c:	f3bf 8f6f 	isb	sy
 8009f90:	e008      	b.n	8009fa4 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8009f92:	68f9      	ldr	r1, [r7, #12]
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	f000 fe6b 	bl	800ac70 <xQueueSemaphoreTake>
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	d001      	beq.n	8009fa4 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8009fa0:	23ff      	movs	r3, #255	@ 0xff
 8009fa2:	e000      	b.n	8009fa6 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8009fa4:	2300      	movs	r3, #0
}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3710      	adds	r7, #16
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}
 8009fae:	bf00      	nop
 8009fb0:	e000ed04 	.word	0xe000ed04

08009fb4 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b084      	sub	sp, #16
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8009fc4:	f7ff fee1 	bl	8009d8a <inHandlerMode>
 8009fc8:	4603      	mov	r3, r0
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d016      	beq.n	8009ffc <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8009fce:	f107 0308 	add.w	r3, r7, #8
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	6878      	ldr	r0, [r7, #4]
 8009fd6:	f000 fcca 	bl	800a96e <xQueueGiveFromISR>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	2b01      	cmp	r3, #1
 8009fde:	d001      	beq.n	8009fe4 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8009fe0:	23ff      	movs	r3, #255	@ 0xff
 8009fe2:	e017      	b.n	800a014 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d013      	beq.n	800a012 <osSemaphoreRelease+0x5e>
 8009fea:	4b0c      	ldr	r3, [pc, #48]	@ (800a01c <osSemaphoreRelease+0x68>)
 8009fec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ff0:	601a      	str	r2, [r3, #0]
 8009ff2:	f3bf 8f4f 	dsb	sy
 8009ff6:	f3bf 8f6f 	isb	sy
 8009ffa:	e00a      	b.n	800a012 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	2200      	movs	r2, #0
 800a000:	2100      	movs	r1, #0
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f000 fb06 	bl	800a614 <xQueueGenericSend>
 800a008:	4603      	mov	r3, r0
 800a00a:	2b01      	cmp	r3, #1
 800a00c:	d001      	beq.n	800a012 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800a00e:	23ff      	movs	r3, #255	@ 0xff
 800a010:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800a012:	68fb      	ldr	r3, [r7, #12]
}
 800a014:	4618      	mov	r0, r3
 800a016:	3710      	adds	r7, #16
 800a018:	46bd      	mov	sp, r7
 800a01a:	bd80      	pop	{r7, pc}
 800a01c:	e000ed04 	.word	0xe000ed04

0800a020 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b082      	sub	sp, #8
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800a028:	f7ff feaf 	bl	8009d8a <inHandlerMode>
 800a02c:	4603      	mov	r3, r0
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d001      	beq.n	800a036 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800a032:	2382      	movs	r3, #130	@ 0x82
 800a034:	e003      	b.n	800a03e <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f000 ffba 	bl	800afb0 <vQueueDelete>

  return osOK; 
 800a03c:	2300      	movs	r3, #0
}
 800a03e:	4618      	mov	r0, r3
 800a040:	3708      	adds	r7, #8
 800a042:	46bd      	mov	sp, r7
 800a044:	bd80      	pop	{r7, pc}

0800a046 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800a046:	b590      	push	{r4, r7, lr}
 800a048:	b085      	sub	sp, #20
 800a04a:	af02      	add	r7, sp, #8
 800a04c:	6078      	str	r0, [r7, #4]
 800a04e:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	689b      	ldr	r3, [r3, #8]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d011      	beq.n	800a07c <osMessageCreate+0x36>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	68db      	ldr	r3, [r3, #12]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d00d      	beq.n	800a07c <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6818      	ldr	r0, [r3, #0]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	6859      	ldr	r1, [r3, #4]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	689a      	ldr	r2, [r3, #8]
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	68db      	ldr	r3, [r3, #12]
 800a070:	2400      	movs	r4, #0
 800a072:	9400      	str	r4, [sp, #0]
 800a074:	f000 f9e4 	bl	800a440 <xQueueGenericCreateStatic>
 800a078:	4603      	mov	r3, r0
 800a07a:	e008      	b.n	800a08e <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6818      	ldr	r0, [r3, #0]
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	2200      	movs	r2, #0
 800a086:	4619      	mov	r1, r3
 800a088:	f000 fa61 	bl	800a54e <xQueueGenericCreate>
 800a08c:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800a08e:	4618      	mov	r0, r3
 800a090:	370c      	adds	r7, #12
 800a092:	46bd      	mov	sp, r7
 800a094:	bd90      	pop	{r4, r7, pc}
	...

0800a098 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b086      	sub	sp, #24
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	60f8      	str	r0, [r7, #12]
 800a0a0:	60b9      	str	r1, [r7, #8]
 800a0a2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d101      	bne.n	800a0b6 <osMessagePut+0x1e>
    ticks = 1;
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800a0b6:	f7ff fe68 	bl	8009d8a <inHandlerMode>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d018      	beq.n	800a0f2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800a0c0:	f107 0210 	add.w	r2, r7, #16
 800a0c4:	f107 0108 	add.w	r1, r7, #8
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	68f8      	ldr	r0, [r7, #12]
 800a0cc:	f000 fbac 	bl	800a828 <xQueueGenericSendFromISR>
 800a0d0:	4603      	mov	r3, r0
 800a0d2:	2b01      	cmp	r3, #1
 800a0d4:	d001      	beq.n	800a0da <osMessagePut+0x42>
      return osErrorOS;
 800a0d6:	23ff      	movs	r3, #255	@ 0xff
 800a0d8:	e018      	b.n	800a10c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d014      	beq.n	800a10a <osMessagePut+0x72>
 800a0e0:	4b0c      	ldr	r3, [pc, #48]	@ (800a114 <osMessagePut+0x7c>)
 800a0e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0e6:	601a      	str	r2, [r3, #0]
 800a0e8:	f3bf 8f4f 	dsb	sy
 800a0ec:	f3bf 8f6f 	isb	sy
 800a0f0:	e00b      	b.n	800a10a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800a0f2:	f107 0108 	add.w	r1, r7, #8
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	697a      	ldr	r2, [r7, #20]
 800a0fa:	68f8      	ldr	r0, [r7, #12]
 800a0fc:	f000 fa8a 	bl	800a614 <xQueueGenericSend>
 800a100:	4603      	mov	r3, r0
 800a102:	2b01      	cmp	r3, #1
 800a104:	d001      	beq.n	800a10a <osMessagePut+0x72>
      return osErrorOS;
 800a106:	23ff      	movs	r3, #255	@ 0xff
 800a108:	e000      	b.n	800a10c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800a10a:	2300      	movs	r3, #0
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3718      	adds	r7, #24
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}
 800a114:	e000ed04 	.word	0xe000ed04

0800a118 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800a118:	b590      	push	{r4, r7, lr}
 800a11a:	b08b      	sub	sp, #44	@ 0x2c
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	60f8      	str	r0, [r7, #12]
 800a120:	60b9      	str	r1, [r7, #8]
 800a122:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800a128:	2300      	movs	r3, #0
 800a12a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800a12c:	68bb      	ldr	r3, [r7, #8]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d10a      	bne.n	800a148 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800a132:	2380      	movs	r3, #128	@ 0x80
 800a134:	617b      	str	r3, [r7, #20]
    return event;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	461c      	mov	r4, r3
 800a13a:	f107 0314 	add.w	r3, r7, #20
 800a13e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a142:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800a146:	e054      	b.n	800a1f2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800a148:	2300      	movs	r3, #0
 800a14a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800a14c:	2300      	movs	r3, #0
 800a14e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a156:	d103      	bne.n	800a160 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800a158:	f04f 33ff 	mov.w	r3, #4294967295
 800a15c:	627b      	str	r3, [r7, #36]	@ 0x24
 800a15e:	e009      	b.n	800a174 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d006      	beq.n	800a174 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800a16a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d101      	bne.n	800a174 <osMessageGet+0x5c>
      ticks = 1;
 800a170:	2301      	movs	r3, #1
 800a172:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800a174:	f7ff fe09 	bl	8009d8a <inHandlerMode>
 800a178:	4603      	mov	r3, r0
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d01c      	beq.n	800a1b8 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800a17e:	f107 0220 	add.w	r2, r7, #32
 800a182:	f107 0314 	add.w	r3, r7, #20
 800a186:	3304      	adds	r3, #4
 800a188:	4619      	mov	r1, r3
 800a18a:	68b8      	ldr	r0, [r7, #8]
 800a18c:	f000 fe88 	bl	800aea0 <xQueueReceiveFromISR>
 800a190:	4603      	mov	r3, r0
 800a192:	2b01      	cmp	r3, #1
 800a194:	d102      	bne.n	800a19c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800a196:	2310      	movs	r3, #16
 800a198:	617b      	str	r3, [r7, #20]
 800a19a:	e001      	b.n	800a1a0 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800a19c:	2300      	movs	r3, #0
 800a19e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800a1a0:	6a3b      	ldr	r3, [r7, #32]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d01d      	beq.n	800a1e2 <osMessageGet+0xca>
 800a1a6:	4b15      	ldr	r3, [pc, #84]	@ (800a1fc <osMessageGet+0xe4>)
 800a1a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1ac:	601a      	str	r2, [r3, #0]
 800a1ae:	f3bf 8f4f 	dsb	sy
 800a1b2:	f3bf 8f6f 	isb	sy
 800a1b6:	e014      	b.n	800a1e2 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800a1b8:	f107 0314 	add.w	r3, r7, #20
 800a1bc:	3304      	adds	r3, #4
 800a1be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1c0:	4619      	mov	r1, r3
 800a1c2:	68b8      	ldr	r0, [r7, #8]
 800a1c4:	f000 fc6c 	bl	800aaa0 <xQueueReceive>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	2b01      	cmp	r3, #1
 800a1cc:	d102      	bne.n	800a1d4 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800a1ce:	2310      	movs	r3, #16
 800a1d0:	617b      	str	r3, [r7, #20]
 800a1d2:	e006      	b.n	800a1e2 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800a1d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d101      	bne.n	800a1de <osMessageGet+0xc6>
 800a1da:	2300      	movs	r3, #0
 800a1dc:	e000      	b.n	800a1e0 <osMessageGet+0xc8>
 800a1de:	2340      	movs	r3, #64	@ 0x40
 800a1e0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	461c      	mov	r4, r3
 800a1e6:	f107 0314 	add.w	r3, r7, #20
 800a1ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a1ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800a1f2:	68f8      	ldr	r0, [r7, #12]
 800a1f4:	372c      	adds	r7, #44	@ 0x2c
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd90      	pop	{r4, r7, pc}
 800a1fa:	bf00      	nop
 800a1fc:	e000ed04 	.word	0xe000ed04

0800a200 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a200:	b480      	push	{r7}
 800a202:	b083      	sub	sp, #12
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	f103 0208 	add.w	r2, r3, #8
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	f04f 32ff 	mov.w	r2, #4294967295
 800a218:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	f103 0208 	add.w	r2, r3, #8
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f103 0208 	add.w	r2, r3, #8
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2200      	movs	r2, #0
 800a232:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a234:	bf00      	nop
 800a236:	370c      	adds	r7, #12
 800a238:	46bd      	mov	sp, r7
 800a23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23e:	4770      	bx	lr

0800a240 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a240:	b480      	push	{r7}
 800a242:	b083      	sub	sp, #12
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2200      	movs	r2, #0
 800a24c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a24e:	bf00      	nop
 800a250:	370c      	adds	r7, #12
 800a252:	46bd      	mov	sp, r7
 800a254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a258:	4770      	bx	lr

0800a25a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a25a:	b480      	push	{r7}
 800a25c:	b085      	sub	sp, #20
 800a25e:	af00      	add	r7, sp, #0
 800a260:	6078      	str	r0, [r7, #4]
 800a262:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	68fa      	ldr	r2, [r7, #12]
 800a26e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	689a      	ldr	r2, [r3, #8]
 800a274:	683b      	ldr	r3, [r7, #0]
 800a276:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	689b      	ldr	r3, [r3, #8]
 800a27c:	683a      	ldr	r2, [r7, #0]
 800a27e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	683a      	ldr	r2, [r7, #0]
 800a284:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	687a      	ldr	r2, [r7, #4]
 800a28a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	1c5a      	adds	r2, r3, #1
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	601a      	str	r2, [r3, #0]
}
 800a296:	bf00      	nop
 800a298:	3714      	adds	r7, #20
 800a29a:	46bd      	mov	sp, r7
 800a29c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a0:	4770      	bx	lr

0800a2a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a2a2:	b480      	push	{r7}
 800a2a4:	b085      	sub	sp, #20
 800a2a6:	af00      	add	r7, sp, #0
 800a2a8:	6078      	str	r0, [r7, #4]
 800a2aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2b8:	d103      	bne.n	800a2c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	691b      	ldr	r3, [r3, #16]
 800a2be:	60fb      	str	r3, [r7, #12]
 800a2c0:	e00c      	b.n	800a2dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	3308      	adds	r3, #8
 800a2c6:	60fb      	str	r3, [r7, #12]
 800a2c8:	e002      	b.n	800a2d0 <vListInsert+0x2e>
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	685b      	ldr	r3, [r3, #4]
 800a2ce:	60fb      	str	r3, [r7, #12]
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	685b      	ldr	r3, [r3, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	68ba      	ldr	r2, [r7, #8]
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	d2f6      	bcs.n	800a2ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	685a      	ldr	r2, [r3, #4]
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	685b      	ldr	r3, [r3, #4]
 800a2e8:	683a      	ldr	r2, [r7, #0]
 800a2ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	68fa      	ldr	r2, [r7, #12]
 800a2f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	683a      	ldr	r2, [r7, #0]
 800a2f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	687a      	ldr	r2, [r7, #4]
 800a2fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	1c5a      	adds	r2, r3, #1
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	601a      	str	r2, [r3, #0]
}
 800a308:	bf00      	nop
 800a30a:	3714      	adds	r7, #20
 800a30c:	46bd      	mov	sp, r7
 800a30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a312:	4770      	bx	lr

0800a314 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a314:	b480      	push	{r7}
 800a316:	b085      	sub	sp, #20
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	691b      	ldr	r3, [r3, #16]
 800a320:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	685b      	ldr	r3, [r3, #4]
 800a326:	687a      	ldr	r2, [r7, #4]
 800a328:	6892      	ldr	r2, [r2, #8]
 800a32a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	689b      	ldr	r3, [r3, #8]
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	6852      	ldr	r2, [r2, #4]
 800a334:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	685b      	ldr	r3, [r3, #4]
 800a33a:	687a      	ldr	r2, [r7, #4]
 800a33c:	429a      	cmp	r2, r3
 800a33e:	d103      	bne.n	800a348 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	689a      	ldr	r2, [r3, #8]
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2200      	movs	r2, #0
 800a34c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	1e5a      	subs	r2, r3, #1
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	681b      	ldr	r3, [r3, #0]
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3714      	adds	r7, #20
 800a360:	46bd      	mov	sp, r7
 800a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a366:	4770      	bx	lr

0800a368 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b084      	sub	sp, #16
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]
 800a370:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d10d      	bne.n	800a398 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a37c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a380:	b672      	cpsid	i
 800a382:	f383 8811 	msr	BASEPRI, r3
 800a386:	f3bf 8f6f 	isb	sy
 800a38a:	f3bf 8f4f 	dsb	sy
 800a38e:	b662      	cpsie	i
 800a390:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a392:	bf00      	nop
 800a394:	bf00      	nop
 800a396:	e7fd      	b.n	800a394 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800a398:	f002 f918 	bl	800c5cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681a      	ldr	r2, [r3, #0]
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3a4:	68f9      	ldr	r1, [r7, #12]
 800a3a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a3a8:	fb01 f303 	mul.w	r3, r1, r3
 800a3ac:	441a      	add	r2, r3
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681a      	ldr	r2, [r3, #0]
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	681a      	ldr	r2, [r3, #0]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3c8:	3b01      	subs	r3, #1
 800a3ca:	68f9      	ldr	r1, [r7, #12]
 800a3cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800a3ce:	fb01 f303 	mul.w	r3, r1, r3
 800a3d2:	441a      	add	r2, r3
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	22ff      	movs	r2, #255	@ 0xff
 800a3dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	22ff      	movs	r2, #255	@ 0xff
 800a3e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800a3e8:	683b      	ldr	r3, [r7, #0]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d114      	bne.n	800a418 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	691b      	ldr	r3, [r3, #16]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d01a      	beq.n	800a42c <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	3310      	adds	r3, #16
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f001 fbc8 	bl	800bb90 <xTaskRemoveFromEventList>
 800a400:	4603      	mov	r3, r0
 800a402:	2b00      	cmp	r3, #0
 800a404:	d012      	beq.n	800a42c <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a406:	4b0d      	ldr	r3, [pc, #52]	@ (800a43c <xQueueGenericReset+0xd4>)
 800a408:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a40c:	601a      	str	r2, [r3, #0]
 800a40e:	f3bf 8f4f 	dsb	sy
 800a412:	f3bf 8f6f 	isb	sy
 800a416:	e009      	b.n	800a42c <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	3310      	adds	r3, #16
 800a41c:	4618      	mov	r0, r3
 800a41e:	f7ff feef 	bl	800a200 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	3324      	adds	r3, #36	@ 0x24
 800a426:	4618      	mov	r0, r3
 800a428:	f7ff feea 	bl	800a200 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a42c:	f002 f904 	bl	800c638 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a430:	2301      	movs	r3, #1
}
 800a432:	4618      	mov	r0, r3
 800a434:	3710      	adds	r7, #16
 800a436:	46bd      	mov	sp, r7
 800a438:	bd80      	pop	{r7, pc}
 800a43a:	bf00      	nop
 800a43c:	e000ed04 	.word	0xe000ed04

0800a440 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a440:	b580      	push	{r7, lr}
 800a442:	b08e      	sub	sp, #56	@ 0x38
 800a444:	af02      	add	r7, sp, #8
 800a446:	60f8      	str	r0, [r7, #12]
 800a448:	60b9      	str	r1, [r7, #8]
 800a44a:	607a      	str	r2, [r7, #4]
 800a44c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d10d      	bne.n	800a470 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 800a454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a458:	b672      	cpsid	i
 800a45a:	f383 8811 	msr	BASEPRI, r3
 800a45e:	f3bf 8f6f 	isb	sy
 800a462:	f3bf 8f4f 	dsb	sy
 800a466:	b662      	cpsie	i
 800a468:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a46a:	bf00      	nop
 800a46c:	bf00      	nop
 800a46e:	e7fd      	b.n	800a46c <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a470:	683b      	ldr	r3, [r7, #0]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d10d      	bne.n	800a492 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800a476:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a47a:	b672      	cpsid	i
 800a47c:	f383 8811 	msr	BASEPRI, r3
 800a480:	f3bf 8f6f 	isb	sy
 800a484:	f3bf 8f4f 	dsb	sy
 800a488:	b662      	cpsie	i
 800a48a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a48c:	bf00      	nop
 800a48e:	bf00      	nop
 800a490:	e7fd      	b.n	800a48e <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d002      	beq.n	800a49e <xQueueGenericCreateStatic+0x5e>
 800a498:	68bb      	ldr	r3, [r7, #8]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d001      	beq.n	800a4a2 <xQueueGenericCreateStatic+0x62>
 800a49e:	2301      	movs	r3, #1
 800a4a0:	e000      	b.n	800a4a4 <xQueueGenericCreateStatic+0x64>
 800a4a2:	2300      	movs	r3, #0
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d10d      	bne.n	800a4c4 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 800a4a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ac:	b672      	cpsid	i
 800a4ae:	f383 8811 	msr	BASEPRI, r3
 800a4b2:	f3bf 8f6f 	isb	sy
 800a4b6:	f3bf 8f4f 	dsb	sy
 800a4ba:	b662      	cpsie	i
 800a4bc:	623b      	str	r3, [r7, #32]
}
 800a4be:	bf00      	nop
 800a4c0:	bf00      	nop
 800a4c2:	e7fd      	b.n	800a4c0 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2b00      	cmp	r3, #0
 800a4c8:	d102      	bne.n	800a4d0 <xQueueGenericCreateStatic+0x90>
 800a4ca:	68bb      	ldr	r3, [r7, #8]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d101      	bne.n	800a4d4 <xQueueGenericCreateStatic+0x94>
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	e000      	b.n	800a4d6 <xQueueGenericCreateStatic+0x96>
 800a4d4:	2300      	movs	r3, #0
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d10d      	bne.n	800a4f6 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 800a4da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4de:	b672      	cpsid	i
 800a4e0:	f383 8811 	msr	BASEPRI, r3
 800a4e4:	f3bf 8f6f 	isb	sy
 800a4e8:	f3bf 8f4f 	dsb	sy
 800a4ec:	b662      	cpsie	i
 800a4ee:	61fb      	str	r3, [r7, #28]
}
 800a4f0:	bf00      	nop
 800a4f2:	bf00      	nop
 800a4f4:	e7fd      	b.n	800a4f2 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a4f6:	2348      	movs	r3, #72	@ 0x48
 800a4f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a4fa:	697b      	ldr	r3, [r7, #20]
 800a4fc:	2b48      	cmp	r3, #72	@ 0x48
 800a4fe:	d00d      	beq.n	800a51c <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 800a500:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a504:	b672      	cpsid	i
 800a506:	f383 8811 	msr	BASEPRI, r3
 800a50a:	f3bf 8f6f 	isb	sy
 800a50e:	f3bf 8f4f 	dsb	sy
 800a512:	b662      	cpsie	i
 800a514:	61bb      	str	r3, [r7, #24]
}
 800a516:	bf00      	nop
 800a518:	bf00      	nop
 800a51a:	e7fd      	b.n	800a518 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a51c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a51e:	683b      	ldr	r3, [r7, #0]
 800a520:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800a522:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a524:	2b00      	cmp	r3, #0
 800a526:	d00d      	beq.n	800a544 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a52a:	2201      	movs	r2, #1
 800a52c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a530:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a536:	9300      	str	r3, [sp, #0]
 800a538:	4613      	mov	r3, r2
 800a53a:	687a      	ldr	r2, [r7, #4]
 800a53c:	68b9      	ldr	r1, [r7, #8]
 800a53e:	68f8      	ldr	r0, [r7, #12]
 800a540:	f000 f848 	bl	800a5d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a544:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a546:	4618      	mov	r0, r3
 800a548:	3730      	adds	r7, #48	@ 0x30
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bd80      	pop	{r7, pc}

0800a54e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a54e:	b580      	push	{r7, lr}
 800a550:	b08a      	sub	sp, #40	@ 0x28
 800a552:	af02      	add	r7, sp, #8
 800a554:	60f8      	str	r0, [r7, #12]
 800a556:	60b9      	str	r1, [r7, #8]
 800a558:	4613      	mov	r3, r2
 800a55a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d10d      	bne.n	800a57e <xQueueGenericCreate+0x30>
	__asm volatile
 800a562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a566:	b672      	cpsid	i
 800a568:	f383 8811 	msr	BASEPRI, r3
 800a56c:	f3bf 8f6f 	isb	sy
 800a570:	f3bf 8f4f 	dsb	sy
 800a574:	b662      	cpsie	i
 800a576:	613b      	str	r3, [r7, #16]
}
 800a578:	bf00      	nop
 800a57a:	bf00      	nop
 800a57c:	e7fd      	b.n	800a57a <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800a57e:	68bb      	ldr	r3, [r7, #8]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d102      	bne.n	800a58a <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800a584:	2300      	movs	r3, #0
 800a586:	61fb      	str	r3, [r7, #28]
 800a588:	e004      	b.n	800a594 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	68ba      	ldr	r2, [r7, #8]
 800a58e:	fb02 f303 	mul.w	r3, r2, r3
 800a592:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a594:	69fb      	ldr	r3, [r7, #28]
 800a596:	3348      	adds	r3, #72	@ 0x48
 800a598:	4618      	mov	r0, r3
 800a59a:	f002 f945 	bl	800c828 <pvPortMalloc>
 800a59e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a5a0:	69bb      	ldr	r3, [r7, #24]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d011      	beq.n	800a5ca <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a5a6:	69bb      	ldr	r3, [r7, #24]
 800a5a8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a5aa:	697b      	ldr	r3, [r7, #20]
 800a5ac:	3348      	adds	r3, #72	@ 0x48
 800a5ae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a5b0:	69bb      	ldr	r3, [r7, #24]
 800a5b2:	2200      	movs	r2, #0
 800a5b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a5b8:	79fa      	ldrb	r2, [r7, #7]
 800a5ba:	69bb      	ldr	r3, [r7, #24]
 800a5bc:	9300      	str	r3, [sp, #0]
 800a5be:	4613      	mov	r3, r2
 800a5c0:	697a      	ldr	r2, [r7, #20]
 800a5c2:	68b9      	ldr	r1, [r7, #8]
 800a5c4:	68f8      	ldr	r0, [r7, #12]
 800a5c6:	f000 f805 	bl	800a5d4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a5ca:	69bb      	ldr	r3, [r7, #24]
	}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3720      	adds	r7, #32
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b084      	sub	sp, #16
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	60f8      	str	r0, [r7, #12]
 800a5dc:	60b9      	str	r1, [r7, #8]
 800a5de:	607a      	str	r2, [r7, #4]
 800a5e0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d103      	bne.n	800a5f0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a5e8:	69bb      	ldr	r3, [r7, #24]
 800a5ea:	69ba      	ldr	r2, [r7, #24]
 800a5ec:	601a      	str	r2, [r3, #0]
 800a5ee:	e002      	b.n	800a5f6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a5f0:	69bb      	ldr	r3, [r7, #24]
 800a5f2:	687a      	ldr	r2, [r7, #4]
 800a5f4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a5f6:	69bb      	ldr	r3, [r7, #24]
 800a5f8:	68fa      	ldr	r2, [r7, #12]
 800a5fa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a5fc:	69bb      	ldr	r3, [r7, #24]
 800a5fe:	68ba      	ldr	r2, [r7, #8]
 800a600:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a602:	2101      	movs	r1, #1
 800a604:	69b8      	ldr	r0, [r7, #24]
 800a606:	f7ff feaf 	bl	800a368 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a60a:	bf00      	nop
 800a60c:	3710      	adds	r7, #16
 800a60e:	46bd      	mov	sp, r7
 800a610:	bd80      	pop	{r7, pc}
	...

0800a614 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a614:	b580      	push	{r7, lr}
 800a616:	b08e      	sub	sp, #56	@ 0x38
 800a618:	af00      	add	r7, sp, #0
 800a61a:	60f8      	str	r0, [r7, #12]
 800a61c:	60b9      	str	r1, [r7, #8]
 800a61e:	607a      	str	r2, [r7, #4]
 800a620:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a622:	2300      	movs	r3, #0
 800a624:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a62a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d10d      	bne.n	800a64c <xQueueGenericSend+0x38>
	__asm volatile
 800a630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a634:	b672      	cpsid	i
 800a636:	f383 8811 	msr	BASEPRI, r3
 800a63a:	f3bf 8f6f 	isb	sy
 800a63e:	f3bf 8f4f 	dsb	sy
 800a642:	b662      	cpsie	i
 800a644:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a646:	bf00      	nop
 800a648:	bf00      	nop
 800a64a:	e7fd      	b.n	800a648 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a64c:	68bb      	ldr	r3, [r7, #8]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d103      	bne.n	800a65a <xQueueGenericSend+0x46>
 800a652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a656:	2b00      	cmp	r3, #0
 800a658:	d101      	bne.n	800a65e <xQueueGenericSend+0x4a>
 800a65a:	2301      	movs	r3, #1
 800a65c:	e000      	b.n	800a660 <xQueueGenericSend+0x4c>
 800a65e:	2300      	movs	r3, #0
 800a660:	2b00      	cmp	r3, #0
 800a662:	d10d      	bne.n	800a680 <xQueueGenericSend+0x6c>
	__asm volatile
 800a664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a668:	b672      	cpsid	i
 800a66a:	f383 8811 	msr	BASEPRI, r3
 800a66e:	f3bf 8f6f 	isb	sy
 800a672:	f3bf 8f4f 	dsb	sy
 800a676:	b662      	cpsie	i
 800a678:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a67a:	bf00      	nop
 800a67c:	bf00      	nop
 800a67e:	e7fd      	b.n	800a67c <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	2b02      	cmp	r3, #2
 800a684:	d103      	bne.n	800a68e <xQueueGenericSend+0x7a>
 800a686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a68a:	2b01      	cmp	r3, #1
 800a68c:	d101      	bne.n	800a692 <xQueueGenericSend+0x7e>
 800a68e:	2301      	movs	r3, #1
 800a690:	e000      	b.n	800a694 <xQueueGenericSend+0x80>
 800a692:	2300      	movs	r3, #0
 800a694:	2b00      	cmp	r3, #0
 800a696:	d10d      	bne.n	800a6b4 <xQueueGenericSend+0xa0>
	__asm volatile
 800a698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a69c:	b672      	cpsid	i
 800a69e:	f383 8811 	msr	BASEPRI, r3
 800a6a2:	f3bf 8f6f 	isb	sy
 800a6a6:	f3bf 8f4f 	dsb	sy
 800a6aa:	b662      	cpsie	i
 800a6ac:	623b      	str	r3, [r7, #32]
}
 800a6ae:	bf00      	nop
 800a6b0:	bf00      	nop
 800a6b2:	e7fd      	b.n	800a6b0 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a6b4:	f001 fc3a 	bl	800bf2c <xTaskGetSchedulerState>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d102      	bne.n	800a6c4 <xQueueGenericSend+0xb0>
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d101      	bne.n	800a6c8 <xQueueGenericSend+0xb4>
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	e000      	b.n	800a6ca <xQueueGenericSend+0xb6>
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d10d      	bne.n	800a6ea <xQueueGenericSend+0xd6>
	__asm volatile
 800a6ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6d2:	b672      	cpsid	i
 800a6d4:	f383 8811 	msr	BASEPRI, r3
 800a6d8:	f3bf 8f6f 	isb	sy
 800a6dc:	f3bf 8f4f 	dsb	sy
 800a6e0:	b662      	cpsie	i
 800a6e2:	61fb      	str	r3, [r7, #28]
}
 800a6e4:	bf00      	nop
 800a6e6:	bf00      	nop
 800a6e8:	e7fd      	b.n	800a6e6 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a6ea:	f001 ff6f 	bl	800c5cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a6ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a6f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a6f6:	429a      	cmp	r2, r3
 800a6f8:	d302      	bcc.n	800a700 <xQueueGenericSend+0xec>
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	2b02      	cmp	r3, #2
 800a6fe:	d129      	bne.n	800a754 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a700:	683a      	ldr	r2, [r7, #0]
 800a702:	68b9      	ldr	r1, [r7, #8]
 800a704:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a706:	f000 fc91 	bl	800b02c <prvCopyDataToQueue>
 800a70a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a70c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a70e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a710:	2b00      	cmp	r3, #0
 800a712:	d010      	beq.n	800a736 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a716:	3324      	adds	r3, #36	@ 0x24
 800a718:	4618      	mov	r0, r3
 800a71a:	f001 fa39 	bl	800bb90 <xTaskRemoveFromEventList>
 800a71e:	4603      	mov	r3, r0
 800a720:	2b00      	cmp	r3, #0
 800a722:	d013      	beq.n	800a74c <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a724:	4b3f      	ldr	r3, [pc, #252]	@ (800a824 <xQueueGenericSend+0x210>)
 800a726:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a72a:	601a      	str	r2, [r3, #0]
 800a72c:	f3bf 8f4f 	dsb	sy
 800a730:	f3bf 8f6f 	isb	sy
 800a734:	e00a      	b.n	800a74c <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a736:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d007      	beq.n	800a74c <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a73c:	4b39      	ldr	r3, [pc, #228]	@ (800a824 <xQueueGenericSend+0x210>)
 800a73e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a742:	601a      	str	r2, [r3, #0]
 800a744:	f3bf 8f4f 	dsb	sy
 800a748:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a74c:	f001 ff74 	bl	800c638 <vPortExitCritical>
				return pdPASS;
 800a750:	2301      	movs	r3, #1
 800a752:	e063      	b.n	800a81c <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d103      	bne.n	800a762 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a75a:	f001 ff6d 	bl	800c638 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a75e:	2300      	movs	r3, #0
 800a760:	e05c      	b.n	800a81c <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a764:	2b00      	cmp	r3, #0
 800a766:	d106      	bne.n	800a776 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a768:	f107 0314 	add.w	r3, r7, #20
 800a76c:	4618      	mov	r0, r3
 800a76e:	f001 fa75 	bl	800bc5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a772:	2301      	movs	r3, #1
 800a774:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a776:	f001 ff5f 	bl	800c638 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a77a:	f000 ffef 	bl	800b75c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a77e:	f001 ff25 	bl	800c5cc <vPortEnterCritical>
 800a782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a784:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a788:	b25b      	sxtb	r3, r3
 800a78a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a78e:	d103      	bne.n	800a798 <xQueueGenericSend+0x184>
 800a790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a792:	2200      	movs	r2, #0
 800a794:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a79a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a79e:	b25b      	sxtb	r3, r3
 800a7a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7a4:	d103      	bne.n	800a7ae <xQueueGenericSend+0x19a>
 800a7a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a7ae:	f001 ff43 	bl	800c638 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a7b2:	1d3a      	adds	r2, r7, #4
 800a7b4:	f107 0314 	add.w	r3, r7, #20
 800a7b8:	4611      	mov	r1, r2
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f001 fa64 	bl	800bc88 <xTaskCheckForTimeOut>
 800a7c0:	4603      	mov	r3, r0
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d124      	bne.n	800a810 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a7c6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a7c8:	f000 fd28 	bl	800b21c <prvIsQueueFull>
 800a7cc:	4603      	mov	r3, r0
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d018      	beq.n	800a804 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a7d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7d4:	3310      	adds	r3, #16
 800a7d6:	687a      	ldr	r2, [r7, #4]
 800a7d8:	4611      	mov	r1, r2
 800a7da:	4618      	mov	r0, r3
 800a7dc:	f001 f9b0 	bl	800bb40 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a7e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a7e2:	f000 fcb3 	bl	800b14c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a7e6:	f000 ffc7 	bl	800b778 <xTaskResumeAll>
 800a7ea:	4603      	mov	r3, r0
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	f47f af7c 	bne.w	800a6ea <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800a7f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a824 <xQueueGenericSend+0x210>)
 800a7f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7f8:	601a      	str	r2, [r3, #0]
 800a7fa:	f3bf 8f4f 	dsb	sy
 800a7fe:	f3bf 8f6f 	isb	sy
 800a802:	e772      	b.n	800a6ea <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a804:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a806:	f000 fca1 	bl	800b14c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a80a:	f000 ffb5 	bl	800b778 <xTaskResumeAll>
 800a80e:	e76c      	b.n	800a6ea <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a810:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a812:	f000 fc9b 	bl	800b14c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a816:	f000 ffaf 	bl	800b778 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a81a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	3738      	adds	r7, #56	@ 0x38
 800a820:	46bd      	mov	sp, r7
 800a822:	bd80      	pop	{r7, pc}
 800a824:	e000ed04 	.word	0xe000ed04

0800a828 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b08e      	sub	sp, #56	@ 0x38
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	60f8      	str	r0, [r7, #12]
 800a830:	60b9      	str	r1, [r7, #8]
 800a832:	607a      	str	r2, [r7, #4]
 800a834:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d10d      	bne.n	800a85c <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800a840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a844:	b672      	cpsid	i
 800a846:	f383 8811 	msr	BASEPRI, r3
 800a84a:	f3bf 8f6f 	isb	sy
 800a84e:	f3bf 8f4f 	dsb	sy
 800a852:	b662      	cpsie	i
 800a854:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a856:	bf00      	nop
 800a858:	bf00      	nop
 800a85a:	e7fd      	b.n	800a858 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a85c:	68bb      	ldr	r3, [r7, #8]
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d103      	bne.n	800a86a <xQueueGenericSendFromISR+0x42>
 800a862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a866:	2b00      	cmp	r3, #0
 800a868:	d101      	bne.n	800a86e <xQueueGenericSendFromISR+0x46>
 800a86a:	2301      	movs	r3, #1
 800a86c:	e000      	b.n	800a870 <xQueueGenericSendFromISR+0x48>
 800a86e:	2300      	movs	r3, #0
 800a870:	2b00      	cmp	r3, #0
 800a872:	d10d      	bne.n	800a890 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 800a874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a878:	b672      	cpsid	i
 800a87a:	f383 8811 	msr	BASEPRI, r3
 800a87e:	f3bf 8f6f 	isb	sy
 800a882:	f3bf 8f4f 	dsb	sy
 800a886:	b662      	cpsie	i
 800a888:	623b      	str	r3, [r7, #32]
}
 800a88a:	bf00      	nop
 800a88c:	bf00      	nop
 800a88e:	e7fd      	b.n	800a88c <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a890:	683b      	ldr	r3, [r7, #0]
 800a892:	2b02      	cmp	r3, #2
 800a894:	d103      	bne.n	800a89e <xQueueGenericSendFromISR+0x76>
 800a896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a898:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a89a:	2b01      	cmp	r3, #1
 800a89c:	d101      	bne.n	800a8a2 <xQueueGenericSendFromISR+0x7a>
 800a89e:	2301      	movs	r3, #1
 800a8a0:	e000      	b.n	800a8a4 <xQueueGenericSendFromISR+0x7c>
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d10d      	bne.n	800a8c4 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 800a8a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8ac:	b672      	cpsid	i
 800a8ae:	f383 8811 	msr	BASEPRI, r3
 800a8b2:	f3bf 8f6f 	isb	sy
 800a8b6:	f3bf 8f4f 	dsb	sy
 800a8ba:	b662      	cpsie	i
 800a8bc:	61fb      	str	r3, [r7, #28]
}
 800a8be:	bf00      	nop
 800a8c0:	bf00      	nop
 800a8c2:	e7fd      	b.n	800a8c0 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a8c4:	f001 ff6a 	bl	800c79c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a8c8:	f3ef 8211 	mrs	r2, BASEPRI
 800a8cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8d0:	b672      	cpsid	i
 800a8d2:	f383 8811 	msr	BASEPRI, r3
 800a8d6:	f3bf 8f6f 	isb	sy
 800a8da:	f3bf 8f4f 	dsb	sy
 800a8de:	b662      	cpsie	i
 800a8e0:	61ba      	str	r2, [r7, #24]
 800a8e2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a8e4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a8e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a8e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a8ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a8f0:	429a      	cmp	r2, r3
 800a8f2:	d302      	bcc.n	800a8fa <xQueueGenericSendFromISR+0xd2>
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	2b02      	cmp	r3, #2
 800a8f8:	d12c      	bne.n	800a954 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a8fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a900:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a904:	683a      	ldr	r2, [r7, #0]
 800a906:	68b9      	ldr	r1, [r7, #8]
 800a908:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a90a:	f000 fb8f 	bl	800b02c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a90e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800a912:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a916:	d112      	bne.n	800a93e <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a91a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d016      	beq.n	800a94e <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a922:	3324      	adds	r3, #36	@ 0x24
 800a924:	4618      	mov	r0, r3
 800a926:	f001 f933 	bl	800bb90 <xTaskRemoveFromEventList>
 800a92a:	4603      	mov	r3, r0
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d00e      	beq.n	800a94e <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d00b      	beq.n	800a94e <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2201      	movs	r2, #1
 800a93a:	601a      	str	r2, [r3, #0]
 800a93c:	e007      	b.n	800a94e <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a93e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a942:	3301      	adds	r3, #1
 800a944:	b2db      	uxtb	r3, r3
 800a946:	b25a      	sxtb	r2, r3
 800a948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a94a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a94e:	2301      	movs	r3, #1
 800a950:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 800a952:	e001      	b.n	800a958 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a954:	2300      	movs	r3, #0
 800a956:	637b      	str	r3, [r7, #52]	@ 0x34
 800a958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a95a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a95c:	693b      	ldr	r3, [r7, #16]
 800a95e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a962:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a964:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a966:	4618      	mov	r0, r3
 800a968:	3738      	adds	r7, #56	@ 0x38
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bd80      	pop	{r7, pc}

0800a96e <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a96e:	b580      	push	{r7, lr}
 800a970:	b08e      	sub	sp, #56	@ 0x38
 800a972:	af00      	add	r7, sp, #0
 800a974:	6078      	str	r0, [r7, #4]
 800a976:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800a97c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d10d      	bne.n	800a99e <xQueueGiveFromISR+0x30>
	__asm volatile
 800a982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a986:	b672      	cpsid	i
 800a988:	f383 8811 	msr	BASEPRI, r3
 800a98c:	f3bf 8f6f 	isb	sy
 800a990:	f3bf 8f4f 	dsb	sy
 800a994:	b662      	cpsie	i
 800a996:	623b      	str	r3, [r7, #32]
}
 800a998:	bf00      	nop
 800a99a:	bf00      	nop
 800a99c:	e7fd      	b.n	800a99a <xQueueGiveFromISR+0x2c>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800a99e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d00d      	beq.n	800a9c2 <xQueueGiveFromISR+0x54>
	__asm volatile
 800a9a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9aa:	b672      	cpsid	i
 800a9ac:	f383 8811 	msr	BASEPRI, r3
 800a9b0:	f3bf 8f6f 	isb	sy
 800a9b4:	f3bf 8f4f 	dsb	sy
 800a9b8:	b662      	cpsie	i
 800a9ba:	61fb      	str	r3, [r7, #28]
}
 800a9bc:	bf00      	nop
 800a9be:	bf00      	nop
 800a9c0:	e7fd      	b.n	800a9be <xQueueGiveFromISR+0x50>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800a9c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d103      	bne.n	800a9d2 <xQueueGiveFromISR+0x64>
 800a9ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9cc:	689b      	ldr	r3, [r3, #8]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d101      	bne.n	800a9d6 <xQueueGiveFromISR+0x68>
 800a9d2:	2301      	movs	r3, #1
 800a9d4:	e000      	b.n	800a9d8 <xQueueGiveFromISR+0x6a>
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d10d      	bne.n	800a9f8 <xQueueGiveFromISR+0x8a>
	__asm volatile
 800a9dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9e0:	b672      	cpsid	i
 800a9e2:	f383 8811 	msr	BASEPRI, r3
 800a9e6:	f3bf 8f6f 	isb	sy
 800a9ea:	f3bf 8f4f 	dsb	sy
 800a9ee:	b662      	cpsie	i
 800a9f0:	61bb      	str	r3, [r7, #24]
}
 800a9f2:	bf00      	nop
 800a9f4:	bf00      	nop
 800a9f6:	e7fd      	b.n	800a9f4 <xQueueGiveFromISR+0x86>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a9f8:	f001 fed0 	bl	800c79c <vPortValidateInterruptPriority>
	__asm volatile
 800a9fc:	f3ef 8211 	mrs	r2, BASEPRI
 800aa00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa04:	b672      	cpsid	i
 800aa06:	f383 8811 	msr	BASEPRI, r3
 800aa0a:	f3bf 8f6f 	isb	sy
 800aa0e:	f3bf 8f4f 	dsb	sy
 800aa12:	b662      	cpsie	i
 800aa14:	617a      	str	r2, [r7, #20]
 800aa16:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800aa18:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aa1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa20:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800aa22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aa26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aa28:	429a      	cmp	r2, r3
 800aa2a:	d22b      	bcs.n	800aa84 <xQueueGiveFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800aa2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800aa32:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800aa36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa38:	1c5a      	adds	r2, r3, #1
 800aa3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa3c:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800aa3e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800aa42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa46:	d112      	bne.n	800aa6e <xQueueGiveFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d016      	beq.n	800aa7e <xQueueGiveFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa52:	3324      	adds	r3, #36	@ 0x24
 800aa54:	4618      	mov	r0, r3
 800aa56:	f001 f89b 	bl	800bb90 <xTaskRemoveFromEventList>
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d00e      	beq.n	800aa7e <xQueueGiveFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d00b      	beq.n	800aa7e <xQueueGiveFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	2201      	movs	r2, #1
 800aa6a:	601a      	str	r2, [r3, #0]
 800aa6c:	e007      	b.n	800aa7e <xQueueGiveFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800aa6e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800aa72:	3301      	adds	r3, #1
 800aa74:	b2db      	uxtb	r3, r3
 800aa76:	b25a      	sxtb	r2, r3
 800aa78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800aa7e:	2301      	movs	r3, #1
 800aa80:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa82:	e001      	b.n	800aa88 <xQueueGiveFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800aa84:	2300      	movs	r3, #0
 800aa86:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aa8a:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	f383 8811 	msr	BASEPRI, r3
}
 800aa92:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800aa94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800aa96:	4618      	mov	r0, r3
 800aa98:	3738      	adds	r7, #56	@ 0x38
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bd80      	pop	{r7, pc}
	...

0800aaa0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b08c      	sub	sp, #48	@ 0x30
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	60f8      	str	r0, [r7, #12]
 800aaa8:	60b9      	str	r1, [r7, #8]
 800aaaa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800aaac:	2300      	movs	r3, #0
 800aaae:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800aab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d10d      	bne.n	800aad6 <xQueueReceive+0x36>
	__asm volatile
 800aaba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aabe:	b672      	cpsid	i
 800aac0:	f383 8811 	msr	BASEPRI, r3
 800aac4:	f3bf 8f6f 	isb	sy
 800aac8:	f3bf 8f4f 	dsb	sy
 800aacc:	b662      	cpsie	i
 800aace:	623b      	str	r3, [r7, #32]
}
 800aad0:	bf00      	nop
 800aad2:	bf00      	nop
 800aad4:	e7fd      	b.n	800aad2 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aad6:	68bb      	ldr	r3, [r7, #8]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d103      	bne.n	800aae4 <xQueueReceive+0x44>
 800aadc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d101      	bne.n	800aae8 <xQueueReceive+0x48>
 800aae4:	2301      	movs	r3, #1
 800aae6:	e000      	b.n	800aaea <xQueueReceive+0x4a>
 800aae8:	2300      	movs	r3, #0
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d10d      	bne.n	800ab0a <xQueueReceive+0x6a>
	__asm volatile
 800aaee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaf2:	b672      	cpsid	i
 800aaf4:	f383 8811 	msr	BASEPRI, r3
 800aaf8:	f3bf 8f6f 	isb	sy
 800aafc:	f3bf 8f4f 	dsb	sy
 800ab00:	b662      	cpsie	i
 800ab02:	61fb      	str	r3, [r7, #28]
}
 800ab04:	bf00      	nop
 800ab06:	bf00      	nop
 800ab08:	e7fd      	b.n	800ab06 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ab0a:	f001 fa0f 	bl	800bf2c <xTaskGetSchedulerState>
 800ab0e:	4603      	mov	r3, r0
 800ab10:	2b00      	cmp	r3, #0
 800ab12:	d102      	bne.n	800ab1a <xQueueReceive+0x7a>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d101      	bne.n	800ab1e <xQueueReceive+0x7e>
 800ab1a:	2301      	movs	r3, #1
 800ab1c:	e000      	b.n	800ab20 <xQueueReceive+0x80>
 800ab1e:	2300      	movs	r3, #0
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d10d      	bne.n	800ab40 <xQueueReceive+0xa0>
	__asm volatile
 800ab24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab28:	b672      	cpsid	i
 800ab2a:	f383 8811 	msr	BASEPRI, r3
 800ab2e:	f3bf 8f6f 	isb	sy
 800ab32:	f3bf 8f4f 	dsb	sy
 800ab36:	b662      	cpsie	i
 800ab38:	61bb      	str	r3, [r7, #24]
}
 800ab3a:	bf00      	nop
 800ab3c:	bf00      	nop
 800ab3e:	e7fd      	b.n	800ab3c <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ab40:	f001 fd44 	bl	800c5cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ab44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab48:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ab4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	d01f      	beq.n	800ab90 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ab50:	68b9      	ldr	r1, [r7, #8]
 800ab52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ab54:	f000 fad4 	bl	800b100 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ab58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab5a:	1e5a      	subs	r2, r3, #1
 800ab5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab5e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ab60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab62:	691b      	ldr	r3, [r3, #16]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d00f      	beq.n	800ab88 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ab68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab6a:	3310      	adds	r3, #16
 800ab6c:	4618      	mov	r0, r3
 800ab6e:	f001 f80f 	bl	800bb90 <xTaskRemoveFromEventList>
 800ab72:	4603      	mov	r3, r0
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d007      	beq.n	800ab88 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ab78:	4b3c      	ldr	r3, [pc, #240]	@ (800ac6c <xQueueReceive+0x1cc>)
 800ab7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab7e:	601a      	str	r2, [r3, #0]
 800ab80:	f3bf 8f4f 	dsb	sy
 800ab84:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ab88:	f001 fd56 	bl	800c638 <vPortExitCritical>
				return pdPASS;
 800ab8c:	2301      	movs	r3, #1
 800ab8e:	e069      	b.n	800ac64 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d103      	bne.n	800ab9e <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ab96:	f001 fd4f 	bl	800c638 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	e062      	b.n	800ac64 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ab9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d106      	bne.n	800abb2 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800aba4:	f107 0310 	add.w	r3, r7, #16
 800aba8:	4618      	mov	r0, r3
 800abaa:	f001 f857 	bl	800bc5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800abae:	2301      	movs	r3, #1
 800abb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800abb2:	f001 fd41 	bl	800c638 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800abb6:	f000 fdd1 	bl	800b75c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800abba:	f001 fd07 	bl	800c5cc <vPortEnterCritical>
 800abbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abc0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800abc4:	b25b      	sxtb	r3, r3
 800abc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abca:	d103      	bne.n	800abd4 <xQueueReceive+0x134>
 800abcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abce:	2200      	movs	r2, #0
 800abd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800abd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abd6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800abda:	b25b      	sxtb	r3, r3
 800abdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abe0:	d103      	bne.n	800abea <xQueueReceive+0x14a>
 800abe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abe4:	2200      	movs	r2, #0
 800abe6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800abea:	f001 fd25 	bl	800c638 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800abee:	1d3a      	adds	r2, r7, #4
 800abf0:	f107 0310 	add.w	r3, r7, #16
 800abf4:	4611      	mov	r1, r2
 800abf6:	4618      	mov	r0, r3
 800abf8:	f001 f846 	bl	800bc88 <xTaskCheckForTimeOut>
 800abfc:	4603      	mov	r3, r0
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d123      	bne.n	800ac4a <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac04:	f000 faf4 	bl	800b1f0 <prvIsQueueEmpty>
 800ac08:	4603      	mov	r3, r0
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d017      	beq.n	800ac3e <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ac0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac10:	3324      	adds	r3, #36	@ 0x24
 800ac12:	687a      	ldr	r2, [r7, #4]
 800ac14:	4611      	mov	r1, r2
 800ac16:	4618      	mov	r0, r3
 800ac18:	f000 ff92 	bl	800bb40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ac1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac1e:	f000 fa95 	bl	800b14c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ac22:	f000 fda9 	bl	800b778 <xTaskResumeAll>
 800ac26:	4603      	mov	r3, r0
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d189      	bne.n	800ab40 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 800ac2c:	4b0f      	ldr	r3, [pc, #60]	@ (800ac6c <xQueueReceive+0x1cc>)
 800ac2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac32:	601a      	str	r2, [r3, #0]
 800ac34:	f3bf 8f4f 	dsb	sy
 800ac38:	f3bf 8f6f 	isb	sy
 800ac3c:	e780      	b.n	800ab40 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ac3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac40:	f000 fa84 	bl	800b14c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ac44:	f000 fd98 	bl	800b778 <xTaskResumeAll>
 800ac48:	e77a      	b.n	800ab40 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ac4a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac4c:	f000 fa7e 	bl	800b14c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ac50:	f000 fd92 	bl	800b778 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800ac56:	f000 facb 	bl	800b1f0 <prvIsQueueEmpty>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	f43f af6f 	beq.w	800ab40 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ac62:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ac64:	4618      	mov	r0, r3
 800ac66:	3730      	adds	r7, #48	@ 0x30
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	bd80      	pop	{r7, pc}
 800ac6c:	e000ed04 	.word	0xe000ed04

0800ac70 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	b08e      	sub	sp, #56	@ 0x38
 800ac74:	af00      	add	r7, sp, #0
 800ac76:	6078      	str	r0, [r7, #4]
 800ac78:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800ac82:	2300      	movs	r3, #0
 800ac84:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ac86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d10d      	bne.n	800aca8 <xQueueSemaphoreTake+0x38>
	__asm volatile
 800ac8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac90:	b672      	cpsid	i
 800ac92:	f383 8811 	msr	BASEPRI, r3
 800ac96:	f3bf 8f6f 	isb	sy
 800ac9a:	f3bf 8f4f 	dsb	sy
 800ac9e:	b662      	cpsie	i
 800aca0:	623b      	str	r3, [r7, #32]
}
 800aca2:	bf00      	nop
 800aca4:	bf00      	nop
 800aca6:	e7fd      	b.n	800aca4 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800aca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800acaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800acac:	2b00      	cmp	r3, #0
 800acae:	d00d      	beq.n	800accc <xQueueSemaphoreTake+0x5c>
	__asm volatile
 800acb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acb4:	b672      	cpsid	i
 800acb6:	f383 8811 	msr	BASEPRI, r3
 800acba:	f3bf 8f6f 	isb	sy
 800acbe:	f3bf 8f4f 	dsb	sy
 800acc2:	b662      	cpsie	i
 800acc4:	61fb      	str	r3, [r7, #28]
}
 800acc6:	bf00      	nop
 800acc8:	bf00      	nop
 800acca:	e7fd      	b.n	800acc8 <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800accc:	f001 f92e 	bl	800bf2c <xTaskGetSchedulerState>
 800acd0:	4603      	mov	r3, r0
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d102      	bne.n	800acdc <xQueueSemaphoreTake+0x6c>
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d101      	bne.n	800ace0 <xQueueSemaphoreTake+0x70>
 800acdc:	2301      	movs	r3, #1
 800acde:	e000      	b.n	800ace2 <xQueueSemaphoreTake+0x72>
 800ace0:	2300      	movs	r3, #0
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d10d      	bne.n	800ad02 <xQueueSemaphoreTake+0x92>
	__asm volatile
 800ace6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acea:	b672      	cpsid	i
 800acec:	f383 8811 	msr	BASEPRI, r3
 800acf0:	f3bf 8f6f 	isb	sy
 800acf4:	f3bf 8f4f 	dsb	sy
 800acf8:	b662      	cpsie	i
 800acfa:	61bb      	str	r3, [r7, #24]
}
 800acfc:	bf00      	nop
 800acfe:	bf00      	nop
 800ad00:	e7fd      	b.n	800acfe <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ad02:	f001 fc63 	bl	800c5cc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ad06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad0a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ad0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d024      	beq.n	800ad5c <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ad12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad14:	1e5a      	subs	r2, r3, #1
 800ad16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad18:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ad1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d104      	bne.n	800ad2c <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ad22:	f001 facd 	bl	800c2c0 <pvTaskIncrementMutexHeldCount>
 800ad26:	4602      	mov	r2, r0
 800ad28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad2a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad2e:	691b      	ldr	r3, [r3, #16]
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d00f      	beq.n	800ad54 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ad36:	3310      	adds	r3, #16
 800ad38:	4618      	mov	r0, r3
 800ad3a:	f000 ff29 	bl	800bb90 <xTaskRemoveFromEventList>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d007      	beq.n	800ad54 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ad44:	4b55      	ldr	r3, [pc, #340]	@ (800ae9c <xQueueSemaphoreTake+0x22c>)
 800ad46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad4a:	601a      	str	r2, [r3, #0]
 800ad4c:	f3bf 8f4f 	dsb	sy
 800ad50:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ad54:	f001 fc70 	bl	800c638 <vPortExitCritical>
				return pdPASS;
 800ad58:	2301      	movs	r3, #1
 800ad5a:	e09a      	b.n	800ae92 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	2b00      	cmp	r3, #0
 800ad60:	d114      	bne.n	800ad8c <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800ad62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d00d      	beq.n	800ad84 <xQueueSemaphoreTake+0x114>
	__asm volatile
 800ad68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad6c:	b672      	cpsid	i
 800ad6e:	f383 8811 	msr	BASEPRI, r3
 800ad72:	f3bf 8f6f 	isb	sy
 800ad76:	f3bf 8f4f 	dsb	sy
 800ad7a:	b662      	cpsie	i
 800ad7c:	617b      	str	r3, [r7, #20]
}
 800ad7e:	bf00      	nop
 800ad80:	bf00      	nop
 800ad82:	e7fd      	b.n	800ad80 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800ad84:	f001 fc58 	bl	800c638 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	e082      	b.n	800ae92 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ad8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d106      	bne.n	800ada0 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ad92:	f107 030c 	add.w	r3, r7, #12
 800ad96:	4618      	mov	r0, r3
 800ad98:	f000 ff60 	bl	800bc5c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ada0:	f001 fc4a 	bl	800c638 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ada4:	f000 fcda 	bl	800b75c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ada8:	f001 fc10 	bl	800c5cc <vPortEnterCritical>
 800adac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800adb2:	b25b      	sxtb	r3, r3
 800adb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adb8:	d103      	bne.n	800adc2 <xQueueSemaphoreTake+0x152>
 800adba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adbc:	2200      	movs	r2, #0
 800adbe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800adc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800adc8:	b25b      	sxtb	r3, r3
 800adca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adce:	d103      	bne.n	800add8 <xQueueSemaphoreTake+0x168>
 800add0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800add2:	2200      	movs	r2, #0
 800add4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800add8:	f001 fc2e 	bl	800c638 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800addc:	463a      	mov	r2, r7
 800adde:	f107 030c 	add.w	r3, r7, #12
 800ade2:	4611      	mov	r1, r2
 800ade4:	4618      	mov	r0, r3
 800ade6:	f000 ff4f 	bl	800bc88 <xTaskCheckForTimeOut>
 800adea:	4603      	mov	r3, r0
 800adec:	2b00      	cmp	r3, #0
 800adee:	d132      	bne.n	800ae56 <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800adf0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800adf2:	f000 f9fd 	bl	800b1f0 <prvIsQueueEmpty>
 800adf6:	4603      	mov	r3, r0
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d026      	beq.n	800ae4a <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800adfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d109      	bne.n	800ae18 <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 800ae04:	f001 fbe2 	bl	800c5cc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ae08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae0a:	689b      	ldr	r3, [r3, #8]
 800ae0c:	4618      	mov	r0, r3
 800ae0e:	f001 f8ab 	bl	800bf68 <xTaskPriorityInherit>
 800ae12:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800ae14:	f001 fc10 	bl	800c638 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ae18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae1a:	3324      	adds	r3, #36	@ 0x24
 800ae1c:	683a      	ldr	r2, [r7, #0]
 800ae1e:	4611      	mov	r1, r2
 800ae20:	4618      	mov	r0, r3
 800ae22:	f000 fe8d 	bl	800bb40 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ae26:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ae28:	f000 f990 	bl	800b14c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ae2c:	f000 fca4 	bl	800b778 <xTaskResumeAll>
 800ae30:	4603      	mov	r3, r0
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	f47f af65 	bne.w	800ad02 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800ae38:	4b18      	ldr	r3, [pc, #96]	@ (800ae9c <xQueueSemaphoreTake+0x22c>)
 800ae3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae3e:	601a      	str	r2, [r3, #0]
 800ae40:	f3bf 8f4f 	dsb	sy
 800ae44:	f3bf 8f6f 	isb	sy
 800ae48:	e75b      	b.n	800ad02 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800ae4a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ae4c:	f000 f97e 	bl	800b14c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ae50:	f000 fc92 	bl	800b778 <xTaskResumeAll>
 800ae54:	e755      	b.n	800ad02 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800ae56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ae58:	f000 f978 	bl	800b14c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ae5c:	f000 fc8c 	bl	800b778 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae60:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ae62:	f000 f9c5 	bl	800b1f0 <prvIsQueueEmpty>
 800ae66:	4603      	mov	r3, r0
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	f43f af4a 	beq.w	800ad02 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800ae6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d00d      	beq.n	800ae90 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 800ae74:	f001 fbaa 	bl	800c5cc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800ae78:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800ae7a:	f000 f8bf 	bl	800affc <prvGetDisinheritPriorityAfterTimeout>
 800ae7e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800ae80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ae82:	689b      	ldr	r3, [r3, #8]
 800ae84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ae86:	4618      	mov	r0, r3
 800ae88:	f001 f97a 	bl	800c180 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800ae8c:	f001 fbd4 	bl	800c638 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ae90:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800ae92:	4618      	mov	r0, r3
 800ae94:	3738      	adds	r7, #56	@ 0x38
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bd80      	pop	{r7, pc}
 800ae9a:	bf00      	nop
 800ae9c:	e000ed04 	.word	0xe000ed04

0800aea0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b08e      	sub	sp, #56	@ 0x38
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	60f8      	str	r0, [r7, #12]
 800aea8:	60b9      	str	r1, [r7, #8]
 800aeaa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800aeb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d10d      	bne.n	800aed2 <xQueueReceiveFromISR+0x32>
	__asm volatile
 800aeb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeba:	b672      	cpsid	i
 800aebc:	f383 8811 	msr	BASEPRI, r3
 800aec0:	f3bf 8f6f 	isb	sy
 800aec4:	f3bf 8f4f 	dsb	sy
 800aec8:	b662      	cpsie	i
 800aeca:	623b      	str	r3, [r7, #32]
}
 800aecc:	bf00      	nop
 800aece:	bf00      	nop
 800aed0:	e7fd      	b.n	800aece <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800aed2:	68bb      	ldr	r3, [r7, #8]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d103      	bne.n	800aee0 <xQueueReceiveFromISR+0x40>
 800aed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d101      	bne.n	800aee4 <xQueueReceiveFromISR+0x44>
 800aee0:	2301      	movs	r3, #1
 800aee2:	e000      	b.n	800aee6 <xQueueReceiveFromISR+0x46>
 800aee4:	2300      	movs	r3, #0
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d10d      	bne.n	800af06 <xQueueReceiveFromISR+0x66>
	__asm volatile
 800aeea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aeee:	b672      	cpsid	i
 800aef0:	f383 8811 	msr	BASEPRI, r3
 800aef4:	f3bf 8f6f 	isb	sy
 800aef8:	f3bf 8f4f 	dsb	sy
 800aefc:	b662      	cpsie	i
 800aefe:	61fb      	str	r3, [r7, #28]
}
 800af00:	bf00      	nop
 800af02:	bf00      	nop
 800af04:	e7fd      	b.n	800af02 <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800af06:	f001 fc49 	bl	800c79c <vPortValidateInterruptPriority>
	__asm volatile
 800af0a:	f3ef 8211 	mrs	r2, BASEPRI
 800af0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af12:	b672      	cpsid	i
 800af14:	f383 8811 	msr	BASEPRI, r3
 800af18:	f3bf 8f6f 	isb	sy
 800af1c:	f3bf 8f4f 	dsb	sy
 800af20:	b662      	cpsie	i
 800af22:	61ba      	str	r2, [r7, #24]
 800af24:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800af26:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800af28:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800af2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af2e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800af30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af32:	2b00      	cmp	r3, #0
 800af34:	d02f      	beq.n	800af96 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800af36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800af3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800af40:	68b9      	ldr	r1, [r7, #8]
 800af42:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800af44:	f000 f8dc 	bl	800b100 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800af48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af4a:	1e5a      	subs	r2, r3, #1
 800af4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af4e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800af50:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800af54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af58:	d112      	bne.n	800af80 <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800af5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af5c:	691b      	ldr	r3, [r3, #16]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d016      	beq.n	800af90 <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800af62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af64:	3310      	adds	r3, #16
 800af66:	4618      	mov	r0, r3
 800af68:	f000 fe12 	bl	800bb90 <xTaskRemoveFromEventList>
 800af6c:	4603      	mov	r3, r0
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d00e      	beq.n	800af90 <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d00b      	beq.n	800af90 <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	2201      	movs	r2, #1
 800af7c:	601a      	str	r2, [r3, #0]
 800af7e:	e007      	b.n	800af90 <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800af80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800af84:	3301      	adds	r3, #1
 800af86:	b2db      	uxtb	r3, r3
 800af88:	b25a      	sxtb	r2, r3
 800af8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800af90:	2301      	movs	r3, #1
 800af92:	637b      	str	r3, [r7, #52]	@ 0x34
 800af94:	e001      	b.n	800af9a <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 800af96:	2300      	movs	r3, #0
 800af98:	637b      	str	r3, [r7, #52]	@ 0x34
 800af9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800af9c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800af9e:	693b      	ldr	r3, [r7, #16]
 800afa0:	f383 8811 	msr	BASEPRI, r3
}
 800afa4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800afa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	3738      	adds	r7, #56	@ 0x38
 800afac:	46bd      	mov	sp, r7
 800afae:	bd80      	pop	{r7, pc}

0800afb0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800afb0:	b580      	push	{r7, lr}
 800afb2:	b084      	sub	sp, #16
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d10d      	bne.n	800afde <vQueueDelete+0x2e>
	__asm volatile
 800afc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afc6:	b672      	cpsid	i
 800afc8:	f383 8811 	msr	BASEPRI, r3
 800afcc:	f3bf 8f6f 	isb	sy
 800afd0:	f3bf 8f4f 	dsb	sy
 800afd4:	b662      	cpsie	i
 800afd6:	60bb      	str	r3, [r7, #8]
}
 800afd8:	bf00      	nop
 800afda:	bf00      	nop
 800afdc:	e7fd      	b.n	800afda <vQueueDelete+0x2a>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800afde:	68f8      	ldr	r0, [r7, #12]
 800afe0:	f000 f934 	bl	800b24c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800afea:	2b00      	cmp	r3, #0
 800afec:	d102      	bne.n	800aff4 <vQueueDelete+0x44>
		{
			vPortFree( pxQueue );
 800afee:	68f8      	ldr	r0, [r7, #12]
 800aff0:	f001 fce8 	bl	800c9c4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800aff4:	bf00      	nop
 800aff6:	3710      	adds	r7, #16
 800aff8:	46bd      	mov	sp, r7
 800affa:	bd80      	pop	{r7, pc}

0800affc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800affc:	b480      	push	{r7}
 800affe:	b085      	sub	sp, #20
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d006      	beq.n	800b01a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f1c3 0307 	rsb	r3, r3, #7
 800b016:	60fb      	str	r3, [r7, #12]
 800b018:	e001      	b.n	800b01e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b01a:	2300      	movs	r3, #0
 800b01c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b01e:	68fb      	ldr	r3, [r7, #12]
	}
 800b020:	4618      	mov	r0, r3
 800b022:	3714      	adds	r7, #20
 800b024:	46bd      	mov	sp, r7
 800b026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02a:	4770      	bx	lr

0800b02c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b02c:	b580      	push	{r7, lr}
 800b02e:	b086      	sub	sp, #24
 800b030:	af00      	add	r7, sp, #0
 800b032:	60f8      	str	r0, [r7, #12]
 800b034:	60b9      	str	r1, [r7, #8]
 800b036:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b038:	2300      	movs	r3, #0
 800b03a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b040:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b046:	2b00      	cmp	r3, #0
 800b048:	d10d      	bne.n	800b066 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b04a:	68fb      	ldr	r3, [r7, #12]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d14d      	bne.n	800b0ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	689b      	ldr	r3, [r3, #8]
 800b056:	4618      	mov	r0, r3
 800b058:	f001 f806 	bl	800c068 <xTaskPriorityDisinherit>
 800b05c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	2200      	movs	r2, #0
 800b062:	609a      	str	r2, [r3, #8]
 800b064:	e043      	b.n	800b0ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d119      	bne.n	800b0a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	6858      	ldr	r0, [r3, #4]
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b074:	461a      	mov	r2, r3
 800b076:	68b9      	ldr	r1, [r7, #8]
 800b078:	f002 f983 	bl	800d382 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	685a      	ldr	r2, [r3, #4]
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b084:	441a      	add	r2, r3
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	685a      	ldr	r2, [r3, #4]
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	689b      	ldr	r3, [r3, #8]
 800b092:	429a      	cmp	r2, r3
 800b094:	d32b      	bcc.n	800b0ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	681a      	ldr	r2, [r3, #0]
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	605a      	str	r2, [r3, #4]
 800b09e:	e026      	b.n	800b0ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	68d8      	ldr	r0, [r3, #12]
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0a8:	461a      	mov	r2, r3
 800b0aa:	68b9      	ldr	r1, [r7, #8]
 800b0ac:	f002 f969 	bl	800d382 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	68da      	ldr	r2, [r3, #12]
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0b8:	425b      	negs	r3, r3
 800b0ba:	441a      	add	r2, r3
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	68da      	ldr	r2, [r3, #12]
 800b0c4:	68fb      	ldr	r3, [r7, #12]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	429a      	cmp	r2, r3
 800b0ca:	d207      	bcs.n	800b0dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	689a      	ldr	r2, [r3, #8]
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b0d4:	425b      	negs	r3, r3
 800b0d6:	441a      	add	r2, r3
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	2b02      	cmp	r3, #2
 800b0e0:	d105      	bne.n	800b0ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b0e2:	693b      	ldr	r3, [r7, #16]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d002      	beq.n	800b0ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b0e8:	693b      	ldr	r3, [r7, #16]
 800b0ea:	3b01      	subs	r3, #1
 800b0ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	1c5a      	adds	r2, r3, #1
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800b0f6:	697b      	ldr	r3, [r7, #20]
}
 800b0f8:	4618      	mov	r0, r3
 800b0fa:	3718      	adds	r7, #24
 800b0fc:	46bd      	mov	sp, r7
 800b0fe:	bd80      	pop	{r7, pc}

0800b100 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b082      	sub	sp, #8
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
 800b108:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d018      	beq.n	800b144 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	68da      	ldr	r2, [r3, #12]
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b11a:	441a      	add	r2, r3
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	68da      	ldr	r2, [r3, #12]
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	689b      	ldr	r3, [r3, #8]
 800b128:	429a      	cmp	r2, r3
 800b12a:	d303      	bcc.n	800b134 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681a      	ldr	r2, [r3, #0]
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	68d9      	ldr	r1, [r3, #12]
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b13c:	461a      	mov	r2, r3
 800b13e:	6838      	ldr	r0, [r7, #0]
 800b140:	f002 f91f 	bl	800d382 <memcpy>
	}
}
 800b144:	bf00      	nop
 800b146:	3708      	adds	r7, #8
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}

0800b14c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b084      	sub	sp, #16
 800b150:	af00      	add	r7, sp, #0
 800b152:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b154:	f001 fa3a 	bl	800c5cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b15e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b160:	e011      	b.n	800b186 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b166:	2b00      	cmp	r3, #0
 800b168:	d012      	beq.n	800b190 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	3324      	adds	r3, #36	@ 0x24
 800b16e:	4618      	mov	r0, r3
 800b170:	f000 fd0e 	bl	800bb90 <xTaskRemoveFromEventList>
 800b174:	4603      	mov	r3, r0
 800b176:	2b00      	cmp	r3, #0
 800b178:	d001      	beq.n	800b17e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b17a:	f000 fded 	bl	800bd58 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b17e:	7bfb      	ldrb	r3, [r7, #15]
 800b180:	3b01      	subs	r3, #1
 800b182:	b2db      	uxtb	r3, r3
 800b184:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b186:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	dce9      	bgt.n	800b162 <prvUnlockQueue+0x16>
 800b18e:	e000      	b.n	800b192 <prvUnlockQueue+0x46>
					break;
 800b190:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	22ff      	movs	r2, #255	@ 0xff
 800b196:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800b19a:	f001 fa4d 	bl	800c638 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b19e:	f001 fa15 	bl	800c5cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800b1a8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b1aa:	e011      	b.n	800b1d0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	691b      	ldr	r3, [r3, #16]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d012      	beq.n	800b1da <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	3310      	adds	r3, #16
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f000 fce9 	bl	800bb90 <xTaskRemoveFromEventList>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d001      	beq.n	800b1c8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b1c4:	f000 fdc8 	bl	800bd58 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b1c8:	7bbb      	ldrb	r3, [r7, #14]
 800b1ca:	3b01      	subs	r3, #1
 800b1cc:	b2db      	uxtb	r3, r3
 800b1ce:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b1d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	dce9      	bgt.n	800b1ac <prvUnlockQueue+0x60>
 800b1d8:	e000      	b.n	800b1dc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b1da:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	22ff      	movs	r2, #255	@ 0xff
 800b1e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800b1e4:	f001 fa28 	bl	800c638 <vPortExitCritical>
}
 800b1e8:	bf00      	nop
 800b1ea:	3710      	adds	r7, #16
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b084      	sub	sp, #16
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b1f8:	f001 f9e8 	bl	800c5cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b200:	2b00      	cmp	r3, #0
 800b202:	d102      	bne.n	800b20a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b204:	2301      	movs	r3, #1
 800b206:	60fb      	str	r3, [r7, #12]
 800b208:	e001      	b.n	800b20e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b20a:	2300      	movs	r3, #0
 800b20c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b20e:	f001 fa13 	bl	800c638 <vPortExitCritical>

	return xReturn;
 800b212:	68fb      	ldr	r3, [r7, #12]
}
 800b214:	4618      	mov	r0, r3
 800b216:	3710      	adds	r7, #16
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}

0800b21c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	b084      	sub	sp, #16
 800b220:	af00      	add	r7, sp, #0
 800b222:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b224:	f001 f9d2 	bl	800c5cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b230:	429a      	cmp	r2, r3
 800b232:	d102      	bne.n	800b23a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b234:	2301      	movs	r3, #1
 800b236:	60fb      	str	r3, [r7, #12]
 800b238:	e001      	b.n	800b23e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b23a:	2300      	movs	r3, #0
 800b23c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b23e:	f001 f9fb 	bl	800c638 <vPortExitCritical>

	return xReturn;
 800b242:	68fb      	ldr	r3, [r7, #12]
}
 800b244:	4618      	mov	r0, r3
 800b246:	3710      	adds	r7, #16
 800b248:	46bd      	mov	sp, r7
 800b24a:	bd80      	pop	{r7, pc}

0800b24c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b24c:	b480      	push	{r7}
 800b24e:	b085      	sub	sp, #20
 800b250:	af00      	add	r7, sp, #0
 800b252:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b254:	2300      	movs	r3, #0
 800b256:	60fb      	str	r3, [r7, #12]
 800b258:	e016      	b.n	800b288 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b25a:	4a10      	ldr	r2, [pc, #64]	@ (800b29c <vQueueUnregisterQueue+0x50>)
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	00db      	lsls	r3, r3, #3
 800b260:	4413      	add	r3, r2
 800b262:	685b      	ldr	r3, [r3, #4]
 800b264:	687a      	ldr	r2, [r7, #4]
 800b266:	429a      	cmp	r2, r3
 800b268:	d10b      	bne.n	800b282 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b26a:	4a0c      	ldr	r2, [pc, #48]	@ (800b29c <vQueueUnregisterQueue+0x50>)
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	2100      	movs	r1, #0
 800b270:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b274:	4a09      	ldr	r2, [pc, #36]	@ (800b29c <vQueueUnregisterQueue+0x50>)
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	00db      	lsls	r3, r3, #3
 800b27a:	4413      	add	r3, r2
 800b27c:	2200      	movs	r2, #0
 800b27e:	605a      	str	r2, [r3, #4]
				break;
 800b280:	e006      	b.n	800b290 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	3301      	adds	r3, #1
 800b286:	60fb      	str	r3, [r7, #12]
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	2b07      	cmp	r3, #7
 800b28c:	d9e5      	bls.n	800b25a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b28e:	bf00      	nop
 800b290:	bf00      	nop
 800b292:	3714      	adds	r7, #20
 800b294:	46bd      	mov	sp, r7
 800b296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b29a:	4770      	bx	lr
 800b29c:	20042254 	.word	0x20042254

0800b2a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b08e      	sub	sp, #56	@ 0x38
 800b2a4:	af04      	add	r7, sp, #16
 800b2a6:	60f8      	str	r0, [r7, #12]
 800b2a8:	60b9      	str	r1, [r7, #8]
 800b2aa:	607a      	str	r2, [r7, #4]
 800b2ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b2ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d10d      	bne.n	800b2d0 <xTaskCreateStatic+0x30>
	__asm volatile
 800b2b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2b8:	b672      	cpsid	i
 800b2ba:	f383 8811 	msr	BASEPRI, r3
 800b2be:	f3bf 8f6f 	isb	sy
 800b2c2:	f3bf 8f4f 	dsb	sy
 800b2c6:	b662      	cpsie	i
 800b2c8:	623b      	str	r3, [r7, #32]
}
 800b2ca:	bf00      	nop
 800b2cc:	bf00      	nop
 800b2ce:	e7fd      	b.n	800b2cc <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800b2d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d10d      	bne.n	800b2f2 <xTaskCreateStatic+0x52>
	__asm volatile
 800b2d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2da:	b672      	cpsid	i
 800b2dc:	f383 8811 	msr	BASEPRI, r3
 800b2e0:	f3bf 8f6f 	isb	sy
 800b2e4:	f3bf 8f4f 	dsb	sy
 800b2e8:	b662      	cpsie	i
 800b2ea:	61fb      	str	r3, [r7, #28]
}
 800b2ec:	bf00      	nop
 800b2ee:	bf00      	nop
 800b2f0:	e7fd      	b.n	800b2ee <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b2f2:	23a0      	movs	r3, #160	@ 0xa0
 800b2f4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b2f6:	693b      	ldr	r3, [r7, #16]
 800b2f8:	2ba0      	cmp	r3, #160	@ 0xa0
 800b2fa:	d00d      	beq.n	800b318 <xTaskCreateStatic+0x78>
	__asm volatile
 800b2fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b300:	b672      	cpsid	i
 800b302:	f383 8811 	msr	BASEPRI, r3
 800b306:	f3bf 8f6f 	isb	sy
 800b30a:	f3bf 8f4f 	dsb	sy
 800b30e:	b662      	cpsie	i
 800b310:	61bb      	str	r3, [r7, #24]
}
 800b312:	bf00      	nop
 800b314:	bf00      	nop
 800b316:	e7fd      	b.n	800b314 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b318:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b31a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d01e      	beq.n	800b35e <xTaskCreateStatic+0xbe>
 800b320:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b322:	2b00      	cmp	r3, #0
 800b324:	d01b      	beq.n	800b35e <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b328:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b32a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b32c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b32e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b332:	2202      	movs	r2, #2
 800b334:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b338:	2300      	movs	r3, #0
 800b33a:	9303      	str	r3, [sp, #12]
 800b33c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b33e:	9302      	str	r3, [sp, #8]
 800b340:	f107 0314 	add.w	r3, r7, #20
 800b344:	9301      	str	r3, [sp, #4]
 800b346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b348:	9300      	str	r3, [sp, #0]
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	687a      	ldr	r2, [r7, #4]
 800b34e:	68b9      	ldr	r1, [r7, #8]
 800b350:	68f8      	ldr	r0, [r7, #12]
 800b352:	f000 f851 	bl	800b3f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b356:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800b358:	f000 f8f0 	bl	800b53c <prvAddNewTaskToReadyList>
 800b35c:	e001      	b.n	800b362 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800b35e:	2300      	movs	r3, #0
 800b360:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b362:	697b      	ldr	r3, [r7, #20]
	}
 800b364:	4618      	mov	r0, r3
 800b366:	3728      	adds	r7, #40	@ 0x28
 800b368:	46bd      	mov	sp, r7
 800b36a:	bd80      	pop	{r7, pc}

0800b36c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b36c:	b580      	push	{r7, lr}
 800b36e:	b08c      	sub	sp, #48	@ 0x30
 800b370:	af04      	add	r7, sp, #16
 800b372:	60f8      	str	r0, [r7, #12]
 800b374:	60b9      	str	r1, [r7, #8]
 800b376:	603b      	str	r3, [r7, #0]
 800b378:	4613      	mov	r3, r2
 800b37a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b37c:	88fb      	ldrh	r3, [r7, #6]
 800b37e:	009b      	lsls	r3, r3, #2
 800b380:	4618      	mov	r0, r3
 800b382:	f001 fa51 	bl	800c828 <pvPortMalloc>
 800b386:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d00e      	beq.n	800b3ac <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b38e:	20a0      	movs	r0, #160	@ 0xa0
 800b390:	f001 fa4a 	bl	800c828 <pvPortMalloc>
 800b394:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b396:	69fb      	ldr	r3, [r7, #28]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d003      	beq.n	800b3a4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b39c:	69fb      	ldr	r3, [r7, #28]
 800b39e:	697a      	ldr	r2, [r7, #20]
 800b3a0:	631a      	str	r2, [r3, #48]	@ 0x30
 800b3a2:	e005      	b.n	800b3b0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b3a4:	6978      	ldr	r0, [r7, #20]
 800b3a6:	f001 fb0d 	bl	800c9c4 <vPortFree>
 800b3aa:	e001      	b.n	800b3b0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b3b0:	69fb      	ldr	r3, [r7, #28]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d017      	beq.n	800b3e6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b3b6:	69fb      	ldr	r3, [r7, #28]
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b3be:	88fa      	ldrh	r2, [r7, #6]
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	9303      	str	r3, [sp, #12]
 800b3c4:	69fb      	ldr	r3, [r7, #28]
 800b3c6:	9302      	str	r3, [sp, #8]
 800b3c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3ca:	9301      	str	r3, [sp, #4]
 800b3cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3ce:	9300      	str	r3, [sp, #0]
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	68b9      	ldr	r1, [r7, #8]
 800b3d4:	68f8      	ldr	r0, [r7, #12]
 800b3d6:	f000 f80f 	bl	800b3f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b3da:	69f8      	ldr	r0, [r7, #28]
 800b3dc:	f000 f8ae 	bl	800b53c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	61bb      	str	r3, [r7, #24]
 800b3e4:	e002      	b.n	800b3ec <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b3e6:	f04f 33ff 	mov.w	r3, #4294967295
 800b3ea:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b3ec:	69bb      	ldr	r3, [r7, #24]
	}
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	3720      	adds	r7, #32
 800b3f2:	46bd      	mov	sp, r7
 800b3f4:	bd80      	pop	{r7, pc}
	...

0800b3f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b088      	sub	sp, #32
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	60f8      	str	r0, [r7, #12]
 800b400:	60b9      	str	r1, [r7, #8]
 800b402:	607a      	str	r2, [r7, #4]
 800b404:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b408:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b40a:	6879      	ldr	r1, [r7, #4]
 800b40c:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800b410:	440b      	add	r3, r1
 800b412:	009b      	lsls	r3, r3, #2
 800b414:	4413      	add	r3, r2
 800b416:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b418:	69bb      	ldr	r3, [r7, #24]
 800b41a:	f023 0307 	bic.w	r3, r3, #7
 800b41e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b420:	69bb      	ldr	r3, [r7, #24]
 800b422:	f003 0307 	and.w	r3, r3, #7
 800b426:	2b00      	cmp	r3, #0
 800b428:	d00d      	beq.n	800b446 <prvInitialiseNewTask+0x4e>
	__asm volatile
 800b42a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b42e:	b672      	cpsid	i
 800b430:	f383 8811 	msr	BASEPRI, r3
 800b434:	f3bf 8f6f 	isb	sy
 800b438:	f3bf 8f4f 	dsb	sy
 800b43c:	b662      	cpsie	i
 800b43e:	617b      	str	r3, [r7, #20]
}
 800b440:	bf00      	nop
 800b442:	bf00      	nop
 800b444:	e7fd      	b.n	800b442 <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b446:	68bb      	ldr	r3, [r7, #8]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d01f      	beq.n	800b48c <prvInitialiseNewTask+0x94>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b44c:	2300      	movs	r3, #0
 800b44e:	61fb      	str	r3, [r7, #28]
 800b450:	e012      	b.n	800b478 <prvInitialiseNewTask+0x80>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b452:	68ba      	ldr	r2, [r7, #8]
 800b454:	69fb      	ldr	r3, [r7, #28]
 800b456:	4413      	add	r3, r2
 800b458:	7819      	ldrb	r1, [r3, #0]
 800b45a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b45c:	69fb      	ldr	r3, [r7, #28]
 800b45e:	4413      	add	r3, r2
 800b460:	3334      	adds	r3, #52	@ 0x34
 800b462:	460a      	mov	r2, r1
 800b464:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b466:	68ba      	ldr	r2, [r7, #8]
 800b468:	69fb      	ldr	r3, [r7, #28]
 800b46a:	4413      	add	r3, r2
 800b46c:	781b      	ldrb	r3, [r3, #0]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d006      	beq.n	800b480 <prvInitialiseNewTask+0x88>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b472:	69fb      	ldr	r3, [r7, #28]
 800b474:	3301      	adds	r3, #1
 800b476:	61fb      	str	r3, [r7, #28]
 800b478:	69fb      	ldr	r3, [r7, #28]
 800b47a:	2b0f      	cmp	r3, #15
 800b47c:	d9e9      	bls.n	800b452 <prvInitialiseNewTask+0x5a>
 800b47e:	e000      	b.n	800b482 <prvInitialiseNewTask+0x8a>
			{
				break;
 800b480:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b484:	2200      	movs	r2, #0
 800b486:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800b48a:	e003      	b.n	800b494 <prvInitialiseNewTask+0x9c>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b48c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b48e:	2200      	movs	r2, #0
 800b490:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b496:	2b06      	cmp	r3, #6
 800b498:	d901      	bls.n	800b49e <prvInitialiseNewTask+0xa6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b49a:	2306      	movs	r3, #6
 800b49c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b49e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b4a2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b4a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b4a8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800b4aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ac:	2200      	movs	r2, #0
 800b4ae:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b4b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4b2:	3304      	adds	r3, #4
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f7fe fec3 	bl	800a240 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b4ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4bc:	3318      	adds	r3, #24
 800b4be:	4618      	mov	r0, r3
 800b4c0:	f7fe febe 	bl	800a240 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b4c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4c8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b4ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4cc:	f1c3 0207 	rsb	r2, r3, #7
 800b4d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4d2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b4d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b4d8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b4da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4dc:	2200      	movs	r2, #0
 800b4de:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b4e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ec:	334c      	adds	r3, #76	@ 0x4c
 800b4ee:	224c      	movs	r2, #76	@ 0x4c
 800b4f0:	2100      	movs	r1, #0
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f001 fe5c 	bl	800d1b0 <memset>
 800b4f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4fa:	4a0d      	ldr	r2, [pc, #52]	@ (800b530 <prvInitialiseNewTask+0x138>)
 800b4fc:	651a      	str	r2, [r3, #80]	@ 0x50
 800b4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b500:	4a0c      	ldr	r2, [pc, #48]	@ (800b534 <prvInitialiseNewTask+0x13c>)
 800b502:	655a      	str	r2, [r3, #84]	@ 0x54
 800b504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b506:	4a0c      	ldr	r2, [pc, #48]	@ (800b538 <prvInitialiseNewTask+0x140>)
 800b508:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b50a:	683a      	ldr	r2, [r7, #0]
 800b50c:	68f9      	ldr	r1, [r7, #12]
 800b50e:	69b8      	ldr	r0, [r7, #24]
 800b510:	f000 ff50 	bl	800c3b4 <pxPortInitialiseStack>
 800b514:	4602      	mov	r2, r0
 800b516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b518:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b51a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d002      	beq.n	800b526 <prvInitialiseNewTask+0x12e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b522:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b524:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b526:	bf00      	nop
 800b528:	3720      	adds	r7, #32
 800b52a:	46bd      	mov	sp, r7
 800b52c:	bd80      	pop	{r7, pc}
 800b52e:	bf00      	nop
 800b530:	20045fe8 	.word	0x20045fe8
 800b534:	20046050 	.word	0x20046050
 800b538:	200460b8 	.word	0x200460b8

0800b53c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b082      	sub	sp, #8
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b544:	f001 f842 	bl	800c5cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b548:	4b2a      	ldr	r3, [pc, #168]	@ (800b5f4 <prvAddNewTaskToReadyList+0xb8>)
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	3301      	adds	r3, #1
 800b54e:	4a29      	ldr	r2, [pc, #164]	@ (800b5f4 <prvAddNewTaskToReadyList+0xb8>)
 800b550:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b552:	4b29      	ldr	r3, [pc, #164]	@ (800b5f8 <prvAddNewTaskToReadyList+0xbc>)
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	2b00      	cmp	r3, #0
 800b558:	d109      	bne.n	800b56e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b55a:	4a27      	ldr	r2, [pc, #156]	@ (800b5f8 <prvAddNewTaskToReadyList+0xbc>)
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b560:	4b24      	ldr	r3, [pc, #144]	@ (800b5f4 <prvAddNewTaskToReadyList+0xb8>)
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	2b01      	cmp	r3, #1
 800b566:	d110      	bne.n	800b58a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b568:	f000 fc1a 	bl	800bda0 <prvInitialiseTaskLists>
 800b56c:	e00d      	b.n	800b58a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b56e:	4b23      	ldr	r3, [pc, #140]	@ (800b5fc <prvAddNewTaskToReadyList+0xc0>)
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d109      	bne.n	800b58a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b576:	4b20      	ldr	r3, [pc, #128]	@ (800b5f8 <prvAddNewTaskToReadyList+0xbc>)
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b580:	429a      	cmp	r2, r3
 800b582:	d802      	bhi.n	800b58a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b584:	4a1c      	ldr	r2, [pc, #112]	@ (800b5f8 <prvAddNewTaskToReadyList+0xbc>)
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b58a:	4b1d      	ldr	r3, [pc, #116]	@ (800b600 <prvAddNewTaskToReadyList+0xc4>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	3301      	adds	r3, #1
 800b590:	4a1b      	ldr	r2, [pc, #108]	@ (800b600 <prvAddNewTaskToReadyList+0xc4>)
 800b592:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b598:	2201      	movs	r2, #1
 800b59a:	409a      	lsls	r2, r3
 800b59c:	4b19      	ldr	r3, [pc, #100]	@ (800b604 <prvAddNewTaskToReadyList+0xc8>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	4313      	orrs	r3, r2
 800b5a2:	4a18      	ldr	r2, [pc, #96]	@ (800b604 <prvAddNewTaskToReadyList+0xc8>)
 800b5a4:	6013      	str	r3, [r2, #0]
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5aa:	4613      	mov	r3, r2
 800b5ac:	009b      	lsls	r3, r3, #2
 800b5ae:	4413      	add	r3, r2
 800b5b0:	009b      	lsls	r3, r3, #2
 800b5b2:	4a15      	ldr	r2, [pc, #84]	@ (800b608 <prvAddNewTaskToReadyList+0xcc>)
 800b5b4:	441a      	add	r2, r3
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	3304      	adds	r3, #4
 800b5ba:	4619      	mov	r1, r3
 800b5bc:	4610      	mov	r0, r2
 800b5be:	f7fe fe4c 	bl	800a25a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b5c2:	f001 f839 	bl	800c638 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b5c6:	4b0d      	ldr	r3, [pc, #52]	@ (800b5fc <prvAddNewTaskToReadyList+0xc0>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d00e      	beq.n	800b5ec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b5ce:	4b0a      	ldr	r3, [pc, #40]	@ (800b5f8 <prvAddNewTaskToReadyList+0xbc>)
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5d8:	429a      	cmp	r2, r3
 800b5da:	d207      	bcs.n	800b5ec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b5dc:	4b0b      	ldr	r3, [pc, #44]	@ (800b60c <prvAddNewTaskToReadyList+0xd0>)
 800b5de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b5e2:	601a      	str	r2, [r3, #0]
 800b5e4:	f3bf 8f4f 	dsb	sy
 800b5e8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b5ec:	bf00      	nop
 800b5ee:	3708      	adds	r7, #8
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}
 800b5f4:	20042394 	.word	0x20042394
 800b5f8:	20042294 	.word	0x20042294
 800b5fc:	200423a0 	.word	0x200423a0
 800b600:	200423b0 	.word	0x200423b0
 800b604:	2004239c 	.word	0x2004239c
 800b608:	20042298 	.word	0x20042298
 800b60c:	e000ed04 	.word	0xe000ed04

0800b610 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b610:	b580      	push	{r7, lr}
 800b612:	b084      	sub	sp, #16
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b618:	2300      	movs	r3, #0
 800b61a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d01a      	beq.n	800b658 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b622:	4b15      	ldr	r3, [pc, #84]	@ (800b678 <vTaskDelay+0x68>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	2b00      	cmp	r3, #0
 800b628:	d00d      	beq.n	800b646 <vTaskDelay+0x36>
	__asm volatile
 800b62a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b62e:	b672      	cpsid	i
 800b630:	f383 8811 	msr	BASEPRI, r3
 800b634:	f3bf 8f6f 	isb	sy
 800b638:	f3bf 8f4f 	dsb	sy
 800b63c:	b662      	cpsie	i
 800b63e:	60bb      	str	r3, [r7, #8]
}
 800b640:	bf00      	nop
 800b642:	bf00      	nop
 800b644:	e7fd      	b.n	800b642 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800b646:	f000 f889 	bl	800b75c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b64a:	2100      	movs	r1, #0
 800b64c:	6878      	ldr	r0, [r7, #4]
 800b64e:	f000 fe4b 	bl	800c2e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b652:	f000 f891 	bl	800b778 <xTaskResumeAll>
 800b656:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d107      	bne.n	800b66e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800b65e:	4b07      	ldr	r3, [pc, #28]	@ (800b67c <vTaskDelay+0x6c>)
 800b660:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b664:	601a      	str	r2, [r3, #0]
 800b666:	f3bf 8f4f 	dsb	sy
 800b66a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b66e:	bf00      	nop
 800b670:	3710      	adds	r7, #16
 800b672:	46bd      	mov	sp, r7
 800b674:	bd80      	pop	{r7, pc}
 800b676:	bf00      	nop
 800b678:	200423bc 	.word	0x200423bc
 800b67c:	e000ed04 	.word	0xe000ed04

0800b680 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b08a      	sub	sp, #40	@ 0x28
 800b684:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b686:	2300      	movs	r3, #0
 800b688:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b68a:	2300      	movs	r3, #0
 800b68c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b68e:	463a      	mov	r2, r7
 800b690:	1d39      	adds	r1, r7, #4
 800b692:	f107 0308 	add.w	r3, r7, #8
 800b696:	4618      	mov	r0, r3
 800b698:	f7f5 fad4 	bl	8000c44 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b69c:	6839      	ldr	r1, [r7, #0]
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	68ba      	ldr	r2, [r7, #8]
 800b6a2:	9202      	str	r2, [sp, #8]
 800b6a4:	9301      	str	r3, [sp, #4]
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	9300      	str	r3, [sp, #0]
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	460a      	mov	r2, r1
 800b6ae:	4923      	ldr	r1, [pc, #140]	@ (800b73c <vTaskStartScheduler+0xbc>)
 800b6b0:	4823      	ldr	r0, [pc, #140]	@ (800b740 <vTaskStartScheduler+0xc0>)
 800b6b2:	f7ff fdf5 	bl	800b2a0 <xTaskCreateStatic>
 800b6b6:	4603      	mov	r3, r0
 800b6b8:	4a22      	ldr	r2, [pc, #136]	@ (800b744 <vTaskStartScheduler+0xc4>)
 800b6ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b6bc:	4b21      	ldr	r3, [pc, #132]	@ (800b744 <vTaskStartScheduler+0xc4>)
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	2b00      	cmp	r3, #0
 800b6c2:	d002      	beq.n	800b6ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	617b      	str	r3, [r7, #20]
 800b6c8:	e001      	b.n	800b6ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b6ce:	697b      	ldr	r3, [r7, #20]
 800b6d0:	2b01      	cmp	r3, #1
 800b6d2:	d11d      	bne.n	800b710 <vTaskStartScheduler+0x90>
	__asm volatile
 800b6d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6d8:	b672      	cpsid	i
 800b6da:	f383 8811 	msr	BASEPRI, r3
 800b6de:	f3bf 8f6f 	isb	sy
 800b6e2:	f3bf 8f4f 	dsb	sy
 800b6e6:	b662      	cpsie	i
 800b6e8:	613b      	str	r3, [r7, #16]
}
 800b6ea:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b6ec:	4b16      	ldr	r3, [pc, #88]	@ (800b748 <vTaskStartScheduler+0xc8>)
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	334c      	adds	r3, #76	@ 0x4c
 800b6f2:	4a16      	ldr	r2, [pc, #88]	@ (800b74c <vTaskStartScheduler+0xcc>)
 800b6f4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b6f6:	4b16      	ldr	r3, [pc, #88]	@ (800b750 <vTaskStartScheduler+0xd0>)
 800b6f8:	f04f 32ff 	mov.w	r2, #4294967295
 800b6fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b6fe:	4b15      	ldr	r3, [pc, #84]	@ (800b754 <vTaskStartScheduler+0xd4>)
 800b700:	2201      	movs	r2, #1
 800b702:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b704:	4b14      	ldr	r3, [pc, #80]	@ (800b758 <vTaskStartScheduler+0xd8>)
 800b706:	2200      	movs	r2, #0
 800b708:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b70a:	f000 fee1 	bl	800c4d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b70e:	e011      	b.n	800b734 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b710:	697b      	ldr	r3, [r7, #20]
 800b712:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b716:	d10d      	bne.n	800b734 <vTaskStartScheduler+0xb4>
	__asm volatile
 800b718:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b71c:	b672      	cpsid	i
 800b71e:	f383 8811 	msr	BASEPRI, r3
 800b722:	f3bf 8f6f 	isb	sy
 800b726:	f3bf 8f4f 	dsb	sy
 800b72a:	b662      	cpsie	i
 800b72c:	60fb      	str	r3, [r7, #12]
}
 800b72e:	bf00      	nop
 800b730:	bf00      	nop
 800b732:	e7fd      	b.n	800b730 <vTaskStartScheduler+0xb0>
}
 800b734:	bf00      	nop
 800b736:	3718      	adds	r7, #24
 800b738:	46bd      	mov	sp, r7
 800b73a:	bd80      	pop	{r7, pc}
 800b73c:	0800e5d4 	.word	0x0800e5d4
 800b740:	0800bd71 	.word	0x0800bd71
 800b744:	200423b8 	.word	0x200423b8
 800b748:	20042294 	.word	0x20042294
 800b74c:	2000001c 	.word	0x2000001c
 800b750:	200423b4 	.word	0x200423b4
 800b754:	200423a0 	.word	0x200423a0
 800b758:	20042398 	.word	0x20042398

0800b75c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b75c:	b480      	push	{r7}
 800b75e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800b760:	4b04      	ldr	r3, [pc, #16]	@ (800b774 <vTaskSuspendAll+0x18>)
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	3301      	adds	r3, #1
 800b766:	4a03      	ldr	r2, [pc, #12]	@ (800b774 <vTaskSuspendAll+0x18>)
 800b768:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800b76a:	bf00      	nop
 800b76c:	46bd      	mov	sp, r7
 800b76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b772:	4770      	bx	lr
 800b774:	200423bc 	.word	0x200423bc

0800b778 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b084      	sub	sp, #16
 800b77c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b77e:	2300      	movs	r3, #0
 800b780:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b782:	2300      	movs	r3, #0
 800b784:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b786:	4b43      	ldr	r3, [pc, #268]	@ (800b894 <xTaskResumeAll+0x11c>)
 800b788:	681b      	ldr	r3, [r3, #0]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d10d      	bne.n	800b7aa <xTaskResumeAll+0x32>
	__asm volatile
 800b78e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b792:	b672      	cpsid	i
 800b794:	f383 8811 	msr	BASEPRI, r3
 800b798:	f3bf 8f6f 	isb	sy
 800b79c:	f3bf 8f4f 	dsb	sy
 800b7a0:	b662      	cpsie	i
 800b7a2:	603b      	str	r3, [r7, #0]
}
 800b7a4:	bf00      	nop
 800b7a6:	bf00      	nop
 800b7a8:	e7fd      	b.n	800b7a6 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b7aa:	f000 ff0f 	bl	800c5cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b7ae:	4b39      	ldr	r3, [pc, #228]	@ (800b894 <xTaskResumeAll+0x11c>)
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	3b01      	subs	r3, #1
 800b7b4:	4a37      	ldr	r2, [pc, #220]	@ (800b894 <xTaskResumeAll+0x11c>)
 800b7b6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b7b8:	4b36      	ldr	r3, [pc, #216]	@ (800b894 <xTaskResumeAll+0x11c>)
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	d161      	bne.n	800b884 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b7c0:	4b35      	ldr	r3, [pc, #212]	@ (800b898 <xTaskResumeAll+0x120>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d05d      	beq.n	800b884 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b7c8:	e02e      	b.n	800b828 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b7ca:	4b34      	ldr	r3, [pc, #208]	@ (800b89c <xTaskResumeAll+0x124>)
 800b7cc:	68db      	ldr	r3, [r3, #12]
 800b7ce:	68db      	ldr	r3, [r3, #12]
 800b7d0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	3318      	adds	r3, #24
 800b7d6:	4618      	mov	r0, r3
 800b7d8:	f7fe fd9c 	bl	800a314 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	3304      	adds	r3, #4
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	f7fe fd97 	bl	800a314 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	409a      	lsls	r2, r3
 800b7ee:	4b2c      	ldr	r3, [pc, #176]	@ (800b8a0 <xTaskResumeAll+0x128>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	4313      	orrs	r3, r2
 800b7f4:	4a2a      	ldr	r2, [pc, #168]	@ (800b8a0 <xTaskResumeAll+0x128>)
 800b7f6:	6013      	str	r3, [r2, #0]
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7fc:	4613      	mov	r3, r2
 800b7fe:	009b      	lsls	r3, r3, #2
 800b800:	4413      	add	r3, r2
 800b802:	009b      	lsls	r3, r3, #2
 800b804:	4a27      	ldr	r2, [pc, #156]	@ (800b8a4 <xTaskResumeAll+0x12c>)
 800b806:	441a      	add	r2, r3
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	3304      	adds	r3, #4
 800b80c:	4619      	mov	r1, r3
 800b80e:	4610      	mov	r0, r2
 800b810:	f7fe fd23 	bl	800a25a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b818:	4b23      	ldr	r3, [pc, #140]	@ (800b8a8 <xTaskResumeAll+0x130>)
 800b81a:	681b      	ldr	r3, [r3, #0]
 800b81c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b81e:	429a      	cmp	r2, r3
 800b820:	d302      	bcc.n	800b828 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800b822:	4b22      	ldr	r3, [pc, #136]	@ (800b8ac <xTaskResumeAll+0x134>)
 800b824:	2201      	movs	r2, #1
 800b826:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b828:	4b1c      	ldr	r3, [pc, #112]	@ (800b89c <xTaskResumeAll+0x124>)
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d1cc      	bne.n	800b7ca <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d001      	beq.n	800b83a <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b836:	f000 fb59 	bl	800beec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800b83a:	4b1d      	ldr	r3, [pc, #116]	@ (800b8b0 <xTaskResumeAll+0x138>)
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d010      	beq.n	800b868 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b846:	f000 f859 	bl	800b8fc <xTaskIncrementTick>
 800b84a:	4603      	mov	r3, r0
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d002      	beq.n	800b856 <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800b850:	4b16      	ldr	r3, [pc, #88]	@ (800b8ac <xTaskResumeAll+0x134>)
 800b852:	2201      	movs	r2, #1
 800b854:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	3b01      	subs	r3, #1
 800b85a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d1f1      	bne.n	800b846 <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800b862:	4b13      	ldr	r3, [pc, #76]	@ (800b8b0 <xTaskResumeAll+0x138>)
 800b864:	2200      	movs	r2, #0
 800b866:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b868:	4b10      	ldr	r3, [pc, #64]	@ (800b8ac <xTaskResumeAll+0x134>)
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d009      	beq.n	800b884 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b870:	2301      	movs	r3, #1
 800b872:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b874:	4b0f      	ldr	r3, [pc, #60]	@ (800b8b4 <xTaskResumeAll+0x13c>)
 800b876:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b87a:	601a      	str	r2, [r3, #0]
 800b87c:	f3bf 8f4f 	dsb	sy
 800b880:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b884:	f000 fed8 	bl	800c638 <vPortExitCritical>

	return xAlreadyYielded;
 800b888:	68bb      	ldr	r3, [r7, #8]
}
 800b88a:	4618      	mov	r0, r3
 800b88c:	3710      	adds	r7, #16
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
 800b892:	bf00      	nop
 800b894:	200423bc 	.word	0x200423bc
 800b898:	20042394 	.word	0x20042394
 800b89c:	20042354 	.word	0x20042354
 800b8a0:	2004239c 	.word	0x2004239c
 800b8a4:	20042298 	.word	0x20042298
 800b8a8:	20042294 	.word	0x20042294
 800b8ac:	200423a8 	.word	0x200423a8
 800b8b0:	200423a4 	.word	0x200423a4
 800b8b4:	e000ed04 	.word	0xe000ed04

0800b8b8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b8b8:	b480      	push	{r7}
 800b8ba:	b083      	sub	sp, #12
 800b8bc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b8be:	4b05      	ldr	r3, [pc, #20]	@ (800b8d4 <xTaskGetTickCount+0x1c>)
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b8c4:	687b      	ldr	r3, [r7, #4]
}
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	370c      	adds	r7, #12
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8d0:	4770      	bx	lr
 800b8d2:	bf00      	nop
 800b8d4:	20042398 	.word	0x20042398

0800b8d8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	b082      	sub	sp, #8
 800b8dc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b8de:	f000 ff5d 	bl	800c79c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b8e6:	4b04      	ldr	r3, [pc, #16]	@ (800b8f8 <xTaskGetTickCountFromISR+0x20>)
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b8ec:	683b      	ldr	r3, [r7, #0]
}
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	3708      	adds	r7, #8
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	bd80      	pop	{r7, pc}
 800b8f6:	bf00      	nop
 800b8f8:	20042398 	.word	0x20042398

0800b8fc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b8fc:	b580      	push	{r7, lr}
 800b8fe:	b086      	sub	sp, #24
 800b900:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b902:	2300      	movs	r3, #0
 800b904:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b906:	4b50      	ldr	r3, [pc, #320]	@ (800ba48 <xTaskIncrementTick+0x14c>)
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	f040 808b 	bne.w	800ba26 <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b910:	4b4e      	ldr	r3, [pc, #312]	@ (800ba4c <xTaskIncrementTick+0x150>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	3301      	adds	r3, #1
 800b916:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b918:	4a4c      	ldr	r2, [pc, #304]	@ (800ba4c <xTaskIncrementTick+0x150>)
 800b91a:	693b      	ldr	r3, [r7, #16]
 800b91c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b91e:	693b      	ldr	r3, [r7, #16]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d123      	bne.n	800b96c <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 800b924:	4b4a      	ldr	r3, [pc, #296]	@ (800ba50 <xTaskIncrementTick+0x154>)
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d00d      	beq.n	800b94a <xTaskIncrementTick+0x4e>
	__asm volatile
 800b92e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b932:	b672      	cpsid	i
 800b934:	f383 8811 	msr	BASEPRI, r3
 800b938:	f3bf 8f6f 	isb	sy
 800b93c:	f3bf 8f4f 	dsb	sy
 800b940:	b662      	cpsie	i
 800b942:	603b      	str	r3, [r7, #0]
}
 800b944:	bf00      	nop
 800b946:	bf00      	nop
 800b948:	e7fd      	b.n	800b946 <xTaskIncrementTick+0x4a>
 800b94a:	4b41      	ldr	r3, [pc, #260]	@ (800ba50 <xTaskIncrementTick+0x154>)
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	60fb      	str	r3, [r7, #12]
 800b950:	4b40      	ldr	r3, [pc, #256]	@ (800ba54 <xTaskIncrementTick+0x158>)
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	4a3e      	ldr	r2, [pc, #248]	@ (800ba50 <xTaskIncrementTick+0x154>)
 800b956:	6013      	str	r3, [r2, #0]
 800b958:	4a3e      	ldr	r2, [pc, #248]	@ (800ba54 <xTaskIncrementTick+0x158>)
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	6013      	str	r3, [r2, #0]
 800b95e:	4b3e      	ldr	r3, [pc, #248]	@ (800ba58 <xTaskIncrementTick+0x15c>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	3301      	adds	r3, #1
 800b964:	4a3c      	ldr	r2, [pc, #240]	@ (800ba58 <xTaskIncrementTick+0x15c>)
 800b966:	6013      	str	r3, [r2, #0]
 800b968:	f000 fac0 	bl	800beec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b96c:	4b3b      	ldr	r3, [pc, #236]	@ (800ba5c <xTaskIncrementTick+0x160>)
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	693a      	ldr	r2, [r7, #16]
 800b972:	429a      	cmp	r2, r3
 800b974:	d348      	bcc.n	800ba08 <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b976:	4b36      	ldr	r3, [pc, #216]	@ (800ba50 <xTaskIncrementTick+0x154>)
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d104      	bne.n	800b98a <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b980:	4b36      	ldr	r3, [pc, #216]	@ (800ba5c <xTaskIncrementTick+0x160>)
 800b982:	f04f 32ff 	mov.w	r2, #4294967295
 800b986:	601a      	str	r2, [r3, #0]
					break;
 800b988:	e03e      	b.n	800ba08 <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b98a:	4b31      	ldr	r3, [pc, #196]	@ (800ba50 <xTaskIncrementTick+0x154>)
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	68db      	ldr	r3, [r3, #12]
 800b990:	68db      	ldr	r3, [r3, #12]
 800b992:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	685b      	ldr	r3, [r3, #4]
 800b998:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b99a:	693a      	ldr	r2, [r7, #16]
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	429a      	cmp	r2, r3
 800b9a0:	d203      	bcs.n	800b9aa <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b9a2:	4a2e      	ldr	r2, [pc, #184]	@ (800ba5c <xTaskIncrementTick+0x160>)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b9a8:	e02e      	b.n	800ba08 <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b9aa:	68bb      	ldr	r3, [r7, #8]
 800b9ac:	3304      	adds	r3, #4
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	f7fe fcb0 	bl	800a314 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b9b4:	68bb      	ldr	r3, [r7, #8]
 800b9b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d004      	beq.n	800b9c6 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	3318      	adds	r3, #24
 800b9c0:	4618      	mov	r0, r3
 800b9c2:	f7fe fca7 	bl	800a314 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b9c6:	68bb      	ldr	r3, [r7, #8]
 800b9c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9ca:	2201      	movs	r2, #1
 800b9cc:	409a      	lsls	r2, r3
 800b9ce:	4b24      	ldr	r3, [pc, #144]	@ (800ba60 <xTaskIncrementTick+0x164>)
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	4313      	orrs	r3, r2
 800b9d4:	4a22      	ldr	r2, [pc, #136]	@ (800ba60 <xTaskIncrementTick+0x164>)
 800b9d6:	6013      	str	r3, [r2, #0]
 800b9d8:	68bb      	ldr	r3, [r7, #8]
 800b9da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9dc:	4613      	mov	r3, r2
 800b9de:	009b      	lsls	r3, r3, #2
 800b9e0:	4413      	add	r3, r2
 800b9e2:	009b      	lsls	r3, r3, #2
 800b9e4:	4a1f      	ldr	r2, [pc, #124]	@ (800ba64 <xTaskIncrementTick+0x168>)
 800b9e6:	441a      	add	r2, r3
 800b9e8:	68bb      	ldr	r3, [r7, #8]
 800b9ea:	3304      	adds	r3, #4
 800b9ec:	4619      	mov	r1, r3
 800b9ee:	4610      	mov	r0, r2
 800b9f0:	f7fe fc33 	bl	800a25a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b9f4:	68bb      	ldr	r3, [r7, #8]
 800b9f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9f8:	4b1b      	ldr	r3, [pc, #108]	@ (800ba68 <xTaskIncrementTick+0x16c>)
 800b9fa:	681b      	ldr	r3, [r3, #0]
 800b9fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9fe:	429a      	cmp	r2, r3
 800ba00:	d3b9      	bcc.n	800b976 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 800ba02:	2301      	movs	r3, #1
 800ba04:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba06:	e7b6      	b.n	800b976 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ba08:	4b17      	ldr	r3, [pc, #92]	@ (800ba68 <xTaskIncrementTick+0x16c>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba0e:	4915      	ldr	r1, [pc, #84]	@ (800ba64 <xTaskIncrementTick+0x168>)
 800ba10:	4613      	mov	r3, r2
 800ba12:	009b      	lsls	r3, r3, #2
 800ba14:	4413      	add	r3, r2
 800ba16:	009b      	lsls	r3, r3, #2
 800ba18:	440b      	add	r3, r1
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	2b01      	cmp	r3, #1
 800ba1e:	d907      	bls.n	800ba30 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800ba20:	2301      	movs	r3, #1
 800ba22:	617b      	str	r3, [r7, #20]
 800ba24:	e004      	b.n	800ba30 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ba26:	4b11      	ldr	r3, [pc, #68]	@ (800ba6c <xTaskIncrementTick+0x170>)
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	3301      	adds	r3, #1
 800ba2c:	4a0f      	ldr	r2, [pc, #60]	@ (800ba6c <xTaskIncrementTick+0x170>)
 800ba2e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ba30:	4b0f      	ldr	r3, [pc, #60]	@ (800ba70 <xTaskIncrementTick+0x174>)
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d001      	beq.n	800ba3c <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800ba38:	2301      	movs	r3, #1
 800ba3a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ba3c:	697b      	ldr	r3, [r7, #20]
}
 800ba3e:	4618      	mov	r0, r3
 800ba40:	3718      	adds	r7, #24
 800ba42:	46bd      	mov	sp, r7
 800ba44:	bd80      	pop	{r7, pc}
 800ba46:	bf00      	nop
 800ba48:	200423bc 	.word	0x200423bc
 800ba4c:	20042398 	.word	0x20042398
 800ba50:	2004234c 	.word	0x2004234c
 800ba54:	20042350 	.word	0x20042350
 800ba58:	200423ac 	.word	0x200423ac
 800ba5c:	200423b4 	.word	0x200423b4
 800ba60:	2004239c 	.word	0x2004239c
 800ba64:	20042298 	.word	0x20042298
 800ba68:	20042294 	.word	0x20042294
 800ba6c:	200423a4 	.word	0x200423a4
 800ba70:	200423a8 	.word	0x200423a8

0800ba74 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800ba74:	b480      	push	{r7}
 800ba76:	b087      	sub	sp, #28
 800ba78:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800ba7a:	4b2b      	ldr	r3, [pc, #172]	@ (800bb28 <vTaskSwitchContext+0xb4>)
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d003      	beq.n	800ba8a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800ba82:	4b2a      	ldr	r3, [pc, #168]	@ (800bb2c <vTaskSwitchContext+0xb8>)
 800ba84:	2201      	movs	r2, #1
 800ba86:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800ba88:	e047      	b.n	800bb1a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800ba8a:	4b28      	ldr	r3, [pc, #160]	@ (800bb2c <vTaskSwitchContext+0xb8>)
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba90:	4b27      	ldr	r3, [pc, #156]	@ (800bb30 <vTaskSwitchContext+0xbc>)
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	fab3 f383 	clz	r3, r3
 800ba9c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ba9e:	7afb      	ldrb	r3, [r7, #11]
 800baa0:	f1c3 031f 	rsb	r3, r3, #31
 800baa4:	617b      	str	r3, [r7, #20]
 800baa6:	4923      	ldr	r1, [pc, #140]	@ (800bb34 <vTaskSwitchContext+0xc0>)
 800baa8:	697a      	ldr	r2, [r7, #20]
 800baaa:	4613      	mov	r3, r2
 800baac:	009b      	lsls	r3, r3, #2
 800baae:	4413      	add	r3, r2
 800bab0:	009b      	lsls	r3, r3, #2
 800bab2:	440b      	add	r3, r1
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	d10d      	bne.n	800bad6 <vTaskSwitchContext+0x62>
	__asm volatile
 800baba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800babe:	b672      	cpsid	i
 800bac0:	f383 8811 	msr	BASEPRI, r3
 800bac4:	f3bf 8f6f 	isb	sy
 800bac8:	f3bf 8f4f 	dsb	sy
 800bacc:	b662      	cpsie	i
 800bace:	607b      	str	r3, [r7, #4]
}
 800bad0:	bf00      	nop
 800bad2:	bf00      	nop
 800bad4:	e7fd      	b.n	800bad2 <vTaskSwitchContext+0x5e>
 800bad6:	697a      	ldr	r2, [r7, #20]
 800bad8:	4613      	mov	r3, r2
 800bada:	009b      	lsls	r3, r3, #2
 800badc:	4413      	add	r3, r2
 800bade:	009b      	lsls	r3, r3, #2
 800bae0:	4a14      	ldr	r2, [pc, #80]	@ (800bb34 <vTaskSwitchContext+0xc0>)
 800bae2:	4413      	add	r3, r2
 800bae4:	613b      	str	r3, [r7, #16]
 800bae6:	693b      	ldr	r3, [r7, #16]
 800bae8:	685b      	ldr	r3, [r3, #4]
 800baea:	685a      	ldr	r2, [r3, #4]
 800baec:	693b      	ldr	r3, [r7, #16]
 800baee:	605a      	str	r2, [r3, #4]
 800baf0:	693b      	ldr	r3, [r7, #16]
 800baf2:	685a      	ldr	r2, [r3, #4]
 800baf4:	693b      	ldr	r3, [r7, #16]
 800baf6:	3308      	adds	r3, #8
 800baf8:	429a      	cmp	r2, r3
 800bafa:	d104      	bne.n	800bb06 <vTaskSwitchContext+0x92>
 800bafc:	693b      	ldr	r3, [r7, #16]
 800bafe:	685b      	ldr	r3, [r3, #4]
 800bb00:	685a      	ldr	r2, [r3, #4]
 800bb02:	693b      	ldr	r3, [r7, #16]
 800bb04:	605a      	str	r2, [r3, #4]
 800bb06:	693b      	ldr	r3, [r7, #16]
 800bb08:	685b      	ldr	r3, [r3, #4]
 800bb0a:	68db      	ldr	r3, [r3, #12]
 800bb0c:	4a0a      	ldr	r2, [pc, #40]	@ (800bb38 <vTaskSwitchContext+0xc4>)
 800bb0e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bb10:	4b09      	ldr	r3, [pc, #36]	@ (800bb38 <vTaskSwitchContext+0xc4>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	334c      	adds	r3, #76	@ 0x4c
 800bb16:	4a09      	ldr	r2, [pc, #36]	@ (800bb3c <vTaskSwitchContext+0xc8>)
 800bb18:	6013      	str	r3, [r2, #0]
}
 800bb1a:	bf00      	nop
 800bb1c:	371c      	adds	r7, #28
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb24:	4770      	bx	lr
 800bb26:	bf00      	nop
 800bb28:	200423bc 	.word	0x200423bc
 800bb2c:	200423a8 	.word	0x200423a8
 800bb30:	2004239c 	.word	0x2004239c
 800bb34:	20042298 	.word	0x20042298
 800bb38:	20042294 	.word	0x20042294
 800bb3c:	2000001c 	.word	0x2000001c

0800bb40 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b084      	sub	sp, #16
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
 800bb48:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d10d      	bne.n	800bb6c <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 800bb50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb54:	b672      	cpsid	i
 800bb56:	f383 8811 	msr	BASEPRI, r3
 800bb5a:	f3bf 8f6f 	isb	sy
 800bb5e:	f3bf 8f4f 	dsb	sy
 800bb62:	b662      	cpsie	i
 800bb64:	60fb      	str	r3, [r7, #12]
}
 800bb66:	bf00      	nop
 800bb68:	bf00      	nop
 800bb6a:	e7fd      	b.n	800bb68 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bb6c:	4b07      	ldr	r3, [pc, #28]	@ (800bb8c <vTaskPlaceOnEventList+0x4c>)
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	3318      	adds	r3, #24
 800bb72:	4619      	mov	r1, r3
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	f7fe fb94 	bl	800a2a2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bb7a:	2101      	movs	r1, #1
 800bb7c:	6838      	ldr	r0, [r7, #0]
 800bb7e:	f000 fbb3 	bl	800c2e8 <prvAddCurrentTaskToDelayedList>
}
 800bb82:	bf00      	nop
 800bb84:	3710      	adds	r7, #16
 800bb86:	46bd      	mov	sp, r7
 800bb88:	bd80      	pop	{r7, pc}
 800bb8a:	bf00      	nop
 800bb8c:	20042294 	.word	0x20042294

0800bb90 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bb90:	b580      	push	{r7, lr}
 800bb92:	b086      	sub	sp, #24
 800bb94:	af00      	add	r7, sp, #0
 800bb96:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	68db      	ldr	r3, [r3, #12]
 800bb9c:	68db      	ldr	r3, [r3, #12]
 800bb9e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bba0:	693b      	ldr	r3, [r7, #16]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d10d      	bne.n	800bbc2 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 800bba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbaa:	b672      	cpsid	i
 800bbac:	f383 8811 	msr	BASEPRI, r3
 800bbb0:	f3bf 8f6f 	isb	sy
 800bbb4:	f3bf 8f4f 	dsb	sy
 800bbb8:	b662      	cpsie	i
 800bbba:	60fb      	str	r3, [r7, #12]
}
 800bbbc:	bf00      	nop
 800bbbe:	bf00      	nop
 800bbc0:	e7fd      	b.n	800bbbe <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bbc2:	693b      	ldr	r3, [r7, #16]
 800bbc4:	3318      	adds	r3, #24
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f7fe fba4 	bl	800a314 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bbcc:	4b1d      	ldr	r3, [pc, #116]	@ (800bc44 <xTaskRemoveFromEventList+0xb4>)
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d11c      	bne.n	800bc0e <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bbd4:	693b      	ldr	r3, [r7, #16]
 800bbd6:	3304      	adds	r3, #4
 800bbd8:	4618      	mov	r0, r3
 800bbda:	f7fe fb9b 	bl	800a314 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bbde:	693b      	ldr	r3, [r7, #16]
 800bbe0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbe2:	2201      	movs	r2, #1
 800bbe4:	409a      	lsls	r2, r3
 800bbe6:	4b18      	ldr	r3, [pc, #96]	@ (800bc48 <xTaskRemoveFromEventList+0xb8>)
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	4313      	orrs	r3, r2
 800bbec:	4a16      	ldr	r2, [pc, #88]	@ (800bc48 <xTaskRemoveFromEventList+0xb8>)
 800bbee:	6013      	str	r3, [r2, #0]
 800bbf0:	693b      	ldr	r3, [r7, #16]
 800bbf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbf4:	4613      	mov	r3, r2
 800bbf6:	009b      	lsls	r3, r3, #2
 800bbf8:	4413      	add	r3, r2
 800bbfa:	009b      	lsls	r3, r3, #2
 800bbfc:	4a13      	ldr	r2, [pc, #76]	@ (800bc4c <xTaskRemoveFromEventList+0xbc>)
 800bbfe:	441a      	add	r2, r3
 800bc00:	693b      	ldr	r3, [r7, #16]
 800bc02:	3304      	adds	r3, #4
 800bc04:	4619      	mov	r1, r3
 800bc06:	4610      	mov	r0, r2
 800bc08:	f7fe fb27 	bl	800a25a <vListInsertEnd>
 800bc0c:	e005      	b.n	800bc1a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bc0e:	693b      	ldr	r3, [r7, #16]
 800bc10:	3318      	adds	r3, #24
 800bc12:	4619      	mov	r1, r3
 800bc14:	480e      	ldr	r0, [pc, #56]	@ (800bc50 <xTaskRemoveFromEventList+0xc0>)
 800bc16:	f7fe fb20 	bl	800a25a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bc1a:	693b      	ldr	r3, [r7, #16]
 800bc1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc1e:	4b0d      	ldr	r3, [pc, #52]	@ (800bc54 <xTaskRemoveFromEventList+0xc4>)
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc24:	429a      	cmp	r2, r3
 800bc26:	d905      	bls.n	800bc34 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bc28:	2301      	movs	r3, #1
 800bc2a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bc2c:	4b0a      	ldr	r3, [pc, #40]	@ (800bc58 <xTaskRemoveFromEventList+0xc8>)
 800bc2e:	2201      	movs	r2, #1
 800bc30:	601a      	str	r2, [r3, #0]
 800bc32:	e001      	b.n	800bc38 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800bc34:	2300      	movs	r3, #0
 800bc36:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bc38:	697b      	ldr	r3, [r7, #20]
}
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	3718      	adds	r7, #24
 800bc3e:	46bd      	mov	sp, r7
 800bc40:	bd80      	pop	{r7, pc}
 800bc42:	bf00      	nop
 800bc44:	200423bc 	.word	0x200423bc
 800bc48:	2004239c 	.word	0x2004239c
 800bc4c:	20042298 	.word	0x20042298
 800bc50:	20042354 	.word	0x20042354
 800bc54:	20042294 	.word	0x20042294
 800bc58:	200423a8 	.word	0x200423a8

0800bc5c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bc5c:	b480      	push	{r7}
 800bc5e:	b083      	sub	sp, #12
 800bc60:	af00      	add	r7, sp, #0
 800bc62:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bc64:	4b06      	ldr	r3, [pc, #24]	@ (800bc80 <vTaskInternalSetTimeOutState+0x24>)
 800bc66:	681a      	ldr	r2, [r3, #0]
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bc6c:	4b05      	ldr	r3, [pc, #20]	@ (800bc84 <vTaskInternalSetTimeOutState+0x28>)
 800bc6e:	681a      	ldr	r2, [r3, #0]
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	605a      	str	r2, [r3, #4]
}
 800bc74:	bf00      	nop
 800bc76:	370c      	adds	r7, #12
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc7e:	4770      	bx	lr
 800bc80:	200423ac 	.word	0x200423ac
 800bc84:	20042398 	.word	0x20042398

0800bc88 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b088      	sub	sp, #32
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
 800bc90:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d10d      	bne.n	800bcb4 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 800bc98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc9c:	b672      	cpsid	i
 800bc9e:	f383 8811 	msr	BASEPRI, r3
 800bca2:	f3bf 8f6f 	isb	sy
 800bca6:	f3bf 8f4f 	dsb	sy
 800bcaa:	b662      	cpsie	i
 800bcac:	613b      	str	r3, [r7, #16]
}
 800bcae:	bf00      	nop
 800bcb0:	bf00      	nop
 800bcb2:	e7fd      	b.n	800bcb0 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800bcb4:	683b      	ldr	r3, [r7, #0]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d10d      	bne.n	800bcd6 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 800bcba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcbe:	b672      	cpsid	i
 800bcc0:	f383 8811 	msr	BASEPRI, r3
 800bcc4:	f3bf 8f6f 	isb	sy
 800bcc8:	f3bf 8f4f 	dsb	sy
 800bccc:	b662      	cpsie	i
 800bcce:	60fb      	str	r3, [r7, #12]
}
 800bcd0:	bf00      	nop
 800bcd2:	bf00      	nop
 800bcd4:	e7fd      	b.n	800bcd2 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 800bcd6:	f000 fc79 	bl	800c5cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800bcda:	4b1d      	ldr	r3, [pc, #116]	@ (800bd50 <xTaskCheckForTimeOut+0xc8>)
 800bcdc:	681b      	ldr	r3, [r3, #0]
 800bcde:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	685b      	ldr	r3, [r3, #4]
 800bce4:	69ba      	ldr	r2, [r7, #24]
 800bce6:	1ad3      	subs	r3, r2, r3
 800bce8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800bcea:	683b      	ldr	r3, [r7, #0]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcf2:	d102      	bne.n	800bcfa <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	61fb      	str	r3, [r7, #28]
 800bcf8:	e023      	b.n	800bd42 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681a      	ldr	r2, [r3, #0]
 800bcfe:	4b15      	ldr	r3, [pc, #84]	@ (800bd54 <xTaskCheckForTimeOut+0xcc>)
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	429a      	cmp	r2, r3
 800bd04:	d007      	beq.n	800bd16 <xTaskCheckForTimeOut+0x8e>
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	685b      	ldr	r3, [r3, #4]
 800bd0a:	69ba      	ldr	r2, [r7, #24]
 800bd0c:	429a      	cmp	r2, r3
 800bd0e:	d302      	bcc.n	800bd16 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800bd10:	2301      	movs	r3, #1
 800bd12:	61fb      	str	r3, [r7, #28]
 800bd14:	e015      	b.n	800bd42 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	697a      	ldr	r2, [r7, #20]
 800bd1c:	429a      	cmp	r2, r3
 800bd1e:	d20b      	bcs.n	800bd38 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800bd20:	683b      	ldr	r3, [r7, #0]
 800bd22:	681a      	ldr	r2, [r3, #0]
 800bd24:	697b      	ldr	r3, [r7, #20]
 800bd26:	1ad2      	subs	r2, r2, r3
 800bd28:	683b      	ldr	r3, [r7, #0]
 800bd2a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f7ff ff95 	bl	800bc5c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800bd32:	2300      	movs	r3, #0
 800bd34:	61fb      	str	r3, [r7, #28]
 800bd36:	e004      	b.n	800bd42 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 800bd38:	683b      	ldr	r3, [r7, #0]
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800bd3e:	2301      	movs	r3, #1
 800bd40:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800bd42:	f000 fc79 	bl	800c638 <vPortExitCritical>

	return xReturn;
 800bd46:	69fb      	ldr	r3, [r7, #28]
}
 800bd48:	4618      	mov	r0, r3
 800bd4a:	3720      	adds	r7, #32
 800bd4c:	46bd      	mov	sp, r7
 800bd4e:	bd80      	pop	{r7, pc}
 800bd50:	20042398 	.word	0x20042398
 800bd54:	200423ac 	.word	0x200423ac

0800bd58 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800bd58:	b480      	push	{r7}
 800bd5a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800bd5c:	4b03      	ldr	r3, [pc, #12]	@ (800bd6c <vTaskMissedYield+0x14>)
 800bd5e:	2201      	movs	r2, #1
 800bd60:	601a      	str	r2, [r3, #0]
}
 800bd62:	bf00      	nop
 800bd64:	46bd      	mov	sp, r7
 800bd66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd6a:	4770      	bx	lr
 800bd6c:	200423a8 	.word	0x200423a8

0800bd70 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b082      	sub	sp, #8
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bd78:	f000 f852 	bl	800be20 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800bd7c:	4b06      	ldr	r3, [pc, #24]	@ (800bd98 <prvIdleTask+0x28>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	2b01      	cmp	r3, #1
 800bd82:	d9f9      	bls.n	800bd78 <prvIdleTask+0x8>
			{
				taskYIELD();
 800bd84:	4b05      	ldr	r3, [pc, #20]	@ (800bd9c <prvIdleTask+0x2c>)
 800bd86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd8a:	601a      	str	r2, [r3, #0]
 800bd8c:	f3bf 8f4f 	dsb	sy
 800bd90:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bd94:	e7f0      	b.n	800bd78 <prvIdleTask+0x8>
 800bd96:	bf00      	nop
 800bd98:	20042298 	.word	0x20042298
 800bd9c:	e000ed04 	.word	0xe000ed04

0800bda0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b082      	sub	sp, #8
 800bda4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bda6:	2300      	movs	r3, #0
 800bda8:	607b      	str	r3, [r7, #4]
 800bdaa:	e00c      	b.n	800bdc6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bdac:	687a      	ldr	r2, [r7, #4]
 800bdae:	4613      	mov	r3, r2
 800bdb0:	009b      	lsls	r3, r3, #2
 800bdb2:	4413      	add	r3, r2
 800bdb4:	009b      	lsls	r3, r3, #2
 800bdb6:	4a12      	ldr	r2, [pc, #72]	@ (800be00 <prvInitialiseTaskLists+0x60>)
 800bdb8:	4413      	add	r3, r2
 800bdba:	4618      	mov	r0, r3
 800bdbc:	f7fe fa20 	bl	800a200 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	3301      	adds	r3, #1
 800bdc4:	607b      	str	r3, [r7, #4]
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2b06      	cmp	r3, #6
 800bdca:	d9ef      	bls.n	800bdac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800bdcc:	480d      	ldr	r0, [pc, #52]	@ (800be04 <prvInitialiseTaskLists+0x64>)
 800bdce:	f7fe fa17 	bl	800a200 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bdd2:	480d      	ldr	r0, [pc, #52]	@ (800be08 <prvInitialiseTaskLists+0x68>)
 800bdd4:	f7fe fa14 	bl	800a200 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bdd8:	480c      	ldr	r0, [pc, #48]	@ (800be0c <prvInitialiseTaskLists+0x6c>)
 800bdda:	f7fe fa11 	bl	800a200 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bdde:	480c      	ldr	r0, [pc, #48]	@ (800be10 <prvInitialiseTaskLists+0x70>)
 800bde0:	f7fe fa0e 	bl	800a200 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bde4:	480b      	ldr	r0, [pc, #44]	@ (800be14 <prvInitialiseTaskLists+0x74>)
 800bde6:	f7fe fa0b 	bl	800a200 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bdea:	4b0b      	ldr	r3, [pc, #44]	@ (800be18 <prvInitialiseTaskLists+0x78>)
 800bdec:	4a05      	ldr	r2, [pc, #20]	@ (800be04 <prvInitialiseTaskLists+0x64>)
 800bdee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bdf0:	4b0a      	ldr	r3, [pc, #40]	@ (800be1c <prvInitialiseTaskLists+0x7c>)
 800bdf2:	4a05      	ldr	r2, [pc, #20]	@ (800be08 <prvInitialiseTaskLists+0x68>)
 800bdf4:	601a      	str	r2, [r3, #0]
}
 800bdf6:	bf00      	nop
 800bdf8:	3708      	adds	r7, #8
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}
 800bdfe:	bf00      	nop
 800be00:	20042298 	.word	0x20042298
 800be04:	20042324 	.word	0x20042324
 800be08:	20042338 	.word	0x20042338
 800be0c:	20042354 	.word	0x20042354
 800be10:	20042368 	.word	0x20042368
 800be14:	20042380 	.word	0x20042380
 800be18:	2004234c 	.word	0x2004234c
 800be1c:	20042350 	.word	0x20042350

0800be20 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800be20:	b580      	push	{r7, lr}
 800be22:	b082      	sub	sp, #8
 800be24:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800be26:	e019      	b.n	800be5c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800be28:	f000 fbd0 	bl	800c5cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be2c:	4b10      	ldr	r3, [pc, #64]	@ (800be70 <prvCheckTasksWaitingTermination+0x50>)
 800be2e:	68db      	ldr	r3, [r3, #12]
 800be30:	68db      	ldr	r3, [r3, #12]
 800be32:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	3304      	adds	r3, #4
 800be38:	4618      	mov	r0, r3
 800be3a:	f7fe fa6b 	bl	800a314 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800be3e:	4b0d      	ldr	r3, [pc, #52]	@ (800be74 <prvCheckTasksWaitingTermination+0x54>)
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	3b01      	subs	r3, #1
 800be44:	4a0b      	ldr	r2, [pc, #44]	@ (800be74 <prvCheckTasksWaitingTermination+0x54>)
 800be46:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800be48:	4b0b      	ldr	r3, [pc, #44]	@ (800be78 <prvCheckTasksWaitingTermination+0x58>)
 800be4a:	681b      	ldr	r3, [r3, #0]
 800be4c:	3b01      	subs	r3, #1
 800be4e:	4a0a      	ldr	r2, [pc, #40]	@ (800be78 <prvCheckTasksWaitingTermination+0x58>)
 800be50:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800be52:	f000 fbf1 	bl	800c638 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f000 f810 	bl	800be7c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800be5c:	4b06      	ldr	r3, [pc, #24]	@ (800be78 <prvCheckTasksWaitingTermination+0x58>)
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d1e1      	bne.n	800be28 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800be64:	bf00      	nop
 800be66:	bf00      	nop
 800be68:	3708      	adds	r7, #8
 800be6a:	46bd      	mov	sp, r7
 800be6c:	bd80      	pop	{r7, pc}
 800be6e:	bf00      	nop
 800be70:	20042368 	.word	0x20042368
 800be74:	20042394 	.word	0x20042394
 800be78:	2004237c 	.word	0x2004237c

0800be7c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b084      	sub	sp, #16
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	334c      	adds	r3, #76	@ 0x4c
 800be88:	4618      	mov	r0, r3
 800be8a:	f001 f9a9 	bl	800d1e0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800be94:	2b00      	cmp	r3, #0
 800be96:	d108      	bne.n	800beaa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800be9c:	4618      	mov	r0, r3
 800be9e:	f000 fd91 	bl	800c9c4 <vPortFree>
				vPortFree( pxTCB );
 800bea2:	6878      	ldr	r0, [r7, #4]
 800bea4:	f000 fd8e 	bl	800c9c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bea8:	e01b      	b.n	800bee2 <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800beb0:	2b01      	cmp	r3, #1
 800beb2:	d103      	bne.n	800bebc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800beb4:	6878      	ldr	r0, [r7, #4]
 800beb6:	f000 fd85 	bl	800c9c4 <vPortFree>
	}
 800beba:	e012      	b.n	800bee2 <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800bec2:	2b02      	cmp	r3, #2
 800bec4:	d00d      	beq.n	800bee2 <prvDeleteTCB+0x66>
	__asm volatile
 800bec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beca:	b672      	cpsid	i
 800becc:	f383 8811 	msr	BASEPRI, r3
 800bed0:	f3bf 8f6f 	isb	sy
 800bed4:	f3bf 8f4f 	dsb	sy
 800bed8:	b662      	cpsie	i
 800beda:	60fb      	str	r3, [r7, #12]
}
 800bedc:	bf00      	nop
 800bede:	bf00      	nop
 800bee0:	e7fd      	b.n	800bede <prvDeleteTCB+0x62>
	}
 800bee2:	bf00      	nop
 800bee4:	3710      	adds	r7, #16
 800bee6:	46bd      	mov	sp, r7
 800bee8:	bd80      	pop	{r7, pc}
	...

0800beec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800beec:	b480      	push	{r7}
 800beee:	b083      	sub	sp, #12
 800bef0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bef2:	4b0c      	ldr	r3, [pc, #48]	@ (800bf24 <prvResetNextTaskUnblockTime+0x38>)
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d104      	bne.n	800bf06 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800befc:	4b0a      	ldr	r3, [pc, #40]	@ (800bf28 <prvResetNextTaskUnblockTime+0x3c>)
 800befe:	f04f 32ff 	mov.w	r2, #4294967295
 800bf02:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800bf04:	e008      	b.n	800bf18 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf06:	4b07      	ldr	r3, [pc, #28]	@ (800bf24 <prvResetNextTaskUnblockTime+0x38>)
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	68db      	ldr	r3, [r3, #12]
 800bf0c:	68db      	ldr	r3, [r3, #12]
 800bf0e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	685b      	ldr	r3, [r3, #4]
 800bf14:	4a04      	ldr	r2, [pc, #16]	@ (800bf28 <prvResetNextTaskUnblockTime+0x3c>)
 800bf16:	6013      	str	r3, [r2, #0]
}
 800bf18:	bf00      	nop
 800bf1a:	370c      	adds	r7, #12
 800bf1c:	46bd      	mov	sp, r7
 800bf1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf22:	4770      	bx	lr
 800bf24:	2004234c 	.word	0x2004234c
 800bf28:	200423b4 	.word	0x200423b4

0800bf2c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b083      	sub	sp, #12
 800bf30:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800bf32:	4b0b      	ldr	r3, [pc, #44]	@ (800bf60 <xTaskGetSchedulerState+0x34>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d102      	bne.n	800bf40 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800bf3a:	2301      	movs	r3, #1
 800bf3c:	607b      	str	r3, [r7, #4]
 800bf3e:	e008      	b.n	800bf52 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bf40:	4b08      	ldr	r3, [pc, #32]	@ (800bf64 <xTaskGetSchedulerState+0x38>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d102      	bne.n	800bf4e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800bf48:	2302      	movs	r3, #2
 800bf4a:	607b      	str	r3, [r7, #4]
 800bf4c:	e001      	b.n	800bf52 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800bf4e:	2300      	movs	r3, #0
 800bf50:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800bf52:	687b      	ldr	r3, [r7, #4]
	}
 800bf54:	4618      	mov	r0, r3
 800bf56:	370c      	adds	r7, #12
 800bf58:	46bd      	mov	sp, r7
 800bf5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf5e:	4770      	bx	lr
 800bf60:	200423a0 	.word	0x200423a0
 800bf64:	200423bc 	.word	0x200423bc

0800bf68 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800bf68:	b580      	push	{r7, lr}
 800bf6a:	b084      	sub	sp, #16
 800bf6c:	af00      	add	r7, sp, #0
 800bf6e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800bf74:	2300      	movs	r3, #0
 800bf76:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d069      	beq.n	800c052 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf82:	4b36      	ldr	r3, [pc, #216]	@ (800c05c <xTaskPriorityInherit+0xf4>)
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf88:	429a      	cmp	r2, r3
 800bf8a:	d259      	bcs.n	800c040 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800bf8c:	68bb      	ldr	r3, [r7, #8]
 800bf8e:	699b      	ldr	r3, [r3, #24]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	db06      	blt.n	800bfa2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf94:	4b31      	ldr	r3, [pc, #196]	@ (800c05c <xTaskPriorityInherit+0xf4>)
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf9a:	f1c3 0207 	rsb	r2, r3, #7
 800bf9e:	68bb      	ldr	r3, [r7, #8]
 800bfa0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800bfa2:	68bb      	ldr	r3, [r7, #8]
 800bfa4:	6959      	ldr	r1, [r3, #20]
 800bfa6:	68bb      	ldr	r3, [r7, #8]
 800bfa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfaa:	4613      	mov	r3, r2
 800bfac:	009b      	lsls	r3, r3, #2
 800bfae:	4413      	add	r3, r2
 800bfb0:	009b      	lsls	r3, r3, #2
 800bfb2:	4a2b      	ldr	r2, [pc, #172]	@ (800c060 <xTaskPriorityInherit+0xf8>)
 800bfb4:	4413      	add	r3, r2
 800bfb6:	4299      	cmp	r1, r3
 800bfb8:	d13a      	bne.n	800c030 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bfba:	68bb      	ldr	r3, [r7, #8]
 800bfbc:	3304      	adds	r3, #4
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f7fe f9a8 	bl	800a314 <uxListRemove>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d115      	bne.n	800bff6 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800bfca:	68bb      	ldr	r3, [r7, #8]
 800bfcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bfce:	4924      	ldr	r1, [pc, #144]	@ (800c060 <xTaskPriorityInherit+0xf8>)
 800bfd0:	4613      	mov	r3, r2
 800bfd2:	009b      	lsls	r3, r3, #2
 800bfd4:	4413      	add	r3, r2
 800bfd6:	009b      	lsls	r3, r3, #2
 800bfd8:	440b      	add	r3, r1
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d10a      	bne.n	800bff6 <xTaskPriorityInherit+0x8e>
 800bfe0:	68bb      	ldr	r3, [r7, #8]
 800bfe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfe4:	2201      	movs	r2, #1
 800bfe6:	fa02 f303 	lsl.w	r3, r2, r3
 800bfea:	43da      	mvns	r2, r3
 800bfec:	4b1d      	ldr	r3, [pc, #116]	@ (800c064 <xTaskPriorityInherit+0xfc>)
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	4013      	ands	r3, r2
 800bff2:	4a1c      	ldr	r2, [pc, #112]	@ (800c064 <xTaskPriorityInherit+0xfc>)
 800bff4:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800bff6:	4b19      	ldr	r3, [pc, #100]	@ (800c05c <xTaskPriorityInherit+0xf4>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bffc:	68bb      	ldr	r3, [r7, #8]
 800bffe:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c000:	68bb      	ldr	r3, [r7, #8]
 800c002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c004:	2201      	movs	r2, #1
 800c006:	409a      	lsls	r2, r3
 800c008:	4b16      	ldr	r3, [pc, #88]	@ (800c064 <xTaskPriorityInherit+0xfc>)
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	4313      	orrs	r3, r2
 800c00e:	4a15      	ldr	r2, [pc, #84]	@ (800c064 <xTaskPriorityInherit+0xfc>)
 800c010:	6013      	str	r3, [r2, #0]
 800c012:	68bb      	ldr	r3, [r7, #8]
 800c014:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c016:	4613      	mov	r3, r2
 800c018:	009b      	lsls	r3, r3, #2
 800c01a:	4413      	add	r3, r2
 800c01c:	009b      	lsls	r3, r3, #2
 800c01e:	4a10      	ldr	r2, [pc, #64]	@ (800c060 <xTaskPriorityInherit+0xf8>)
 800c020:	441a      	add	r2, r3
 800c022:	68bb      	ldr	r3, [r7, #8]
 800c024:	3304      	adds	r3, #4
 800c026:	4619      	mov	r1, r3
 800c028:	4610      	mov	r0, r2
 800c02a:	f7fe f916 	bl	800a25a <vListInsertEnd>
 800c02e:	e004      	b.n	800c03a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c030:	4b0a      	ldr	r3, [pc, #40]	@ (800c05c <xTaskPriorityInherit+0xf4>)
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c036:	68bb      	ldr	r3, [r7, #8]
 800c038:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c03a:	2301      	movs	r3, #1
 800c03c:	60fb      	str	r3, [r7, #12]
 800c03e:	e008      	b.n	800c052 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c040:	68bb      	ldr	r3, [r7, #8]
 800c042:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c044:	4b05      	ldr	r3, [pc, #20]	@ (800c05c <xTaskPriorityInherit+0xf4>)
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c04a:	429a      	cmp	r2, r3
 800c04c:	d201      	bcs.n	800c052 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c04e:	2301      	movs	r3, #1
 800c050:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c052:	68fb      	ldr	r3, [r7, #12]
	}
 800c054:	4618      	mov	r0, r3
 800c056:	3710      	adds	r7, #16
 800c058:	46bd      	mov	sp, r7
 800c05a:	bd80      	pop	{r7, pc}
 800c05c:	20042294 	.word	0x20042294
 800c060:	20042298 	.word	0x20042298
 800c064:	2004239c 	.word	0x2004239c

0800c068 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b086      	sub	sp, #24
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c074:	2300      	movs	r3, #0
 800c076:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d074      	beq.n	800c168 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c07e:	4b3d      	ldr	r3, [pc, #244]	@ (800c174 <xTaskPriorityDisinherit+0x10c>)
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	693a      	ldr	r2, [r7, #16]
 800c084:	429a      	cmp	r2, r3
 800c086:	d00d      	beq.n	800c0a4 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 800c088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c08c:	b672      	cpsid	i
 800c08e:	f383 8811 	msr	BASEPRI, r3
 800c092:	f3bf 8f6f 	isb	sy
 800c096:	f3bf 8f4f 	dsb	sy
 800c09a:	b662      	cpsie	i
 800c09c:	60fb      	str	r3, [r7, #12]
}
 800c09e:	bf00      	nop
 800c0a0:	bf00      	nop
 800c0a2:	e7fd      	b.n	800c0a0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800c0a4:	693b      	ldr	r3, [r7, #16]
 800c0a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d10d      	bne.n	800c0c8 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 800c0ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0b0:	b672      	cpsid	i
 800c0b2:	f383 8811 	msr	BASEPRI, r3
 800c0b6:	f3bf 8f6f 	isb	sy
 800c0ba:	f3bf 8f4f 	dsb	sy
 800c0be:	b662      	cpsie	i
 800c0c0:	60bb      	str	r3, [r7, #8]
}
 800c0c2:	bf00      	nop
 800c0c4:	bf00      	nop
 800c0c6:	e7fd      	b.n	800c0c4 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 800c0c8:	693b      	ldr	r3, [r7, #16]
 800c0ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c0cc:	1e5a      	subs	r2, r3, #1
 800c0ce:	693b      	ldr	r3, [r7, #16]
 800c0d0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c0d2:	693b      	ldr	r3, [r7, #16]
 800c0d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0d6:	693b      	ldr	r3, [r7, #16]
 800c0d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0da:	429a      	cmp	r2, r3
 800c0dc:	d044      	beq.n	800c168 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c0de:	693b      	ldr	r3, [r7, #16]
 800c0e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d140      	bne.n	800c168 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c0e6:	693b      	ldr	r3, [r7, #16]
 800c0e8:	3304      	adds	r3, #4
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	f7fe f912 	bl	800a314 <uxListRemove>
 800c0f0:	4603      	mov	r3, r0
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d115      	bne.n	800c122 <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0fa:	491f      	ldr	r1, [pc, #124]	@ (800c178 <xTaskPriorityDisinherit+0x110>)
 800c0fc:	4613      	mov	r3, r2
 800c0fe:	009b      	lsls	r3, r3, #2
 800c100:	4413      	add	r3, r2
 800c102:	009b      	lsls	r3, r3, #2
 800c104:	440b      	add	r3, r1
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d10a      	bne.n	800c122 <xTaskPriorityDisinherit+0xba>
 800c10c:	693b      	ldr	r3, [r7, #16]
 800c10e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c110:	2201      	movs	r2, #1
 800c112:	fa02 f303 	lsl.w	r3, r2, r3
 800c116:	43da      	mvns	r2, r3
 800c118:	4b18      	ldr	r3, [pc, #96]	@ (800c17c <xTaskPriorityDisinherit+0x114>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	4013      	ands	r3, r2
 800c11e:	4a17      	ldr	r2, [pc, #92]	@ (800c17c <xTaskPriorityDisinherit+0x114>)
 800c120:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c122:	693b      	ldr	r3, [r7, #16]
 800c124:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c126:	693b      	ldr	r3, [r7, #16]
 800c128:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c12a:	693b      	ldr	r3, [r7, #16]
 800c12c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c12e:	f1c3 0207 	rsb	r2, r3, #7
 800c132:	693b      	ldr	r3, [r7, #16]
 800c134:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c136:	693b      	ldr	r3, [r7, #16]
 800c138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c13a:	2201      	movs	r2, #1
 800c13c:	409a      	lsls	r2, r3
 800c13e:	4b0f      	ldr	r3, [pc, #60]	@ (800c17c <xTaskPriorityDisinherit+0x114>)
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	4313      	orrs	r3, r2
 800c144:	4a0d      	ldr	r2, [pc, #52]	@ (800c17c <xTaskPriorityDisinherit+0x114>)
 800c146:	6013      	str	r3, [r2, #0]
 800c148:	693b      	ldr	r3, [r7, #16]
 800c14a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c14c:	4613      	mov	r3, r2
 800c14e:	009b      	lsls	r3, r3, #2
 800c150:	4413      	add	r3, r2
 800c152:	009b      	lsls	r3, r3, #2
 800c154:	4a08      	ldr	r2, [pc, #32]	@ (800c178 <xTaskPriorityDisinherit+0x110>)
 800c156:	441a      	add	r2, r3
 800c158:	693b      	ldr	r3, [r7, #16]
 800c15a:	3304      	adds	r3, #4
 800c15c:	4619      	mov	r1, r3
 800c15e:	4610      	mov	r0, r2
 800c160:	f7fe f87b 	bl	800a25a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c164:	2301      	movs	r3, #1
 800c166:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c168:	697b      	ldr	r3, [r7, #20]
	}
 800c16a:	4618      	mov	r0, r3
 800c16c:	3718      	adds	r7, #24
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}
 800c172:	bf00      	nop
 800c174:	20042294 	.word	0x20042294
 800c178:	20042298 	.word	0x20042298
 800c17c:	2004239c 	.word	0x2004239c

0800c180 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c180:	b580      	push	{r7, lr}
 800c182:	b088      	sub	sp, #32
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
 800c188:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c18e:	2301      	movs	r3, #1
 800c190:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2b00      	cmp	r3, #0
 800c196:	f000 8089 	beq.w	800c2ac <vTaskPriorityDisinheritAfterTimeout+0x12c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c19a:	69bb      	ldr	r3, [r7, #24]
 800c19c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d10d      	bne.n	800c1be <vTaskPriorityDisinheritAfterTimeout+0x3e>
	__asm volatile
 800c1a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1a6:	b672      	cpsid	i
 800c1a8:	f383 8811 	msr	BASEPRI, r3
 800c1ac:	f3bf 8f6f 	isb	sy
 800c1b0:	f3bf 8f4f 	dsb	sy
 800c1b4:	b662      	cpsie	i
 800c1b6:	60fb      	str	r3, [r7, #12]
}
 800c1b8:	bf00      	nop
 800c1ba:	bf00      	nop
 800c1bc:	e7fd      	b.n	800c1ba <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c1be:	69bb      	ldr	r3, [r7, #24]
 800c1c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c1c2:	683a      	ldr	r2, [r7, #0]
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d902      	bls.n	800c1ce <vTaskPriorityDisinheritAfterTimeout+0x4e>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	61fb      	str	r3, [r7, #28]
 800c1cc:	e002      	b.n	800c1d4 <vTaskPriorityDisinheritAfterTimeout+0x54>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c1ce:	69bb      	ldr	r3, [r7, #24]
 800c1d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c1d2:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c1d4:	69bb      	ldr	r3, [r7, #24]
 800c1d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1d8:	69fa      	ldr	r2, [r7, #28]
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	d066      	beq.n	800c2ac <vTaskPriorityDisinheritAfterTimeout+0x12c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c1de:	69bb      	ldr	r3, [r7, #24]
 800c1e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c1e2:	697a      	ldr	r2, [r7, #20]
 800c1e4:	429a      	cmp	r2, r3
 800c1e6:	d161      	bne.n	800c2ac <vTaskPriorityDisinheritAfterTimeout+0x12c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c1e8:	4b32      	ldr	r3, [pc, #200]	@ (800c2b4 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	69ba      	ldr	r2, [r7, #24]
 800c1ee:	429a      	cmp	r2, r3
 800c1f0:	d10d      	bne.n	800c20e <vTaskPriorityDisinheritAfterTimeout+0x8e>
	__asm volatile
 800c1f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1f6:	b672      	cpsid	i
 800c1f8:	f383 8811 	msr	BASEPRI, r3
 800c1fc:	f3bf 8f6f 	isb	sy
 800c200:	f3bf 8f4f 	dsb	sy
 800c204:	b662      	cpsie	i
 800c206:	60bb      	str	r3, [r7, #8]
}
 800c208:	bf00      	nop
 800c20a:	bf00      	nop
 800c20c:	e7fd      	b.n	800c20a <vTaskPriorityDisinheritAfterTimeout+0x8a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c20e:	69bb      	ldr	r3, [r7, #24]
 800c210:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c212:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c214:	69bb      	ldr	r3, [r7, #24]
 800c216:	69fa      	ldr	r2, [r7, #28]
 800c218:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c21a:	69bb      	ldr	r3, [r7, #24]
 800c21c:	699b      	ldr	r3, [r3, #24]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	db04      	blt.n	800c22c <vTaskPriorityDisinheritAfterTimeout+0xac>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c222:	69fb      	ldr	r3, [r7, #28]
 800c224:	f1c3 0207 	rsb	r2, r3, #7
 800c228:	69bb      	ldr	r3, [r7, #24]
 800c22a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c22c:	69bb      	ldr	r3, [r7, #24]
 800c22e:	6959      	ldr	r1, [r3, #20]
 800c230:	693a      	ldr	r2, [r7, #16]
 800c232:	4613      	mov	r3, r2
 800c234:	009b      	lsls	r3, r3, #2
 800c236:	4413      	add	r3, r2
 800c238:	009b      	lsls	r3, r3, #2
 800c23a:	4a1f      	ldr	r2, [pc, #124]	@ (800c2b8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800c23c:	4413      	add	r3, r2
 800c23e:	4299      	cmp	r1, r3
 800c240:	d134      	bne.n	800c2ac <vTaskPriorityDisinheritAfterTimeout+0x12c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c242:	69bb      	ldr	r3, [r7, #24]
 800c244:	3304      	adds	r3, #4
 800c246:	4618      	mov	r0, r3
 800c248:	f7fe f864 	bl	800a314 <uxListRemove>
 800c24c:	4603      	mov	r3, r0
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d115      	bne.n	800c27e <vTaskPriorityDisinheritAfterTimeout+0xfe>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800c252:	69bb      	ldr	r3, [r7, #24]
 800c254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c256:	4918      	ldr	r1, [pc, #96]	@ (800c2b8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800c258:	4613      	mov	r3, r2
 800c25a:	009b      	lsls	r3, r3, #2
 800c25c:	4413      	add	r3, r2
 800c25e:	009b      	lsls	r3, r3, #2
 800c260:	440b      	add	r3, r1
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d10a      	bne.n	800c27e <vTaskPriorityDisinheritAfterTimeout+0xfe>
 800c268:	69bb      	ldr	r3, [r7, #24]
 800c26a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c26c:	2201      	movs	r2, #1
 800c26e:	fa02 f303 	lsl.w	r3, r2, r3
 800c272:	43da      	mvns	r2, r3
 800c274:	4b11      	ldr	r3, [pc, #68]	@ (800c2bc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	4013      	ands	r3, r2
 800c27a:	4a10      	ldr	r2, [pc, #64]	@ (800c2bc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c27c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c27e:	69bb      	ldr	r3, [r7, #24]
 800c280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c282:	2201      	movs	r2, #1
 800c284:	409a      	lsls	r2, r3
 800c286:	4b0d      	ldr	r3, [pc, #52]	@ (800c2bc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	4313      	orrs	r3, r2
 800c28c:	4a0b      	ldr	r2, [pc, #44]	@ (800c2bc <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 800c28e:	6013      	str	r3, [r2, #0]
 800c290:	69bb      	ldr	r3, [r7, #24]
 800c292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c294:	4613      	mov	r3, r2
 800c296:	009b      	lsls	r3, r3, #2
 800c298:	4413      	add	r3, r2
 800c29a:	009b      	lsls	r3, r3, #2
 800c29c:	4a06      	ldr	r2, [pc, #24]	@ (800c2b8 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800c29e:	441a      	add	r2, r3
 800c2a0:	69bb      	ldr	r3, [r7, #24]
 800c2a2:	3304      	adds	r3, #4
 800c2a4:	4619      	mov	r1, r3
 800c2a6:	4610      	mov	r0, r2
 800c2a8:	f7fd ffd7 	bl	800a25a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c2ac:	bf00      	nop
 800c2ae:	3720      	adds	r7, #32
 800c2b0:	46bd      	mov	sp, r7
 800c2b2:	bd80      	pop	{r7, pc}
 800c2b4:	20042294 	.word	0x20042294
 800c2b8:	20042298 	.word	0x20042298
 800c2bc:	2004239c 	.word	0x2004239c

0800c2c0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c2c0:	b480      	push	{r7}
 800c2c2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c2c4:	4b07      	ldr	r3, [pc, #28]	@ (800c2e4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d004      	beq.n	800c2d6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c2cc:	4b05      	ldr	r3, [pc, #20]	@ (800c2e4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c2ce:	681b      	ldr	r3, [r3, #0]
 800c2d0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c2d2:	3201      	adds	r2, #1
 800c2d4:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800c2d6:	4b03      	ldr	r3, [pc, #12]	@ (800c2e4 <pvTaskIncrementMutexHeldCount+0x24>)
 800c2d8:	681b      	ldr	r3, [r3, #0]
	}
 800c2da:	4618      	mov	r0, r3
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e2:	4770      	bx	lr
 800c2e4:	20042294 	.word	0x20042294

0800c2e8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c2e8:	b580      	push	{r7, lr}
 800c2ea:	b084      	sub	sp, #16
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
 800c2f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c2f2:	4b29      	ldr	r3, [pc, #164]	@ (800c398 <prvAddCurrentTaskToDelayedList+0xb0>)
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c2f8:	4b28      	ldr	r3, [pc, #160]	@ (800c39c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	3304      	adds	r3, #4
 800c2fe:	4618      	mov	r0, r3
 800c300:	f7fe f808 	bl	800a314 <uxListRemove>
 800c304:	4603      	mov	r3, r0
 800c306:	2b00      	cmp	r3, #0
 800c308:	d10b      	bne.n	800c322 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800c30a:	4b24      	ldr	r3, [pc, #144]	@ (800c39c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c310:	2201      	movs	r2, #1
 800c312:	fa02 f303 	lsl.w	r3, r2, r3
 800c316:	43da      	mvns	r2, r3
 800c318:	4b21      	ldr	r3, [pc, #132]	@ (800c3a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	4013      	ands	r3, r2
 800c31e:	4a20      	ldr	r2, [pc, #128]	@ (800c3a0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800c320:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c328:	d10a      	bne.n	800c340 <prvAddCurrentTaskToDelayedList+0x58>
 800c32a:	683b      	ldr	r3, [r7, #0]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d007      	beq.n	800c340 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c330:	4b1a      	ldr	r3, [pc, #104]	@ (800c39c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c332:	681b      	ldr	r3, [r3, #0]
 800c334:	3304      	adds	r3, #4
 800c336:	4619      	mov	r1, r3
 800c338:	481a      	ldr	r0, [pc, #104]	@ (800c3a4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800c33a:	f7fd ff8e 	bl	800a25a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c33e:	e026      	b.n	800c38e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c340:	68fa      	ldr	r2, [r7, #12]
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	4413      	add	r3, r2
 800c346:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c348:	4b14      	ldr	r3, [pc, #80]	@ (800c39c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	68ba      	ldr	r2, [r7, #8]
 800c34e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c350:	68ba      	ldr	r2, [r7, #8]
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	429a      	cmp	r2, r3
 800c356:	d209      	bcs.n	800c36c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c358:	4b13      	ldr	r3, [pc, #76]	@ (800c3a8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800c35a:	681a      	ldr	r2, [r3, #0]
 800c35c:	4b0f      	ldr	r3, [pc, #60]	@ (800c39c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	3304      	adds	r3, #4
 800c362:	4619      	mov	r1, r3
 800c364:	4610      	mov	r0, r2
 800c366:	f7fd ff9c 	bl	800a2a2 <vListInsert>
}
 800c36a:	e010      	b.n	800c38e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c36c:	4b0f      	ldr	r3, [pc, #60]	@ (800c3ac <prvAddCurrentTaskToDelayedList+0xc4>)
 800c36e:	681a      	ldr	r2, [r3, #0]
 800c370:	4b0a      	ldr	r3, [pc, #40]	@ (800c39c <prvAddCurrentTaskToDelayedList+0xb4>)
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	3304      	adds	r3, #4
 800c376:	4619      	mov	r1, r3
 800c378:	4610      	mov	r0, r2
 800c37a:	f7fd ff92 	bl	800a2a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c37e:	4b0c      	ldr	r3, [pc, #48]	@ (800c3b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	68ba      	ldr	r2, [r7, #8]
 800c384:	429a      	cmp	r2, r3
 800c386:	d202      	bcs.n	800c38e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800c388:	4a09      	ldr	r2, [pc, #36]	@ (800c3b0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800c38a:	68bb      	ldr	r3, [r7, #8]
 800c38c:	6013      	str	r3, [r2, #0]
}
 800c38e:	bf00      	nop
 800c390:	3710      	adds	r7, #16
 800c392:	46bd      	mov	sp, r7
 800c394:	bd80      	pop	{r7, pc}
 800c396:	bf00      	nop
 800c398:	20042398 	.word	0x20042398
 800c39c:	20042294 	.word	0x20042294
 800c3a0:	2004239c 	.word	0x2004239c
 800c3a4:	20042380 	.word	0x20042380
 800c3a8:	20042350 	.word	0x20042350
 800c3ac:	2004234c 	.word	0x2004234c
 800c3b0:	200423b4 	.word	0x200423b4

0800c3b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c3b4:	b480      	push	{r7}
 800c3b6:	b085      	sub	sp, #20
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	60f8      	str	r0, [r7, #12]
 800c3bc:	60b9      	str	r1, [r7, #8]
 800c3be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	3b04      	subs	r3, #4
 800c3c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c3cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	3b04      	subs	r3, #4
 800c3d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	f023 0201 	bic.w	r2, r3, #1
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	3b04      	subs	r3, #4
 800c3e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c3e4:	4a0c      	ldr	r2, [pc, #48]	@ (800c418 <pxPortInitialiseStack+0x64>)
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	3b14      	subs	r3, #20
 800c3ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c3f0:	687a      	ldr	r2, [r7, #4]
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	3b04      	subs	r3, #4
 800c3fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	f06f 0202 	mvn.w	r2, #2
 800c402:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	3b20      	subs	r3, #32
 800c408:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c40a:	68fb      	ldr	r3, [r7, #12]
}
 800c40c:	4618      	mov	r0, r3
 800c40e:	3714      	adds	r7, #20
 800c410:	46bd      	mov	sp, r7
 800c412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c416:	4770      	bx	lr
 800c418:	0800c41d 	.word	0x0800c41d

0800c41c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c41c:	b480      	push	{r7}
 800c41e:	b085      	sub	sp, #20
 800c420:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c422:	2300      	movs	r3, #0
 800c424:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c426:	4b15      	ldr	r3, [pc, #84]	@ (800c47c <prvTaskExitError+0x60>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c42e:	d00d      	beq.n	800c44c <prvTaskExitError+0x30>
	__asm volatile
 800c430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c434:	b672      	cpsid	i
 800c436:	f383 8811 	msr	BASEPRI, r3
 800c43a:	f3bf 8f6f 	isb	sy
 800c43e:	f3bf 8f4f 	dsb	sy
 800c442:	b662      	cpsie	i
 800c444:	60fb      	str	r3, [r7, #12]
}
 800c446:	bf00      	nop
 800c448:	bf00      	nop
 800c44a:	e7fd      	b.n	800c448 <prvTaskExitError+0x2c>
	__asm volatile
 800c44c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c450:	b672      	cpsid	i
 800c452:	f383 8811 	msr	BASEPRI, r3
 800c456:	f3bf 8f6f 	isb	sy
 800c45a:	f3bf 8f4f 	dsb	sy
 800c45e:	b662      	cpsie	i
 800c460:	60bb      	str	r3, [r7, #8]
}
 800c462:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c464:	bf00      	nop
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d0fc      	beq.n	800c466 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c46c:	bf00      	nop
 800c46e:	bf00      	nop
 800c470:	3714      	adds	r7, #20
 800c472:	46bd      	mov	sp, r7
 800c474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c478:	4770      	bx	lr
 800c47a:	bf00      	nop
 800c47c:	2000000c 	.word	0x2000000c

0800c480 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c480:	4b07      	ldr	r3, [pc, #28]	@ (800c4a0 <pxCurrentTCBConst2>)
 800c482:	6819      	ldr	r1, [r3, #0]
 800c484:	6808      	ldr	r0, [r1, #0]
 800c486:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c48a:	f380 8809 	msr	PSP, r0
 800c48e:	f3bf 8f6f 	isb	sy
 800c492:	f04f 0000 	mov.w	r0, #0
 800c496:	f380 8811 	msr	BASEPRI, r0
 800c49a:	4770      	bx	lr
 800c49c:	f3af 8000 	nop.w

0800c4a0 <pxCurrentTCBConst2>:
 800c4a0:	20042294 	.word	0x20042294
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c4a4:	bf00      	nop
 800c4a6:	bf00      	nop

0800c4a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c4a8:	4808      	ldr	r0, [pc, #32]	@ (800c4cc <prvPortStartFirstTask+0x24>)
 800c4aa:	6800      	ldr	r0, [r0, #0]
 800c4ac:	6800      	ldr	r0, [r0, #0]
 800c4ae:	f380 8808 	msr	MSP, r0
 800c4b2:	f04f 0000 	mov.w	r0, #0
 800c4b6:	f380 8814 	msr	CONTROL, r0
 800c4ba:	b662      	cpsie	i
 800c4bc:	b661      	cpsie	f
 800c4be:	f3bf 8f4f 	dsb	sy
 800c4c2:	f3bf 8f6f 	isb	sy
 800c4c6:	df00      	svc	0
 800c4c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c4ca:	bf00      	nop
 800c4cc:	e000ed08 	.word	0xe000ed08

0800c4d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c4d6:	4b37      	ldr	r3, [pc, #220]	@ (800c5b4 <xPortStartScheduler+0xe4>)
 800c4d8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	781b      	ldrb	r3, [r3, #0]
 800c4de:	b2db      	uxtb	r3, r3
 800c4e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	22ff      	movs	r2, #255	@ 0xff
 800c4e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	781b      	ldrb	r3, [r3, #0]
 800c4ec:	b2db      	uxtb	r3, r3
 800c4ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c4f0:	78fb      	ldrb	r3, [r7, #3]
 800c4f2:	b2db      	uxtb	r3, r3
 800c4f4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c4f8:	b2da      	uxtb	r2, r3
 800c4fa:	4b2f      	ldr	r3, [pc, #188]	@ (800c5b8 <xPortStartScheduler+0xe8>)
 800c4fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c4fe:	4b2f      	ldr	r3, [pc, #188]	@ (800c5bc <xPortStartScheduler+0xec>)
 800c500:	2207      	movs	r2, #7
 800c502:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c504:	e009      	b.n	800c51a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800c506:	4b2d      	ldr	r3, [pc, #180]	@ (800c5bc <xPortStartScheduler+0xec>)
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	3b01      	subs	r3, #1
 800c50c:	4a2b      	ldr	r2, [pc, #172]	@ (800c5bc <xPortStartScheduler+0xec>)
 800c50e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c510:	78fb      	ldrb	r3, [r7, #3]
 800c512:	b2db      	uxtb	r3, r3
 800c514:	005b      	lsls	r3, r3, #1
 800c516:	b2db      	uxtb	r3, r3
 800c518:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c51a:	78fb      	ldrb	r3, [r7, #3]
 800c51c:	b2db      	uxtb	r3, r3
 800c51e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c522:	2b80      	cmp	r3, #128	@ 0x80
 800c524:	d0ef      	beq.n	800c506 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c526:	4b25      	ldr	r3, [pc, #148]	@ (800c5bc <xPortStartScheduler+0xec>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	f1c3 0307 	rsb	r3, r3, #7
 800c52e:	2b04      	cmp	r3, #4
 800c530:	d00d      	beq.n	800c54e <xPortStartScheduler+0x7e>
	__asm volatile
 800c532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c536:	b672      	cpsid	i
 800c538:	f383 8811 	msr	BASEPRI, r3
 800c53c:	f3bf 8f6f 	isb	sy
 800c540:	f3bf 8f4f 	dsb	sy
 800c544:	b662      	cpsie	i
 800c546:	60bb      	str	r3, [r7, #8]
}
 800c548:	bf00      	nop
 800c54a:	bf00      	nop
 800c54c:	e7fd      	b.n	800c54a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c54e:	4b1b      	ldr	r3, [pc, #108]	@ (800c5bc <xPortStartScheduler+0xec>)
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	021b      	lsls	r3, r3, #8
 800c554:	4a19      	ldr	r2, [pc, #100]	@ (800c5bc <xPortStartScheduler+0xec>)
 800c556:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c558:	4b18      	ldr	r3, [pc, #96]	@ (800c5bc <xPortStartScheduler+0xec>)
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c560:	4a16      	ldr	r2, [pc, #88]	@ (800c5bc <xPortStartScheduler+0xec>)
 800c562:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	b2da      	uxtb	r2, r3
 800c568:	68fb      	ldr	r3, [r7, #12]
 800c56a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c56c:	4b14      	ldr	r3, [pc, #80]	@ (800c5c0 <xPortStartScheduler+0xf0>)
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	4a13      	ldr	r2, [pc, #76]	@ (800c5c0 <xPortStartScheduler+0xf0>)
 800c572:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c576:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c578:	4b11      	ldr	r3, [pc, #68]	@ (800c5c0 <xPortStartScheduler+0xf0>)
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	4a10      	ldr	r2, [pc, #64]	@ (800c5c0 <xPortStartScheduler+0xf0>)
 800c57e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c582:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c584:	f000 f8dc 	bl	800c740 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c588:	4b0e      	ldr	r3, [pc, #56]	@ (800c5c4 <xPortStartScheduler+0xf4>)
 800c58a:	2200      	movs	r2, #0
 800c58c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c58e:	f000 f8fb 	bl	800c788 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c592:	4b0d      	ldr	r3, [pc, #52]	@ (800c5c8 <xPortStartScheduler+0xf8>)
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	4a0c      	ldr	r2, [pc, #48]	@ (800c5c8 <xPortStartScheduler+0xf8>)
 800c598:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c59c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c59e:	f7ff ff83 	bl	800c4a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c5a2:	f7ff fa67 	bl	800ba74 <vTaskSwitchContext>
	prvTaskExitError();
 800c5a6:	f7ff ff39 	bl	800c41c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c5aa:	2300      	movs	r3, #0
}
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	3710      	adds	r7, #16
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	bd80      	pop	{r7, pc}
 800c5b4:	e000e400 	.word	0xe000e400
 800c5b8:	200423c0 	.word	0x200423c0
 800c5bc:	200423c4 	.word	0x200423c4
 800c5c0:	e000ed20 	.word	0xe000ed20
 800c5c4:	2000000c 	.word	0x2000000c
 800c5c8:	e000ef34 	.word	0xe000ef34

0800c5cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c5cc:	b480      	push	{r7}
 800c5ce:	b083      	sub	sp, #12
 800c5d0:	af00      	add	r7, sp, #0
	__asm volatile
 800c5d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5d6:	b672      	cpsid	i
 800c5d8:	f383 8811 	msr	BASEPRI, r3
 800c5dc:	f3bf 8f6f 	isb	sy
 800c5e0:	f3bf 8f4f 	dsb	sy
 800c5e4:	b662      	cpsie	i
 800c5e6:	607b      	str	r3, [r7, #4]
}
 800c5e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c5ea:	4b11      	ldr	r3, [pc, #68]	@ (800c630 <vPortEnterCritical+0x64>)
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	3301      	adds	r3, #1
 800c5f0:	4a0f      	ldr	r2, [pc, #60]	@ (800c630 <vPortEnterCritical+0x64>)
 800c5f2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c5f4:	4b0e      	ldr	r3, [pc, #56]	@ (800c630 <vPortEnterCritical+0x64>)
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	2b01      	cmp	r3, #1
 800c5fa:	d112      	bne.n	800c622 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c5fc:	4b0d      	ldr	r3, [pc, #52]	@ (800c634 <vPortEnterCritical+0x68>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	b2db      	uxtb	r3, r3
 800c602:	2b00      	cmp	r3, #0
 800c604:	d00d      	beq.n	800c622 <vPortEnterCritical+0x56>
	__asm volatile
 800c606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c60a:	b672      	cpsid	i
 800c60c:	f383 8811 	msr	BASEPRI, r3
 800c610:	f3bf 8f6f 	isb	sy
 800c614:	f3bf 8f4f 	dsb	sy
 800c618:	b662      	cpsie	i
 800c61a:	603b      	str	r3, [r7, #0]
}
 800c61c:	bf00      	nop
 800c61e:	bf00      	nop
 800c620:	e7fd      	b.n	800c61e <vPortEnterCritical+0x52>
	}
}
 800c622:	bf00      	nop
 800c624:	370c      	adds	r7, #12
 800c626:	46bd      	mov	sp, r7
 800c628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c62c:	4770      	bx	lr
 800c62e:	bf00      	nop
 800c630:	2000000c 	.word	0x2000000c
 800c634:	e000ed04 	.word	0xe000ed04

0800c638 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c638:	b480      	push	{r7}
 800c63a:	b083      	sub	sp, #12
 800c63c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c63e:	4b13      	ldr	r3, [pc, #76]	@ (800c68c <vPortExitCritical+0x54>)
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d10d      	bne.n	800c662 <vPortExitCritical+0x2a>
	__asm volatile
 800c646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c64a:	b672      	cpsid	i
 800c64c:	f383 8811 	msr	BASEPRI, r3
 800c650:	f3bf 8f6f 	isb	sy
 800c654:	f3bf 8f4f 	dsb	sy
 800c658:	b662      	cpsie	i
 800c65a:	607b      	str	r3, [r7, #4]
}
 800c65c:	bf00      	nop
 800c65e:	bf00      	nop
 800c660:	e7fd      	b.n	800c65e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800c662:	4b0a      	ldr	r3, [pc, #40]	@ (800c68c <vPortExitCritical+0x54>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	3b01      	subs	r3, #1
 800c668:	4a08      	ldr	r2, [pc, #32]	@ (800c68c <vPortExitCritical+0x54>)
 800c66a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c66c:	4b07      	ldr	r3, [pc, #28]	@ (800c68c <vPortExitCritical+0x54>)
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d105      	bne.n	800c680 <vPortExitCritical+0x48>
 800c674:	2300      	movs	r3, #0
 800c676:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	f383 8811 	msr	BASEPRI, r3
}
 800c67e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c680:	bf00      	nop
 800c682:	370c      	adds	r7, #12
 800c684:	46bd      	mov	sp, r7
 800c686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c68a:	4770      	bx	lr
 800c68c:	2000000c 	.word	0x2000000c

0800c690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c690:	f3ef 8009 	mrs	r0, PSP
 800c694:	f3bf 8f6f 	isb	sy
 800c698:	4b15      	ldr	r3, [pc, #84]	@ (800c6f0 <pxCurrentTCBConst>)
 800c69a:	681a      	ldr	r2, [r3, #0]
 800c69c:	f01e 0f10 	tst.w	lr, #16
 800c6a0:	bf08      	it	eq
 800c6a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c6a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6aa:	6010      	str	r0, [r2, #0]
 800c6ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c6b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c6b4:	b672      	cpsid	i
 800c6b6:	f380 8811 	msr	BASEPRI, r0
 800c6ba:	f3bf 8f4f 	dsb	sy
 800c6be:	f3bf 8f6f 	isb	sy
 800c6c2:	b662      	cpsie	i
 800c6c4:	f7ff f9d6 	bl	800ba74 <vTaskSwitchContext>
 800c6c8:	f04f 0000 	mov.w	r0, #0
 800c6cc:	f380 8811 	msr	BASEPRI, r0
 800c6d0:	bc09      	pop	{r0, r3}
 800c6d2:	6819      	ldr	r1, [r3, #0]
 800c6d4:	6808      	ldr	r0, [r1, #0]
 800c6d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6da:	f01e 0f10 	tst.w	lr, #16
 800c6de:	bf08      	it	eq
 800c6e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c6e4:	f380 8809 	msr	PSP, r0
 800c6e8:	f3bf 8f6f 	isb	sy
 800c6ec:	4770      	bx	lr
 800c6ee:	bf00      	nop

0800c6f0 <pxCurrentTCBConst>:
 800c6f0:	20042294 	.word	0x20042294
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c6f4:	bf00      	nop
 800c6f6:	bf00      	nop

0800c6f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c6f8:	b580      	push	{r7, lr}
 800c6fa:	b082      	sub	sp, #8
 800c6fc:	af00      	add	r7, sp, #0
	__asm volatile
 800c6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c702:	b672      	cpsid	i
 800c704:	f383 8811 	msr	BASEPRI, r3
 800c708:	f3bf 8f6f 	isb	sy
 800c70c:	f3bf 8f4f 	dsb	sy
 800c710:	b662      	cpsie	i
 800c712:	607b      	str	r3, [r7, #4]
}
 800c714:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c716:	f7ff f8f1 	bl	800b8fc <xTaskIncrementTick>
 800c71a:	4603      	mov	r3, r0
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d003      	beq.n	800c728 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c720:	4b06      	ldr	r3, [pc, #24]	@ (800c73c <SysTick_Handler+0x44>)
 800c722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c726:	601a      	str	r2, [r3, #0]
 800c728:	2300      	movs	r3, #0
 800c72a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c72c:	683b      	ldr	r3, [r7, #0]
 800c72e:	f383 8811 	msr	BASEPRI, r3
}
 800c732:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c734:	bf00      	nop
 800c736:	3708      	adds	r7, #8
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}
 800c73c:	e000ed04 	.word	0xe000ed04

0800c740 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c740:	b480      	push	{r7}
 800c742:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c744:	4b0b      	ldr	r3, [pc, #44]	@ (800c774 <vPortSetupTimerInterrupt+0x34>)
 800c746:	2200      	movs	r2, #0
 800c748:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c74a:	4b0b      	ldr	r3, [pc, #44]	@ (800c778 <vPortSetupTimerInterrupt+0x38>)
 800c74c:	2200      	movs	r2, #0
 800c74e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c750:	4b0a      	ldr	r3, [pc, #40]	@ (800c77c <vPortSetupTimerInterrupt+0x3c>)
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	4a0a      	ldr	r2, [pc, #40]	@ (800c780 <vPortSetupTimerInterrupt+0x40>)
 800c756:	fba2 2303 	umull	r2, r3, r2, r3
 800c75a:	099b      	lsrs	r3, r3, #6
 800c75c:	4a09      	ldr	r2, [pc, #36]	@ (800c784 <vPortSetupTimerInterrupt+0x44>)
 800c75e:	3b01      	subs	r3, #1
 800c760:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c762:	4b04      	ldr	r3, [pc, #16]	@ (800c774 <vPortSetupTimerInterrupt+0x34>)
 800c764:	2207      	movs	r2, #7
 800c766:	601a      	str	r2, [r3, #0]
}
 800c768:	bf00      	nop
 800c76a:	46bd      	mov	sp, r7
 800c76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c770:	4770      	bx	lr
 800c772:	bf00      	nop
 800c774:	e000e010 	.word	0xe000e010
 800c778:	e000e018 	.word	0xe000e018
 800c77c:	20000000 	.word	0x20000000
 800c780:	10624dd3 	.word	0x10624dd3
 800c784:	e000e014 	.word	0xe000e014

0800c788 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c788:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c798 <vPortEnableVFP+0x10>
 800c78c:	6801      	ldr	r1, [r0, #0]
 800c78e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c792:	6001      	str	r1, [r0, #0]
 800c794:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c796:	bf00      	nop
 800c798:	e000ed88 	.word	0xe000ed88

0800c79c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c79c:	b480      	push	{r7}
 800c79e:	b085      	sub	sp, #20
 800c7a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c7a2:	f3ef 8305 	mrs	r3, IPSR
 800c7a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	2b0f      	cmp	r3, #15
 800c7ac:	d917      	bls.n	800c7de <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c7ae:	4a1a      	ldr	r2, [pc, #104]	@ (800c818 <vPortValidateInterruptPriority+0x7c>)
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	4413      	add	r3, r2
 800c7b4:	781b      	ldrb	r3, [r3, #0]
 800c7b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c7b8:	4b18      	ldr	r3, [pc, #96]	@ (800c81c <vPortValidateInterruptPriority+0x80>)
 800c7ba:	781b      	ldrb	r3, [r3, #0]
 800c7bc:	7afa      	ldrb	r2, [r7, #11]
 800c7be:	429a      	cmp	r2, r3
 800c7c0:	d20d      	bcs.n	800c7de <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800c7c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7c6:	b672      	cpsid	i
 800c7c8:	f383 8811 	msr	BASEPRI, r3
 800c7cc:	f3bf 8f6f 	isb	sy
 800c7d0:	f3bf 8f4f 	dsb	sy
 800c7d4:	b662      	cpsie	i
 800c7d6:	607b      	str	r3, [r7, #4]
}
 800c7d8:	bf00      	nop
 800c7da:	bf00      	nop
 800c7dc:	e7fd      	b.n	800c7da <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c7de:	4b10      	ldr	r3, [pc, #64]	@ (800c820 <vPortValidateInterruptPriority+0x84>)
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c7e6:	4b0f      	ldr	r3, [pc, #60]	@ (800c824 <vPortValidateInterruptPriority+0x88>)
 800c7e8:	681b      	ldr	r3, [r3, #0]
 800c7ea:	429a      	cmp	r2, r3
 800c7ec:	d90d      	bls.n	800c80a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800c7ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7f2:	b672      	cpsid	i
 800c7f4:	f383 8811 	msr	BASEPRI, r3
 800c7f8:	f3bf 8f6f 	isb	sy
 800c7fc:	f3bf 8f4f 	dsb	sy
 800c800:	b662      	cpsie	i
 800c802:	603b      	str	r3, [r7, #0]
}
 800c804:	bf00      	nop
 800c806:	bf00      	nop
 800c808:	e7fd      	b.n	800c806 <vPortValidateInterruptPriority+0x6a>
	}
 800c80a:	bf00      	nop
 800c80c:	3714      	adds	r7, #20
 800c80e:	46bd      	mov	sp, r7
 800c810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c814:	4770      	bx	lr
 800c816:	bf00      	nop
 800c818:	e000e3f0 	.word	0xe000e3f0
 800c81c:	200423c0 	.word	0x200423c0
 800c820:	e000ed0c 	.word	0xe000ed0c
 800c824:	200423c4 	.word	0x200423c4

0800c828 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b08a      	sub	sp, #40	@ 0x28
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c830:	2300      	movs	r3, #0
 800c832:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c834:	f7fe ff92 	bl	800b75c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c838:	4b5d      	ldr	r3, [pc, #372]	@ (800c9b0 <pvPortMalloc+0x188>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d101      	bne.n	800c844 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c840:	f000 f920 	bl	800ca84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c844:	4b5b      	ldr	r3, [pc, #364]	@ (800c9b4 <pvPortMalloc+0x18c>)
 800c846:	681a      	ldr	r2, [r3, #0]
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	4013      	ands	r3, r2
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	f040 8094 	bne.w	800c97a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	2b00      	cmp	r3, #0
 800c856:	d020      	beq.n	800c89a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800c858:	2208      	movs	r2, #8
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	4413      	add	r3, r2
 800c85e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	f003 0307 	and.w	r3, r3, #7
 800c866:	2b00      	cmp	r3, #0
 800c868:	d017      	beq.n	800c89a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	f023 0307 	bic.w	r3, r3, #7
 800c870:	3308      	adds	r3, #8
 800c872:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	f003 0307 	and.w	r3, r3, #7
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d00d      	beq.n	800c89a <pvPortMalloc+0x72>
	__asm volatile
 800c87e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c882:	b672      	cpsid	i
 800c884:	f383 8811 	msr	BASEPRI, r3
 800c888:	f3bf 8f6f 	isb	sy
 800c88c:	f3bf 8f4f 	dsb	sy
 800c890:	b662      	cpsie	i
 800c892:	617b      	str	r3, [r7, #20]
}
 800c894:	bf00      	nop
 800c896:	bf00      	nop
 800c898:	e7fd      	b.n	800c896 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d06c      	beq.n	800c97a <pvPortMalloc+0x152>
 800c8a0:	4b45      	ldr	r3, [pc, #276]	@ (800c9b8 <pvPortMalloc+0x190>)
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	687a      	ldr	r2, [r7, #4]
 800c8a6:	429a      	cmp	r2, r3
 800c8a8:	d867      	bhi.n	800c97a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c8aa:	4b44      	ldr	r3, [pc, #272]	@ (800c9bc <pvPortMalloc+0x194>)
 800c8ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c8ae:	4b43      	ldr	r3, [pc, #268]	@ (800c9bc <pvPortMalloc+0x194>)
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c8b4:	e004      	b.n	800c8c0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800c8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c8ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c8c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8c2:	685b      	ldr	r3, [r3, #4]
 800c8c4:	687a      	ldr	r2, [r7, #4]
 800c8c6:	429a      	cmp	r2, r3
 800c8c8:	d903      	bls.n	800c8d2 <pvPortMalloc+0xaa>
 800c8ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d1f1      	bne.n	800c8b6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c8d2:	4b37      	ldr	r3, [pc, #220]	@ (800c9b0 <pvPortMalloc+0x188>)
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c8d8:	429a      	cmp	r2, r3
 800c8da:	d04e      	beq.n	800c97a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c8dc:	6a3b      	ldr	r3, [r7, #32]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	2208      	movs	r2, #8
 800c8e2:	4413      	add	r3, r2
 800c8e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8e8:	681a      	ldr	r2, [r3, #0]
 800c8ea:	6a3b      	ldr	r3, [r7, #32]
 800c8ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8f0:	685a      	ldr	r2, [r3, #4]
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	1ad2      	subs	r2, r2, r3
 800c8f6:	2308      	movs	r3, #8
 800c8f8:	005b      	lsls	r3, r3, #1
 800c8fa:	429a      	cmp	r2, r3
 800c8fc:	d922      	bls.n	800c944 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c8fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	4413      	add	r3, r2
 800c904:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c906:	69bb      	ldr	r3, [r7, #24]
 800c908:	f003 0307 	and.w	r3, r3, #7
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d00d      	beq.n	800c92c <pvPortMalloc+0x104>
	__asm volatile
 800c910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c914:	b672      	cpsid	i
 800c916:	f383 8811 	msr	BASEPRI, r3
 800c91a:	f3bf 8f6f 	isb	sy
 800c91e:	f3bf 8f4f 	dsb	sy
 800c922:	b662      	cpsie	i
 800c924:	613b      	str	r3, [r7, #16]
}
 800c926:	bf00      	nop
 800c928:	bf00      	nop
 800c92a:	e7fd      	b.n	800c928 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c92e:	685a      	ldr	r2, [r3, #4]
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	1ad2      	subs	r2, r2, r3
 800c934:	69bb      	ldr	r3, [r7, #24]
 800c936:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c93a:	687a      	ldr	r2, [r7, #4]
 800c93c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c93e:	69b8      	ldr	r0, [r7, #24]
 800c940:	f000 f902 	bl	800cb48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c944:	4b1c      	ldr	r3, [pc, #112]	@ (800c9b8 <pvPortMalloc+0x190>)
 800c946:	681a      	ldr	r2, [r3, #0]
 800c948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c94a:	685b      	ldr	r3, [r3, #4]
 800c94c:	1ad3      	subs	r3, r2, r3
 800c94e:	4a1a      	ldr	r2, [pc, #104]	@ (800c9b8 <pvPortMalloc+0x190>)
 800c950:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c952:	4b19      	ldr	r3, [pc, #100]	@ (800c9b8 <pvPortMalloc+0x190>)
 800c954:	681a      	ldr	r2, [r3, #0]
 800c956:	4b1a      	ldr	r3, [pc, #104]	@ (800c9c0 <pvPortMalloc+0x198>)
 800c958:	681b      	ldr	r3, [r3, #0]
 800c95a:	429a      	cmp	r2, r3
 800c95c:	d203      	bcs.n	800c966 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c95e:	4b16      	ldr	r3, [pc, #88]	@ (800c9b8 <pvPortMalloc+0x190>)
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	4a17      	ldr	r2, [pc, #92]	@ (800c9c0 <pvPortMalloc+0x198>)
 800c964:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c968:	685a      	ldr	r2, [r3, #4]
 800c96a:	4b12      	ldr	r3, [pc, #72]	@ (800c9b4 <pvPortMalloc+0x18c>)
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	431a      	orrs	r2, r3
 800c970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c972:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c976:	2200      	movs	r2, #0
 800c978:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c97a:	f7fe fefd 	bl	800b778 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c97e:	69fb      	ldr	r3, [r7, #28]
 800c980:	f003 0307 	and.w	r3, r3, #7
 800c984:	2b00      	cmp	r3, #0
 800c986:	d00d      	beq.n	800c9a4 <pvPortMalloc+0x17c>
	__asm volatile
 800c988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c98c:	b672      	cpsid	i
 800c98e:	f383 8811 	msr	BASEPRI, r3
 800c992:	f3bf 8f6f 	isb	sy
 800c996:	f3bf 8f4f 	dsb	sy
 800c99a:	b662      	cpsie	i
 800c99c:	60fb      	str	r3, [r7, #12]
}
 800c99e:	bf00      	nop
 800c9a0:	bf00      	nop
 800c9a2:	e7fd      	b.n	800c9a0 <pvPortMalloc+0x178>
	return pvReturn;
 800c9a4:	69fb      	ldr	r3, [r7, #28]
}
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	3728      	adds	r7, #40	@ 0x28
 800c9aa:	46bd      	mov	sp, r7
 800c9ac:	bd80      	pop	{r7, pc}
 800c9ae:	bf00      	nop
 800c9b0:	20045fd0 	.word	0x20045fd0
 800c9b4:	20045fdc 	.word	0x20045fdc
 800c9b8:	20045fd4 	.word	0x20045fd4
 800c9bc:	20045fc8 	.word	0x20045fc8
 800c9c0:	20045fd8 	.word	0x20045fd8

0800c9c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b086      	sub	sp, #24
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d04e      	beq.n	800ca74 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c9d6:	2308      	movs	r3, #8
 800c9d8:	425b      	negs	r3, r3
 800c9da:	697a      	ldr	r2, [r7, #20]
 800c9dc:	4413      	add	r3, r2
 800c9de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c9e0:	697b      	ldr	r3, [r7, #20]
 800c9e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c9e4:	693b      	ldr	r3, [r7, #16]
 800c9e6:	685a      	ldr	r2, [r3, #4]
 800c9e8:	4b24      	ldr	r3, [pc, #144]	@ (800ca7c <vPortFree+0xb8>)
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	4013      	ands	r3, r2
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d10d      	bne.n	800ca0e <vPortFree+0x4a>
	__asm volatile
 800c9f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9f6:	b672      	cpsid	i
 800c9f8:	f383 8811 	msr	BASEPRI, r3
 800c9fc:	f3bf 8f6f 	isb	sy
 800ca00:	f3bf 8f4f 	dsb	sy
 800ca04:	b662      	cpsie	i
 800ca06:	60fb      	str	r3, [r7, #12]
}
 800ca08:	bf00      	nop
 800ca0a:	bf00      	nop
 800ca0c:	e7fd      	b.n	800ca0a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ca0e:	693b      	ldr	r3, [r7, #16]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	2b00      	cmp	r3, #0
 800ca14:	d00d      	beq.n	800ca32 <vPortFree+0x6e>
	__asm volatile
 800ca16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca1a:	b672      	cpsid	i
 800ca1c:	f383 8811 	msr	BASEPRI, r3
 800ca20:	f3bf 8f6f 	isb	sy
 800ca24:	f3bf 8f4f 	dsb	sy
 800ca28:	b662      	cpsie	i
 800ca2a:	60bb      	str	r3, [r7, #8]
}
 800ca2c:	bf00      	nop
 800ca2e:	bf00      	nop
 800ca30:	e7fd      	b.n	800ca2e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ca32:	693b      	ldr	r3, [r7, #16]
 800ca34:	685a      	ldr	r2, [r3, #4]
 800ca36:	4b11      	ldr	r3, [pc, #68]	@ (800ca7c <vPortFree+0xb8>)
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	4013      	ands	r3, r2
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d019      	beq.n	800ca74 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ca40:	693b      	ldr	r3, [r7, #16]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d115      	bne.n	800ca74 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ca48:	693b      	ldr	r3, [r7, #16]
 800ca4a:	685a      	ldr	r2, [r3, #4]
 800ca4c:	4b0b      	ldr	r3, [pc, #44]	@ (800ca7c <vPortFree+0xb8>)
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	43db      	mvns	r3, r3
 800ca52:	401a      	ands	r2, r3
 800ca54:	693b      	ldr	r3, [r7, #16]
 800ca56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ca58:	f7fe fe80 	bl	800b75c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ca5c:	693b      	ldr	r3, [r7, #16]
 800ca5e:	685a      	ldr	r2, [r3, #4]
 800ca60:	4b07      	ldr	r3, [pc, #28]	@ (800ca80 <vPortFree+0xbc>)
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	4413      	add	r3, r2
 800ca66:	4a06      	ldr	r2, [pc, #24]	@ (800ca80 <vPortFree+0xbc>)
 800ca68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ca6a:	6938      	ldr	r0, [r7, #16]
 800ca6c:	f000 f86c 	bl	800cb48 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800ca70:	f7fe fe82 	bl	800b778 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ca74:	bf00      	nop
 800ca76:	3718      	adds	r7, #24
 800ca78:	46bd      	mov	sp, r7
 800ca7a:	bd80      	pop	{r7, pc}
 800ca7c:	20045fdc 	.word	0x20045fdc
 800ca80:	20045fd4 	.word	0x20045fd4

0800ca84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ca84:	b480      	push	{r7}
 800ca86:	b085      	sub	sp, #20
 800ca88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ca8a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ca8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ca90:	4b27      	ldr	r3, [pc, #156]	@ (800cb30 <prvHeapInit+0xac>)
 800ca92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ca94:	68fb      	ldr	r3, [r7, #12]
 800ca96:	f003 0307 	and.w	r3, r3, #7
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d00c      	beq.n	800cab8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	3307      	adds	r3, #7
 800caa2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	f023 0307 	bic.w	r3, r3, #7
 800caaa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800caac:	68ba      	ldr	r2, [r7, #8]
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	1ad3      	subs	r3, r2, r3
 800cab2:	4a1f      	ldr	r2, [pc, #124]	@ (800cb30 <prvHeapInit+0xac>)
 800cab4:	4413      	add	r3, r2
 800cab6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cabc:	4a1d      	ldr	r2, [pc, #116]	@ (800cb34 <prvHeapInit+0xb0>)
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cac2:	4b1c      	ldr	r3, [pc, #112]	@ (800cb34 <prvHeapInit+0xb0>)
 800cac4:	2200      	movs	r2, #0
 800cac6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	68ba      	ldr	r2, [r7, #8]
 800cacc:	4413      	add	r3, r2
 800cace:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cad0:	2208      	movs	r2, #8
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	1a9b      	subs	r3, r3, r2
 800cad6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	f023 0307 	bic.w	r3, r3, #7
 800cade:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	4a15      	ldr	r2, [pc, #84]	@ (800cb38 <prvHeapInit+0xb4>)
 800cae4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cae6:	4b14      	ldr	r3, [pc, #80]	@ (800cb38 <prvHeapInit+0xb4>)
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	2200      	movs	r2, #0
 800caec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800caee:	4b12      	ldr	r3, [pc, #72]	@ (800cb38 <prvHeapInit+0xb4>)
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	2200      	movs	r2, #0
 800caf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cafa:	683b      	ldr	r3, [r7, #0]
 800cafc:	68fa      	ldr	r2, [r7, #12]
 800cafe:	1ad2      	subs	r2, r2, r3
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cb04:	4b0c      	ldr	r3, [pc, #48]	@ (800cb38 <prvHeapInit+0xb4>)
 800cb06:	681a      	ldr	r2, [r3, #0]
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cb0c:	683b      	ldr	r3, [r7, #0]
 800cb0e:	685b      	ldr	r3, [r3, #4]
 800cb10:	4a0a      	ldr	r2, [pc, #40]	@ (800cb3c <prvHeapInit+0xb8>)
 800cb12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cb14:	683b      	ldr	r3, [r7, #0]
 800cb16:	685b      	ldr	r3, [r3, #4]
 800cb18:	4a09      	ldr	r2, [pc, #36]	@ (800cb40 <prvHeapInit+0xbc>)
 800cb1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cb1c:	4b09      	ldr	r3, [pc, #36]	@ (800cb44 <prvHeapInit+0xc0>)
 800cb1e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800cb22:	601a      	str	r2, [r3, #0]
}
 800cb24:	bf00      	nop
 800cb26:	3714      	adds	r7, #20
 800cb28:	46bd      	mov	sp, r7
 800cb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb2e:	4770      	bx	lr
 800cb30:	200423c8 	.word	0x200423c8
 800cb34:	20045fc8 	.word	0x20045fc8
 800cb38:	20045fd0 	.word	0x20045fd0
 800cb3c:	20045fd8 	.word	0x20045fd8
 800cb40:	20045fd4 	.word	0x20045fd4
 800cb44:	20045fdc 	.word	0x20045fdc

0800cb48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cb48:	b480      	push	{r7}
 800cb4a:	b085      	sub	sp, #20
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cb50:	4b28      	ldr	r3, [pc, #160]	@ (800cbf4 <prvInsertBlockIntoFreeList+0xac>)
 800cb52:	60fb      	str	r3, [r7, #12]
 800cb54:	e002      	b.n	800cb5c <prvInsertBlockIntoFreeList+0x14>
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	681b      	ldr	r3, [r3, #0]
 800cb5a:	60fb      	str	r3, [r7, #12]
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	687a      	ldr	r2, [r7, #4]
 800cb62:	429a      	cmp	r2, r3
 800cb64:	d8f7      	bhi.n	800cb56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	685b      	ldr	r3, [r3, #4]
 800cb6e:	68ba      	ldr	r2, [r7, #8]
 800cb70:	4413      	add	r3, r2
 800cb72:	687a      	ldr	r2, [r7, #4]
 800cb74:	429a      	cmp	r2, r3
 800cb76:	d108      	bne.n	800cb8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	685a      	ldr	r2, [r3, #4]
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	685b      	ldr	r3, [r3, #4]
 800cb80:	441a      	add	r2, r3
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	685b      	ldr	r3, [r3, #4]
 800cb92:	68ba      	ldr	r2, [r7, #8]
 800cb94:	441a      	add	r2, r3
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	429a      	cmp	r2, r3
 800cb9c:	d118      	bne.n	800cbd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	681a      	ldr	r2, [r3, #0]
 800cba2:	4b15      	ldr	r3, [pc, #84]	@ (800cbf8 <prvInsertBlockIntoFreeList+0xb0>)
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	429a      	cmp	r2, r3
 800cba8:	d00d      	beq.n	800cbc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	685a      	ldr	r2, [r3, #4]
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	685b      	ldr	r3, [r3, #4]
 800cbb4:	441a      	add	r2, r3
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	681a      	ldr	r2, [r3, #0]
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	601a      	str	r2, [r3, #0]
 800cbc4:	e008      	b.n	800cbd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cbc6:	4b0c      	ldr	r3, [pc, #48]	@ (800cbf8 <prvInsertBlockIntoFreeList+0xb0>)
 800cbc8:	681a      	ldr	r2, [r3, #0]
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	601a      	str	r2, [r3, #0]
 800cbce:	e003      	b.n	800cbd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	681a      	ldr	r2, [r3, #0]
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cbd8:	68fa      	ldr	r2, [r7, #12]
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	429a      	cmp	r2, r3
 800cbde:	d002      	beq.n	800cbe6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	687a      	ldr	r2, [r7, #4]
 800cbe4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cbe6:	bf00      	nop
 800cbe8:	3714      	adds	r7, #20
 800cbea:	46bd      	mov	sp, r7
 800cbec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf0:	4770      	bx	lr
 800cbf2:	bf00      	nop
 800cbf4:	20045fc8 	.word	0x20045fc8
 800cbf8:	20045fd0 	.word	0x20045fd0

0800cbfc <sbrk_aligned>:
 800cbfc:	b570      	push	{r4, r5, r6, lr}
 800cbfe:	4e0f      	ldr	r6, [pc, #60]	@ (800cc3c <sbrk_aligned+0x40>)
 800cc00:	460c      	mov	r4, r1
 800cc02:	6831      	ldr	r1, [r6, #0]
 800cc04:	4605      	mov	r5, r0
 800cc06:	b911      	cbnz	r1, 800cc0e <sbrk_aligned+0x12>
 800cc08:	f000 fb6c 	bl	800d2e4 <_sbrk_r>
 800cc0c:	6030      	str	r0, [r6, #0]
 800cc0e:	4621      	mov	r1, r4
 800cc10:	4628      	mov	r0, r5
 800cc12:	f000 fb67 	bl	800d2e4 <_sbrk_r>
 800cc16:	1c43      	adds	r3, r0, #1
 800cc18:	d103      	bne.n	800cc22 <sbrk_aligned+0x26>
 800cc1a:	f04f 34ff 	mov.w	r4, #4294967295
 800cc1e:	4620      	mov	r0, r4
 800cc20:	bd70      	pop	{r4, r5, r6, pc}
 800cc22:	1cc4      	adds	r4, r0, #3
 800cc24:	f024 0403 	bic.w	r4, r4, #3
 800cc28:	42a0      	cmp	r0, r4
 800cc2a:	d0f8      	beq.n	800cc1e <sbrk_aligned+0x22>
 800cc2c:	1a21      	subs	r1, r4, r0
 800cc2e:	4628      	mov	r0, r5
 800cc30:	f000 fb58 	bl	800d2e4 <_sbrk_r>
 800cc34:	3001      	adds	r0, #1
 800cc36:	d1f2      	bne.n	800cc1e <sbrk_aligned+0x22>
 800cc38:	e7ef      	b.n	800cc1a <sbrk_aligned+0x1e>
 800cc3a:	bf00      	nop
 800cc3c:	20045fe0 	.word	0x20045fe0

0800cc40 <_malloc_r>:
 800cc40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc44:	1ccd      	adds	r5, r1, #3
 800cc46:	f025 0503 	bic.w	r5, r5, #3
 800cc4a:	3508      	adds	r5, #8
 800cc4c:	2d0c      	cmp	r5, #12
 800cc4e:	bf38      	it	cc
 800cc50:	250c      	movcc	r5, #12
 800cc52:	2d00      	cmp	r5, #0
 800cc54:	4606      	mov	r6, r0
 800cc56:	db01      	blt.n	800cc5c <_malloc_r+0x1c>
 800cc58:	42a9      	cmp	r1, r5
 800cc5a:	d904      	bls.n	800cc66 <_malloc_r+0x26>
 800cc5c:	230c      	movs	r3, #12
 800cc5e:	6033      	str	r3, [r6, #0]
 800cc60:	2000      	movs	r0, #0
 800cc62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cd3c <_malloc_r+0xfc>
 800cc6a:	f000 f869 	bl	800cd40 <__malloc_lock>
 800cc6e:	f8d8 3000 	ldr.w	r3, [r8]
 800cc72:	461c      	mov	r4, r3
 800cc74:	bb44      	cbnz	r4, 800ccc8 <_malloc_r+0x88>
 800cc76:	4629      	mov	r1, r5
 800cc78:	4630      	mov	r0, r6
 800cc7a:	f7ff ffbf 	bl	800cbfc <sbrk_aligned>
 800cc7e:	1c43      	adds	r3, r0, #1
 800cc80:	4604      	mov	r4, r0
 800cc82:	d158      	bne.n	800cd36 <_malloc_r+0xf6>
 800cc84:	f8d8 4000 	ldr.w	r4, [r8]
 800cc88:	4627      	mov	r7, r4
 800cc8a:	2f00      	cmp	r7, #0
 800cc8c:	d143      	bne.n	800cd16 <_malloc_r+0xd6>
 800cc8e:	2c00      	cmp	r4, #0
 800cc90:	d04b      	beq.n	800cd2a <_malloc_r+0xea>
 800cc92:	6823      	ldr	r3, [r4, #0]
 800cc94:	4639      	mov	r1, r7
 800cc96:	4630      	mov	r0, r6
 800cc98:	eb04 0903 	add.w	r9, r4, r3
 800cc9c:	f000 fb22 	bl	800d2e4 <_sbrk_r>
 800cca0:	4581      	cmp	r9, r0
 800cca2:	d142      	bne.n	800cd2a <_malloc_r+0xea>
 800cca4:	6821      	ldr	r1, [r4, #0]
 800cca6:	1a6d      	subs	r5, r5, r1
 800cca8:	4629      	mov	r1, r5
 800ccaa:	4630      	mov	r0, r6
 800ccac:	f7ff ffa6 	bl	800cbfc <sbrk_aligned>
 800ccb0:	3001      	adds	r0, #1
 800ccb2:	d03a      	beq.n	800cd2a <_malloc_r+0xea>
 800ccb4:	6823      	ldr	r3, [r4, #0]
 800ccb6:	442b      	add	r3, r5
 800ccb8:	6023      	str	r3, [r4, #0]
 800ccba:	f8d8 3000 	ldr.w	r3, [r8]
 800ccbe:	685a      	ldr	r2, [r3, #4]
 800ccc0:	bb62      	cbnz	r2, 800cd1c <_malloc_r+0xdc>
 800ccc2:	f8c8 7000 	str.w	r7, [r8]
 800ccc6:	e00f      	b.n	800cce8 <_malloc_r+0xa8>
 800ccc8:	6822      	ldr	r2, [r4, #0]
 800ccca:	1b52      	subs	r2, r2, r5
 800cccc:	d420      	bmi.n	800cd10 <_malloc_r+0xd0>
 800ccce:	2a0b      	cmp	r2, #11
 800ccd0:	d917      	bls.n	800cd02 <_malloc_r+0xc2>
 800ccd2:	1961      	adds	r1, r4, r5
 800ccd4:	42a3      	cmp	r3, r4
 800ccd6:	6025      	str	r5, [r4, #0]
 800ccd8:	bf18      	it	ne
 800ccda:	6059      	strne	r1, [r3, #4]
 800ccdc:	6863      	ldr	r3, [r4, #4]
 800ccde:	bf08      	it	eq
 800cce0:	f8c8 1000 	streq.w	r1, [r8]
 800cce4:	5162      	str	r2, [r4, r5]
 800cce6:	604b      	str	r3, [r1, #4]
 800cce8:	4630      	mov	r0, r6
 800ccea:	f000 f82f 	bl	800cd4c <__malloc_unlock>
 800ccee:	f104 000b 	add.w	r0, r4, #11
 800ccf2:	1d23      	adds	r3, r4, #4
 800ccf4:	f020 0007 	bic.w	r0, r0, #7
 800ccf8:	1ac2      	subs	r2, r0, r3
 800ccfa:	bf1c      	itt	ne
 800ccfc:	1a1b      	subne	r3, r3, r0
 800ccfe:	50a3      	strne	r3, [r4, r2]
 800cd00:	e7af      	b.n	800cc62 <_malloc_r+0x22>
 800cd02:	6862      	ldr	r2, [r4, #4]
 800cd04:	42a3      	cmp	r3, r4
 800cd06:	bf0c      	ite	eq
 800cd08:	f8c8 2000 	streq.w	r2, [r8]
 800cd0c:	605a      	strne	r2, [r3, #4]
 800cd0e:	e7eb      	b.n	800cce8 <_malloc_r+0xa8>
 800cd10:	4623      	mov	r3, r4
 800cd12:	6864      	ldr	r4, [r4, #4]
 800cd14:	e7ae      	b.n	800cc74 <_malloc_r+0x34>
 800cd16:	463c      	mov	r4, r7
 800cd18:	687f      	ldr	r7, [r7, #4]
 800cd1a:	e7b6      	b.n	800cc8a <_malloc_r+0x4a>
 800cd1c:	461a      	mov	r2, r3
 800cd1e:	685b      	ldr	r3, [r3, #4]
 800cd20:	42a3      	cmp	r3, r4
 800cd22:	d1fb      	bne.n	800cd1c <_malloc_r+0xdc>
 800cd24:	2300      	movs	r3, #0
 800cd26:	6053      	str	r3, [r2, #4]
 800cd28:	e7de      	b.n	800cce8 <_malloc_r+0xa8>
 800cd2a:	230c      	movs	r3, #12
 800cd2c:	6033      	str	r3, [r6, #0]
 800cd2e:	4630      	mov	r0, r6
 800cd30:	f000 f80c 	bl	800cd4c <__malloc_unlock>
 800cd34:	e794      	b.n	800cc60 <_malloc_r+0x20>
 800cd36:	6005      	str	r5, [r0, #0]
 800cd38:	e7d6      	b.n	800cce8 <_malloc_r+0xa8>
 800cd3a:	bf00      	nop
 800cd3c:	20045fe4 	.word	0x20045fe4

0800cd40 <__malloc_lock>:
 800cd40:	4801      	ldr	r0, [pc, #4]	@ (800cd48 <__malloc_lock+0x8>)
 800cd42:	f000 bb1c 	b.w	800d37e <__retarget_lock_acquire_recursive>
 800cd46:	bf00      	nop
 800cd48:	20046128 	.word	0x20046128

0800cd4c <__malloc_unlock>:
 800cd4c:	4801      	ldr	r0, [pc, #4]	@ (800cd54 <__malloc_unlock+0x8>)
 800cd4e:	f000 bb17 	b.w	800d380 <__retarget_lock_release_recursive>
 800cd52:	bf00      	nop
 800cd54:	20046128 	.word	0x20046128

0800cd58 <std>:
 800cd58:	2300      	movs	r3, #0
 800cd5a:	b510      	push	{r4, lr}
 800cd5c:	4604      	mov	r4, r0
 800cd5e:	e9c0 3300 	strd	r3, r3, [r0]
 800cd62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cd66:	6083      	str	r3, [r0, #8]
 800cd68:	8181      	strh	r1, [r0, #12]
 800cd6a:	6643      	str	r3, [r0, #100]	@ 0x64
 800cd6c:	81c2      	strh	r2, [r0, #14]
 800cd6e:	6183      	str	r3, [r0, #24]
 800cd70:	4619      	mov	r1, r3
 800cd72:	2208      	movs	r2, #8
 800cd74:	305c      	adds	r0, #92	@ 0x5c
 800cd76:	f000 fa1b 	bl	800d1b0 <memset>
 800cd7a:	4b0d      	ldr	r3, [pc, #52]	@ (800cdb0 <std+0x58>)
 800cd7c:	6263      	str	r3, [r4, #36]	@ 0x24
 800cd7e:	4b0d      	ldr	r3, [pc, #52]	@ (800cdb4 <std+0x5c>)
 800cd80:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cd82:	4b0d      	ldr	r3, [pc, #52]	@ (800cdb8 <std+0x60>)
 800cd84:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cd86:	4b0d      	ldr	r3, [pc, #52]	@ (800cdbc <std+0x64>)
 800cd88:	6323      	str	r3, [r4, #48]	@ 0x30
 800cd8a:	4b0d      	ldr	r3, [pc, #52]	@ (800cdc0 <std+0x68>)
 800cd8c:	6224      	str	r4, [r4, #32]
 800cd8e:	429c      	cmp	r4, r3
 800cd90:	d006      	beq.n	800cda0 <std+0x48>
 800cd92:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cd96:	4294      	cmp	r4, r2
 800cd98:	d002      	beq.n	800cda0 <std+0x48>
 800cd9a:	33d0      	adds	r3, #208	@ 0xd0
 800cd9c:	429c      	cmp	r4, r3
 800cd9e:	d105      	bne.n	800cdac <std+0x54>
 800cda0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cda4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cda8:	f000 bae8 	b.w	800d37c <__retarget_lock_init_recursive>
 800cdac:	bd10      	pop	{r4, pc}
 800cdae:	bf00      	nop
 800cdb0:	0800d001 	.word	0x0800d001
 800cdb4:	0800d023 	.word	0x0800d023
 800cdb8:	0800d05b 	.word	0x0800d05b
 800cdbc:	0800d07f 	.word	0x0800d07f
 800cdc0:	20045fe8 	.word	0x20045fe8

0800cdc4 <stdio_exit_handler>:
 800cdc4:	4a02      	ldr	r2, [pc, #8]	@ (800cdd0 <stdio_exit_handler+0xc>)
 800cdc6:	4903      	ldr	r1, [pc, #12]	@ (800cdd4 <stdio_exit_handler+0x10>)
 800cdc8:	4803      	ldr	r0, [pc, #12]	@ (800cdd8 <stdio_exit_handler+0x14>)
 800cdca:	f000 b869 	b.w	800cea0 <_fwalk_sglue>
 800cdce:	bf00      	nop
 800cdd0:	20000010 	.word	0x20000010
 800cdd4:	0800dd89 	.word	0x0800dd89
 800cdd8:	20000020 	.word	0x20000020

0800cddc <cleanup_stdio>:
 800cddc:	6841      	ldr	r1, [r0, #4]
 800cdde:	4b0c      	ldr	r3, [pc, #48]	@ (800ce10 <cleanup_stdio+0x34>)
 800cde0:	4299      	cmp	r1, r3
 800cde2:	b510      	push	{r4, lr}
 800cde4:	4604      	mov	r4, r0
 800cde6:	d001      	beq.n	800cdec <cleanup_stdio+0x10>
 800cde8:	f000 ffce 	bl	800dd88 <_fflush_r>
 800cdec:	68a1      	ldr	r1, [r4, #8]
 800cdee:	4b09      	ldr	r3, [pc, #36]	@ (800ce14 <cleanup_stdio+0x38>)
 800cdf0:	4299      	cmp	r1, r3
 800cdf2:	d002      	beq.n	800cdfa <cleanup_stdio+0x1e>
 800cdf4:	4620      	mov	r0, r4
 800cdf6:	f000 ffc7 	bl	800dd88 <_fflush_r>
 800cdfa:	68e1      	ldr	r1, [r4, #12]
 800cdfc:	4b06      	ldr	r3, [pc, #24]	@ (800ce18 <cleanup_stdio+0x3c>)
 800cdfe:	4299      	cmp	r1, r3
 800ce00:	d004      	beq.n	800ce0c <cleanup_stdio+0x30>
 800ce02:	4620      	mov	r0, r4
 800ce04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce08:	f000 bfbe 	b.w	800dd88 <_fflush_r>
 800ce0c:	bd10      	pop	{r4, pc}
 800ce0e:	bf00      	nop
 800ce10:	20045fe8 	.word	0x20045fe8
 800ce14:	20046050 	.word	0x20046050
 800ce18:	200460b8 	.word	0x200460b8

0800ce1c <global_stdio_init.part.0>:
 800ce1c:	b510      	push	{r4, lr}
 800ce1e:	4b0b      	ldr	r3, [pc, #44]	@ (800ce4c <global_stdio_init.part.0+0x30>)
 800ce20:	4c0b      	ldr	r4, [pc, #44]	@ (800ce50 <global_stdio_init.part.0+0x34>)
 800ce22:	4a0c      	ldr	r2, [pc, #48]	@ (800ce54 <global_stdio_init.part.0+0x38>)
 800ce24:	601a      	str	r2, [r3, #0]
 800ce26:	4620      	mov	r0, r4
 800ce28:	2200      	movs	r2, #0
 800ce2a:	2104      	movs	r1, #4
 800ce2c:	f7ff ff94 	bl	800cd58 <std>
 800ce30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ce34:	2201      	movs	r2, #1
 800ce36:	2109      	movs	r1, #9
 800ce38:	f7ff ff8e 	bl	800cd58 <std>
 800ce3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ce40:	2202      	movs	r2, #2
 800ce42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce46:	2112      	movs	r1, #18
 800ce48:	f7ff bf86 	b.w	800cd58 <std>
 800ce4c:	20046120 	.word	0x20046120
 800ce50:	20045fe8 	.word	0x20045fe8
 800ce54:	0800cdc5 	.word	0x0800cdc5

0800ce58 <__sfp_lock_acquire>:
 800ce58:	4801      	ldr	r0, [pc, #4]	@ (800ce60 <__sfp_lock_acquire+0x8>)
 800ce5a:	f000 ba90 	b.w	800d37e <__retarget_lock_acquire_recursive>
 800ce5e:	bf00      	nop
 800ce60:	20046129 	.word	0x20046129

0800ce64 <__sfp_lock_release>:
 800ce64:	4801      	ldr	r0, [pc, #4]	@ (800ce6c <__sfp_lock_release+0x8>)
 800ce66:	f000 ba8b 	b.w	800d380 <__retarget_lock_release_recursive>
 800ce6a:	bf00      	nop
 800ce6c:	20046129 	.word	0x20046129

0800ce70 <__sinit>:
 800ce70:	b510      	push	{r4, lr}
 800ce72:	4604      	mov	r4, r0
 800ce74:	f7ff fff0 	bl	800ce58 <__sfp_lock_acquire>
 800ce78:	6a23      	ldr	r3, [r4, #32]
 800ce7a:	b11b      	cbz	r3, 800ce84 <__sinit+0x14>
 800ce7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce80:	f7ff bff0 	b.w	800ce64 <__sfp_lock_release>
 800ce84:	4b04      	ldr	r3, [pc, #16]	@ (800ce98 <__sinit+0x28>)
 800ce86:	6223      	str	r3, [r4, #32]
 800ce88:	4b04      	ldr	r3, [pc, #16]	@ (800ce9c <__sinit+0x2c>)
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d1f5      	bne.n	800ce7c <__sinit+0xc>
 800ce90:	f7ff ffc4 	bl	800ce1c <global_stdio_init.part.0>
 800ce94:	e7f2      	b.n	800ce7c <__sinit+0xc>
 800ce96:	bf00      	nop
 800ce98:	0800cddd 	.word	0x0800cddd
 800ce9c:	20046120 	.word	0x20046120

0800cea0 <_fwalk_sglue>:
 800cea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cea4:	4607      	mov	r7, r0
 800cea6:	4688      	mov	r8, r1
 800cea8:	4614      	mov	r4, r2
 800ceaa:	2600      	movs	r6, #0
 800ceac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ceb0:	f1b9 0901 	subs.w	r9, r9, #1
 800ceb4:	d505      	bpl.n	800cec2 <_fwalk_sglue+0x22>
 800ceb6:	6824      	ldr	r4, [r4, #0]
 800ceb8:	2c00      	cmp	r4, #0
 800ceba:	d1f7      	bne.n	800ceac <_fwalk_sglue+0xc>
 800cebc:	4630      	mov	r0, r6
 800cebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cec2:	89ab      	ldrh	r3, [r5, #12]
 800cec4:	2b01      	cmp	r3, #1
 800cec6:	d907      	bls.n	800ced8 <_fwalk_sglue+0x38>
 800cec8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cecc:	3301      	adds	r3, #1
 800cece:	d003      	beq.n	800ced8 <_fwalk_sglue+0x38>
 800ced0:	4629      	mov	r1, r5
 800ced2:	4638      	mov	r0, r7
 800ced4:	47c0      	blx	r8
 800ced6:	4306      	orrs	r6, r0
 800ced8:	3568      	adds	r5, #104	@ 0x68
 800ceda:	e7e9      	b.n	800ceb0 <_fwalk_sglue+0x10>

0800cedc <iprintf>:
 800cedc:	b40f      	push	{r0, r1, r2, r3}
 800cede:	b507      	push	{r0, r1, r2, lr}
 800cee0:	4906      	ldr	r1, [pc, #24]	@ (800cefc <iprintf+0x20>)
 800cee2:	ab04      	add	r3, sp, #16
 800cee4:	6808      	ldr	r0, [r1, #0]
 800cee6:	f853 2b04 	ldr.w	r2, [r3], #4
 800ceea:	6881      	ldr	r1, [r0, #8]
 800ceec:	9301      	str	r3, [sp, #4]
 800ceee:	f000 fc23 	bl	800d738 <_vfiprintf_r>
 800cef2:	b003      	add	sp, #12
 800cef4:	f85d eb04 	ldr.w	lr, [sp], #4
 800cef8:	b004      	add	sp, #16
 800cefa:	4770      	bx	lr
 800cefc:	2000001c 	.word	0x2000001c

0800cf00 <_puts_r>:
 800cf00:	6a03      	ldr	r3, [r0, #32]
 800cf02:	b570      	push	{r4, r5, r6, lr}
 800cf04:	6884      	ldr	r4, [r0, #8]
 800cf06:	4605      	mov	r5, r0
 800cf08:	460e      	mov	r6, r1
 800cf0a:	b90b      	cbnz	r3, 800cf10 <_puts_r+0x10>
 800cf0c:	f7ff ffb0 	bl	800ce70 <__sinit>
 800cf10:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cf12:	07db      	lsls	r3, r3, #31
 800cf14:	d405      	bmi.n	800cf22 <_puts_r+0x22>
 800cf16:	89a3      	ldrh	r3, [r4, #12]
 800cf18:	0598      	lsls	r0, r3, #22
 800cf1a:	d402      	bmi.n	800cf22 <_puts_r+0x22>
 800cf1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf1e:	f000 fa2e 	bl	800d37e <__retarget_lock_acquire_recursive>
 800cf22:	89a3      	ldrh	r3, [r4, #12]
 800cf24:	0719      	lsls	r1, r3, #28
 800cf26:	d502      	bpl.n	800cf2e <_puts_r+0x2e>
 800cf28:	6923      	ldr	r3, [r4, #16]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d135      	bne.n	800cf9a <_puts_r+0x9a>
 800cf2e:	4621      	mov	r1, r4
 800cf30:	4628      	mov	r0, r5
 800cf32:	f000 f8e7 	bl	800d104 <__swsetup_r>
 800cf36:	b380      	cbz	r0, 800cf9a <_puts_r+0x9a>
 800cf38:	f04f 35ff 	mov.w	r5, #4294967295
 800cf3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cf3e:	07da      	lsls	r2, r3, #31
 800cf40:	d405      	bmi.n	800cf4e <_puts_r+0x4e>
 800cf42:	89a3      	ldrh	r3, [r4, #12]
 800cf44:	059b      	lsls	r3, r3, #22
 800cf46:	d402      	bmi.n	800cf4e <_puts_r+0x4e>
 800cf48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cf4a:	f000 fa19 	bl	800d380 <__retarget_lock_release_recursive>
 800cf4e:	4628      	mov	r0, r5
 800cf50:	bd70      	pop	{r4, r5, r6, pc}
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	da04      	bge.n	800cf60 <_puts_r+0x60>
 800cf56:	69a2      	ldr	r2, [r4, #24]
 800cf58:	429a      	cmp	r2, r3
 800cf5a:	dc17      	bgt.n	800cf8c <_puts_r+0x8c>
 800cf5c:	290a      	cmp	r1, #10
 800cf5e:	d015      	beq.n	800cf8c <_puts_r+0x8c>
 800cf60:	6823      	ldr	r3, [r4, #0]
 800cf62:	1c5a      	adds	r2, r3, #1
 800cf64:	6022      	str	r2, [r4, #0]
 800cf66:	7019      	strb	r1, [r3, #0]
 800cf68:	68a3      	ldr	r3, [r4, #8]
 800cf6a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cf6e:	3b01      	subs	r3, #1
 800cf70:	60a3      	str	r3, [r4, #8]
 800cf72:	2900      	cmp	r1, #0
 800cf74:	d1ed      	bne.n	800cf52 <_puts_r+0x52>
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	da11      	bge.n	800cf9e <_puts_r+0x9e>
 800cf7a:	4622      	mov	r2, r4
 800cf7c:	210a      	movs	r1, #10
 800cf7e:	4628      	mov	r0, r5
 800cf80:	f000 f881 	bl	800d086 <__swbuf_r>
 800cf84:	3001      	adds	r0, #1
 800cf86:	d0d7      	beq.n	800cf38 <_puts_r+0x38>
 800cf88:	250a      	movs	r5, #10
 800cf8a:	e7d7      	b.n	800cf3c <_puts_r+0x3c>
 800cf8c:	4622      	mov	r2, r4
 800cf8e:	4628      	mov	r0, r5
 800cf90:	f000 f879 	bl	800d086 <__swbuf_r>
 800cf94:	3001      	adds	r0, #1
 800cf96:	d1e7      	bne.n	800cf68 <_puts_r+0x68>
 800cf98:	e7ce      	b.n	800cf38 <_puts_r+0x38>
 800cf9a:	3e01      	subs	r6, #1
 800cf9c:	e7e4      	b.n	800cf68 <_puts_r+0x68>
 800cf9e:	6823      	ldr	r3, [r4, #0]
 800cfa0:	1c5a      	adds	r2, r3, #1
 800cfa2:	6022      	str	r2, [r4, #0]
 800cfa4:	220a      	movs	r2, #10
 800cfa6:	701a      	strb	r2, [r3, #0]
 800cfa8:	e7ee      	b.n	800cf88 <_puts_r+0x88>
	...

0800cfac <puts>:
 800cfac:	4b02      	ldr	r3, [pc, #8]	@ (800cfb8 <puts+0xc>)
 800cfae:	4601      	mov	r1, r0
 800cfb0:	6818      	ldr	r0, [r3, #0]
 800cfb2:	f7ff bfa5 	b.w	800cf00 <_puts_r>
 800cfb6:	bf00      	nop
 800cfb8:	2000001c 	.word	0x2000001c

0800cfbc <siprintf>:
 800cfbc:	b40e      	push	{r1, r2, r3}
 800cfbe:	b510      	push	{r4, lr}
 800cfc0:	b09d      	sub	sp, #116	@ 0x74
 800cfc2:	ab1f      	add	r3, sp, #124	@ 0x7c
 800cfc4:	9002      	str	r0, [sp, #8]
 800cfc6:	9006      	str	r0, [sp, #24]
 800cfc8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800cfcc:	480a      	ldr	r0, [pc, #40]	@ (800cff8 <siprintf+0x3c>)
 800cfce:	9107      	str	r1, [sp, #28]
 800cfd0:	9104      	str	r1, [sp, #16]
 800cfd2:	490a      	ldr	r1, [pc, #40]	@ (800cffc <siprintf+0x40>)
 800cfd4:	f853 2b04 	ldr.w	r2, [r3], #4
 800cfd8:	9105      	str	r1, [sp, #20]
 800cfda:	2400      	movs	r4, #0
 800cfdc:	a902      	add	r1, sp, #8
 800cfde:	6800      	ldr	r0, [r0, #0]
 800cfe0:	9301      	str	r3, [sp, #4]
 800cfe2:	941b      	str	r4, [sp, #108]	@ 0x6c
 800cfe4:	f000 fa82 	bl	800d4ec <_svfiprintf_r>
 800cfe8:	9b02      	ldr	r3, [sp, #8]
 800cfea:	701c      	strb	r4, [r3, #0]
 800cfec:	b01d      	add	sp, #116	@ 0x74
 800cfee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cff2:	b003      	add	sp, #12
 800cff4:	4770      	bx	lr
 800cff6:	bf00      	nop
 800cff8:	2000001c 	.word	0x2000001c
 800cffc:	ffff0208 	.word	0xffff0208

0800d000 <__sread>:
 800d000:	b510      	push	{r4, lr}
 800d002:	460c      	mov	r4, r1
 800d004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d008:	f000 f95a 	bl	800d2c0 <_read_r>
 800d00c:	2800      	cmp	r0, #0
 800d00e:	bfab      	itete	ge
 800d010:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d012:	89a3      	ldrhlt	r3, [r4, #12]
 800d014:	181b      	addge	r3, r3, r0
 800d016:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d01a:	bfac      	ite	ge
 800d01c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d01e:	81a3      	strhlt	r3, [r4, #12]
 800d020:	bd10      	pop	{r4, pc}

0800d022 <__swrite>:
 800d022:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d026:	461f      	mov	r7, r3
 800d028:	898b      	ldrh	r3, [r1, #12]
 800d02a:	05db      	lsls	r3, r3, #23
 800d02c:	4605      	mov	r5, r0
 800d02e:	460c      	mov	r4, r1
 800d030:	4616      	mov	r6, r2
 800d032:	d505      	bpl.n	800d040 <__swrite+0x1e>
 800d034:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d038:	2302      	movs	r3, #2
 800d03a:	2200      	movs	r2, #0
 800d03c:	f000 f92e 	bl	800d29c <_lseek_r>
 800d040:	89a3      	ldrh	r3, [r4, #12]
 800d042:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d046:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d04a:	81a3      	strh	r3, [r4, #12]
 800d04c:	4632      	mov	r2, r6
 800d04e:	463b      	mov	r3, r7
 800d050:	4628      	mov	r0, r5
 800d052:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d056:	f000 b955 	b.w	800d304 <_write_r>

0800d05a <__sseek>:
 800d05a:	b510      	push	{r4, lr}
 800d05c:	460c      	mov	r4, r1
 800d05e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d062:	f000 f91b 	bl	800d29c <_lseek_r>
 800d066:	1c43      	adds	r3, r0, #1
 800d068:	89a3      	ldrh	r3, [r4, #12]
 800d06a:	bf15      	itete	ne
 800d06c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d06e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d072:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d076:	81a3      	strheq	r3, [r4, #12]
 800d078:	bf18      	it	ne
 800d07a:	81a3      	strhne	r3, [r4, #12]
 800d07c:	bd10      	pop	{r4, pc}

0800d07e <__sclose>:
 800d07e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d082:	f000 b89d 	b.w	800d1c0 <_close_r>

0800d086 <__swbuf_r>:
 800d086:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d088:	460e      	mov	r6, r1
 800d08a:	4614      	mov	r4, r2
 800d08c:	4605      	mov	r5, r0
 800d08e:	b118      	cbz	r0, 800d098 <__swbuf_r+0x12>
 800d090:	6a03      	ldr	r3, [r0, #32]
 800d092:	b90b      	cbnz	r3, 800d098 <__swbuf_r+0x12>
 800d094:	f7ff feec 	bl	800ce70 <__sinit>
 800d098:	69a3      	ldr	r3, [r4, #24]
 800d09a:	60a3      	str	r3, [r4, #8]
 800d09c:	89a3      	ldrh	r3, [r4, #12]
 800d09e:	071a      	lsls	r2, r3, #28
 800d0a0:	d501      	bpl.n	800d0a6 <__swbuf_r+0x20>
 800d0a2:	6923      	ldr	r3, [r4, #16]
 800d0a4:	b943      	cbnz	r3, 800d0b8 <__swbuf_r+0x32>
 800d0a6:	4621      	mov	r1, r4
 800d0a8:	4628      	mov	r0, r5
 800d0aa:	f000 f82b 	bl	800d104 <__swsetup_r>
 800d0ae:	b118      	cbz	r0, 800d0b8 <__swbuf_r+0x32>
 800d0b0:	f04f 37ff 	mov.w	r7, #4294967295
 800d0b4:	4638      	mov	r0, r7
 800d0b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d0b8:	6823      	ldr	r3, [r4, #0]
 800d0ba:	6922      	ldr	r2, [r4, #16]
 800d0bc:	1a98      	subs	r0, r3, r2
 800d0be:	6963      	ldr	r3, [r4, #20]
 800d0c0:	b2f6      	uxtb	r6, r6
 800d0c2:	4283      	cmp	r3, r0
 800d0c4:	4637      	mov	r7, r6
 800d0c6:	dc05      	bgt.n	800d0d4 <__swbuf_r+0x4e>
 800d0c8:	4621      	mov	r1, r4
 800d0ca:	4628      	mov	r0, r5
 800d0cc:	f000 fe5c 	bl	800dd88 <_fflush_r>
 800d0d0:	2800      	cmp	r0, #0
 800d0d2:	d1ed      	bne.n	800d0b0 <__swbuf_r+0x2a>
 800d0d4:	68a3      	ldr	r3, [r4, #8]
 800d0d6:	3b01      	subs	r3, #1
 800d0d8:	60a3      	str	r3, [r4, #8]
 800d0da:	6823      	ldr	r3, [r4, #0]
 800d0dc:	1c5a      	adds	r2, r3, #1
 800d0de:	6022      	str	r2, [r4, #0]
 800d0e0:	701e      	strb	r6, [r3, #0]
 800d0e2:	6962      	ldr	r2, [r4, #20]
 800d0e4:	1c43      	adds	r3, r0, #1
 800d0e6:	429a      	cmp	r2, r3
 800d0e8:	d004      	beq.n	800d0f4 <__swbuf_r+0x6e>
 800d0ea:	89a3      	ldrh	r3, [r4, #12]
 800d0ec:	07db      	lsls	r3, r3, #31
 800d0ee:	d5e1      	bpl.n	800d0b4 <__swbuf_r+0x2e>
 800d0f0:	2e0a      	cmp	r6, #10
 800d0f2:	d1df      	bne.n	800d0b4 <__swbuf_r+0x2e>
 800d0f4:	4621      	mov	r1, r4
 800d0f6:	4628      	mov	r0, r5
 800d0f8:	f000 fe46 	bl	800dd88 <_fflush_r>
 800d0fc:	2800      	cmp	r0, #0
 800d0fe:	d0d9      	beq.n	800d0b4 <__swbuf_r+0x2e>
 800d100:	e7d6      	b.n	800d0b0 <__swbuf_r+0x2a>
	...

0800d104 <__swsetup_r>:
 800d104:	b538      	push	{r3, r4, r5, lr}
 800d106:	4b29      	ldr	r3, [pc, #164]	@ (800d1ac <__swsetup_r+0xa8>)
 800d108:	4605      	mov	r5, r0
 800d10a:	6818      	ldr	r0, [r3, #0]
 800d10c:	460c      	mov	r4, r1
 800d10e:	b118      	cbz	r0, 800d118 <__swsetup_r+0x14>
 800d110:	6a03      	ldr	r3, [r0, #32]
 800d112:	b90b      	cbnz	r3, 800d118 <__swsetup_r+0x14>
 800d114:	f7ff feac 	bl	800ce70 <__sinit>
 800d118:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d11c:	0719      	lsls	r1, r3, #28
 800d11e:	d422      	bmi.n	800d166 <__swsetup_r+0x62>
 800d120:	06da      	lsls	r2, r3, #27
 800d122:	d407      	bmi.n	800d134 <__swsetup_r+0x30>
 800d124:	2209      	movs	r2, #9
 800d126:	602a      	str	r2, [r5, #0]
 800d128:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d12c:	81a3      	strh	r3, [r4, #12]
 800d12e:	f04f 30ff 	mov.w	r0, #4294967295
 800d132:	e033      	b.n	800d19c <__swsetup_r+0x98>
 800d134:	0758      	lsls	r0, r3, #29
 800d136:	d512      	bpl.n	800d15e <__swsetup_r+0x5a>
 800d138:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d13a:	b141      	cbz	r1, 800d14e <__swsetup_r+0x4a>
 800d13c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d140:	4299      	cmp	r1, r3
 800d142:	d002      	beq.n	800d14a <__swsetup_r+0x46>
 800d144:	4628      	mov	r0, r5
 800d146:	f000 f92b 	bl	800d3a0 <_free_r>
 800d14a:	2300      	movs	r3, #0
 800d14c:	6363      	str	r3, [r4, #52]	@ 0x34
 800d14e:	89a3      	ldrh	r3, [r4, #12]
 800d150:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d154:	81a3      	strh	r3, [r4, #12]
 800d156:	2300      	movs	r3, #0
 800d158:	6063      	str	r3, [r4, #4]
 800d15a:	6923      	ldr	r3, [r4, #16]
 800d15c:	6023      	str	r3, [r4, #0]
 800d15e:	89a3      	ldrh	r3, [r4, #12]
 800d160:	f043 0308 	orr.w	r3, r3, #8
 800d164:	81a3      	strh	r3, [r4, #12]
 800d166:	6923      	ldr	r3, [r4, #16]
 800d168:	b94b      	cbnz	r3, 800d17e <__swsetup_r+0x7a>
 800d16a:	89a3      	ldrh	r3, [r4, #12]
 800d16c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d170:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d174:	d003      	beq.n	800d17e <__swsetup_r+0x7a>
 800d176:	4621      	mov	r1, r4
 800d178:	4628      	mov	r0, r5
 800d17a:	f000 fe53 	bl	800de24 <__smakebuf_r>
 800d17e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d182:	f013 0201 	ands.w	r2, r3, #1
 800d186:	d00a      	beq.n	800d19e <__swsetup_r+0x9a>
 800d188:	2200      	movs	r2, #0
 800d18a:	60a2      	str	r2, [r4, #8]
 800d18c:	6962      	ldr	r2, [r4, #20]
 800d18e:	4252      	negs	r2, r2
 800d190:	61a2      	str	r2, [r4, #24]
 800d192:	6922      	ldr	r2, [r4, #16]
 800d194:	b942      	cbnz	r2, 800d1a8 <__swsetup_r+0xa4>
 800d196:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d19a:	d1c5      	bne.n	800d128 <__swsetup_r+0x24>
 800d19c:	bd38      	pop	{r3, r4, r5, pc}
 800d19e:	0799      	lsls	r1, r3, #30
 800d1a0:	bf58      	it	pl
 800d1a2:	6962      	ldrpl	r2, [r4, #20]
 800d1a4:	60a2      	str	r2, [r4, #8]
 800d1a6:	e7f4      	b.n	800d192 <__swsetup_r+0x8e>
 800d1a8:	2000      	movs	r0, #0
 800d1aa:	e7f7      	b.n	800d19c <__swsetup_r+0x98>
 800d1ac:	2000001c 	.word	0x2000001c

0800d1b0 <memset>:
 800d1b0:	4402      	add	r2, r0
 800d1b2:	4603      	mov	r3, r0
 800d1b4:	4293      	cmp	r3, r2
 800d1b6:	d100      	bne.n	800d1ba <memset+0xa>
 800d1b8:	4770      	bx	lr
 800d1ba:	f803 1b01 	strb.w	r1, [r3], #1
 800d1be:	e7f9      	b.n	800d1b4 <memset+0x4>

0800d1c0 <_close_r>:
 800d1c0:	b538      	push	{r3, r4, r5, lr}
 800d1c2:	4d06      	ldr	r5, [pc, #24]	@ (800d1dc <_close_r+0x1c>)
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	4604      	mov	r4, r0
 800d1c8:	4608      	mov	r0, r1
 800d1ca:	602b      	str	r3, [r5, #0]
 800d1cc:	f7f4 fc9d 	bl	8001b0a <_close>
 800d1d0:	1c43      	adds	r3, r0, #1
 800d1d2:	d102      	bne.n	800d1da <_close_r+0x1a>
 800d1d4:	682b      	ldr	r3, [r5, #0]
 800d1d6:	b103      	cbz	r3, 800d1da <_close_r+0x1a>
 800d1d8:	6023      	str	r3, [r4, #0]
 800d1da:	bd38      	pop	{r3, r4, r5, pc}
 800d1dc:	20046124 	.word	0x20046124

0800d1e0 <_reclaim_reent>:
 800d1e0:	4b2d      	ldr	r3, [pc, #180]	@ (800d298 <_reclaim_reent+0xb8>)
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	4283      	cmp	r3, r0
 800d1e6:	b570      	push	{r4, r5, r6, lr}
 800d1e8:	4604      	mov	r4, r0
 800d1ea:	d053      	beq.n	800d294 <_reclaim_reent+0xb4>
 800d1ec:	69c3      	ldr	r3, [r0, #28]
 800d1ee:	b31b      	cbz	r3, 800d238 <_reclaim_reent+0x58>
 800d1f0:	68db      	ldr	r3, [r3, #12]
 800d1f2:	b163      	cbz	r3, 800d20e <_reclaim_reent+0x2e>
 800d1f4:	2500      	movs	r5, #0
 800d1f6:	69e3      	ldr	r3, [r4, #28]
 800d1f8:	68db      	ldr	r3, [r3, #12]
 800d1fa:	5959      	ldr	r1, [r3, r5]
 800d1fc:	b9b1      	cbnz	r1, 800d22c <_reclaim_reent+0x4c>
 800d1fe:	3504      	adds	r5, #4
 800d200:	2d80      	cmp	r5, #128	@ 0x80
 800d202:	d1f8      	bne.n	800d1f6 <_reclaim_reent+0x16>
 800d204:	69e3      	ldr	r3, [r4, #28]
 800d206:	4620      	mov	r0, r4
 800d208:	68d9      	ldr	r1, [r3, #12]
 800d20a:	f000 f8c9 	bl	800d3a0 <_free_r>
 800d20e:	69e3      	ldr	r3, [r4, #28]
 800d210:	6819      	ldr	r1, [r3, #0]
 800d212:	b111      	cbz	r1, 800d21a <_reclaim_reent+0x3a>
 800d214:	4620      	mov	r0, r4
 800d216:	f000 f8c3 	bl	800d3a0 <_free_r>
 800d21a:	69e3      	ldr	r3, [r4, #28]
 800d21c:	689d      	ldr	r5, [r3, #8]
 800d21e:	b15d      	cbz	r5, 800d238 <_reclaim_reent+0x58>
 800d220:	4629      	mov	r1, r5
 800d222:	4620      	mov	r0, r4
 800d224:	682d      	ldr	r5, [r5, #0]
 800d226:	f000 f8bb 	bl	800d3a0 <_free_r>
 800d22a:	e7f8      	b.n	800d21e <_reclaim_reent+0x3e>
 800d22c:	680e      	ldr	r6, [r1, #0]
 800d22e:	4620      	mov	r0, r4
 800d230:	f000 f8b6 	bl	800d3a0 <_free_r>
 800d234:	4631      	mov	r1, r6
 800d236:	e7e1      	b.n	800d1fc <_reclaim_reent+0x1c>
 800d238:	6961      	ldr	r1, [r4, #20]
 800d23a:	b111      	cbz	r1, 800d242 <_reclaim_reent+0x62>
 800d23c:	4620      	mov	r0, r4
 800d23e:	f000 f8af 	bl	800d3a0 <_free_r>
 800d242:	69e1      	ldr	r1, [r4, #28]
 800d244:	b111      	cbz	r1, 800d24c <_reclaim_reent+0x6c>
 800d246:	4620      	mov	r0, r4
 800d248:	f000 f8aa 	bl	800d3a0 <_free_r>
 800d24c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d24e:	b111      	cbz	r1, 800d256 <_reclaim_reent+0x76>
 800d250:	4620      	mov	r0, r4
 800d252:	f000 f8a5 	bl	800d3a0 <_free_r>
 800d256:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d258:	b111      	cbz	r1, 800d260 <_reclaim_reent+0x80>
 800d25a:	4620      	mov	r0, r4
 800d25c:	f000 f8a0 	bl	800d3a0 <_free_r>
 800d260:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d262:	b111      	cbz	r1, 800d26a <_reclaim_reent+0x8a>
 800d264:	4620      	mov	r0, r4
 800d266:	f000 f89b 	bl	800d3a0 <_free_r>
 800d26a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d26c:	b111      	cbz	r1, 800d274 <_reclaim_reent+0x94>
 800d26e:	4620      	mov	r0, r4
 800d270:	f000 f896 	bl	800d3a0 <_free_r>
 800d274:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d276:	b111      	cbz	r1, 800d27e <_reclaim_reent+0x9e>
 800d278:	4620      	mov	r0, r4
 800d27a:	f000 f891 	bl	800d3a0 <_free_r>
 800d27e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d280:	b111      	cbz	r1, 800d288 <_reclaim_reent+0xa8>
 800d282:	4620      	mov	r0, r4
 800d284:	f000 f88c 	bl	800d3a0 <_free_r>
 800d288:	6a23      	ldr	r3, [r4, #32]
 800d28a:	b11b      	cbz	r3, 800d294 <_reclaim_reent+0xb4>
 800d28c:	4620      	mov	r0, r4
 800d28e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d292:	4718      	bx	r3
 800d294:	bd70      	pop	{r4, r5, r6, pc}
 800d296:	bf00      	nop
 800d298:	2000001c 	.word	0x2000001c

0800d29c <_lseek_r>:
 800d29c:	b538      	push	{r3, r4, r5, lr}
 800d29e:	4d07      	ldr	r5, [pc, #28]	@ (800d2bc <_lseek_r+0x20>)
 800d2a0:	4604      	mov	r4, r0
 800d2a2:	4608      	mov	r0, r1
 800d2a4:	4611      	mov	r1, r2
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	602a      	str	r2, [r5, #0]
 800d2aa:	461a      	mov	r2, r3
 800d2ac:	f7f4 fc54 	bl	8001b58 <_lseek>
 800d2b0:	1c43      	adds	r3, r0, #1
 800d2b2:	d102      	bne.n	800d2ba <_lseek_r+0x1e>
 800d2b4:	682b      	ldr	r3, [r5, #0]
 800d2b6:	b103      	cbz	r3, 800d2ba <_lseek_r+0x1e>
 800d2b8:	6023      	str	r3, [r4, #0]
 800d2ba:	bd38      	pop	{r3, r4, r5, pc}
 800d2bc:	20046124 	.word	0x20046124

0800d2c0 <_read_r>:
 800d2c0:	b538      	push	{r3, r4, r5, lr}
 800d2c2:	4d07      	ldr	r5, [pc, #28]	@ (800d2e0 <_read_r+0x20>)
 800d2c4:	4604      	mov	r4, r0
 800d2c6:	4608      	mov	r0, r1
 800d2c8:	4611      	mov	r1, r2
 800d2ca:	2200      	movs	r2, #0
 800d2cc:	602a      	str	r2, [r5, #0]
 800d2ce:	461a      	mov	r2, r3
 800d2d0:	f7f4 fbfe 	bl	8001ad0 <_read>
 800d2d4:	1c43      	adds	r3, r0, #1
 800d2d6:	d102      	bne.n	800d2de <_read_r+0x1e>
 800d2d8:	682b      	ldr	r3, [r5, #0]
 800d2da:	b103      	cbz	r3, 800d2de <_read_r+0x1e>
 800d2dc:	6023      	str	r3, [r4, #0]
 800d2de:	bd38      	pop	{r3, r4, r5, pc}
 800d2e0:	20046124 	.word	0x20046124

0800d2e4 <_sbrk_r>:
 800d2e4:	b538      	push	{r3, r4, r5, lr}
 800d2e6:	4d06      	ldr	r5, [pc, #24]	@ (800d300 <_sbrk_r+0x1c>)
 800d2e8:	2300      	movs	r3, #0
 800d2ea:	4604      	mov	r4, r0
 800d2ec:	4608      	mov	r0, r1
 800d2ee:	602b      	str	r3, [r5, #0]
 800d2f0:	f7f4 fc40 	bl	8001b74 <_sbrk>
 800d2f4:	1c43      	adds	r3, r0, #1
 800d2f6:	d102      	bne.n	800d2fe <_sbrk_r+0x1a>
 800d2f8:	682b      	ldr	r3, [r5, #0]
 800d2fa:	b103      	cbz	r3, 800d2fe <_sbrk_r+0x1a>
 800d2fc:	6023      	str	r3, [r4, #0]
 800d2fe:	bd38      	pop	{r3, r4, r5, pc}
 800d300:	20046124 	.word	0x20046124

0800d304 <_write_r>:
 800d304:	b538      	push	{r3, r4, r5, lr}
 800d306:	4d07      	ldr	r5, [pc, #28]	@ (800d324 <_write_r+0x20>)
 800d308:	4604      	mov	r4, r0
 800d30a:	4608      	mov	r0, r1
 800d30c:	4611      	mov	r1, r2
 800d30e:	2200      	movs	r2, #0
 800d310:	602a      	str	r2, [r5, #0]
 800d312:	461a      	mov	r2, r3
 800d314:	f7f3 ff45 	bl	80011a2 <_write>
 800d318:	1c43      	adds	r3, r0, #1
 800d31a:	d102      	bne.n	800d322 <_write_r+0x1e>
 800d31c:	682b      	ldr	r3, [r5, #0]
 800d31e:	b103      	cbz	r3, 800d322 <_write_r+0x1e>
 800d320:	6023      	str	r3, [r4, #0]
 800d322:	bd38      	pop	{r3, r4, r5, pc}
 800d324:	20046124 	.word	0x20046124

0800d328 <__errno>:
 800d328:	4b01      	ldr	r3, [pc, #4]	@ (800d330 <__errno+0x8>)
 800d32a:	6818      	ldr	r0, [r3, #0]
 800d32c:	4770      	bx	lr
 800d32e:	bf00      	nop
 800d330:	2000001c 	.word	0x2000001c

0800d334 <__libc_init_array>:
 800d334:	b570      	push	{r4, r5, r6, lr}
 800d336:	4d0d      	ldr	r5, [pc, #52]	@ (800d36c <__libc_init_array+0x38>)
 800d338:	4c0d      	ldr	r4, [pc, #52]	@ (800d370 <__libc_init_array+0x3c>)
 800d33a:	1b64      	subs	r4, r4, r5
 800d33c:	10a4      	asrs	r4, r4, #2
 800d33e:	2600      	movs	r6, #0
 800d340:	42a6      	cmp	r6, r4
 800d342:	d109      	bne.n	800d358 <__libc_init_array+0x24>
 800d344:	4d0b      	ldr	r5, [pc, #44]	@ (800d374 <__libc_init_array+0x40>)
 800d346:	4c0c      	ldr	r4, [pc, #48]	@ (800d378 <__libc_init_array+0x44>)
 800d348:	f000 fe1a 	bl	800df80 <_init>
 800d34c:	1b64      	subs	r4, r4, r5
 800d34e:	10a4      	asrs	r4, r4, #2
 800d350:	2600      	movs	r6, #0
 800d352:	42a6      	cmp	r6, r4
 800d354:	d105      	bne.n	800d362 <__libc_init_array+0x2e>
 800d356:	bd70      	pop	{r4, r5, r6, pc}
 800d358:	f855 3b04 	ldr.w	r3, [r5], #4
 800d35c:	4798      	blx	r3
 800d35e:	3601      	adds	r6, #1
 800d360:	e7ee      	b.n	800d340 <__libc_init_array+0xc>
 800d362:	f855 3b04 	ldr.w	r3, [r5], #4
 800d366:	4798      	blx	r3
 800d368:	3601      	adds	r6, #1
 800d36a:	e7f2      	b.n	800d352 <__libc_init_array+0x1e>
 800d36c:	0800e6cc 	.word	0x0800e6cc
 800d370:	0800e6cc 	.word	0x0800e6cc
 800d374:	0800e6cc 	.word	0x0800e6cc
 800d378:	0800e6d0 	.word	0x0800e6d0

0800d37c <__retarget_lock_init_recursive>:
 800d37c:	4770      	bx	lr

0800d37e <__retarget_lock_acquire_recursive>:
 800d37e:	4770      	bx	lr

0800d380 <__retarget_lock_release_recursive>:
 800d380:	4770      	bx	lr

0800d382 <memcpy>:
 800d382:	440a      	add	r2, r1
 800d384:	4291      	cmp	r1, r2
 800d386:	f100 33ff 	add.w	r3, r0, #4294967295
 800d38a:	d100      	bne.n	800d38e <memcpy+0xc>
 800d38c:	4770      	bx	lr
 800d38e:	b510      	push	{r4, lr}
 800d390:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d394:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d398:	4291      	cmp	r1, r2
 800d39a:	d1f9      	bne.n	800d390 <memcpy+0xe>
 800d39c:	bd10      	pop	{r4, pc}
	...

0800d3a0 <_free_r>:
 800d3a0:	b538      	push	{r3, r4, r5, lr}
 800d3a2:	4605      	mov	r5, r0
 800d3a4:	2900      	cmp	r1, #0
 800d3a6:	d041      	beq.n	800d42c <_free_r+0x8c>
 800d3a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d3ac:	1f0c      	subs	r4, r1, #4
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	bfb8      	it	lt
 800d3b2:	18e4      	addlt	r4, r4, r3
 800d3b4:	f7ff fcc4 	bl	800cd40 <__malloc_lock>
 800d3b8:	4a1d      	ldr	r2, [pc, #116]	@ (800d430 <_free_r+0x90>)
 800d3ba:	6813      	ldr	r3, [r2, #0]
 800d3bc:	b933      	cbnz	r3, 800d3cc <_free_r+0x2c>
 800d3be:	6063      	str	r3, [r4, #4]
 800d3c0:	6014      	str	r4, [r2, #0]
 800d3c2:	4628      	mov	r0, r5
 800d3c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d3c8:	f7ff bcc0 	b.w	800cd4c <__malloc_unlock>
 800d3cc:	42a3      	cmp	r3, r4
 800d3ce:	d908      	bls.n	800d3e2 <_free_r+0x42>
 800d3d0:	6820      	ldr	r0, [r4, #0]
 800d3d2:	1821      	adds	r1, r4, r0
 800d3d4:	428b      	cmp	r3, r1
 800d3d6:	bf01      	itttt	eq
 800d3d8:	6819      	ldreq	r1, [r3, #0]
 800d3da:	685b      	ldreq	r3, [r3, #4]
 800d3dc:	1809      	addeq	r1, r1, r0
 800d3de:	6021      	streq	r1, [r4, #0]
 800d3e0:	e7ed      	b.n	800d3be <_free_r+0x1e>
 800d3e2:	461a      	mov	r2, r3
 800d3e4:	685b      	ldr	r3, [r3, #4]
 800d3e6:	b10b      	cbz	r3, 800d3ec <_free_r+0x4c>
 800d3e8:	42a3      	cmp	r3, r4
 800d3ea:	d9fa      	bls.n	800d3e2 <_free_r+0x42>
 800d3ec:	6811      	ldr	r1, [r2, #0]
 800d3ee:	1850      	adds	r0, r2, r1
 800d3f0:	42a0      	cmp	r0, r4
 800d3f2:	d10b      	bne.n	800d40c <_free_r+0x6c>
 800d3f4:	6820      	ldr	r0, [r4, #0]
 800d3f6:	4401      	add	r1, r0
 800d3f8:	1850      	adds	r0, r2, r1
 800d3fa:	4283      	cmp	r3, r0
 800d3fc:	6011      	str	r1, [r2, #0]
 800d3fe:	d1e0      	bne.n	800d3c2 <_free_r+0x22>
 800d400:	6818      	ldr	r0, [r3, #0]
 800d402:	685b      	ldr	r3, [r3, #4]
 800d404:	6053      	str	r3, [r2, #4]
 800d406:	4408      	add	r0, r1
 800d408:	6010      	str	r0, [r2, #0]
 800d40a:	e7da      	b.n	800d3c2 <_free_r+0x22>
 800d40c:	d902      	bls.n	800d414 <_free_r+0x74>
 800d40e:	230c      	movs	r3, #12
 800d410:	602b      	str	r3, [r5, #0]
 800d412:	e7d6      	b.n	800d3c2 <_free_r+0x22>
 800d414:	6820      	ldr	r0, [r4, #0]
 800d416:	1821      	adds	r1, r4, r0
 800d418:	428b      	cmp	r3, r1
 800d41a:	bf04      	itt	eq
 800d41c:	6819      	ldreq	r1, [r3, #0]
 800d41e:	685b      	ldreq	r3, [r3, #4]
 800d420:	6063      	str	r3, [r4, #4]
 800d422:	bf04      	itt	eq
 800d424:	1809      	addeq	r1, r1, r0
 800d426:	6021      	streq	r1, [r4, #0]
 800d428:	6054      	str	r4, [r2, #4]
 800d42a:	e7ca      	b.n	800d3c2 <_free_r+0x22>
 800d42c:	bd38      	pop	{r3, r4, r5, pc}
 800d42e:	bf00      	nop
 800d430:	20045fe4 	.word	0x20045fe4

0800d434 <__ssputs_r>:
 800d434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d438:	688e      	ldr	r6, [r1, #8]
 800d43a:	461f      	mov	r7, r3
 800d43c:	42be      	cmp	r6, r7
 800d43e:	680b      	ldr	r3, [r1, #0]
 800d440:	4682      	mov	sl, r0
 800d442:	460c      	mov	r4, r1
 800d444:	4690      	mov	r8, r2
 800d446:	d82d      	bhi.n	800d4a4 <__ssputs_r+0x70>
 800d448:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d44c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d450:	d026      	beq.n	800d4a0 <__ssputs_r+0x6c>
 800d452:	6965      	ldr	r5, [r4, #20]
 800d454:	6909      	ldr	r1, [r1, #16]
 800d456:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d45a:	eba3 0901 	sub.w	r9, r3, r1
 800d45e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d462:	1c7b      	adds	r3, r7, #1
 800d464:	444b      	add	r3, r9
 800d466:	106d      	asrs	r5, r5, #1
 800d468:	429d      	cmp	r5, r3
 800d46a:	bf38      	it	cc
 800d46c:	461d      	movcc	r5, r3
 800d46e:	0553      	lsls	r3, r2, #21
 800d470:	d527      	bpl.n	800d4c2 <__ssputs_r+0x8e>
 800d472:	4629      	mov	r1, r5
 800d474:	f7ff fbe4 	bl	800cc40 <_malloc_r>
 800d478:	4606      	mov	r6, r0
 800d47a:	b360      	cbz	r0, 800d4d6 <__ssputs_r+0xa2>
 800d47c:	6921      	ldr	r1, [r4, #16]
 800d47e:	464a      	mov	r2, r9
 800d480:	f7ff ff7f 	bl	800d382 <memcpy>
 800d484:	89a3      	ldrh	r3, [r4, #12]
 800d486:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d48a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d48e:	81a3      	strh	r3, [r4, #12]
 800d490:	6126      	str	r6, [r4, #16]
 800d492:	6165      	str	r5, [r4, #20]
 800d494:	444e      	add	r6, r9
 800d496:	eba5 0509 	sub.w	r5, r5, r9
 800d49a:	6026      	str	r6, [r4, #0]
 800d49c:	60a5      	str	r5, [r4, #8]
 800d49e:	463e      	mov	r6, r7
 800d4a0:	42be      	cmp	r6, r7
 800d4a2:	d900      	bls.n	800d4a6 <__ssputs_r+0x72>
 800d4a4:	463e      	mov	r6, r7
 800d4a6:	6820      	ldr	r0, [r4, #0]
 800d4a8:	4632      	mov	r2, r6
 800d4aa:	4641      	mov	r1, r8
 800d4ac:	f000 fcf6 	bl	800de9c <memmove>
 800d4b0:	68a3      	ldr	r3, [r4, #8]
 800d4b2:	1b9b      	subs	r3, r3, r6
 800d4b4:	60a3      	str	r3, [r4, #8]
 800d4b6:	6823      	ldr	r3, [r4, #0]
 800d4b8:	4433      	add	r3, r6
 800d4ba:	6023      	str	r3, [r4, #0]
 800d4bc:	2000      	movs	r0, #0
 800d4be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4c2:	462a      	mov	r2, r5
 800d4c4:	f000 fd26 	bl	800df14 <_realloc_r>
 800d4c8:	4606      	mov	r6, r0
 800d4ca:	2800      	cmp	r0, #0
 800d4cc:	d1e0      	bne.n	800d490 <__ssputs_r+0x5c>
 800d4ce:	6921      	ldr	r1, [r4, #16]
 800d4d0:	4650      	mov	r0, sl
 800d4d2:	f7ff ff65 	bl	800d3a0 <_free_r>
 800d4d6:	230c      	movs	r3, #12
 800d4d8:	f8ca 3000 	str.w	r3, [sl]
 800d4dc:	89a3      	ldrh	r3, [r4, #12]
 800d4de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4e2:	81a3      	strh	r3, [r4, #12]
 800d4e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d4e8:	e7e9      	b.n	800d4be <__ssputs_r+0x8a>
	...

0800d4ec <_svfiprintf_r>:
 800d4ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4f0:	4698      	mov	r8, r3
 800d4f2:	898b      	ldrh	r3, [r1, #12]
 800d4f4:	061b      	lsls	r3, r3, #24
 800d4f6:	b09d      	sub	sp, #116	@ 0x74
 800d4f8:	4607      	mov	r7, r0
 800d4fa:	460d      	mov	r5, r1
 800d4fc:	4614      	mov	r4, r2
 800d4fe:	d510      	bpl.n	800d522 <_svfiprintf_r+0x36>
 800d500:	690b      	ldr	r3, [r1, #16]
 800d502:	b973      	cbnz	r3, 800d522 <_svfiprintf_r+0x36>
 800d504:	2140      	movs	r1, #64	@ 0x40
 800d506:	f7ff fb9b 	bl	800cc40 <_malloc_r>
 800d50a:	6028      	str	r0, [r5, #0]
 800d50c:	6128      	str	r0, [r5, #16]
 800d50e:	b930      	cbnz	r0, 800d51e <_svfiprintf_r+0x32>
 800d510:	230c      	movs	r3, #12
 800d512:	603b      	str	r3, [r7, #0]
 800d514:	f04f 30ff 	mov.w	r0, #4294967295
 800d518:	b01d      	add	sp, #116	@ 0x74
 800d51a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d51e:	2340      	movs	r3, #64	@ 0x40
 800d520:	616b      	str	r3, [r5, #20]
 800d522:	2300      	movs	r3, #0
 800d524:	9309      	str	r3, [sp, #36]	@ 0x24
 800d526:	2320      	movs	r3, #32
 800d528:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d52c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d530:	2330      	movs	r3, #48	@ 0x30
 800d532:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d6d0 <_svfiprintf_r+0x1e4>
 800d536:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d53a:	f04f 0901 	mov.w	r9, #1
 800d53e:	4623      	mov	r3, r4
 800d540:	469a      	mov	sl, r3
 800d542:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d546:	b10a      	cbz	r2, 800d54c <_svfiprintf_r+0x60>
 800d548:	2a25      	cmp	r2, #37	@ 0x25
 800d54a:	d1f9      	bne.n	800d540 <_svfiprintf_r+0x54>
 800d54c:	ebba 0b04 	subs.w	fp, sl, r4
 800d550:	d00b      	beq.n	800d56a <_svfiprintf_r+0x7e>
 800d552:	465b      	mov	r3, fp
 800d554:	4622      	mov	r2, r4
 800d556:	4629      	mov	r1, r5
 800d558:	4638      	mov	r0, r7
 800d55a:	f7ff ff6b 	bl	800d434 <__ssputs_r>
 800d55e:	3001      	adds	r0, #1
 800d560:	f000 80a7 	beq.w	800d6b2 <_svfiprintf_r+0x1c6>
 800d564:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d566:	445a      	add	r2, fp
 800d568:	9209      	str	r2, [sp, #36]	@ 0x24
 800d56a:	f89a 3000 	ldrb.w	r3, [sl]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	f000 809f 	beq.w	800d6b2 <_svfiprintf_r+0x1c6>
 800d574:	2300      	movs	r3, #0
 800d576:	f04f 32ff 	mov.w	r2, #4294967295
 800d57a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d57e:	f10a 0a01 	add.w	sl, sl, #1
 800d582:	9304      	str	r3, [sp, #16]
 800d584:	9307      	str	r3, [sp, #28]
 800d586:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d58a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d58c:	4654      	mov	r4, sl
 800d58e:	2205      	movs	r2, #5
 800d590:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d594:	484e      	ldr	r0, [pc, #312]	@ (800d6d0 <_svfiprintf_r+0x1e4>)
 800d596:	f7f2 fe43 	bl	8000220 <memchr>
 800d59a:	9a04      	ldr	r2, [sp, #16]
 800d59c:	b9d8      	cbnz	r0, 800d5d6 <_svfiprintf_r+0xea>
 800d59e:	06d0      	lsls	r0, r2, #27
 800d5a0:	bf44      	itt	mi
 800d5a2:	2320      	movmi	r3, #32
 800d5a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d5a8:	0711      	lsls	r1, r2, #28
 800d5aa:	bf44      	itt	mi
 800d5ac:	232b      	movmi	r3, #43	@ 0x2b
 800d5ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d5b2:	f89a 3000 	ldrb.w	r3, [sl]
 800d5b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d5b8:	d015      	beq.n	800d5e6 <_svfiprintf_r+0xfa>
 800d5ba:	9a07      	ldr	r2, [sp, #28]
 800d5bc:	4654      	mov	r4, sl
 800d5be:	2000      	movs	r0, #0
 800d5c0:	f04f 0c0a 	mov.w	ip, #10
 800d5c4:	4621      	mov	r1, r4
 800d5c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d5ca:	3b30      	subs	r3, #48	@ 0x30
 800d5cc:	2b09      	cmp	r3, #9
 800d5ce:	d94b      	bls.n	800d668 <_svfiprintf_r+0x17c>
 800d5d0:	b1b0      	cbz	r0, 800d600 <_svfiprintf_r+0x114>
 800d5d2:	9207      	str	r2, [sp, #28]
 800d5d4:	e014      	b.n	800d600 <_svfiprintf_r+0x114>
 800d5d6:	eba0 0308 	sub.w	r3, r0, r8
 800d5da:	fa09 f303 	lsl.w	r3, r9, r3
 800d5de:	4313      	orrs	r3, r2
 800d5e0:	9304      	str	r3, [sp, #16]
 800d5e2:	46a2      	mov	sl, r4
 800d5e4:	e7d2      	b.n	800d58c <_svfiprintf_r+0xa0>
 800d5e6:	9b03      	ldr	r3, [sp, #12]
 800d5e8:	1d19      	adds	r1, r3, #4
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	9103      	str	r1, [sp, #12]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	bfbb      	ittet	lt
 800d5f2:	425b      	neglt	r3, r3
 800d5f4:	f042 0202 	orrlt.w	r2, r2, #2
 800d5f8:	9307      	strge	r3, [sp, #28]
 800d5fa:	9307      	strlt	r3, [sp, #28]
 800d5fc:	bfb8      	it	lt
 800d5fe:	9204      	strlt	r2, [sp, #16]
 800d600:	7823      	ldrb	r3, [r4, #0]
 800d602:	2b2e      	cmp	r3, #46	@ 0x2e
 800d604:	d10a      	bne.n	800d61c <_svfiprintf_r+0x130>
 800d606:	7863      	ldrb	r3, [r4, #1]
 800d608:	2b2a      	cmp	r3, #42	@ 0x2a
 800d60a:	d132      	bne.n	800d672 <_svfiprintf_r+0x186>
 800d60c:	9b03      	ldr	r3, [sp, #12]
 800d60e:	1d1a      	adds	r2, r3, #4
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	9203      	str	r2, [sp, #12]
 800d614:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d618:	3402      	adds	r4, #2
 800d61a:	9305      	str	r3, [sp, #20]
 800d61c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d6e0 <_svfiprintf_r+0x1f4>
 800d620:	7821      	ldrb	r1, [r4, #0]
 800d622:	2203      	movs	r2, #3
 800d624:	4650      	mov	r0, sl
 800d626:	f7f2 fdfb 	bl	8000220 <memchr>
 800d62a:	b138      	cbz	r0, 800d63c <_svfiprintf_r+0x150>
 800d62c:	9b04      	ldr	r3, [sp, #16]
 800d62e:	eba0 000a 	sub.w	r0, r0, sl
 800d632:	2240      	movs	r2, #64	@ 0x40
 800d634:	4082      	lsls	r2, r0
 800d636:	4313      	orrs	r3, r2
 800d638:	3401      	adds	r4, #1
 800d63a:	9304      	str	r3, [sp, #16]
 800d63c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d640:	4824      	ldr	r0, [pc, #144]	@ (800d6d4 <_svfiprintf_r+0x1e8>)
 800d642:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d646:	2206      	movs	r2, #6
 800d648:	f7f2 fdea 	bl	8000220 <memchr>
 800d64c:	2800      	cmp	r0, #0
 800d64e:	d036      	beq.n	800d6be <_svfiprintf_r+0x1d2>
 800d650:	4b21      	ldr	r3, [pc, #132]	@ (800d6d8 <_svfiprintf_r+0x1ec>)
 800d652:	bb1b      	cbnz	r3, 800d69c <_svfiprintf_r+0x1b0>
 800d654:	9b03      	ldr	r3, [sp, #12]
 800d656:	3307      	adds	r3, #7
 800d658:	f023 0307 	bic.w	r3, r3, #7
 800d65c:	3308      	adds	r3, #8
 800d65e:	9303      	str	r3, [sp, #12]
 800d660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d662:	4433      	add	r3, r6
 800d664:	9309      	str	r3, [sp, #36]	@ 0x24
 800d666:	e76a      	b.n	800d53e <_svfiprintf_r+0x52>
 800d668:	fb0c 3202 	mla	r2, ip, r2, r3
 800d66c:	460c      	mov	r4, r1
 800d66e:	2001      	movs	r0, #1
 800d670:	e7a8      	b.n	800d5c4 <_svfiprintf_r+0xd8>
 800d672:	2300      	movs	r3, #0
 800d674:	3401      	adds	r4, #1
 800d676:	9305      	str	r3, [sp, #20]
 800d678:	4619      	mov	r1, r3
 800d67a:	f04f 0c0a 	mov.w	ip, #10
 800d67e:	4620      	mov	r0, r4
 800d680:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d684:	3a30      	subs	r2, #48	@ 0x30
 800d686:	2a09      	cmp	r2, #9
 800d688:	d903      	bls.n	800d692 <_svfiprintf_r+0x1a6>
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d0c6      	beq.n	800d61c <_svfiprintf_r+0x130>
 800d68e:	9105      	str	r1, [sp, #20]
 800d690:	e7c4      	b.n	800d61c <_svfiprintf_r+0x130>
 800d692:	fb0c 2101 	mla	r1, ip, r1, r2
 800d696:	4604      	mov	r4, r0
 800d698:	2301      	movs	r3, #1
 800d69a:	e7f0      	b.n	800d67e <_svfiprintf_r+0x192>
 800d69c:	ab03      	add	r3, sp, #12
 800d69e:	9300      	str	r3, [sp, #0]
 800d6a0:	462a      	mov	r2, r5
 800d6a2:	4b0e      	ldr	r3, [pc, #56]	@ (800d6dc <_svfiprintf_r+0x1f0>)
 800d6a4:	a904      	add	r1, sp, #16
 800d6a6:	4638      	mov	r0, r7
 800d6a8:	f3af 8000 	nop.w
 800d6ac:	1c42      	adds	r2, r0, #1
 800d6ae:	4606      	mov	r6, r0
 800d6b0:	d1d6      	bne.n	800d660 <_svfiprintf_r+0x174>
 800d6b2:	89ab      	ldrh	r3, [r5, #12]
 800d6b4:	065b      	lsls	r3, r3, #25
 800d6b6:	f53f af2d 	bmi.w	800d514 <_svfiprintf_r+0x28>
 800d6ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d6bc:	e72c      	b.n	800d518 <_svfiprintf_r+0x2c>
 800d6be:	ab03      	add	r3, sp, #12
 800d6c0:	9300      	str	r3, [sp, #0]
 800d6c2:	462a      	mov	r2, r5
 800d6c4:	4b05      	ldr	r3, [pc, #20]	@ (800d6dc <_svfiprintf_r+0x1f0>)
 800d6c6:	a904      	add	r1, sp, #16
 800d6c8:	4638      	mov	r0, r7
 800d6ca:	f000 f9bb 	bl	800da44 <_printf_i>
 800d6ce:	e7ed      	b.n	800d6ac <_svfiprintf_r+0x1c0>
 800d6d0:	0800e690 	.word	0x0800e690
 800d6d4:	0800e69a 	.word	0x0800e69a
 800d6d8:	00000000 	.word	0x00000000
 800d6dc:	0800d435 	.word	0x0800d435
 800d6e0:	0800e696 	.word	0x0800e696

0800d6e4 <__sfputc_r>:
 800d6e4:	6893      	ldr	r3, [r2, #8]
 800d6e6:	3b01      	subs	r3, #1
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	b410      	push	{r4}
 800d6ec:	6093      	str	r3, [r2, #8]
 800d6ee:	da08      	bge.n	800d702 <__sfputc_r+0x1e>
 800d6f0:	6994      	ldr	r4, [r2, #24]
 800d6f2:	42a3      	cmp	r3, r4
 800d6f4:	db01      	blt.n	800d6fa <__sfputc_r+0x16>
 800d6f6:	290a      	cmp	r1, #10
 800d6f8:	d103      	bne.n	800d702 <__sfputc_r+0x1e>
 800d6fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6fe:	f7ff bcc2 	b.w	800d086 <__swbuf_r>
 800d702:	6813      	ldr	r3, [r2, #0]
 800d704:	1c58      	adds	r0, r3, #1
 800d706:	6010      	str	r0, [r2, #0]
 800d708:	7019      	strb	r1, [r3, #0]
 800d70a:	4608      	mov	r0, r1
 800d70c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d710:	4770      	bx	lr

0800d712 <__sfputs_r>:
 800d712:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d714:	4606      	mov	r6, r0
 800d716:	460f      	mov	r7, r1
 800d718:	4614      	mov	r4, r2
 800d71a:	18d5      	adds	r5, r2, r3
 800d71c:	42ac      	cmp	r4, r5
 800d71e:	d101      	bne.n	800d724 <__sfputs_r+0x12>
 800d720:	2000      	movs	r0, #0
 800d722:	e007      	b.n	800d734 <__sfputs_r+0x22>
 800d724:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d728:	463a      	mov	r2, r7
 800d72a:	4630      	mov	r0, r6
 800d72c:	f7ff ffda 	bl	800d6e4 <__sfputc_r>
 800d730:	1c43      	adds	r3, r0, #1
 800d732:	d1f3      	bne.n	800d71c <__sfputs_r+0xa>
 800d734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d738 <_vfiprintf_r>:
 800d738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d73c:	460d      	mov	r5, r1
 800d73e:	b09d      	sub	sp, #116	@ 0x74
 800d740:	4614      	mov	r4, r2
 800d742:	4698      	mov	r8, r3
 800d744:	4606      	mov	r6, r0
 800d746:	b118      	cbz	r0, 800d750 <_vfiprintf_r+0x18>
 800d748:	6a03      	ldr	r3, [r0, #32]
 800d74a:	b90b      	cbnz	r3, 800d750 <_vfiprintf_r+0x18>
 800d74c:	f7ff fb90 	bl	800ce70 <__sinit>
 800d750:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d752:	07d9      	lsls	r1, r3, #31
 800d754:	d405      	bmi.n	800d762 <_vfiprintf_r+0x2a>
 800d756:	89ab      	ldrh	r3, [r5, #12]
 800d758:	059a      	lsls	r2, r3, #22
 800d75a:	d402      	bmi.n	800d762 <_vfiprintf_r+0x2a>
 800d75c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d75e:	f7ff fe0e 	bl	800d37e <__retarget_lock_acquire_recursive>
 800d762:	89ab      	ldrh	r3, [r5, #12]
 800d764:	071b      	lsls	r3, r3, #28
 800d766:	d501      	bpl.n	800d76c <_vfiprintf_r+0x34>
 800d768:	692b      	ldr	r3, [r5, #16]
 800d76a:	b99b      	cbnz	r3, 800d794 <_vfiprintf_r+0x5c>
 800d76c:	4629      	mov	r1, r5
 800d76e:	4630      	mov	r0, r6
 800d770:	f7ff fcc8 	bl	800d104 <__swsetup_r>
 800d774:	b170      	cbz	r0, 800d794 <_vfiprintf_r+0x5c>
 800d776:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d778:	07dc      	lsls	r4, r3, #31
 800d77a:	d504      	bpl.n	800d786 <_vfiprintf_r+0x4e>
 800d77c:	f04f 30ff 	mov.w	r0, #4294967295
 800d780:	b01d      	add	sp, #116	@ 0x74
 800d782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d786:	89ab      	ldrh	r3, [r5, #12]
 800d788:	0598      	lsls	r0, r3, #22
 800d78a:	d4f7      	bmi.n	800d77c <_vfiprintf_r+0x44>
 800d78c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d78e:	f7ff fdf7 	bl	800d380 <__retarget_lock_release_recursive>
 800d792:	e7f3      	b.n	800d77c <_vfiprintf_r+0x44>
 800d794:	2300      	movs	r3, #0
 800d796:	9309      	str	r3, [sp, #36]	@ 0x24
 800d798:	2320      	movs	r3, #32
 800d79a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d79e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d7a2:	2330      	movs	r3, #48	@ 0x30
 800d7a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d954 <_vfiprintf_r+0x21c>
 800d7a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d7ac:	f04f 0901 	mov.w	r9, #1
 800d7b0:	4623      	mov	r3, r4
 800d7b2:	469a      	mov	sl, r3
 800d7b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d7b8:	b10a      	cbz	r2, 800d7be <_vfiprintf_r+0x86>
 800d7ba:	2a25      	cmp	r2, #37	@ 0x25
 800d7bc:	d1f9      	bne.n	800d7b2 <_vfiprintf_r+0x7a>
 800d7be:	ebba 0b04 	subs.w	fp, sl, r4
 800d7c2:	d00b      	beq.n	800d7dc <_vfiprintf_r+0xa4>
 800d7c4:	465b      	mov	r3, fp
 800d7c6:	4622      	mov	r2, r4
 800d7c8:	4629      	mov	r1, r5
 800d7ca:	4630      	mov	r0, r6
 800d7cc:	f7ff ffa1 	bl	800d712 <__sfputs_r>
 800d7d0:	3001      	adds	r0, #1
 800d7d2:	f000 80a7 	beq.w	800d924 <_vfiprintf_r+0x1ec>
 800d7d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d7d8:	445a      	add	r2, fp
 800d7da:	9209      	str	r2, [sp, #36]	@ 0x24
 800d7dc:	f89a 3000 	ldrb.w	r3, [sl]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	f000 809f 	beq.w	800d924 <_vfiprintf_r+0x1ec>
 800d7e6:	2300      	movs	r3, #0
 800d7e8:	f04f 32ff 	mov.w	r2, #4294967295
 800d7ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d7f0:	f10a 0a01 	add.w	sl, sl, #1
 800d7f4:	9304      	str	r3, [sp, #16]
 800d7f6:	9307      	str	r3, [sp, #28]
 800d7f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d7fc:	931a      	str	r3, [sp, #104]	@ 0x68
 800d7fe:	4654      	mov	r4, sl
 800d800:	2205      	movs	r2, #5
 800d802:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d806:	4853      	ldr	r0, [pc, #332]	@ (800d954 <_vfiprintf_r+0x21c>)
 800d808:	f7f2 fd0a 	bl	8000220 <memchr>
 800d80c:	9a04      	ldr	r2, [sp, #16]
 800d80e:	b9d8      	cbnz	r0, 800d848 <_vfiprintf_r+0x110>
 800d810:	06d1      	lsls	r1, r2, #27
 800d812:	bf44      	itt	mi
 800d814:	2320      	movmi	r3, #32
 800d816:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d81a:	0713      	lsls	r3, r2, #28
 800d81c:	bf44      	itt	mi
 800d81e:	232b      	movmi	r3, #43	@ 0x2b
 800d820:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d824:	f89a 3000 	ldrb.w	r3, [sl]
 800d828:	2b2a      	cmp	r3, #42	@ 0x2a
 800d82a:	d015      	beq.n	800d858 <_vfiprintf_r+0x120>
 800d82c:	9a07      	ldr	r2, [sp, #28]
 800d82e:	4654      	mov	r4, sl
 800d830:	2000      	movs	r0, #0
 800d832:	f04f 0c0a 	mov.w	ip, #10
 800d836:	4621      	mov	r1, r4
 800d838:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d83c:	3b30      	subs	r3, #48	@ 0x30
 800d83e:	2b09      	cmp	r3, #9
 800d840:	d94b      	bls.n	800d8da <_vfiprintf_r+0x1a2>
 800d842:	b1b0      	cbz	r0, 800d872 <_vfiprintf_r+0x13a>
 800d844:	9207      	str	r2, [sp, #28]
 800d846:	e014      	b.n	800d872 <_vfiprintf_r+0x13a>
 800d848:	eba0 0308 	sub.w	r3, r0, r8
 800d84c:	fa09 f303 	lsl.w	r3, r9, r3
 800d850:	4313      	orrs	r3, r2
 800d852:	9304      	str	r3, [sp, #16]
 800d854:	46a2      	mov	sl, r4
 800d856:	e7d2      	b.n	800d7fe <_vfiprintf_r+0xc6>
 800d858:	9b03      	ldr	r3, [sp, #12]
 800d85a:	1d19      	adds	r1, r3, #4
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	9103      	str	r1, [sp, #12]
 800d860:	2b00      	cmp	r3, #0
 800d862:	bfbb      	ittet	lt
 800d864:	425b      	neglt	r3, r3
 800d866:	f042 0202 	orrlt.w	r2, r2, #2
 800d86a:	9307      	strge	r3, [sp, #28]
 800d86c:	9307      	strlt	r3, [sp, #28]
 800d86e:	bfb8      	it	lt
 800d870:	9204      	strlt	r2, [sp, #16]
 800d872:	7823      	ldrb	r3, [r4, #0]
 800d874:	2b2e      	cmp	r3, #46	@ 0x2e
 800d876:	d10a      	bne.n	800d88e <_vfiprintf_r+0x156>
 800d878:	7863      	ldrb	r3, [r4, #1]
 800d87a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d87c:	d132      	bne.n	800d8e4 <_vfiprintf_r+0x1ac>
 800d87e:	9b03      	ldr	r3, [sp, #12]
 800d880:	1d1a      	adds	r2, r3, #4
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	9203      	str	r2, [sp, #12]
 800d886:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d88a:	3402      	adds	r4, #2
 800d88c:	9305      	str	r3, [sp, #20]
 800d88e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d964 <_vfiprintf_r+0x22c>
 800d892:	7821      	ldrb	r1, [r4, #0]
 800d894:	2203      	movs	r2, #3
 800d896:	4650      	mov	r0, sl
 800d898:	f7f2 fcc2 	bl	8000220 <memchr>
 800d89c:	b138      	cbz	r0, 800d8ae <_vfiprintf_r+0x176>
 800d89e:	9b04      	ldr	r3, [sp, #16]
 800d8a0:	eba0 000a 	sub.w	r0, r0, sl
 800d8a4:	2240      	movs	r2, #64	@ 0x40
 800d8a6:	4082      	lsls	r2, r0
 800d8a8:	4313      	orrs	r3, r2
 800d8aa:	3401      	adds	r4, #1
 800d8ac:	9304      	str	r3, [sp, #16]
 800d8ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8b2:	4829      	ldr	r0, [pc, #164]	@ (800d958 <_vfiprintf_r+0x220>)
 800d8b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d8b8:	2206      	movs	r2, #6
 800d8ba:	f7f2 fcb1 	bl	8000220 <memchr>
 800d8be:	2800      	cmp	r0, #0
 800d8c0:	d03f      	beq.n	800d942 <_vfiprintf_r+0x20a>
 800d8c2:	4b26      	ldr	r3, [pc, #152]	@ (800d95c <_vfiprintf_r+0x224>)
 800d8c4:	bb1b      	cbnz	r3, 800d90e <_vfiprintf_r+0x1d6>
 800d8c6:	9b03      	ldr	r3, [sp, #12]
 800d8c8:	3307      	adds	r3, #7
 800d8ca:	f023 0307 	bic.w	r3, r3, #7
 800d8ce:	3308      	adds	r3, #8
 800d8d0:	9303      	str	r3, [sp, #12]
 800d8d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8d4:	443b      	add	r3, r7
 800d8d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8d8:	e76a      	b.n	800d7b0 <_vfiprintf_r+0x78>
 800d8da:	fb0c 3202 	mla	r2, ip, r2, r3
 800d8de:	460c      	mov	r4, r1
 800d8e0:	2001      	movs	r0, #1
 800d8e2:	e7a8      	b.n	800d836 <_vfiprintf_r+0xfe>
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	3401      	adds	r4, #1
 800d8e8:	9305      	str	r3, [sp, #20]
 800d8ea:	4619      	mov	r1, r3
 800d8ec:	f04f 0c0a 	mov.w	ip, #10
 800d8f0:	4620      	mov	r0, r4
 800d8f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8f6:	3a30      	subs	r2, #48	@ 0x30
 800d8f8:	2a09      	cmp	r2, #9
 800d8fa:	d903      	bls.n	800d904 <_vfiprintf_r+0x1cc>
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d0c6      	beq.n	800d88e <_vfiprintf_r+0x156>
 800d900:	9105      	str	r1, [sp, #20]
 800d902:	e7c4      	b.n	800d88e <_vfiprintf_r+0x156>
 800d904:	fb0c 2101 	mla	r1, ip, r1, r2
 800d908:	4604      	mov	r4, r0
 800d90a:	2301      	movs	r3, #1
 800d90c:	e7f0      	b.n	800d8f0 <_vfiprintf_r+0x1b8>
 800d90e:	ab03      	add	r3, sp, #12
 800d910:	9300      	str	r3, [sp, #0]
 800d912:	462a      	mov	r2, r5
 800d914:	4b12      	ldr	r3, [pc, #72]	@ (800d960 <_vfiprintf_r+0x228>)
 800d916:	a904      	add	r1, sp, #16
 800d918:	4630      	mov	r0, r6
 800d91a:	f3af 8000 	nop.w
 800d91e:	4607      	mov	r7, r0
 800d920:	1c78      	adds	r0, r7, #1
 800d922:	d1d6      	bne.n	800d8d2 <_vfiprintf_r+0x19a>
 800d924:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d926:	07d9      	lsls	r1, r3, #31
 800d928:	d405      	bmi.n	800d936 <_vfiprintf_r+0x1fe>
 800d92a:	89ab      	ldrh	r3, [r5, #12]
 800d92c:	059a      	lsls	r2, r3, #22
 800d92e:	d402      	bmi.n	800d936 <_vfiprintf_r+0x1fe>
 800d930:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d932:	f7ff fd25 	bl	800d380 <__retarget_lock_release_recursive>
 800d936:	89ab      	ldrh	r3, [r5, #12]
 800d938:	065b      	lsls	r3, r3, #25
 800d93a:	f53f af1f 	bmi.w	800d77c <_vfiprintf_r+0x44>
 800d93e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d940:	e71e      	b.n	800d780 <_vfiprintf_r+0x48>
 800d942:	ab03      	add	r3, sp, #12
 800d944:	9300      	str	r3, [sp, #0]
 800d946:	462a      	mov	r2, r5
 800d948:	4b05      	ldr	r3, [pc, #20]	@ (800d960 <_vfiprintf_r+0x228>)
 800d94a:	a904      	add	r1, sp, #16
 800d94c:	4630      	mov	r0, r6
 800d94e:	f000 f879 	bl	800da44 <_printf_i>
 800d952:	e7e4      	b.n	800d91e <_vfiprintf_r+0x1e6>
 800d954:	0800e690 	.word	0x0800e690
 800d958:	0800e69a 	.word	0x0800e69a
 800d95c:	00000000 	.word	0x00000000
 800d960:	0800d713 	.word	0x0800d713
 800d964:	0800e696 	.word	0x0800e696

0800d968 <_printf_common>:
 800d968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d96c:	4616      	mov	r6, r2
 800d96e:	4698      	mov	r8, r3
 800d970:	688a      	ldr	r2, [r1, #8]
 800d972:	690b      	ldr	r3, [r1, #16]
 800d974:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d978:	4293      	cmp	r3, r2
 800d97a:	bfb8      	it	lt
 800d97c:	4613      	movlt	r3, r2
 800d97e:	6033      	str	r3, [r6, #0]
 800d980:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d984:	4607      	mov	r7, r0
 800d986:	460c      	mov	r4, r1
 800d988:	b10a      	cbz	r2, 800d98e <_printf_common+0x26>
 800d98a:	3301      	adds	r3, #1
 800d98c:	6033      	str	r3, [r6, #0]
 800d98e:	6823      	ldr	r3, [r4, #0]
 800d990:	0699      	lsls	r1, r3, #26
 800d992:	bf42      	ittt	mi
 800d994:	6833      	ldrmi	r3, [r6, #0]
 800d996:	3302      	addmi	r3, #2
 800d998:	6033      	strmi	r3, [r6, #0]
 800d99a:	6825      	ldr	r5, [r4, #0]
 800d99c:	f015 0506 	ands.w	r5, r5, #6
 800d9a0:	d106      	bne.n	800d9b0 <_printf_common+0x48>
 800d9a2:	f104 0a19 	add.w	sl, r4, #25
 800d9a6:	68e3      	ldr	r3, [r4, #12]
 800d9a8:	6832      	ldr	r2, [r6, #0]
 800d9aa:	1a9b      	subs	r3, r3, r2
 800d9ac:	42ab      	cmp	r3, r5
 800d9ae:	dc26      	bgt.n	800d9fe <_printf_common+0x96>
 800d9b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d9b4:	6822      	ldr	r2, [r4, #0]
 800d9b6:	3b00      	subs	r3, #0
 800d9b8:	bf18      	it	ne
 800d9ba:	2301      	movne	r3, #1
 800d9bc:	0692      	lsls	r2, r2, #26
 800d9be:	d42b      	bmi.n	800da18 <_printf_common+0xb0>
 800d9c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d9c4:	4641      	mov	r1, r8
 800d9c6:	4638      	mov	r0, r7
 800d9c8:	47c8      	blx	r9
 800d9ca:	3001      	adds	r0, #1
 800d9cc:	d01e      	beq.n	800da0c <_printf_common+0xa4>
 800d9ce:	6823      	ldr	r3, [r4, #0]
 800d9d0:	6922      	ldr	r2, [r4, #16]
 800d9d2:	f003 0306 	and.w	r3, r3, #6
 800d9d6:	2b04      	cmp	r3, #4
 800d9d8:	bf02      	ittt	eq
 800d9da:	68e5      	ldreq	r5, [r4, #12]
 800d9dc:	6833      	ldreq	r3, [r6, #0]
 800d9de:	1aed      	subeq	r5, r5, r3
 800d9e0:	68a3      	ldr	r3, [r4, #8]
 800d9e2:	bf0c      	ite	eq
 800d9e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d9e8:	2500      	movne	r5, #0
 800d9ea:	4293      	cmp	r3, r2
 800d9ec:	bfc4      	itt	gt
 800d9ee:	1a9b      	subgt	r3, r3, r2
 800d9f0:	18ed      	addgt	r5, r5, r3
 800d9f2:	2600      	movs	r6, #0
 800d9f4:	341a      	adds	r4, #26
 800d9f6:	42b5      	cmp	r5, r6
 800d9f8:	d11a      	bne.n	800da30 <_printf_common+0xc8>
 800d9fa:	2000      	movs	r0, #0
 800d9fc:	e008      	b.n	800da10 <_printf_common+0xa8>
 800d9fe:	2301      	movs	r3, #1
 800da00:	4652      	mov	r2, sl
 800da02:	4641      	mov	r1, r8
 800da04:	4638      	mov	r0, r7
 800da06:	47c8      	blx	r9
 800da08:	3001      	adds	r0, #1
 800da0a:	d103      	bne.n	800da14 <_printf_common+0xac>
 800da0c:	f04f 30ff 	mov.w	r0, #4294967295
 800da10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da14:	3501      	adds	r5, #1
 800da16:	e7c6      	b.n	800d9a6 <_printf_common+0x3e>
 800da18:	18e1      	adds	r1, r4, r3
 800da1a:	1c5a      	adds	r2, r3, #1
 800da1c:	2030      	movs	r0, #48	@ 0x30
 800da1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800da22:	4422      	add	r2, r4
 800da24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800da28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800da2c:	3302      	adds	r3, #2
 800da2e:	e7c7      	b.n	800d9c0 <_printf_common+0x58>
 800da30:	2301      	movs	r3, #1
 800da32:	4622      	mov	r2, r4
 800da34:	4641      	mov	r1, r8
 800da36:	4638      	mov	r0, r7
 800da38:	47c8      	blx	r9
 800da3a:	3001      	adds	r0, #1
 800da3c:	d0e6      	beq.n	800da0c <_printf_common+0xa4>
 800da3e:	3601      	adds	r6, #1
 800da40:	e7d9      	b.n	800d9f6 <_printf_common+0x8e>
	...

0800da44 <_printf_i>:
 800da44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800da48:	7e0f      	ldrb	r7, [r1, #24]
 800da4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800da4c:	2f78      	cmp	r7, #120	@ 0x78
 800da4e:	4691      	mov	r9, r2
 800da50:	4680      	mov	r8, r0
 800da52:	460c      	mov	r4, r1
 800da54:	469a      	mov	sl, r3
 800da56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800da5a:	d807      	bhi.n	800da6c <_printf_i+0x28>
 800da5c:	2f62      	cmp	r7, #98	@ 0x62
 800da5e:	d80a      	bhi.n	800da76 <_printf_i+0x32>
 800da60:	2f00      	cmp	r7, #0
 800da62:	f000 80d1 	beq.w	800dc08 <_printf_i+0x1c4>
 800da66:	2f58      	cmp	r7, #88	@ 0x58
 800da68:	f000 80b8 	beq.w	800dbdc <_printf_i+0x198>
 800da6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800da70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800da74:	e03a      	b.n	800daec <_printf_i+0xa8>
 800da76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800da7a:	2b15      	cmp	r3, #21
 800da7c:	d8f6      	bhi.n	800da6c <_printf_i+0x28>
 800da7e:	a101      	add	r1, pc, #4	@ (adr r1, 800da84 <_printf_i+0x40>)
 800da80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800da84:	0800dadd 	.word	0x0800dadd
 800da88:	0800daf1 	.word	0x0800daf1
 800da8c:	0800da6d 	.word	0x0800da6d
 800da90:	0800da6d 	.word	0x0800da6d
 800da94:	0800da6d 	.word	0x0800da6d
 800da98:	0800da6d 	.word	0x0800da6d
 800da9c:	0800daf1 	.word	0x0800daf1
 800daa0:	0800da6d 	.word	0x0800da6d
 800daa4:	0800da6d 	.word	0x0800da6d
 800daa8:	0800da6d 	.word	0x0800da6d
 800daac:	0800da6d 	.word	0x0800da6d
 800dab0:	0800dbef 	.word	0x0800dbef
 800dab4:	0800db1b 	.word	0x0800db1b
 800dab8:	0800dba9 	.word	0x0800dba9
 800dabc:	0800da6d 	.word	0x0800da6d
 800dac0:	0800da6d 	.word	0x0800da6d
 800dac4:	0800dc11 	.word	0x0800dc11
 800dac8:	0800da6d 	.word	0x0800da6d
 800dacc:	0800db1b 	.word	0x0800db1b
 800dad0:	0800da6d 	.word	0x0800da6d
 800dad4:	0800da6d 	.word	0x0800da6d
 800dad8:	0800dbb1 	.word	0x0800dbb1
 800dadc:	6833      	ldr	r3, [r6, #0]
 800dade:	1d1a      	adds	r2, r3, #4
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	6032      	str	r2, [r6, #0]
 800dae4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800dae8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800daec:	2301      	movs	r3, #1
 800daee:	e09c      	b.n	800dc2a <_printf_i+0x1e6>
 800daf0:	6833      	ldr	r3, [r6, #0]
 800daf2:	6820      	ldr	r0, [r4, #0]
 800daf4:	1d19      	adds	r1, r3, #4
 800daf6:	6031      	str	r1, [r6, #0]
 800daf8:	0606      	lsls	r6, r0, #24
 800dafa:	d501      	bpl.n	800db00 <_printf_i+0xbc>
 800dafc:	681d      	ldr	r5, [r3, #0]
 800dafe:	e003      	b.n	800db08 <_printf_i+0xc4>
 800db00:	0645      	lsls	r5, r0, #25
 800db02:	d5fb      	bpl.n	800dafc <_printf_i+0xb8>
 800db04:	f9b3 5000 	ldrsh.w	r5, [r3]
 800db08:	2d00      	cmp	r5, #0
 800db0a:	da03      	bge.n	800db14 <_printf_i+0xd0>
 800db0c:	232d      	movs	r3, #45	@ 0x2d
 800db0e:	426d      	negs	r5, r5
 800db10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800db14:	4858      	ldr	r0, [pc, #352]	@ (800dc78 <_printf_i+0x234>)
 800db16:	230a      	movs	r3, #10
 800db18:	e011      	b.n	800db3e <_printf_i+0xfa>
 800db1a:	6821      	ldr	r1, [r4, #0]
 800db1c:	6833      	ldr	r3, [r6, #0]
 800db1e:	0608      	lsls	r0, r1, #24
 800db20:	f853 5b04 	ldr.w	r5, [r3], #4
 800db24:	d402      	bmi.n	800db2c <_printf_i+0xe8>
 800db26:	0649      	lsls	r1, r1, #25
 800db28:	bf48      	it	mi
 800db2a:	b2ad      	uxthmi	r5, r5
 800db2c:	2f6f      	cmp	r7, #111	@ 0x6f
 800db2e:	4852      	ldr	r0, [pc, #328]	@ (800dc78 <_printf_i+0x234>)
 800db30:	6033      	str	r3, [r6, #0]
 800db32:	bf14      	ite	ne
 800db34:	230a      	movne	r3, #10
 800db36:	2308      	moveq	r3, #8
 800db38:	2100      	movs	r1, #0
 800db3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800db3e:	6866      	ldr	r6, [r4, #4]
 800db40:	60a6      	str	r6, [r4, #8]
 800db42:	2e00      	cmp	r6, #0
 800db44:	db05      	blt.n	800db52 <_printf_i+0x10e>
 800db46:	6821      	ldr	r1, [r4, #0]
 800db48:	432e      	orrs	r6, r5
 800db4a:	f021 0104 	bic.w	r1, r1, #4
 800db4e:	6021      	str	r1, [r4, #0]
 800db50:	d04b      	beq.n	800dbea <_printf_i+0x1a6>
 800db52:	4616      	mov	r6, r2
 800db54:	fbb5 f1f3 	udiv	r1, r5, r3
 800db58:	fb03 5711 	mls	r7, r3, r1, r5
 800db5c:	5dc7      	ldrb	r7, [r0, r7]
 800db5e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800db62:	462f      	mov	r7, r5
 800db64:	42bb      	cmp	r3, r7
 800db66:	460d      	mov	r5, r1
 800db68:	d9f4      	bls.n	800db54 <_printf_i+0x110>
 800db6a:	2b08      	cmp	r3, #8
 800db6c:	d10b      	bne.n	800db86 <_printf_i+0x142>
 800db6e:	6823      	ldr	r3, [r4, #0]
 800db70:	07df      	lsls	r7, r3, #31
 800db72:	d508      	bpl.n	800db86 <_printf_i+0x142>
 800db74:	6923      	ldr	r3, [r4, #16]
 800db76:	6861      	ldr	r1, [r4, #4]
 800db78:	4299      	cmp	r1, r3
 800db7a:	bfde      	ittt	le
 800db7c:	2330      	movle	r3, #48	@ 0x30
 800db7e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800db82:	f106 36ff 	addle.w	r6, r6, #4294967295
 800db86:	1b92      	subs	r2, r2, r6
 800db88:	6122      	str	r2, [r4, #16]
 800db8a:	f8cd a000 	str.w	sl, [sp]
 800db8e:	464b      	mov	r3, r9
 800db90:	aa03      	add	r2, sp, #12
 800db92:	4621      	mov	r1, r4
 800db94:	4640      	mov	r0, r8
 800db96:	f7ff fee7 	bl	800d968 <_printf_common>
 800db9a:	3001      	adds	r0, #1
 800db9c:	d14a      	bne.n	800dc34 <_printf_i+0x1f0>
 800db9e:	f04f 30ff 	mov.w	r0, #4294967295
 800dba2:	b004      	add	sp, #16
 800dba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dba8:	6823      	ldr	r3, [r4, #0]
 800dbaa:	f043 0320 	orr.w	r3, r3, #32
 800dbae:	6023      	str	r3, [r4, #0]
 800dbb0:	4832      	ldr	r0, [pc, #200]	@ (800dc7c <_printf_i+0x238>)
 800dbb2:	2778      	movs	r7, #120	@ 0x78
 800dbb4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800dbb8:	6823      	ldr	r3, [r4, #0]
 800dbba:	6831      	ldr	r1, [r6, #0]
 800dbbc:	061f      	lsls	r7, r3, #24
 800dbbe:	f851 5b04 	ldr.w	r5, [r1], #4
 800dbc2:	d402      	bmi.n	800dbca <_printf_i+0x186>
 800dbc4:	065f      	lsls	r7, r3, #25
 800dbc6:	bf48      	it	mi
 800dbc8:	b2ad      	uxthmi	r5, r5
 800dbca:	6031      	str	r1, [r6, #0]
 800dbcc:	07d9      	lsls	r1, r3, #31
 800dbce:	bf44      	itt	mi
 800dbd0:	f043 0320 	orrmi.w	r3, r3, #32
 800dbd4:	6023      	strmi	r3, [r4, #0]
 800dbd6:	b11d      	cbz	r5, 800dbe0 <_printf_i+0x19c>
 800dbd8:	2310      	movs	r3, #16
 800dbda:	e7ad      	b.n	800db38 <_printf_i+0xf4>
 800dbdc:	4826      	ldr	r0, [pc, #152]	@ (800dc78 <_printf_i+0x234>)
 800dbde:	e7e9      	b.n	800dbb4 <_printf_i+0x170>
 800dbe0:	6823      	ldr	r3, [r4, #0]
 800dbe2:	f023 0320 	bic.w	r3, r3, #32
 800dbe6:	6023      	str	r3, [r4, #0]
 800dbe8:	e7f6      	b.n	800dbd8 <_printf_i+0x194>
 800dbea:	4616      	mov	r6, r2
 800dbec:	e7bd      	b.n	800db6a <_printf_i+0x126>
 800dbee:	6833      	ldr	r3, [r6, #0]
 800dbf0:	6825      	ldr	r5, [r4, #0]
 800dbf2:	6961      	ldr	r1, [r4, #20]
 800dbf4:	1d18      	adds	r0, r3, #4
 800dbf6:	6030      	str	r0, [r6, #0]
 800dbf8:	062e      	lsls	r6, r5, #24
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	d501      	bpl.n	800dc02 <_printf_i+0x1be>
 800dbfe:	6019      	str	r1, [r3, #0]
 800dc00:	e002      	b.n	800dc08 <_printf_i+0x1c4>
 800dc02:	0668      	lsls	r0, r5, #25
 800dc04:	d5fb      	bpl.n	800dbfe <_printf_i+0x1ba>
 800dc06:	8019      	strh	r1, [r3, #0]
 800dc08:	2300      	movs	r3, #0
 800dc0a:	6123      	str	r3, [r4, #16]
 800dc0c:	4616      	mov	r6, r2
 800dc0e:	e7bc      	b.n	800db8a <_printf_i+0x146>
 800dc10:	6833      	ldr	r3, [r6, #0]
 800dc12:	1d1a      	adds	r2, r3, #4
 800dc14:	6032      	str	r2, [r6, #0]
 800dc16:	681e      	ldr	r6, [r3, #0]
 800dc18:	6862      	ldr	r2, [r4, #4]
 800dc1a:	2100      	movs	r1, #0
 800dc1c:	4630      	mov	r0, r6
 800dc1e:	f7f2 faff 	bl	8000220 <memchr>
 800dc22:	b108      	cbz	r0, 800dc28 <_printf_i+0x1e4>
 800dc24:	1b80      	subs	r0, r0, r6
 800dc26:	6060      	str	r0, [r4, #4]
 800dc28:	6863      	ldr	r3, [r4, #4]
 800dc2a:	6123      	str	r3, [r4, #16]
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dc32:	e7aa      	b.n	800db8a <_printf_i+0x146>
 800dc34:	6923      	ldr	r3, [r4, #16]
 800dc36:	4632      	mov	r2, r6
 800dc38:	4649      	mov	r1, r9
 800dc3a:	4640      	mov	r0, r8
 800dc3c:	47d0      	blx	sl
 800dc3e:	3001      	adds	r0, #1
 800dc40:	d0ad      	beq.n	800db9e <_printf_i+0x15a>
 800dc42:	6823      	ldr	r3, [r4, #0]
 800dc44:	079b      	lsls	r3, r3, #30
 800dc46:	d413      	bmi.n	800dc70 <_printf_i+0x22c>
 800dc48:	68e0      	ldr	r0, [r4, #12]
 800dc4a:	9b03      	ldr	r3, [sp, #12]
 800dc4c:	4298      	cmp	r0, r3
 800dc4e:	bfb8      	it	lt
 800dc50:	4618      	movlt	r0, r3
 800dc52:	e7a6      	b.n	800dba2 <_printf_i+0x15e>
 800dc54:	2301      	movs	r3, #1
 800dc56:	4632      	mov	r2, r6
 800dc58:	4649      	mov	r1, r9
 800dc5a:	4640      	mov	r0, r8
 800dc5c:	47d0      	blx	sl
 800dc5e:	3001      	adds	r0, #1
 800dc60:	d09d      	beq.n	800db9e <_printf_i+0x15a>
 800dc62:	3501      	adds	r5, #1
 800dc64:	68e3      	ldr	r3, [r4, #12]
 800dc66:	9903      	ldr	r1, [sp, #12]
 800dc68:	1a5b      	subs	r3, r3, r1
 800dc6a:	42ab      	cmp	r3, r5
 800dc6c:	dcf2      	bgt.n	800dc54 <_printf_i+0x210>
 800dc6e:	e7eb      	b.n	800dc48 <_printf_i+0x204>
 800dc70:	2500      	movs	r5, #0
 800dc72:	f104 0619 	add.w	r6, r4, #25
 800dc76:	e7f5      	b.n	800dc64 <_printf_i+0x220>
 800dc78:	0800e6a1 	.word	0x0800e6a1
 800dc7c:	0800e6b2 	.word	0x0800e6b2

0800dc80 <__sflush_r>:
 800dc80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800dc84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc88:	0716      	lsls	r6, r2, #28
 800dc8a:	4605      	mov	r5, r0
 800dc8c:	460c      	mov	r4, r1
 800dc8e:	d454      	bmi.n	800dd3a <__sflush_r+0xba>
 800dc90:	684b      	ldr	r3, [r1, #4]
 800dc92:	2b00      	cmp	r3, #0
 800dc94:	dc02      	bgt.n	800dc9c <__sflush_r+0x1c>
 800dc96:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	dd48      	ble.n	800dd2e <__sflush_r+0xae>
 800dc9c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dc9e:	2e00      	cmp	r6, #0
 800dca0:	d045      	beq.n	800dd2e <__sflush_r+0xae>
 800dca2:	2300      	movs	r3, #0
 800dca4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800dca8:	682f      	ldr	r7, [r5, #0]
 800dcaa:	6a21      	ldr	r1, [r4, #32]
 800dcac:	602b      	str	r3, [r5, #0]
 800dcae:	d030      	beq.n	800dd12 <__sflush_r+0x92>
 800dcb0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800dcb2:	89a3      	ldrh	r3, [r4, #12]
 800dcb4:	0759      	lsls	r1, r3, #29
 800dcb6:	d505      	bpl.n	800dcc4 <__sflush_r+0x44>
 800dcb8:	6863      	ldr	r3, [r4, #4]
 800dcba:	1ad2      	subs	r2, r2, r3
 800dcbc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800dcbe:	b10b      	cbz	r3, 800dcc4 <__sflush_r+0x44>
 800dcc0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800dcc2:	1ad2      	subs	r2, r2, r3
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800dcc8:	6a21      	ldr	r1, [r4, #32]
 800dcca:	4628      	mov	r0, r5
 800dccc:	47b0      	blx	r6
 800dcce:	1c43      	adds	r3, r0, #1
 800dcd0:	89a3      	ldrh	r3, [r4, #12]
 800dcd2:	d106      	bne.n	800dce2 <__sflush_r+0x62>
 800dcd4:	6829      	ldr	r1, [r5, #0]
 800dcd6:	291d      	cmp	r1, #29
 800dcd8:	d82b      	bhi.n	800dd32 <__sflush_r+0xb2>
 800dcda:	4a2a      	ldr	r2, [pc, #168]	@ (800dd84 <__sflush_r+0x104>)
 800dcdc:	40ca      	lsrs	r2, r1
 800dcde:	07d6      	lsls	r6, r2, #31
 800dce0:	d527      	bpl.n	800dd32 <__sflush_r+0xb2>
 800dce2:	2200      	movs	r2, #0
 800dce4:	6062      	str	r2, [r4, #4]
 800dce6:	04d9      	lsls	r1, r3, #19
 800dce8:	6922      	ldr	r2, [r4, #16]
 800dcea:	6022      	str	r2, [r4, #0]
 800dcec:	d504      	bpl.n	800dcf8 <__sflush_r+0x78>
 800dcee:	1c42      	adds	r2, r0, #1
 800dcf0:	d101      	bne.n	800dcf6 <__sflush_r+0x76>
 800dcf2:	682b      	ldr	r3, [r5, #0]
 800dcf4:	b903      	cbnz	r3, 800dcf8 <__sflush_r+0x78>
 800dcf6:	6560      	str	r0, [r4, #84]	@ 0x54
 800dcf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dcfa:	602f      	str	r7, [r5, #0]
 800dcfc:	b1b9      	cbz	r1, 800dd2e <__sflush_r+0xae>
 800dcfe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dd02:	4299      	cmp	r1, r3
 800dd04:	d002      	beq.n	800dd0c <__sflush_r+0x8c>
 800dd06:	4628      	mov	r0, r5
 800dd08:	f7ff fb4a 	bl	800d3a0 <_free_r>
 800dd0c:	2300      	movs	r3, #0
 800dd0e:	6363      	str	r3, [r4, #52]	@ 0x34
 800dd10:	e00d      	b.n	800dd2e <__sflush_r+0xae>
 800dd12:	2301      	movs	r3, #1
 800dd14:	4628      	mov	r0, r5
 800dd16:	47b0      	blx	r6
 800dd18:	4602      	mov	r2, r0
 800dd1a:	1c50      	adds	r0, r2, #1
 800dd1c:	d1c9      	bne.n	800dcb2 <__sflush_r+0x32>
 800dd1e:	682b      	ldr	r3, [r5, #0]
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d0c6      	beq.n	800dcb2 <__sflush_r+0x32>
 800dd24:	2b1d      	cmp	r3, #29
 800dd26:	d001      	beq.n	800dd2c <__sflush_r+0xac>
 800dd28:	2b16      	cmp	r3, #22
 800dd2a:	d11e      	bne.n	800dd6a <__sflush_r+0xea>
 800dd2c:	602f      	str	r7, [r5, #0]
 800dd2e:	2000      	movs	r0, #0
 800dd30:	e022      	b.n	800dd78 <__sflush_r+0xf8>
 800dd32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd36:	b21b      	sxth	r3, r3
 800dd38:	e01b      	b.n	800dd72 <__sflush_r+0xf2>
 800dd3a:	690f      	ldr	r7, [r1, #16]
 800dd3c:	2f00      	cmp	r7, #0
 800dd3e:	d0f6      	beq.n	800dd2e <__sflush_r+0xae>
 800dd40:	0793      	lsls	r3, r2, #30
 800dd42:	680e      	ldr	r6, [r1, #0]
 800dd44:	bf08      	it	eq
 800dd46:	694b      	ldreq	r3, [r1, #20]
 800dd48:	600f      	str	r7, [r1, #0]
 800dd4a:	bf18      	it	ne
 800dd4c:	2300      	movne	r3, #0
 800dd4e:	eba6 0807 	sub.w	r8, r6, r7
 800dd52:	608b      	str	r3, [r1, #8]
 800dd54:	f1b8 0f00 	cmp.w	r8, #0
 800dd58:	dde9      	ble.n	800dd2e <__sflush_r+0xae>
 800dd5a:	6a21      	ldr	r1, [r4, #32]
 800dd5c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800dd5e:	4643      	mov	r3, r8
 800dd60:	463a      	mov	r2, r7
 800dd62:	4628      	mov	r0, r5
 800dd64:	47b0      	blx	r6
 800dd66:	2800      	cmp	r0, #0
 800dd68:	dc08      	bgt.n	800dd7c <__sflush_r+0xfc>
 800dd6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd72:	81a3      	strh	r3, [r4, #12]
 800dd74:	f04f 30ff 	mov.w	r0, #4294967295
 800dd78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dd7c:	4407      	add	r7, r0
 800dd7e:	eba8 0800 	sub.w	r8, r8, r0
 800dd82:	e7e7      	b.n	800dd54 <__sflush_r+0xd4>
 800dd84:	20400001 	.word	0x20400001

0800dd88 <_fflush_r>:
 800dd88:	b538      	push	{r3, r4, r5, lr}
 800dd8a:	690b      	ldr	r3, [r1, #16]
 800dd8c:	4605      	mov	r5, r0
 800dd8e:	460c      	mov	r4, r1
 800dd90:	b913      	cbnz	r3, 800dd98 <_fflush_r+0x10>
 800dd92:	2500      	movs	r5, #0
 800dd94:	4628      	mov	r0, r5
 800dd96:	bd38      	pop	{r3, r4, r5, pc}
 800dd98:	b118      	cbz	r0, 800dda2 <_fflush_r+0x1a>
 800dd9a:	6a03      	ldr	r3, [r0, #32]
 800dd9c:	b90b      	cbnz	r3, 800dda2 <_fflush_r+0x1a>
 800dd9e:	f7ff f867 	bl	800ce70 <__sinit>
 800dda2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	d0f3      	beq.n	800dd92 <_fflush_r+0xa>
 800ddaa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ddac:	07d0      	lsls	r0, r2, #31
 800ddae:	d404      	bmi.n	800ddba <_fflush_r+0x32>
 800ddb0:	0599      	lsls	r1, r3, #22
 800ddb2:	d402      	bmi.n	800ddba <_fflush_r+0x32>
 800ddb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ddb6:	f7ff fae2 	bl	800d37e <__retarget_lock_acquire_recursive>
 800ddba:	4628      	mov	r0, r5
 800ddbc:	4621      	mov	r1, r4
 800ddbe:	f7ff ff5f 	bl	800dc80 <__sflush_r>
 800ddc2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ddc4:	07da      	lsls	r2, r3, #31
 800ddc6:	4605      	mov	r5, r0
 800ddc8:	d4e4      	bmi.n	800dd94 <_fflush_r+0xc>
 800ddca:	89a3      	ldrh	r3, [r4, #12]
 800ddcc:	059b      	lsls	r3, r3, #22
 800ddce:	d4e1      	bmi.n	800dd94 <_fflush_r+0xc>
 800ddd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ddd2:	f7ff fad5 	bl	800d380 <__retarget_lock_release_recursive>
 800ddd6:	e7dd      	b.n	800dd94 <_fflush_r+0xc>

0800ddd8 <__swhatbuf_r>:
 800ddd8:	b570      	push	{r4, r5, r6, lr}
 800ddda:	460c      	mov	r4, r1
 800dddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dde0:	2900      	cmp	r1, #0
 800dde2:	b096      	sub	sp, #88	@ 0x58
 800dde4:	4615      	mov	r5, r2
 800dde6:	461e      	mov	r6, r3
 800dde8:	da0d      	bge.n	800de06 <__swhatbuf_r+0x2e>
 800ddea:	89a3      	ldrh	r3, [r4, #12]
 800ddec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ddf0:	f04f 0100 	mov.w	r1, #0
 800ddf4:	bf14      	ite	ne
 800ddf6:	2340      	movne	r3, #64	@ 0x40
 800ddf8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ddfc:	2000      	movs	r0, #0
 800ddfe:	6031      	str	r1, [r6, #0]
 800de00:	602b      	str	r3, [r5, #0]
 800de02:	b016      	add	sp, #88	@ 0x58
 800de04:	bd70      	pop	{r4, r5, r6, pc}
 800de06:	466a      	mov	r2, sp
 800de08:	f000 f862 	bl	800ded0 <_fstat_r>
 800de0c:	2800      	cmp	r0, #0
 800de0e:	dbec      	blt.n	800ddea <__swhatbuf_r+0x12>
 800de10:	9901      	ldr	r1, [sp, #4]
 800de12:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800de16:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800de1a:	4259      	negs	r1, r3
 800de1c:	4159      	adcs	r1, r3
 800de1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800de22:	e7eb      	b.n	800ddfc <__swhatbuf_r+0x24>

0800de24 <__smakebuf_r>:
 800de24:	898b      	ldrh	r3, [r1, #12]
 800de26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de28:	079d      	lsls	r5, r3, #30
 800de2a:	4606      	mov	r6, r0
 800de2c:	460c      	mov	r4, r1
 800de2e:	d507      	bpl.n	800de40 <__smakebuf_r+0x1c>
 800de30:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800de34:	6023      	str	r3, [r4, #0]
 800de36:	6123      	str	r3, [r4, #16]
 800de38:	2301      	movs	r3, #1
 800de3a:	6163      	str	r3, [r4, #20]
 800de3c:	b003      	add	sp, #12
 800de3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800de40:	ab01      	add	r3, sp, #4
 800de42:	466a      	mov	r2, sp
 800de44:	f7ff ffc8 	bl	800ddd8 <__swhatbuf_r>
 800de48:	9f00      	ldr	r7, [sp, #0]
 800de4a:	4605      	mov	r5, r0
 800de4c:	4639      	mov	r1, r7
 800de4e:	4630      	mov	r0, r6
 800de50:	f7fe fef6 	bl	800cc40 <_malloc_r>
 800de54:	b948      	cbnz	r0, 800de6a <__smakebuf_r+0x46>
 800de56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de5a:	059a      	lsls	r2, r3, #22
 800de5c:	d4ee      	bmi.n	800de3c <__smakebuf_r+0x18>
 800de5e:	f023 0303 	bic.w	r3, r3, #3
 800de62:	f043 0302 	orr.w	r3, r3, #2
 800de66:	81a3      	strh	r3, [r4, #12]
 800de68:	e7e2      	b.n	800de30 <__smakebuf_r+0xc>
 800de6a:	89a3      	ldrh	r3, [r4, #12]
 800de6c:	6020      	str	r0, [r4, #0]
 800de6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800de72:	81a3      	strh	r3, [r4, #12]
 800de74:	9b01      	ldr	r3, [sp, #4]
 800de76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800de7a:	b15b      	cbz	r3, 800de94 <__smakebuf_r+0x70>
 800de7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de80:	4630      	mov	r0, r6
 800de82:	f000 f837 	bl	800def4 <_isatty_r>
 800de86:	b128      	cbz	r0, 800de94 <__smakebuf_r+0x70>
 800de88:	89a3      	ldrh	r3, [r4, #12]
 800de8a:	f023 0303 	bic.w	r3, r3, #3
 800de8e:	f043 0301 	orr.w	r3, r3, #1
 800de92:	81a3      	strh	r3, [r4, #12]
 800de94:	89a3      	ldrh	r3, [r4, #12]
 800de96:	431d      	orrs	r5, r3
 800de98:	81a5      	strh	r5, [r4, #12]
 800de9a:	e7cf      	b.n	800de3c <__smakebuf_r+0x18>

0800de9c <memmove>:
 800de9c:	4288      	cmp	r0, r1
 800de9e:	b510      	push	{r4, lr}
 800dea0:	eb01 0402 	add.w	r4, r1, r2
 800dea4:	d902      	bls.n	800deac <memmove+0x10>
 800dea6:	4284      	cmp	r4, r0
 800dea8:	4623      	mov	r3, r4
 800deaa:	d807      	bhi.n	800debc <memmove+0x20>
 800deac:	1e43      	subs	r3, r0, #1
 800deae:	42a1      	cmp	r1, r4
 800deb0:	d008      	beq.n	800dec4 <memmove+0x28>
 800deb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800deb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800deba:	e7f8      	b.n	800deae <memmove+0x12>
 800debc:	4402      	add	r2, r0
 800debe:	4601      	mov	r1, r0
 800dec0:	428a      	cmp	r2, r1
 800dec2:	d100      	bne.n	800dec6 <memmove+0x2a>
 800dec4:	bd10      	pop	{r4, pc}
 800dec6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800deca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dece:	e7f7      	b.n	800dec0 <memmove+0x24>

0800ded0 <_fstat_r>:
 800ded0:	b538      	push	{r3, r4, r5, lr}
 800ded2:	4d07      	ldr	r5, [pc, #28]	@ (800def0 <_fstat_r+0x20>)
 800ded4:	2300      	movs	r3, #0
 800ded6:	4604      	mov	r4, r0
 800ded8:	4608      	mov	r0, r1
 800deda:	4611      	mov	r1, r2
 800dedc:	602b      	str	r3, [r5, #0]
 800dede:	f7f3 fe20 	bl	8001b22 <_fstat>
 800dee2:	1c43      	adds	r3, r0, #1
 800dee4:	d102      	bne.n	800deec <_fstat_r+0x1c>
 800dee6:	682b      	ldr	r3, [r5, #0]
 800dee8:	b103      	cbz	r3, 800deec <_fstat_r+0x1c>
 800deea:	6023      	str	r3, [r4, #0]
 800deec:	bd38      	pop	{r3, r4, r5, pc}
 800deee:	bf00      	nop
 800def0:	20046124 	.word	0x20046124

0800def4 <_isatty_r>:
 800def4:	b538      	push	{r3, r4, r5, lr}
 800def6:	4d06      	ldr	r5, [pc, #24]	@ (800df10 <_isatty_r+0x1c>)
 800def8:	2300      	movs	r3, #0
 800defa:	4604      	mov	r4, r0
 800defc:	4608      	mov	r0, r1
 800defe:	602b      	str	r3, [r5, #0]
 800df00:	f7f3 fe1f 	bl	8001b42 <_isatty>
 800df04:	1c43      	adds	r3, r0, #1
 800df06:	d102      	bne.n	800df0e <_isatty_r+0x1a>
 800df08:	682b      	ldr	r3, [r5, #0]
 800df0a:	b103      	cbz	r3, 800df0e <_isatty_r+0x1a>
 800df0c:	6023      	str	r3, [r4, #0]
 800df0e:	bd38      	pop	{r3, r4, r5, pc}
 800df10:	20046124 	.word	0x20046124

0800df14 <_realloc_r>:
 800df14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df18:	4607      	mov	r7, r0
 800df1a:	4614      	mov	r4, r2
 800df1c:	460d      	mov	r5, r1
 800df1e:	b921      	cbnz	r1, 800df2a <_realloc_r+0x16>
 800df20:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df24:	4611      	mov	r1, r2
 800df26:	f7fe be8b 	b.w	800cc40 <_malloc_r>
 800df2a:	b92a      	cbnz	r2, 800df38 <_realloc_r+0x24>
 800df2c:	f7ff fa38 	bl	800d3a0 <_free_r>
 800df30:	4625      	mov	r5, r4
 800df32:	4628      	mov	r0, r5
 800df34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df38:	f000 f81a 	bl	800df70 <_malloc_usable_size_r>
 800df3c:	4284      	cmp	r4, r0
 800df3e:	4606      	mov	r6, r0
 800df40:	d802      	bhi.n	800df48 <_realloc_r+0x34>
 800df42:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800df46:	d8f4      	bhi.n	800df32 <_realloc_r+0x1e>
 800df48:	4621      	mov	r1, r4
 800df4a:	4638      	mov	r0, r7
 800df4c:	f7fe fe78 	bl	800cc40 <_malloc_r>
 800df50:	4680      	mov	r8, r0
 800df52:	b908      	cbnz	r0, 800df58 <_realloc_r+0x44>
 800df54:	4645      	mov	r5, r8
 800df56:	e7ec      	b.n	800df32 <_realloc_r+0x1e>
 800df58:	42b4      	cmp	r4, r6
 800df5a:	4622      	mov	r2, r4
 800df5c:	4629      	mov	r1, r5
 800df5e:	bf28      	it	cs
 800df60:	4632      	movcs	r2, r6
 800df62:	f7ff fa0e 	bl	800d382 <memcpy>
 800df66:	4629      	mov	r1, r5
 800df68:	4638      	mov	r0, r7
 800df6a:	f7ff fa19 	bl	800d3a0 <_free_r>
 800df6e:	e7f1      	b.n	800df54 <_realloc_r+0x40>

0800df70 <_malloc_usable_size_r>:
 800df70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df74:	1f18      	subs	r0, r3, #4
 800df76:	2b00      	cmp	r3, #0
 800df78:	bfbc      	itt	lt
 800df7a:	580b      	ldrlt	r3, [r1, r0]
 800df7c:	18c0      	addlt	r0, r0, r3
 800df7e:	4770      	bx	lr

0800df80 <_init>:
 800df80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df82:	bf00      	nop
 800df84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df86:	bc08      	pop	{r3}
 800df88:	469e      	mov	lr, r3
 800df8a:	4770      	bx	lr

0800df8c <_fini>:
 800df8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df8e:	bf00      	nop
 800df90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df92:	bc08      	pop	{r3}
 800df94:	469e      	mov	lr, r3
 800df96:	4770      	bx	lr
