read -sv run_verilog_mid/adder_32b_16_76_c33a7789e08bc4e168b404650ce6b5a5.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_76_c33a7789e08bc4e168b404650ce6b5a5_yosys.v
