#Fabric Core Inserter Project File
#Generated by Fabric Inserter (version 2022.1 build 99559) at Mon Nov 11 22:51:03 2024
Project.type=inserter
Project.device.designInputFile=D:/01_Learning_projects/PDS_projects/SINGAL/logic_test/synthesize/LA_test_syn.adf
Project.device.ScanChain=1
Project.device.UserJtag=0
Project.device.deviceFamily=Logos
Project.device.deviceModel=PGL50H
Project.device.devicePackage=FBG484
Project.device.deviceSpeedGrade=-6
Project.Architecture=1 1 1 
Project.unit.dimension=1
Project.unit<0>.clockChannel=clk_250M
Project.unit<0>.clockEdge=Rising
Project.unit<0>.ramType=1
Project.unit<0>.dataDepth=8192
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.enablePowerOnInitData=false
Project.unit<0>.enableStorageQualification=false
Project.unit<0>.triggerSequencerLevels=1
Project.unit<0>.enableMultiWindow=false
Project.unit<0>.triggerPortCount=1
Project.unit<0>.triggerChannel<0><0>=nt_clk
Project.unit<0>.triggerChannel<0><1>=u_logic_analyzer/key_en1
Project.unit<0>.triggerChannel<0><2>=u_logic_analyzer/mode_2_frq[0]
Project.unit<0>.triggerChannel<0><3>=u_logic_analyzer/mode_2_frq[1]
Project.unit<0>.triggerChannel<0><4>=u_logic_analyzer/mode_3_tri[0]
Project.unit<0>.triggerChannel<0><5>=u_logic_analyzer/mode_3_tri[1]
Project.unit<0>.triggerChannel<0><6>=u_Signal_generators/mode_4_wave[0]
Project.unit<0>.triggerChannel<0><7>=u_Signal_generators/mode_4_wave[1]
Project.unit<0>.triggerChannel<0><8>=u_Signal_generators/mode_5_frq[0]
Project.unit<0>.triggerChannel<0><9>=u_Signal_generators/mode_5_frq[1]
Project.unit<0>.triggerChannel<0><10>=data_out[0]
Project.unit<0>.triggerChannel<0><11>=data_out[1]
Project.unit<0>.triggerChannel<0><12>=data_out[2]
Project.unit<0>.triggerChannel<0><13>=data_out[3]
Project.unit<0>.triggerChannel<0><14>=data_out[4]
Project.unit<0>.triggerChannel<0><15>=data_out[5]
Project.unit<0>.triggerChannel<0><16>=data_out[6]
Project.unit<0>.triggerChannel<0><17>=data_out[7]
Project.unit<0>.triggerChannel<0><18>=u_logic_analyzer/wren
Project.unit<0>.triggerChannel<0><19>=u_logic_analyzer/addrq[0]
Project.unit<0>.triggerChannel<0><20>=u_logic_analyzer/addrq[1]
Project.unit<0>.triggerChannel<0><21>=u_logic_analyzer/addrq[2]
Project.unit<0>.triggerChannel<0><22>=u_logic_analyzer/addrq[3]
Project.unit<0>.triggerChannel<0><23>=u_logic_analyzer/addrq[4]
Project.unit<0>.triggerChannel<0><24>=u_logic_analyzer/addrq[5]
Project.unit<0>.triggerChannel<0><25>=u_logic_analyzer/addrq[6]
Project.unit<0>.triggerChannel<0><26>=u_logic_analyzer/addrq[7]
Project.unit<0>.triggerChannel<0><27>=u_logic_analyzer/addrq[8]
Project.unit<0>.triggerChannel<0><28>=u_logic_analyzer/addrq[9]
Project.unit<0>.triggerChannel<0><29>=u_logic_analyzer/data_q[0]
Project.unit<0>.triggerChannel<0><30>=u_logic_analyzer/data_q[1]
Project.unit<0>.triggerChannel<0><31>=u_logic_analyzer/data_q[2]
Project.unit<0>.triggerChannel<0><32>=u_logic_analyzer/data_q[3]
Project.unit<0>.triggerChannel<0><33>=u_logic_analyzer/data_q[4]
Project.unit<0>.triggerChannel<0><34>=u_logic_analyzer/data_q[5]
Project.unit<0>.triggerChannel<0><35>=u_logic_analyzer/data_q[6]
Project.unit<0>.triggerChannel<0><36>=u_logic_analyzer/data_q[7]
Project.unit<0>.triggerChannel<0><37>=u_logic_analyzer/rd_addr[0]
Project.unit<0>.triggerChannel<0><38>=u_logic_analyzer/rd_addr[1]
Project.unit<0>.triggerChannel<0><39>=u_logic_analyzer/rd_addr[2]
Project.unit<0>.triggerChannel<0><40>=u_logic_analyzer/rd_addr[3]
Project.unit<0>.triggerChannel<0><41>=u_logic_analyzer/rd_addr[4]
Project.unit<0>.triggerChannel<0><42>=u_logic_analyzer/rd_addr[5]
Project.unit<0>.triggerChannel<0><43>=u_logic_analyzer/rd_addr[6]
Project.unit<0>.triggerChannel<0><44>=u_logic_analyzer/rd_addr[7]
Project.unit<0>.triggerChannel<0><45>=u_logic_analyzer/rd_addr[8]
Project.unit<0>.triggerChannel<0><46>=u_logic_analyzer/rd_addr[9]
Project.unit<0>.triggerChannel<0><47>=data_read[0]
Project.unit<0>.triggerChannel<0><48>=data_read[1]
Project.unit<0>.triggerChannel<0><49>=data_read[2]
Project.unit<0>.triggerChannel<0><50>=data_read[3]
Project.unit<0>.triggerChannel<0><51>=data_read[4]
Project.unit<0>.triggerChannel<0><52>=data_read[5]
Project.unit<0>.triggerChannel<0><53>=data_read[6]
Project.unit<0>.triggerChannel<0><54>=data_read[7]
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCountWidth<0>=0
Project.unit<0>.triggerMatchType<0>=1
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortWidth<0>=55
Project.unit<0>.triggerBus<0><2><3>=u_logic_analyzer/mode_2_frq
Project.unit<0>.triggerBus<0><4><5>=u_logic_analyzer/mode_3_tri
Project.unit<0>.triggerBus<0><6><7>=u_Signal_generators/mode_4_wave
Project.unit<0>.triggerBus<0><8><9>=u_Signal_generators/mode_5_frq
Project.unit<0>.triggerBus<0><10><17>=data_out
Project.unit<0>.triggerBus<0><19><28>=u_logic_analyzer/addrq
Project.unit<0>.triggerBus<0><29><36>=u_logic_analyzer/data_q
Project.unit<0>.triggerBus<0><37><46>=u_logic_analyzer/rd_addr
Project.unit<0>.triggerBus<0><47><54>=data_read
Project.unit<0>.busInserter<0><2/3>=u_logic_analyzer/mode_2_frq
Project.unit<0>.busInserter<1><4/5>=u_logic_analyzer/mode_3_tri
Project.unit<0>.busInserter<2><6/7>=u_Signal_generators/mode_4_wave
Project.unit<0>.busInserter<3><8/9>=u_Signal_generators/mode_5_frq
Project.unit<0>.busInserter<4><10/11/12/13/14/15/16/17>=data_out
Project.unit<0>.busInserter<5><19/20/21/22/23/24/25/26/27/28>=u_logic_analyzer/addrq
Project.unit<0>.busInserter<6><29/30/31/32/33/34/35/36>=u_logic_analyzer/data_q
Project.unit<0>.busInserter<7><37/38/39/40/41/42/43/44/45/46>=u_logic_analyzer/rd_addr
Project.unit<0>.busInserter<8><47/48/49/50/51/52/53/54>=data_read
