Release 14.2 - xst P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Uart.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Uart.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Uart"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg484

---- Source Options
Top Module Name                    : Uart
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "H:\Working\jiekou\UART\Uart\Trans.v" into library work
Parsing module <Trans>.
Analyzing Verilog file "H:\Working\jiekou\UART\Uart\Timer.v" into library work
Parsing module <Timer>.
Analyzing Verilog file "H:\Working\jiekou\UART\Uart\Recve.v" into library work
Parsing module <Recve>.
Analyzing Verilog file "H:\Working\jiekou\UART\Uart\Baud.v" into library work
Parsing module <Baud>.
Analyzing Verilog file "H:\Working\jiekou\UART\Uart\Uart.v" into library work
Parsing module <Uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Uart>.

Elaborating module <Timer>.

Elaborating module <Baud>.

Elaborating module <Recve>.

Elaborating module <Trans>.
WARNING:HDLCompiler:1127 - "H:\Working\jiekou\UART\Uart\Uart.v" Line 85: Assignment to busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\Working\jiekou\UART\Uart\Uart.v" Line 86: Assignment to Int_T ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "H:\Working\jiekou\UART\Uart\Uart.v" Line 89: Assignment to TxR ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Uart>.
    Related source file is "H:\Working\jiekou\UART\Uart\Uart.v".
        uart_size = 8
        baud_size = 3
        time_size = 32
        speed = 1
INFO:Xst:3210 - "H:\Working\jiekou\UART\Uart\Uart.v" line 79: Output port <busy> of the instance <Tx> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "H:\Working\jiekou\UART\Uart\Uart.v" line 79: Output port <Int_T> of the instance <Tx> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <Uart> synthesized.

Synthesizing Unit <Timer>.
    Related source file is "H:\Working\jiekou\UART\Uart\Timer.v".
        time_size = 32
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_2_o_add_1_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <Timer> synthesized.

Synthesizing Unit <Baud>.
    Related source file is "H:\Working\jiekou\UART\Uart\Baud.v".
        baud_size = 3
        ClkFrequency = 25000000
        Baudrate = 115200
        Baud16 = 1843200
        Baud16GeneratorAccWidth = 16
WARNING:Xst:647 - Input <baud_switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 17-bit register for signal <Baud16GeneratorAcc>.
    Found 17-bit adder for signal <GND_3_o_Baud16GeneratorInc[16]_add_1_OUT> created at line 49.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <Baud> synthesized.

Synthesizing Unit <Recve>.
    Related source file is "H:\Working\jiekou\UART\Uart\Recve.v".
        uart_size = 8
    Found 8-bit register for signal <cnt>.
    Found 8-bit register for signal <data_rec>.
    Found 1-bit register for signal <cnt_en>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <r0>.
    Found 8-bit adder for signal <cnt[7]_GND_4_o_add_2_OUT> created at line 74.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Recve> synthesized.

Synthesizing Unit <Trans>.
    Related source file is "H:\Working\jiekou\UART\Uart\Trans.v".
        uart_size = 8
    Found 1-bit register for signal <data_bit>.
    Found 8-bit register for signal <DataReg>.
    Found 8-bit register for signal <cnt>.
    Found 1-bit register for signal <cnt_en>.
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <Int_T>.
    Found 1-bit register for signal <TransEn>.
    Found 8-bit adder for signal <cnt[7]_GND_5_o_add_4_OUT> created at line 96.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <Trans> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 17-bit adder                                          : 1
 32-bit adder                                          : 1
 8-bit adder                                           : 2
# Registers                                            : 14
 1-bit register                                        : 8
 17-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 4
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Recve>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Recve> synthesized (advanced).

Synthesizing (advanced) Unit <Timer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Timer> synthesized (advanced).

Synthesizing (advanced) Unit <Trans>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Trans> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 17-bit adder                                          : 1
# Counters                                             : 3
 32-bit up counter                                     : 1
 8-bit up counter                                      : 2
# Registers                                            : 41
 Flip-Flops                                            : 41
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <cnt_en> in Unit <Trans> is equivalent to the following FF/Latch, which will be removed : <busy> 
WARNING:Xst:2677 - Node <Baud16GeneratorAcc_0> of sequential type is unconnected in block <Baud>.
WARNING:Xst:2677 - Node <Baud16GeneratorAcc_1> of sequential type is unconnected in block <Baud>.
WARNING:Xst:2677 - Node <Baud16GeneratorAcc_2> of sequential type is unconnected in block <Baud>.
WARNING:Xst:2677 - Node <Baud16GeneratorAcc_3> of sequential type is unconnected in block <Baud>.
WARNING:Xst:2677 - Node <Baud16GeneratorAcc_4> of sequential type is unconnected in block <Baud>.
WARNING:Xst:2677 - Node <timer/count_2> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_3> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_4> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_5> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_6> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_7> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_8> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_9> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_10> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_11> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_12> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_13> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_14> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_15> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_16> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_17> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_18> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_19> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_20> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_21> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_22> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_23> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_24> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_25> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_26> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_27> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_28> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_29> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_30> of sequential type is unconnected in block <Uart>.
WARNING:Xst:2677 - Node <timer/count_31> of sequential type is unconnected in block <Uart>.

Optimizing unit <Uart> ...

Optimizing unit <Recve> ...

Optimizing unit <Baud> ...

Optimizing unit <Trans> ...
WARNING:Xst:2677 - Node <Tx/Int_T> of sequential type is unconnected in block <Uart>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Uart, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Uart.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 94
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 1
#      LUT2                        : 20
#      LUT3                        : 5
#      LUT4                        : 4
#      LUT5                        : 7
#      LUT6                        : 19
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 52
#      FDC                         : 35
#      FDCE                        : 16
#      FDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              52  out of  54576     0%  
 Number of Slice LUTs:                   59  out of  27288     0%  
    Number used as Logic:                59  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     68
   Number with an unused Flip Flop:      16  out of     68    23%  
   Number with an unused LUT:             9  out of     68    13%  
   Number of fully used LUT-FF pairs:    43  out of     68    63%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    320     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2     |
baud_maker/Baud16GeneratorAcc_16   | BUFG                   | 36    |
timer/count_1                      | NONE(Rx/r0)            | 14    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.348ns (Maximum Frequency: 298.726MHz)
   Minimum input arrival time before clock: 3.997ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: 4.537ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.872ns (frequency: 534.217MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.872ns (Levels of Logic = 2)
  Source:            timer/count_1 (FF)
  Destination:       timer/count_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: timer/count_1 to timer/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             15   0.447   0.982  timer/count_1 (timer/count_1)
     LUT1:I0->O            0   0.205   0.000  timer/Mcount_count_xor<1>_rt (timer/Mcount_count_xor<1>_rt)
     XORCY:LI->O           1   0.136   0.000  timer/Mcount_count_xor<1> (Result<1>)
     FDC:D                     0.102          timer/count_1
    ----------------------------------------
    Total                      1.872ns (0.890ns logic, 0.982ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'baud_maker/Baud16GeneratorAcc_16'
  Clock period: 3.348ns (frequency: 298.726MHz)
  Total number of paths / destination ports: 287 / 44
-------------------------------------------------------------------------
Delay:               3.348ns (Levels of Logic = 3)
  Source:            Tx/DataReg_1 (FF)
  Destination:       Tx/data_bit (FF)
  Source Clock:      baud_maker/Baud16GeneratorAcc_16 rising
  Destination Clock: baud_maker/Baud16GeneratorAcc_16 rising

  Data Path: Tx/DataReg_1 to Tx/data_bit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.924  Tx/DataReg_1 (Tx/DataReg_1)
     LUT5:I0->O            1   0.203   0.684  Tx/Mmux_PWR_5_o_cnt[7]_MUX_17_o25_SW0 (N18)
     LUT6:I4->O            1   0.203   0.580  Tx/Mmux_PWR_5_o_cnt[7]_MUX_17_o25 (Tx/PWR_5_o_cnt[7]_MUX_17_o)
     LUT3:I2->O            1   0.205   0.000  Tx/data_bit_rstpot (Tx/data_bit_rstpot)
     FDP:D                     0.102          Tx/data_bit
    ----------------------------------------
    Total                      3.348ns (1.160ns logic, 2.188ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'timer/count_1'
  Clock period: 2.692ns (frequency: 371.485MHz)
  Total number of paths / destination ports: 79 / 13
-------------------------------------------------------------------------
Delay:               2.692ns (Levels of Logic = 2)
  Source:            baud_maker/Baud16GeneratorAcc_9 (FF)
  Destination:       baud_maker/Baud16GeneratorAcc_16 (FF)
  Source Clock:      timer/count_1 rising
  Destination Clock: timer/count_1 rising

  Data Path: baud_maker/Baud16GeneratorAcc_9 to baud_maker/Baud16GeneratorAcc_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   1.118  baud_maker/Baud16GeneratorAcc_9 (baud_maker/Baud16GeneratorAcc_9)
     LUT6:I1->O            2   0.203   0.617  baud_maker/Madd_GND_3_o_Baud16GeneratorInc[16]_add_1_OUT_xor<15>11_SW2 (N23)
     LUT6:I5->O            1   0.205   0.000  baud_maker/Madd_GND_3_o_Baud16GeneratorInc[16]_add_1_OUT_xor<15>11 (baud_maker/GND_3_o_Baud16GeneratorInc[16]_add_1_OUT<15>)
     FDC:D                     0.102          baud_maker/Baud16GeneratorAcc_15
    ----------------------------------------
    Total                      2.692ns (0.957ns logic, 1.735ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.997ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       timer/count_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to timer/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_IBUF (rst_IBUF)
     INV:I->O             52   0.206   1.560  rst_inv1_INV_0 (Rx/rst_inv)
     FDC:CLR                   0.430          timer/count_0
    ----------------------------------------
    Total                      3.997ns (1.858ns logic, 2.139ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'baud_maker/Baud16GeneratorAcc_16'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              3.997ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Rx/cnt_7 (FF)
  Destination Clock: baud_maker/Baud16GeneratorAcc_16 rising

  Data Path: rst to Rx/cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_IBUF (rst_IBUF)
     INV:I->O             52   0.206   1.560  rst_inv1_INV_0 (Rx/rst_inv)
     FDC:CLR                   0.430          Rx/ready
    ----------------------------------------
    Total                      3.997ns (1.858ns logic, 2.139ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'timer/count_1'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              3.997ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       Rx/r0 (FF)
  Destination Clock: timer/count_1 rising

  Data Path: rst to Rx/r0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_IBUF (rst_IBUF)
     INV:I->O             52   0.206   1.560  rst_inv1_INV_0 (Rx/rst_inv)
     FDC:CLR                   0.430          Rx/r0
    ----------------------------------------
    Total                      3.997ns (1.858ns logic, 2.139ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'baud_maker/Baud16GeneratorAcc_16'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            Tx/data_bit (FF)
  Destination:       data_out (PAD)
  Source Clock:      baud_maker/Baud16GeneratorAcc_16 rising

  Data Path: Tx/data_bit to data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.447   0.616  Tx/data_bit (Tx/data_bit)
     OBUF:I->O                 2.571          data_out_OBUF (data_out)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.537ns (Levels of Logic = 2)
  Source:            data_in (PAD)
  Destination:       Int_T_show (PAD)

  Data Path: data_in to Int_T_show
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.744  data_in_IBUF (Int_T_show_OBUF)
     OBUF:I->O                 2.571          Int_T_show_OBUF (Int_T_show)
    ----------------------------------------
    Total                      4.537ns (3.793ns logic, 0.744ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock baud_maker/Baud16GeneratorAcc_16
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
baud_maker/Baud16GeneratorAcc_16|    3.348|         |         |         |
timer/count_1                   |    2.372|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.872|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock timer/count_1
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
baud_maker/Baud16GeneratorAcc_16|    3.589|         |         |         |
timer/count_1                   |    2.692|         |         |         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.55 secs
 
--> 

Total memory usage is 183912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   40 (   0 filtered)
Number of infos    :    4 (   0 filtered)

