<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/impl/gwsynthesis/Prozessor.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/src/Prozessor.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/theilmann/Jahresarbeit/Praktischer Teil/Verilog/CPU/Prozessor/src/Prozessor.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jan 20 22:41:07 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1765</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1847</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>160.000</td>
<td>6.250
<td>0.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>6.250(MHz)</td>
<td>125.949(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>152.060</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_29_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.013</td>
<td>7.863</td>
</tr>
<tr>
<td>2</td>
<td>152.164</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_30_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.013</td>
<td>7.759</td>
</tr>
<tr>
<td>3</td>
<td>152.199</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_27_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.003</td>
<td>7.740</td>
</tr>
<tr>
<td>4</td>
<td>152.266</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_19_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.044</td>
<td>7.627</td>
</tr>
<tr>
<td>5</td>
<td>152.451</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_24_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.023</td>
<td>7.463</td>
</tr>
<tr>
<td>6</td>
<td>152.455</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_28_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.026</td>
<td>7.455</td>
</tr>
<tr>
<td>7</td>
<td>152.466</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_25_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.025</td>
<td>7.445</td>
</tr>
<tr>
<td>8</td>
<td>152.499</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_31_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.006</td>
<td>7.443</td>
</tr>
<tr>
<td>9</td>
<td>152.502</td>
<td>machine/rs2_2_s0/Q</td>
<td>machine/tmp_rd_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.006</td>
<td>7.440</td>
</tr>
<tr>
<td>10</td>
<td>152.624</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_23_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.002</td>
<td>7.310</td>
</tr>
<tr>
<td>11</td>
<td>152.703</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_26_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.003</td>
<td>7.237</td>
</tr>
<tr>
<td>12</td>
<td>152.790</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_15_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.017</td>
<td>7.129</td>
</tr>
<tr>
<td>13</td>
<td>152.801</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_20_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.026</td>
<td>7.109</td>
</tr>
<tr>
<td>14</td>
<td>152.835</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_22_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.026</td>
<td>7.075</td>
</tr>
<tr>
<td>15</td>
<td>152.860</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_21_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.028</td>
<td>7.048</td>
</tr>
<tr>
<td>16</td>
<td>152.870</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_17_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.008</td>
<td>7.059</td>
</tr>
<tr>
<td>17</td>
<td>152.911</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_18_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.015</td>
<td>7.040</td>
</tr>
<tr>
<td>18</td>
<td>152.960</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_13_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.030</td>
<td>6.947</td>
</tr>
<tr>
<td>19</td>
<td>152.984</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.002</td>
<td>6.950</td>
</tr>
<tr>
<td>20</td>
<td>153.070</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_9_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>-0.005</td>
<td>6.872</td>
</tr>
<tr>
<td>21</td>
<td>153.125</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_16_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.019</td>
<td>6.793</td>
</tr>
<tr>
<td>22</td>
<td>153.125</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_11_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.002</td>
<td>6.809</td>
</tr>
<tr>
<td>23</td>
<td>153.138</td>
<td>machine/funct3_1_s0/Q</td>
<td>machine/bus_addr_30_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.027</td>
<td>6.771</td>
</tr>
<tr>
<td>24</td>
<td>153.142</td>
<td>machine/opcode_2_s0/Q</td>
<td>machine/tmp_rd_10_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.034</td>
<td>6.760</td>
</tr>
<tr>
<td>25</td>
<td>153.269</td>
<td>machine/funct3_1_s0/Q</td>
<td>machine/bus_addr_31_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>160.000</td>
<td>0.027</td>
<td>6.640</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.216</td>
<td>machine/bus_wdata_26_s0/Q</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.243</td>
</tr>
<tr>
<td>2</td>
<td>0.217</td>
<td>machine/bus_addr_7_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.232</td>
</tr>
<tr>
<td>3</td>
<td>0.225</td>
<td>machine/bus_addr_8_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.240</td>
</tr>
<tr>
<td>4</td>
<td>0.242</td>
<td>machine/bus_addr_12_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[12]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.291</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>led_inst/row_addr_0_s1/Q</td>
<td>led_inst/row_addr_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>machine/bus_wdata_25_s0/Q</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.302</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>clk_trace_s2/Q</td>
<td>clk_trace_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>led_inst/col_addr_0_s1/Q</td>
<td>led_inst/col_addr_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>led_inst/wait_cntr_1_s0/Q</td>
<td>led_inst/wait_cntr_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.282</td>
<td>machine/bus_addr_7_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>0.295</td>
</tr>
<tr>
<td>11</td>
<td>0.290</td>
<td>machine/bus_addr_8_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[8]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>0.303</td>
</tr>
<tr>
<td>12</td>
<td>0.291</td>
<td>machine/bus_wdata_27_s0/Q</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/DI[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.318</td>
</tr>
<tr>
<td>13</td>
<td>0.301</td>
<td>led_inst/col_addr_1_s0/Q</td>
<td>fb_inst/mem_b_mem_b_0_0_s/ADB[3]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.334</td>
</tr>
<tr>
<td>14</td>
<td>0.310</td>
<td>machine/bus_wdata_20_s0/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.014</td>
<td>0.333</td>
</tr>
<tr>
<td>15</td>
<td>0.314</td>
<td>machine/bus_wdata_21_s0/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/DI[1]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>0.327</td>
</tr>
<tr>
<td>16</td>
<td>0.317</td>
<td>machine/bus_addr_9_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/ADB[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.366</td>
</tr>
<tr>
<td>17</td>
<td>0.317</td>
<td>machine/bus_addr_9_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.366</td>
</tr>
<tr>
<td>18</td>
<td>0.317</td>
<td>machine/bus_addr_9_s1/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/ADA[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.368</td>
</tr>
<tr>
<td>19</td>
<td>0.319</td>
<td>machine/bus_addr_12_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[12]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.366</td>
</tr>
<tr>
<td>20</td>
<td>0.319</td>
<td>machine/bus_addr_9_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.366</td>
</tr>
<tr>
<td>21</td>
<td>0.320</td>
<td>machine/bus_addr_11_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/ADB[11]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.369</td>
</tr>
<tr>
<td>22</td>
<td>0.322</td>
<td>machine/bus_addr_9_s1/Q</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/ADA[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.369</td>
</tr>
<tr>
<td>23</td>
<td>0.322</td>
<td>machine/pc_next_31_s0/Q</td>
<td>machine/pc_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.337</td>
</tr>
<tr>
<td>24</td>
<td>0.323</td>
<td>machine/bus_addr_9_s1/Q</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/ADB[9]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.368</td>
</tr>
<tr>
<td>25</td>
<td>0.326</td>
<td>machine/bus_wdata_30_s0/Q</td>
<td>dmem/ram_mem_3_ram_mem_3_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.340</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>77.490</td>
<td>78.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>77.490</td>
<td>78.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>77.490</td>
<td>78.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>77.490</td>
<td>78.490</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>77.494</td>
<td>78.494</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>77.494</td>
<td>78.494</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>77.494</td>
<td>78.494</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>77.494</td>
<td>78.494</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>77.496</td>
<td>78.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>77.496</td>
<td>78.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.857</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>8.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/COUT</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][B]</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>8.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td style=" background: #97FFFF;">machine/n1273_s/COUT</td>
</tr>
<tr>
<td>8.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][A]</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n1272_s/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][B]</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>8.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n1271_s/COUT</td>
</tr>
<tr>
<td>8.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][A]</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][A]</td>
<td style=" background: #97FFFF;">machine/n1270_s/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][B]</td>
<td>machine/n1269_s/CIN</td>
</tr>
<tr>
<td>8.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][B]</td>
<td style=" background: #97FFFF;">machine/n1269_s/COUT</td>
</tr>
<tr>
<td>8.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[1][A]</td>
<td>machine/n1268_s/CIN</td>
</tr>
<tr>
<td>8.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[1][A]</td>
<td style=" background: #97FFFF;">machine/n1268_s/COUT</td>
</tr>
<tr>
<td>8.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[1][B]</td>
<td>machine/n1267_s/CIN</td>
</tr>
<tr>
<td>8.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[1][B]</td>
<td style=" background: #97FFFF;">machine/n1267_s/COUT</td>
</tr>
<tr>
<td>8.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[2][A]</td>
<td>machine/n1266_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[2][A]</td>
<td style=" background: #97FFFF;">machine/n1266_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[2][B]</td>
<td>machine/n1265_s/CIN</td>
</tr>
<tr>
<td>9.084</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[2][B]</td>
<td style=" background: #97FFFF;">machine/n1265_s/SUM</td>
</tr>
<tr>
<td>9.931</td>
<td>0.846</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][B]</td>
<td>machine/n8387_s12/I2</td>
</tr>
<tr>
<td>10.457</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n8387_s12/F</td>
</tr>
<tr>
<td>10.594</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[0][B]</td>
<td>machine/n8387_s10/I1</td>
</tr>
<tr>
<td>10.857</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n8387_s10/F</td>
</tr>
<tr>
<td>10.857</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[0][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.981</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[0][B]</td>
<td>machine/tmp_rd_29_s1/CLK</td>
</tr>
<tr>
<td>162.917</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C53[0][B]</td>
<td>machine/tmp_rd_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.211, 40.841%; route: 4.269, 54.294%; tC2Q: 0.382, 4.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.089%; route: 1.935, 64.911%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.164</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>8.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/COUT</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][B]</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>8.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td style=" background: #97FFFF;">machine/n1273_s/COUT</td>
</tr>
<tr>
<td>8.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][A]</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n1272_s/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][B]</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>8.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n1271_s/COUT</td>
</tr>
<tr>
<td>8.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][A]</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][A]</td>
<td style=" background: #97FFFF;">machine/n1270_s/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][B]</td>
<td>machine/n1269_s/CIN</td>
</tr>
<tr>
<td>8.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][B]</td>
<td style=" background: #97FFFF;">machine/n1269_s/COUT</td>
</tr>
<tr>
<td>8.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[1][A]</td>
<td>machine/n1268_s/CIN</td>
</tr>
<tr>
<td>8.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[1][A]</td>
<td style=" background: #97FFFF;">machine/n1268_s/COUT</td>
</tr>
<tr>
<td>8.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[1][B]</td>
<td>machine/n1267_s/CIN</td>
</tr>
<tr>
<td>8.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[1][B]</td>
<td style=" background: #97FFFF;">machine/n1267_s/COUT</td>
</tr>
<tr>
<td>8.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[2][A]</td>
<td>machine/n1266_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[2][A]</td>
<td style=" background: #97FFFF;">machine/n1266_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[2][B]</td>
<td>machine/n1265_s/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[2][B]</td>
<td style=" background: #97FFFF;">machine/n1265_s/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C57[0][A]</td>
<td>machine/n1264_s/CIN</td>
</tr>
<tr>
<td>9.082</td>
<td>0.244</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C57[0][A]</td>
<td style=" background: #97FFFF;">machine/n1264_s/SUM</td>
</tr>
<tr>
<td>9.638</td>
<td>0.556</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C53[2][A]</td>
<td>machine/n8386_s12/I2</td>
</tr>
<tr>
<td>10.099</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n8386_s12/F</td>
</tr>
<tr>
<td>10.237</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][A]</td>
<td>machine/n8386_s10/I1</td>
</tr>
<tr>
<td>10.753</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][A]</td>
<td style=" background: #97FFFF;">machine/n8386_s10/F</td>
</tr>
<tr>
<td>10.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.981</td>
<td>1.935</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C53[1][A]</td>
<td>machine/tmp_rd_30_s1/CLK</td>
</tr>
<tr>
<td>162.917</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C53[1][A]</td>
<td>machine/tmp_rd_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.397, 43.787%; route: 3.979, 51.283%; tC2Q: 0.382, 4.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.089%; route: 1.935, 64.911%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>8.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/COUT</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][B]</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>8.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td style=" background: #97FFFF;">machine/n1273_s/COUT</td>
</tr>
<tr>
<td>8.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][A]</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n1272_s/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][B]</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>8.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n1271_s/COUT</td>
</tr>
<tr>
<td>8.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][A]</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][A]</td>
<td style=" background: #97FFFF;">machine/n1270_s/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][B]</td>
<td>machine/n1269_s/CIN</td>
</tr>
<tr>
<td>8.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][B]</td>
<td style=" background: #97FFFF;">machine/n1269_s/COUT</td>
</tr>
<tr>
<td>8.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[1][A]</td>
<td>machine/n1268_s/CIN</td>
</tr>
<tr>
<td>8.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[1][A]</td>
<td style=" background: #97FFFF;">machine/n1268_s/COUT</td>
</tr>
<tr>
<td>8.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[1][B]</td>
<td>machine/n1267_s/CIN</td>
</tr>
<tr>
<td>8.984</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[1][B]</td>
<td style=" background: #97FFFF;">machine/n1267_s/SUM</td>
</tr>
<tr>
<td>9.439</td>
<td>0.455</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>machine/n8389_s12/I2</td>
</tr>
<tr>
<td>9.961</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td style=" background: #97FFFF;">machine/n8389_s12/F</td>
</tr>
<tr>
<td>10.208</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td>machine/n8389_s10/I1</td>
</tr>
<tr>
<td>10.734</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" background: #97FFFF;">machine/n8389_s10/F</td>
</tr>
<tr>
<td>10.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.997</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][B]</td>
<td>machine/tmp_rd_27_s1/CLK</td>
</tr>
<tr>
<td>162.933</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C47[0][B]</td>
<td>machine/tmp_rd_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.370, 43.538%; route: 3.988, 51.520%; tC2Q: 0.382, 4.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.898%; route: 1.951, 65.102%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/SUM</td>
</tr>
<tr>
<td>9.241</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][B]</td>
<td>machine/n8397_s12/I2</td>
</tr>
<tr>
<td>9.767</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C47[0][B]</td>
<td style=" background: #97FFFF;">machine/n8397_s12/F</td>
</tr>
<tr>
<td>10.094</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>machine/n8397_s10/I1</td>
</tr>
<tr>
<td>10.621</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td style=" background: #97FFFF;">machine/n8397_s10/F</td>
</tr>
<tr>
<td>10.621</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.950</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>machine/tmp_rd_19_s1/CLK</td>
</tr>
<tr>
<td>162.887</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C47[1][A]</td>
<td>machine/tmp_rd_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.975, 39.008%; route: 4.269, 55.976%; tC2Q: 0.382, 5.015%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.453%; route: 1.904, 64.547%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.451</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>8.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/COUT</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][B]</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>8.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td style=" background: #97FFFF;">machine/n1273_s/COUT</td>
</tr>
<tr>
<td>8.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][A]</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n1272_s/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][B]</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>8.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n1271_s/COUT</td>
</tr>
<tr>
<td>8.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][A]</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>8.782</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][A]</td>
<td style=" background: #97FFFF;">machine/n1270_s/SUM</td>
</tr>
<tr>
<td>9.436</td>
<td>0.654</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[3][B]</td>
<td>machine/n8392_s12/I2</td>
</tr>
<tr>
<td>9.957</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[3][B]</td>
<td style=" background: #97FFFF;">machine/n8392_s12/F</td>
</tr>
<tr>
<td>9.959</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[3][A]</td>
<td>machine/n8392_s10/I1</td>
</tr>
<tr>
<td>10.457</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[3][A]</td>
<td style=" background: #97FFFF;">machine/n8392_s10/F</td>
</tr>
<tr>
<td>10.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[3][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.972</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C52[3][A]</td>
<td>machine/tmp_rd_24_s1/CLK</td>
</tr>
<tr>
<td>162.908</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C52[3][A]</td>
<td>machine/tmp_rd_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.139, 42.059%; route: 3.942, 52.816%; tC2Q: 0.382, 5.125%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.199%; route: 1.926, 64.801%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>8.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/COUT</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][B]</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>8.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td style=" background: #97FFFF;">machine/n1273_s/COUT</td>
</tr>
<tr>
<td>8.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][A]</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n1272_s/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][B]</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>8.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n1271_s/COUT</td>
</tr>
<tr>
<td>8.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][A]</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][A]</td>
<td style=" background: #97FFFF;">machine/n1270_s/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][B]</td>
<td>machine/n1269_s/CIN</td>
</tr>
<tr>
<td>8.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][B]</td>
<td style=" background: #97FFFF;">machine/n1269_s/COUT</td>
</tr>
<tr>
<td>8.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[1][A]</td>
<td>machine/n1268_s/CIN</td>
</tr>
<tr>
<td>8.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[1][A]</td>
<td style=" background: #97FFFF;">machine/n1268_s/COUT</td>
</tr>
<tr>
<td>8.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[1][B]</td>
<td>machine/n1267_s/CIN</td>
</tr>
<tr>
<td>8.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[1][B]</td>
<td style=" background: #97FFFF;">machine/n1267_s/COUT</td>
</tr>
<tr>
<td>8.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[2][A]</td>
<td>machine/n1266_s/CIN</td>
</tr>
<tr>
<td>8.982</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[2][A]</td>
<td style=" background: #97FFFF;">machine/n1266_s/SUM</td>
</tr>
<tr>
<td>9.693</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>machine/n8388_s12/I2</td>
</tr>
<tr>
<td>9.983</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td style=" background: #97FFFF;">machine/n8388_s12/F</td>
</tr>
<tr>
<td>9.988</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>machine/n8388_s10/I1</td>
</tr>
<tr>
<td>10.449</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td style=" background: #97FFFF;">machine/n8388_s10/F</td>
</tr>
<tr>
<td>10.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_28_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.968</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>machine/tmp_rd_28_s1/CLK</td>
</tr>
<tr>
<td>162.904</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[1][B]</td>
<td>machine/tmp_rd_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.071, 41.195%; route: 4.002, 53.674%; tC2Q: 0.382, 5.131%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.244%; route: 1.922, 64.756%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.905</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>8.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/COUT</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][B]</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>8.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td style=" background: #97FFFF;">machine/n1273_s/COUT</td>
</tr>
<tr>
<td>8.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][A]</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n1272_s/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][B]</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>8.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n1271_s/COUT</td>
</tr>
<tr>
<td>8.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][A]</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][A]</td>
<td style=" background: #97FFFF;">machine/n1270_s/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][B]</td>
<td>machine/n1269_s/CIN</td>
</tr>
<tr>
<td>8.884</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][B]</td>
<td style=" background: #97FFFF;">machine/n1269_s/SUM</td>
</tr>
<tr>
<td>9.503</td>
<td>0.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C53[0][B]</td>
<td>machine/n8391_s12/I2</td>
</tr>
<tr>
<td>9.766</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C53[0][B]</td>
<td style=" background: #97FFFF;">machine/n8391_s12/F</td>
</tr>
<tr>
<td>9.923</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>machine/n8391_s10/I1</td>
</tr>
<tr>
<td>10.439</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n8391_s10/F</td>
</tr>
<tr>
<td>10.439</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.969</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>machine/tmp_rd_25_s1/CLK</td>
</tr>
<tr>
<td>162.905</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C53[0][A]</td>
<td>machine/tmp_rd_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.025</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.001, 40.311%; route: 4.062, 54.552%; tC2Q: 0.382, 5.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.229%; route: 1.923, 64.771%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.499</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.437</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.936</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>8.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/COUT</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][B]</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>8.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td style=" background: #97FFFF;">machine/n1273_s/COUT</td>
</tr>
<tr>
<td>8.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][A]</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n1272_s/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][B]</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>8.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n1271_s/COUT</td>
</tr>
<tr>
<td>8.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][A]</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][A]</td>
<td style=" background: #97FFFF;">machine/n1270_s/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][B]</td>
<td>machine/n1269_s/CIN</td>
</tr>
<tr>
<td>8.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][B]</td>
<td style=" background: #97FFFF;">machine/n1269_s/COUT</td>
</tr>
<tr>
<td>8.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[1][A]</td>
<td>machine/n1268_s/CIN</td>
</tr>
<tr>
<td>8.688</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[1][A]</td>
<td style=" background: #97FFFF;">machine/n1268_s/COUT</td>
</tr>
<tr>
<td>8.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[1][B]</td>
<td>machine/n1267_s/CIN</td>
</tr>
<tr>
<td>8.738</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[1][B]</td>
<td style=" background: #97FFFF;">machine/n1267_s/COUT</td>
</tr>
<tr>
<td>8.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[2][A]</td>
<td>machine/n1266_s/CIN</td>
</tr>
<tr>
<td>8.788</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[2][A]</td>
<td style=" background: #97FFFF;">machine/n1266_s/COUT</td>
</tr>
<tr>
<td>8.788</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[2][B]</td>
<td>machine/n1265_s/CIN</td>
</tr>
<tr>
<td>8.838</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[2][B]</td>
<td style=" background: #97FFFF;">machine/n1265_s/COUT</td>
</tr>
<tr>
<td>8.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C57[0][A]</td>
<td>machine/n1264_s/CIN</td>
</tr>
<tr>
<td>8.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C57[0][A]</td>
<td style=" background: #97FFFF;">machine/n1264_s/COUT</td>
</tr>
<tr>
<td>8.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C57[0][B]</td>
<td>machine/n1263_s/CIN</td>
</tr>
<tr>
<td>9.189</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C57[0][B]</td>
<td style=" background: #97FFFF;">machine/n1263_s/SUM</td>
</tr>
<tr>
<td>9.681</td>
<td>0.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td>machine/n8385_s13/I2</td>
</tr>
<tr>
<td>9.971</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C47[3][A]</td>
<td style=" background: #97FFFF;">machine/n8385_s13/F</td>
</tr>
<tr>
<td>9.976</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>machine/n8385_s11/I1</td>
</tr>
<tr>
<td>10.437</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" background: #97FFFF;">machine/n8385_s11/F</td>
</tr>
<tr>
<td>10.437</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>163.000</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>machine/tmp_rd_31_s1/CLK</td>
</tr>
<tr>
<td>162.936</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C47[2][A]</td>
<td>machine/tmp_rd_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.279, 44.053%; route: 3.782, 50.808%; tC2Q: 0.382, 5.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.869%; route: 1.954, 65.131%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.417</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.919</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/rs2_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.977</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][A]</td>
<td>machine/rs2_2_s0/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R18C44[2][A]</td>
<td style=" font-weight:bold;">machine/rs2_2_s0/Q</td>
</tr>
<tr>
<td>5.387</td>
<td>2.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C50[0][B]</td>
<td>machine/n1195_s37/S0</td>
</tr>
<tr>
<td>5.640</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n1195_s37/O</td>
</tr>
<tr>
<td>6.242</td>
<td>0.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td>machine/n8416_s133/I0</td>
</tr>
<tr>
<td>6.703</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n8416_s133/F</td>
</tr>
<tr>
<td>6.861</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td>machine/n8416_s72/I3</td>
</tr>
<tr>
<td>7.377</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n8416_s72/F</td>
</tr>
<tr>
<td>7.570</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>machine/n8416_s47/I0</td>
</tr>
<tr>
<td>8.086</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n8416_s47/F</td>
</tr>
<tr>
<td>8.088</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][A]</td>
<td>machine/n8416_s31/I1</td>
</tr>
<tr>
<td>8.605</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n8416_s31/F</td>
</tr>
<tr>
<td>8.607</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][B]</td>
<td>machine/n8416_s20/I0</td>
</tr>
<tr>
<td>9.068</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n8416_s20/F</td>
</tr>
<tr>
<td>9.071</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[3][A]</td>
<td>machine/n8416_s14/I0</td>
</tr>
<tr>
<td>9.568</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C49[3][A]</td>
<td style=" background: #97FFFF;">machine/n8416_s14/F</td>
</tr>
<tr>
<td>9.896</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td>machine/n8416_s10/I3</td>
</tr>
<tr>
<td>10.417</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td style=" background: #97FFFF;">machine/n8416_s10/F</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.983</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C49[3][A]</td>
<td>machine/tmp_rd_0_s1/CLK</td>
</tr>
<tr>
<td>162.919</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C49[3][A]</td>
<td>machine/tmp_rd_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.133%; route: 1.931, 64.867%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.743, 50.302%; route: 3.315, 44.556%; tC2Q: 0.382, 5.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.067%; route: 1.937, 64.933%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>8.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/COUT</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][B]</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>8.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td style=" background: #97FFFF;">machine/n1273_s/COUT</td>
</tr>
<tr>
<td>8.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][A]</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n1272_s/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][B]</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>8.789</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n1271_s/SUM</td>
</tr>
<tr>
<td>8.978</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C53[3][B]</td>
<td>machine/n8393_s12/I2</td>
</tr>
<tr>
<td>9.476</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C53[3][B]</td>
<td style=" background: #97FFFF;">machine/n8393_s12/F</td>
</tr>
<tr>
<td>9.843</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[1][A]</td>
<td>machine/n8393_s10/I1</td>
</tr>
<tr>
<td>10.304</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n8393_s10/F</td>
</tr>
<tr>
<td>10.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[1][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.992</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[1][A]</td>
<td>machine/tmp_rd_23_s1/CLK</td>
</tr>
<tr>
<td>162.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C54[1][A]</td>
<td>machine/tmp_rd_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.086, 42.218%; route: 3.842, 52.550%; tC2Q: 0.382, 5.232%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.960%; route: 1.946, 65.040%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>8.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/COUT</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][B]</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>8.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td style=" background: #97FFFF;">machine/n1273_s/COUT</td>
</tr>
<tr>
<td>8.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][A]</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>8.488</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n1272_s/COUT</td>
</tr>
<tr>
<td>8.488</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][B]</td>
<td>machine/n1271_s/CIN</td>
</tr>
<tr>
<td>8.538</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][B]</td>
<td style=" background: #97FFFF;">machine/n1271_s/COUT</td>
</tr>
<tr>
<td>8.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][A]</td>
<td>machine/n1270_s/CIN</td>
</tr>
<tr>
<td>8.588</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][A]</td>
<td style=" background: #97FFFF;">machine/n1270_s/COUT</td>
</tr>
<tr>
<td>8.588</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[0][B]</td>
<td>machine/n1269_s/CIN</td>
</tr>
<tr>
<td>8.638</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[0][B]</td>
<td style=" background: #97FFFF;">machine/n1269_s/COUT</td>
</tr>
<tr>
<td>8.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C56[1][A]</td>
<td>machine/n1268_s/CIN</td>
</tr>
<tr>
<td>8.882</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C56[1][A]</td>
<td style=" background: #97FFFF;">machine/n1268_s/SUM</td>
</tr>
<tr>
<td>9.272</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td>machine/n8390_s12/I2</td>
</tr>
<tr>
<td>9.562</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C47[3][B]</td>
<td style=" background: #97FFFF;">machine/n8390_s12/F</td>
</tr>
<tr>
<td>9.704</td>
<td>0.142</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>machine/n8390_s10/I1</td>
</tr>
<tr>
<td>10.231</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" background: #97FFFF;">machine/n8390_s10/F</td>
</tr>
<tr>
<td>10.231</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.997</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>machine/tmp_rd_26_s1/CLK</td>
</tr>
<tr>
<td>162.933</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C47[0][A]</td>
<td>machine/tmp_rd_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.036, 41.957%; route: 3.818, 52.757%; tC2Q: 0.382, 5.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.898%; route: 1.951, 65.102%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.913</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.384</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/SUM</td>
</tr>
<tr>
<td>8.948</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td>machine/n8401_s12/I2</td>
</tr>
<tr>
<td>9.469</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[3][A]</td>
<td style=" background: #97FFFF;">machine/n8401_s12/F</td>
</tr>
<tr>
<td>9.607</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>machine/n8401_s10/I1</td>
</tr>
<tr>
<td>10.123</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td style=" background: #97FFFF;">machine/n8401_s10/F</td>
</tr>
<tr>
<td>10.123</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.977</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>machine/tmp_rd_15_s1/CLK</td>
</tr>
<tr>
<td>162.913</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C48[0][B]</td>
<td>machine/tmp_rd_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.760, 38.715%; route: 3.987, 55.920%; tC2Q: 0.382, 5.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.133%; route: 1.931, 64.867%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.103</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>8.582</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/SUM</td>
</tr>
<tr>
<td>9.178</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td>machine/n8396_s12/I2</td>
</tr>
<tr>
<td>9.639</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][A]</td>
<td style=" background: #97FFFF;">machine/n8396_s12/F</td>
</tr>
<tr>
<td>9.642</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>machine/n8396_s10/I1</td>
</tr>
<tr>
<td>10.103</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td style=" background: #97FFFF;">machine/n8396_s10/F</td>
</tr>
<tr>
<td>10.103</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.968</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>machine/tmp_rd_20_s1/CLK</td>
</tr>
<tr>
<td>162.904</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[0][B]</td>
<td>machine/tmp_rd_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.842, 39.984%; route: 3.884, 54.635%; tC2Q: 0.382, 5.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.244%; route: 1.922, 64.756%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.835</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.904</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>8.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/COUT</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][B]</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>8.438</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td style=" background: #97FFFF;">machine/n1273_s/COUT</td>
</tr>
<tr>
<td>8.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[2][A]</td>
<td>machine/n1272_s/CIN</td>
</tr>
<tr>
<td>8.682</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[2][A]</td>
<td style=" background: #97FFFF;">machine/n1272_s/SUM</td>
</tr>
<tr>
<td>9.278</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td>machine/n8394_s12/I2</td>
</tr>
<tr>
<td>9.541</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C47[2][B]</td>
<td style=" background: #97FFFF;">machine/n8394_s12/F</td>
</tr>
<tr>
<td>9.543</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>machine/n8394_s10/I1</td>
</tr>
<tr>
<td>10.069</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" background: #97FFFF;">machine/n8394_s10/F</td>
</tr>
<tr>
<td>10.069</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.968</td>
<td>1.922</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>machine/tmp_rd_22_s1/CLK</td>
</tr>
<tr>
<td>162.904</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C47[1][A]</td>
<td>machine/tmp_rd_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.809, 39.698%; route: 3.884, 54.896%; tC2Q: 0.382, 5.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.244%; route: 1.922, 64.756%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.902</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.288</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/COUT</td>
</tr>
<tr>
<td>8.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][B]</td>
<td>machine/n1275_s/CIN</td>
</tr>
<tr>
<td>8.338</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][B]</td>
<td style=" background: #97FFFF;">machine/n1275_s/COUT</td>
</tr>
<tr>
<td>8.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][A]</td>
<td>machine/n1274_s/CIN</td>
</tr>
<tr>
<td>8.388</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][A]</td>
<td style=" background: #97FFFF;">machine/n1274_s/COUT</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[1][B]</td>
<td>machine/n1273_s/CIN</td>
</tr>
<tr>
<td>8.684</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[1][B]</td>
<td style=" background: #97FFFF;">machine/n1273_s/SUM</td>
</tr>
<tr>
<td>9.316</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td>machine/n8395_s12/I2</td>
</tr>
<tr>
<td>9.777</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][A]</td>
<td style=" background: #97FFFF;">machine/n8395_s12/F</td>
</tr>
<tr>
<td>9.779</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>machine/n8395_s10/I1</td>
</tr>
<tr>
<td>10.042</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td style=" background: #97FFFF;">machine/n8395_s10/F</td>
</tr>
<tr>
<td>10.042</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.966</td>
<td>1.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>machine/tmp_rd_21_s1/CLK</td>
</tr>
<tr>
<td>162.902</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C47[0][B]</td>
<td>machine/tmp_rd_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.746, 38.966%; route: 3.919, 55.607%; tC2Q: 0.382, 5.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.266%; route: 1.920, 64.734%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.923</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.484</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/SUM</td>
</tr>
<tr>
<td>8.998</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][B]</td>
<td>machine/n8399_s12/I2</td>
</tr>
<tr>
<td>9.524</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n8399_s12/F</td>
</tr>
<tr>
<td>9.527</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[0][A]</td>
<td>machine/n8399_s10/I1</td>
</tr>
<tr>
<td>10.053</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n8399_s10/F</td>
</tr>
<tr>
<td>10.053</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C53[0][A]</td>
<td>machine/tmp_rd_17_s1/CLK</td>
</tr>
<tr>
<td>162.923</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C53[0][A]</td>
<td>machine/tmp_rd_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.875, 40.728%; route: 3.802, 53.854%; tC2Q: 0.382, 5.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.023%; route: 1.941, 64.977%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.945</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.188</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/COUT</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][B]</td>
<td>machine/n1277_s/CIN</td>
</tr>
<tr>
<td>8.238</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[2][B]</td>
<td style=" background: #97FFFF;">machine/n1277_s/COUT</td>
</tr>
<tr>
<td>8.238</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C55[0][A]</td>
<td>machine/n1276_s/CIN</td>
</tr>
<tr>
<td>8.482</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C55[0][A]</td>
<td style=" background: #97FFFF;">machine/n1276_s/SUM</td>
</tr>
<tr>
<td>9.054</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[0][B]</td>
<td>machine/n8398_s12/I2</td>
</tr>
<tr>
<td>9.516</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n8398_s12/F</td>
</tr>
<tr>
<td>9.518</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>machine/n8398_s10/I1</td>
</tr>
<tr>
<td>10.034</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n8398_s10/F</td>
</tr>
<tr>
<td>10.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>163.009</td>
<td>1.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>machine/tmp_rd_18_s1/CLK</td>
</tr>
<tr>
<td>162.945</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>machine/tmp_rd_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.797, 39.735%; route: 3.860, 54.832%; tC2Q: 0.382, 5.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.761%; route: 1.963, 65.239%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.284</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/SUM</td>
</tr>
<tr>
<td>8.961</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>machine/n8403_s12/I2</td>
</tr>
<tr>
<td>9.422</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">machine/n8403_s12/F</td>
</tr>
<tr>
<td>9.424</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>machine/n8403_s10/I1</td>
</tr>
<tr>
<td>9.941</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td style=" background: #97FFFF;">machine/n8403_s10/F</td>
</tr>
<tr>
<td>9.941</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.964</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>machine/tmp_rd_13_s1/CLK</td>
</tr>
<tr>
<td>162.900</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>machine/tmp_rd_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.600, 37.429%; route: 3.964, 57.065%; tC2Q: 0.382, 5.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.289%; route: 1.918, 64.712%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>152.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>8.182</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/SUM</td>
</tr>
<tr>
<td>8.564</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td>machine/n8404_s12/I2</td>
</tr>
<tr>
<td>9.081</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n8404_s12/F</td>
</tr>
<tr>
<td>9.428</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][B]</td>
<td>machine/n8404_s10/I1</td>
</tr>
<tr>
<td>9.944</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n8404_s10/F</td>
</tr>
<tr>
<td>9.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][B]</td>
<td style=" font-weight:bold;">machine/tmp_rd_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.992</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][B]</td>
<td>machine/tmp_rd_12_s1/CLK</td>
</tr>
<tr>
<td>162.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C51[0][B]</td>
<td>machine/tmp_rd_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.552, 36.725%; route: 4.015, 57.772%; tC2Q: 0.382, 5.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.957%; route: 1.946, 65.043%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>153.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.916</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/SUM</td>
</tr>
<tr>
<td>8.361</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>machine/n8407_s12/I2</td>
</tr>
<tr>
<td>8.822</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" background: #97FFFF;">machine/n8407_s12/F</td>
</tr>
<tr>
<td>9.339</td>
<td>0.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>machine/n8407_s10/I1</td>
</tr>
<tr>
<td>9.866</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" background: #97FFFF;">machine/n8407_s10/F</td>
</tr>
<tr>
<td>9.866</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.999</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>machine/tmp_rd_9_s1/CLK</td>
</tr>
<tr>
<td>162.935</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>machine/tmp_rd_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.241, 32.616%; route: 4.248, 61.817%; tC2Q: 0.382, 5.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.877%; route: 1.953, 65.123%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>153.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.912</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>7.938</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/COUT</td>
</tr>
<tr>
<td>7.938</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][A]</td>
<td>machine/n1282_s/CIN</td>
</tr>
<tr>
<td>7.988</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][A]</td>
<td style=" background: #97FFFF;">machine/n1282_s/COUT</td>
</tr>
<tr>
<td>7.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td>machine/n1281_s/CIN</td>
</tr>
<tr>
<td>8.038</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td style=" background: #97FFFF;">machine/n1281_s/COUT</td>
</tr>
<tr>
<td>8.038</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][A]</td>
<td>machine/n1280_s/CIN</td>
</tr>
<tr>
<td>8.088</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][A]</td>
<td style=" background: #97FFFF;">machine/n1280_s/COUT</td>
</tr>
<tr>
<td>8.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[1][B]</td>
<td>machine/n1279_s/CIN</td>
</tr>
<tr>
<td>8.138</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C54[1][B]</td>
<td style=" background: #97FFFF;">machine/n1279_s/COUT</td>
</tr>
<tr>
<td>8.138</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C54[2][A]</td>
<td>machine/n1278_s/CIN</td>
</tr>
<tr>
<td>8.382</td>
<td>0.244</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C54[2][A]</td>
<td style=" background: #97FFFF;">machine/n1278_s/SUM</td>
</tr>
<tr>
<td>8.636</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td>machine/n8400_s12/I2</td>
</tr>
<tr>
<td>9.133</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C52[3][B]</td>
<td style=" background: #97FFFF;">machine/n8400_s12/F</td>
</tr>
<tr>
<td>9.271</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>machine/n8400_s10/I1</td>
</tr>
<tr>
<td>9.787</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n8400_s10/F</td>
</tr>
<tr>
<td>9.787</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.975</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>machine/tmp_rd_16_s1/CLK</td>
</tr>
<tr>
<td>162.912</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C52[2][A]</td>
<td>machine/tmp_rd_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.734, 40.245%; route: 3.677, 54.124%; tC2Q: 0.382, 5.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.155%; route: 1.929, 64.845%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>153.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.928</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/COUT</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][B]</td>
<td>machine/n1283_s/CIN</td>
</tr>
<tr>
<td>8.189</td>
<td>0.301</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C53[2][B]</td>
<td style=" background: #97FFFF;">machine/n1283_s/SUM</td>
</tr>
<tr>
<td>8.378</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C51[0][B]</td>
<td>machine/n8405_s12/I2</td>
</tr>
<tr>
<td>8.904</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n8405_s12/F</td>
</tr>
<tr>
<td>9.287</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][A]</td>
<td>machine/n8405_s10/I1</td>
</tr>
<tr>
<td>9.803</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n8405_s10/F</td>
</tr>
<tr>
<td>9.803</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.992</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][A]</td>
<td>machine/tmp_rd_11_s1/CLK</td>
</tr>
<tr>
<td>162.928</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C51[0][A]</td>
<td>machine/tmp_rd_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.570, 37.744%; route: 3.857, 56.639%; tC2Q: 0.382, 5.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 34.957%; route: 1.946, 65.043%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>153.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/funct3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/bus_addr_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.977</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>machine/funct3_1_s0/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>93</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">machine/funct3_1_s0/Q</td>
</tr>
<tr>
<td>4.378</td>
<td>1.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>machine/n1224_s32/I1</td>
</tr>
<tr>
<td>4.840</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R21C46[0][B]</td>
<td style=" background: #97FFFF;">machine/n1224_s32/F</td>
</tr>
<tr>
<td>6.335</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C48[2][A]</td>
<td>machine/n2199_s/I1</td>
</tr>
<tr>
<td>6.827</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n2199_s/COUT</td>
</tr>
<tr>
<td>6.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C48[2][B]</td>
<td>machine/n2198_s/CIN</td>
</tr>
<tr>
<td>6.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n2198_s/COUT</td>
</tr>
<tr>
<td>6.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C49[0][A]</td>
<td>machine/n2197_s/CIN</td>
</tr>
<tr>
<td>6.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n2197_s/COUT</td>
</tr>
<tr>
<td>6.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C49[0][B]</td>
<td>machine/n2196_s/CIN</td>
</tr>
<tr>
<td>6.977</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n2196_s/COUT</td>
</tr>
<tr>
<td>6.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C49[1][A]</td>
<td>machine/n2195_s/CIN</td>
</tr>
<tr>
<td>7.027</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n2195_s/COUT</td>
</tr>
<tr>
<td>7.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C49[1][B]</td>
<td>machine/n2194_s/CIN</td>
</tr>
<tr>
<td>7.077</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n2194_s/COUT</td>
</tr>
<tr>
<td>7.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C49[2][A]</td>
<td>machine/n2193_s/CIN</td>
</tr>
<tr>
<td>7.127</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n2193_s/COUT</td>
</tr>
<tr>
<td>7.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C49[2][B]</td>
<td>machine/n2192_s/CIN</td>
</tr>
<tr>
<td>7.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n2192_s/COUT</td>
</tr>
<tr>
<td>7.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C50[0][A]</td>
<td>machine/n2191_s/CIN</td>
</tr>
<tr>
<td>7.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n2191_s/COUT</td>
</tr>
<tr>
<td>7.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C50[0][B]</td>
<td>machine/n2190_s/CIN</td>
</tr>
<tr>
<td>7.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n2190_s/COUT</td>
</tr>
<tr>
<td>7.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C50[1][A]</td>
<td>machine/n2189_s/CIN</td>
</tr>
<tr>
<td>7.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n2189_s/COUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C50[1][B]</td>
<td>machine/n2188_s/CIN</td>
</tr>
<tr>
<td>7.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n2188_s/COUT</td>
</tr>
<tr>
<td>7.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C50[2][A]</td>
<td>machine/n2187_s/CIN</td>
</tr>
<tr>
<td>7.427</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n2187_s/COUT</td>
</tr>
<tr>
<td>7.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C50[2][B]</td>
<td>machine/n2186_s/CIN</td>
</tr>
<tr>
<td>7.477</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n2186_s/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C51[0][A]</td>
<td>machine/n2185_s/CIN</td>
</tr>
<tr>
<td>7.527</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n2185_s/COUT</td>
</tr>
<tr>
<td>7.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C51[0][B]</td>
<td>machine/n2184_s/CIN</td>
</tr>
<tr>
<td>7.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n2184_s/COUT</td>
</tr>
<tr>
<td>7.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C51[1][A]</td>
<td>machine/n2183_s/CIN</td>
</tr>
<tr>
<td>7.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n2183_s/COUT</td>
</tr>
<tr>
<td>7.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C51[1][B]</td>
<td>machine/n2182_s/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n2182_s/COUT</td>
</tr>
<tr>
<td>7.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C51[2][A]</td>
<td>machine/n2181_s/CIN</td>
</tr>
<tr>
<td>7.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n2181_s/COUT</td>
</tr>
<tr>
<td>7.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C51[2][B]</td>
<td>machine/n2180_s/CIN</td>
</tr>
<tr>
<td>7.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n2180_s/COUT</td>
</tr>
<tr>
<td>7.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C52[0][A]</td>
<td>machine/n2179_s/CIN</td>
</tr>
<tr>
<td>7.827</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n2179_s/COUT</td>
</tr>
<tr>
<td>7.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C52[0][B]</td>
<td>machine/n2178_s/CIN</td>
</tr>
<tr>
<td>7.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n2178_s/COUT</td>
</tr>
<tr>
<td>7.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C52[1][A]</td>
<td>machine/n2177_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n2177_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C52[1][B]</td>
<td>machine/n2176_s/CIN</td>
</tr>
<tr>
<td>7.977</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n2176_s/COUT</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C52[2][A]</td>
<td>machine/n2175_s/CIN</td>
</tr>
<tr>
<td>8.027</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n2175_s/COUT</td>
</tr>
<tr>
<td>8.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C52[2][B]</td>
<td>machine/n2174_s/CIN</td>
</tr>
<tr>
<td>8.323</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n2174_s/SUM</td>
</tr>
<tr>
<td>9.222</td>
<td>0.899</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>machine/n4410_s11/I0</td>
</tr>
<tr>
<td>9.748</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td style=" background: #97FFFF;">machine/n4410_s11/F</td>
</tr>
<tr>
<td>9.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td style=" font-weight:bold;">machine/bus_addr_30_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.950</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>machine/bus_addr_30_s1/CLK</td>
</tr>
<tr>
<td>162.887</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[2][B]</td>
<td>machine/bus_addr_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.133%; route: 1.931, 64.867%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.976, 43.954%; route: 3.413, 50.397%; tC2Q: 0.382, 5.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.453%; route: 1.904, 64.547%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>153.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/opcode_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/tmp_rd_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.994</td>
<td>1.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>machine/opcode_2_s0/CLK</td>
</tr>
<tr>
<td>3.377</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">machine/opcode_2_s0/Q</td>
</tr>
<tr>
<td>5.113</td>
<td>1.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s43/I2</td>
</tr>
<tr>
<td>5.574</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s43/F</td>
</tr>
<tr>
<td>5.574</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td>machine/n1252_s40/I0</td>
</tr>
<tr>
<td>5.711</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][A]</td>
<td style=" background: #97FFFF;">machine/n1252_s40/O</td>
</tr>
<tr>
<td>5.711</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C44[2][B]</td>
<td>machine/n1252_s37/I1</td>
</tr>
<tr>
<td>5.797</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R24C44[2][B]</td>
<td style=" background: #97FFFF;">machine/n1252_s37/O</td>
</tr>
<tr>
<td>7.346</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[1][B]</td>
<td>machine/n1285_s/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[1][B]</td>
<td style=" background: #97FFFF;">machine/n1285_s/COUT</td>
</tr>
<tr>
<td>7.838</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C53[2][A]</td>
<td>machine/n1284_s/CIN</td>
</tr>
<tr>
<td>8.082</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C53[2][A]</td>
<td style=" background: #97FFFF;">machine/n1284_s/SUM</td>
</tr>
<tr>
<td>8.554</td>
<td>0.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td>machine/n8406_s12/I2</td>
</tr>
<tr>
<td>9.071</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n8406_s12/F</td>
</tr>
<tr>
<td>9.228</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td>machine/n8406_s10/I1</td>
</tr>
<tr>
<td>9.754</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" background: #97FFFF;">machine/n8406_s10/F</td>
</tr>
<tr>
<td>9.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td style=" font-weight:bold;">machine/tmp_rd_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.960</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C48[0][A]</td>
<td>machine/tmp_rd_10_s1/CLK</td>
</tr>
<tr>
<td>162.896</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C48[0][A]</td>
<td>machine/tmp_rd_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 34.935%; route: 1.948, 65.065%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.463, 36.426%; route: 3.915, 57.916%; tC2Q: 0.382, 5.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.341%; route: 1.914, 64.659%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>153.269</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>162.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/funct3_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/bus_addr_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.977</td>
<td>1.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>machine/funct3_1_s0/CLK</td>
</tr>
<tr>
<td>3.360</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>93</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">machine/funct3_1_s0/Q</td>
</tr>
<tr>
<td>4.378</td>
<td>1.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][B]</td>
<td>machine/n1224_s32/I1</td>
</tr>
<tr>
<td>4.840</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R21C46[0][B]</td>
<td style=" background: #97FFFF;">machine/n1224_s32/F</td>
</tr>
<tr>
<td>6.335</td>
<td>1.495</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C48[2][A]</td>
<td>machine/n2199_s/I1</td>
</tr>
<tr>
<td>6.827</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td style=" background: #97FFFF;">machine/n2199_s/COUT</td>
</tr>
<tr>
<td>6.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C48[2][B]</td>
<td>machine/n2198_s/CIN</td>
</tr>
<tr>
<td>6.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][B]</td>
<td style=" background: #97FFFF;">machine/n2198_s/COUT</td>
</tr>
<tr>
<td>6.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C49[0][A]</td>
<td>machine/n2197_s/CIN</td>
</tr>
<tr>
<td>6.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][A]</td>
<td style=" background: #97FFFF;">machine/n2197_s/COUT</td>
</tr>
<tr>
<td>6.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C49[0][B]</td>
<td>machine/n2196_s/CIN</td>
</tr>
<tr>
<td>6.977</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[0][B]</td>
<td style=" background: #97FFFF;">machine/n2196_s/COUT</td>
</tr>
<tr>
<td>6.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C49[1][A]</td>
<td>machine/n2195_s/CIN</td>
</tr>
<tr>
<td>7.027</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][A]</td>
<td style=" background: #97FFFF;">machine/n2195_s/COUT</td>
</tr>
<tr>
<td>7.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C49[1][B]</td>
<td>machine/n2194_s/CIN</td>
</tr>
<tr>
<td>7.077</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[1][B]</td>
<td style=" background: #97FFFF;">machine/n2194_s/COUT</td>
</tr>
<tr>
<td>7.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C49[2][A]</td>
<td>machine/n2193_s/CIN</td>
</tr>
<tr>
<td>7.127</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[2][A]</td>
<td style=" background: #97FFFF;">machine/n2193_s/COUT</td>
</tr>
<tr>
<td>7.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C49[2][B]</td>
<td>machine/n2192_s/CIN</td>
</tr>
<tr>
<td>7.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C49[2][B]</td>
<td style=" background: #97FFFF;">machine/n2192_s/COUT</td>
</tr>
<tr>
<td>7.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C50[0][A]</td>
<td>machine/n2191_s/CIN</td>
</tr>
<tr>
<td>7.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][A]</td>
<td style=" background: #97FFFF;">machine/n2191_s/COUT</td>
</tr>
<tr>
<td>7.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C50[0][B]</td>
<td>machine/n2190_s/CIN</td>
</tr>
<tr>
<td>7.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[0][B]</td>
<td style=" background: #97FFFF;">machine/n2190_s/COUT</td>
</tr>
<tr>
<td>7.277</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C50[1][A]</td>
<td>machine/n2189_s/CIN</td>
</tr>
<tr>
<td>7.327</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][A]</td>
<td style=" background: #97FFFF;">machine/n2189_s/COUT</td>
</tr>
<tr>
<td>7.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C50[1][B]</td>
<td>machine/n2188_s/CIN</td>
</tr>
<tr>
<td>7.377</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[1][B]</td>
<td style=" background: #97FFFF;">machine/n2188_s/COUT</td>
</tr>
<tr>
<td>7.377</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C50[2][A]</td>
<td>machine/n2187_s/CIN</td>
</tr>
<tr>
<td>7.427</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[2][A]</td>
<td style=" background: #97FFFF;">machine/n2187_s/COUT</td>
</tr>
<tr>
<td>7.427</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C50[2][B]</td>
<td>machine/n2186_s/CIN</td>
</tr>
<tr>
<td>7.477</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C50[2][B]</td>
<td style=" background: #97FFFF;">machine/n2186_s/COUT</td>
</tr>
<tr>
<td>7.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C51[0][A]</td>
<td>machine/n2185_s/CIN</td>
</tr>
<tr>
<td>7.527</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][A]</td>
<td style=" background: #97FFFF;">machine/n2185_s/COUT</td>
</tr>
<tr>
<td>7.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C51[0][B]</td>
<td>machine/n2184_s/CIN</td>
</tr>
<tr>
<td>7.577</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[0][B]</td>
<td style=" background: #97FFFF;">machine/n2184_s/COUT</td>
</tr>
<tr>
<td>7.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C51[1][A]</td>
<td>machine/n2183_s/CIN</td>
</tr>
<tr>
<td>7.627</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][A]</td>
<td style=" background: #97FFFF;">machine/n2183_s/COUT</td>
</tr>
<tr>
<td>7.627</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C51[1][B]</td>
<td>machine/n2182_s/CIN</td>
</tr>
<tr>
<td>7.677</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[1][B]</td>
<td style=" background: #97FFFF;">machine/n2182_s/COUT</td>
</tr>
<tr>
<td>7.677</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C51[2][A]</td>
<td>machine/n2181_s/CIN</td>
</tr>
<tr>
<td>7.727</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[2][A]</td>
<td style=" background: #97FFFF;">machine/n2181_s/COUT</td>
</tr>
<tr>
<td>7.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C51[2][B]</td>
<td>machine/n2180_s/CIN</td>
</tr>
<tr>
<td>7.777</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C51[2][B]</td>
<td style=" background: #97FFFF;">machine/n2180_s/COUT</td>
</tr>
<tr>
<td>7.777</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C52[0][A]</td>
<td>machine/n2179_s/CIN</td>
</tr>
<tr>
<td>7.827</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][A]</td>
<td style=" background: #97FFFF;">machine/n2179_s/COUT</td>
</tr>
<tr>
<td>7.827</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C52[0][B]</td>
<td>machine/n2178_s/CIN</td>
</tr>
<tr>
<td>7.877</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[0][B]</td>
<td style=" background: #97FFFF;">machine/n2178_s/COUT</td>
</tr>
<tr>
<td>7.877</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C52[1][A]</td>
<td>machine/n2177_s/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][A]</td>
<td style=" background: #97FFFF;">machine/n2177_s/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C52[1][B]</td>
<td>machine/n2176_s/CIN</td>
</tr>
<tr>
<td>7.977</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[1][B]</td>
<td style=" background: #97FFFF;">machine/n2176_s/COUT</td>
</tr>
<tr>
<td>7.977</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C52[2][A]</td>
<td>machine/n2175_s/CIN</td>
</tr>
<tr>
<td>8.027</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[2][A]</td>
<td style=" background: #97FFFF;">machine/n2175_s/COUT</td>
</tr>
<tr>
<td>8.027</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C52[2][B]</td>
<td>machine/n2174_s/CIN</td>
</tr>
<tr>
<td>8.077</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C52[2][B]</td>
<td style=" background: #97FFFF;">machine/n2174_s/COUT</td>
</tr>
<tr>
<td>8.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C53[0][A]</td>
<td>machine/n2173_s/CIN</td>
</tr>
<tr>
<td>8.321</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C53[0][A]</td>
<td style=" background: #97FFFF;">machine/n2173_s/SUM</td>
</tr>
<tr>
<td>9.156</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>machine/n4408_s11/I0</td>
</tr>
<tr>
<td>9.617</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td style=" background: #97FFFF;">machine/n4408_s11/F</td>
</tr>
<tr>
<td>9.617</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>160.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>161.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>162.950</td>
<td>1.904</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>machine/bus_addr_31_s1/CLK</td>
</tr>
<tr>
<td>162.887</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>machine/bus_addr_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>160.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.046, 35.133%; route: 1.931, 64.867%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.909, 43.806%; route: 3.349, 50.433%; tC2Q: 0.382, 5.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.046, 35.453%; route: 1.904, 64.547%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.478</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][A]</td>
<td>machine/bus_wdata_26_s0/CLK</td>
</tr>
<tr>
<td>1.622</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][A]</td>
<td style=" font-weight:bold;">machine/bus_wdata_26_s0/Q</td>
</tr>
<tr>
<td>1.721</td>
<td>0.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">dmem/ram_mem_3_ram_mem_3_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.505</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.304%; route: 0.705, 47.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 40.741%; tC2Q: 0.144, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.661%; route: 0.695, 47.339%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/bus_addr_7_s1/CLK</td>
</tr>
<tr>
<td>1.637</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_7_s1/Q</td>
</tr>
<tr>
<td>1.728</td>
<td>0.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.511</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.091, 39.224%; tC2Q: 0.141, 60.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>machine/bus_addr_8_s1/CLK</td>
</tr>
<tr>
<td>1.637</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R20C44[2][B]</td>
<td style=" font-weight:bold;">machine/bus_addr_8_s1/Q</td>
</tr>
<tr>
<td>1.736</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.511</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.099, 41.250%; tC2Q: 0.141, 58.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.462</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>machine/bus_addr_12_s1/CLK</td>
</tr>
<tr>
<td>1.606</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R14C43[2][B]</td>
<td style=" font-weight:bold;">machine/bus_addr_12_s1/Q</td>
</tr>
<tr>
<td>1.753</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.511</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.877%; route: 0.689, 47.123%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.147, 50.515%; tC2Q: 0.144, 49.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.487</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/row_addr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/row_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.462</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>led_inst/row_addr_0_s1/CLK</td>
</tr>
<tr>
<td>1.603</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_addr_0_s1/Q</td>
</tr>
<tr>
<td>1.609</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>led_inst/n32_s5/I0</td>
</tr>
<tr>
<td>1.762</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" background: #97FFFF;">led_inst/n32_s5/F</td>
</tr>
<tr>
<td>1.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td style=" font-weight:bold;">led_inst/row_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.462</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>led_inst/row_addr_0_s1/CLK</td>
</tr>
<tr>
<td>1.487</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C39[1][A]</td>
<td>led_inst/row_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.877%; route: 0.689, 47.123%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.877%; route: 0.689, 47.123%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.478</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>machine/bus_wdata_25_s0/CLK</td>
</tr>
<tr>
<td>1.622</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td style=" font-weight:bold;">machine/bus_wdata_25_s0/Q</td>
</tr>
<tr>
<td>1.780</td>
<td>0.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">dmem/ram_mem_3_ram_mem_3_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.505</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.304%; route: 0.705, 47.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.318%; tC2Q: 0.144, 47.682%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.661%; route: 0.695, 47.339%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>clk_trace_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_trace_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.482</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[0][A]</td>
<td>clk_trace_s2/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C54[0][A]</td>
<td style=" font-weight:bold;">clk_trace_s2/Q</td>
</tr>
<tr>
<td>1.629</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C54[0][A]</td>
<td>n213_s2/I0</td>
</tr>
<tr>
<td>1.782</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C54[0][A]</td>
<td style=" background: #97FFFF;">n213_s2/F</td>
</tr>
<tr>
<td>1.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C54[0][A]</td>
<td style=" font-weight:bold;">clk_trace_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.482</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[0][A]</td>
<td>clk_trace_s2/CLK</td>
</tr>
<tr>
<td>1.507</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C54[0][A]</td>
<td>clk_trace_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.163%; route: 0.709, 47.837%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.163%; route: 0.709, 47.837%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.491</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_addr_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/col_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>led_inst/col_addr_0_s1/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">led_inst/col_addr_0_s1/Q</td>
</tr>
<tr>
<td>1.616</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>led_inst/n26_s7/I0</td>
</tr>
<tr>
<td>1.769</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" background: #97FFFF;">led_inst/n26_s7/F</td>
</tr>
<tr>
<td>1.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td style=" font-weight:bold;">led_inst/col_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>led_inst/col_addr_0_s1/CLK</td>
</tr>
<tr>
<td>1.491</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C40[1][A]</td>
<td>led_inst/col_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.491</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/wait_cntr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>led_inst/wait_cntr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>led_inst/wait_cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.607</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">led_inst/wait_cntr_1_s0/Q</td>
</tr>
<tr>
<td>1.616</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>led_inst/n65_s2/I1</td>
</tr>
<tr>
<td>1.769</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">led_inst/n65_s2/F</td>
</tr>
<tr>
<td>1.769</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td style=" font-weight:bold;">led_inst/wait_cntr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.466</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>led_inst/wait_cntr_1_s0/CLK</td>
</tr>
<tr>
<td>1.491</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>led_inst/wait_cntr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.733%; route: 0.693, 47.267%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>machine/bus_addr_7_s1/CLK</td>
</tr>
<tr>
<td>1.637</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_7_s1/Q</td>
</tr>
<tr>
<td>1.791</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.154, 52.203%; tC2Q: 0.141, 47.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][B]</td>
<td>machine/bus_addr_8_s1/CLK</td>
</tr>
<tr>
<td>1.637</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R20C44[2][B]</td>
<td style=" font-weight:bold;">machine/bus_addr_8_s1/Q</td>
</tr>
<tr>
<td>1.799</td>
<td>0.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.684%; route: 0.723, 48.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.162, 53.465%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.291</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.796</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.478</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][B]</td>
<td>machine/bus_wdata_27_s0/CLK</td>
</tr>
<tr>
<td>1.622</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][B]</td>
<td style=" font-weight:bold;">machine/bus_wdata_27_s0/Q</td>
</tr>
<tr>
<td>1.796</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">dmem/ram_mem_3_ram_mem_3_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.505</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.304%; route: 0.705, 47.696%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.174, 54.717%; tC2Q: 0.144, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.661%; route: 0.695, 47.339%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.503</td>
</tr>
<tr>
<td class="label">From</td>
<td>led_inst/col_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/mem_b_mem_b_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.470</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C40[3][A]</td>
<td>led_inst/col_addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.614</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R15C40[3][A]</td>
<td style=" font-weight:bold;">led_inst/col_addr_1_s0/Q</td>
</tr>
<tr>
<td>1.804</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td style=" font-weight:bold;">fb_inst/mem_b_mem_b_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>fb_inst/mem_b_mem_b_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.503</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[11]</td>
<td>fb_inst/mem_b_mem_b_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.589%; route: 0.697, 47.411%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.190, 56.886%; tC2Q: 0.144, 43.114%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.661%; route: 0.695, 47.339%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.486</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td>machine/bus_wdata_20_s0/CLK</td>
</tr>
<tr>
<td>1.630</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][B]</td>
<td style=" font-weight:bold;">machine/bus_wdata_20_s0/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.023%; route: 0.713, 47.977%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.189, 56.757%; tC2Q: 0.144, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.496</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[0][B]</td>
<td>machine/bus_wdata_21_s0/CLK</td>
</tr>
<tr>
<td>1.637</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R22C45[0][B]</td>
<td style=" font-weight:bold;">machine/bus_wdata_21_s0/Q</td>
</tr>
<tr>
<td>1.823</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.667%; route: 0.723, 48.333%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.186, 56.881%; tC2Q: 0.141, 43.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.462</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>machine/bus_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.603</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R14C43[0][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_9_s1/Q</td>
</tr>
<tr>
<td>1.828</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_1_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.511</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.877%; route: 0.689, 47.123%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.225, 61.475%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.462</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>machine/bus_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.606</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R14C43[0][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_9_s1/Q</td>
</tr>
<tr>
<td>1.828</td>
<td>0.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.511</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.877%; route: 0.689, 47.123%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 60.656%; tC2Q: 0.144, 39.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.462</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>machine/bus_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.606</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R14C43[0][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_9_s1/Q</td>
</tr>
<tr>
<td>1.830</td>
<td>0.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.513</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.877%; route: 0.689, 47.123%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.224, 60.870%; tC2Q: 0.144, 39.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.462</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>machine/bus_addr_12_s1/CLK</td>
</tr>
<tr>
<td>1.606</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R14C43[2][B]</td>
<td style=" font-weight:bold;">machine/bus_addr_12_s1/Q</td>
</tr>
<tr>
<td>1.828</td>
<td>0.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.877%; route: 0.689, 47.123%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 60.656%; tC2Q: 0.144, 39.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.462</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>machine/bus_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.606</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R14C43[0][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_9_s1/Q</td>
</tr>
<tr>
<td>1.828</td>
<td>0.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.877%; route: 0.689, 47.123%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 60.656%; tC2Q: 0.144, 39.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.462</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[1][B]</td>
<td>machine/bus_addr_11_s1/CLK</td>
</tr>
<tr>
<td>1.603</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R14C43[1][B]</td>
<td style=" font-weight:bold;">machine/bus_addr_11_s1/Q</td>
</tr>
<tr>
<td>1.831</td>
<td>0.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_1_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.511</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.877%; route: 0.689, 47.123%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.228, 61.789%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.375%; route: 0.703, 47.625%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.462</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>machine/bus_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.603</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R14C43[0][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_9_s1/Q</td>
</tr>
<tr>
<td>1.831</td>
<td>0.228</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">dmem/ram_mem_2_ram_mem_2_0_1_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.877%; route: 0.689, 47.123%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.228, 61.789%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/pc_next_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>machine/pc_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.498</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>machine/pc_next_31_s0/CLK</td>
</tr>
<tr>
<td>1.642</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" font-weight:bold;">machine/pc_next_31_s0/Q</td>
</tr>
<tr>
<td>1.835</td>
<td>0.193</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td style=" font-weight:bold;">machine/pc_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.500</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>machine/pc_31_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C41[3][A]</td>
<td>machine/pc_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.606%; route: 0.725, 48.394%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.193, 57.270%; tC2Q: 0.144, 42.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 51.546%; route: 0.727, 48.454%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.323</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.507</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_addr_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.462</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][A]</td>
<td>machine/bus_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.606</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R14C43[0][A]</td>
<td style=" font-weight:bold;">machine/bus_addr_9_s1/Q</td>
</tr>
<tr>
<td>1.830</td>
<td>0.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">dmem/ram_mem_1_ram_mem_1_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.507</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 52.877%; route: 0.689, 47.123%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.224, 60.870%; tC2Q: 0.144, 39.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">From</td>
<td>machine/bus_wdata_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dmem/ram_mem_3_ram_mem_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.495</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C46[1][B]</td>
<td>machine/bus_wdata_30_s0/CLK</td>
</tr>
<tr>
<td>1.636</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C46[1][B]</td>
<td style=" font-weight:bold;">machine/bus_wdata_30_s0/Q</td>
</tr>
<tr>
<td>1.835</td>
<td>0.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td style=" font-weight:bold;">dmem/ram_mem_3_ram_mem_3_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>499</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.509</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[15]</td>
<td>dmem/ram_mem_3_ram_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.773, 51.727%; route: 0.722, 48.273%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.199, 58.529%; tC2Q: 0.141, 41.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.773, 52.518%; route: 0.699, 47.482%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>81.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>160.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>161.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>81.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>160.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>161.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>81.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>160.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>161.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.490</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.490</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>81.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.986</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>160.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>161.476</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.494</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.494</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>81.481</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.494</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.494</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>81.481</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_1_ram_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.494</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.494</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>81.481</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_1_ram_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.494</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.494</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.046</td>
<td>1.046</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.987</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>80.773</td>
<td>0.773</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>81.481</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_2_ram_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>81.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.976</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>160.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>161.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_2_ram_mem_2_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>77.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>78.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>81.046</td>
<td>1.046</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>82.976</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>160.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>160.773</td>
<td>0.773</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>161.472</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>dmem/ram_mem_0_ram_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>499</td>
<td>clk_d</td>
<td>152.060</td>
<td>1.985</td>
</tr>
<tr>
<td>154</td>
<td>machine/opcode[2]</td>
<td>152.060</td>
<td>1.737</td>
</tr>
<tr>
<td>102</td>
<td>machine/state[2]</td>
<td>155.201</td>
<td>2.503</td>
</tr>
<tr>
<td>93</td>
<td>machine/funct3[1]</td>
<td>153.024</td>
<td>2.422</td>
</tr>
<tr>
<td>64</td>
<td>machine/rs2[1]</td>
<td>152.083</td>
<td>2.075</td>
</tr>
<tr>
<td>42</td>
<td>machine/pc_next_31_11</td>
<td>157.406</td>
<td>0.961</td>
</tr>
<tr>
<td>41</td>
<td>machine/state[1]</td>
<td>155.212</td>
<td>1.299</td>
</tr>
<tr>
<td>33</td>
<td>machine/n7326_7</td>
<td>155.201</td>
<td>1.311</td>
</tr>
<tr>
<td>33</td>
<td>machine/n8385_19</td>
<td>154.764</td>
<td>1.335</td>
</tr>
<tr>
<td>32</td>
<td>machine/n8126_7</td>
<td>155.403</td>
<td>1.738</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C44</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C45</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C56</td>
<td>100.00%</td>
</tr>
<tr>
<td>R7C41</td>
<td>100.00%</td>
</tr>
<tr>
<td>R13C60</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 160 -waveform {0 80} [get_nets {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
