Classic Timing Analyzer report for CPU
Thu Mar 25 11:05:16 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                    ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.632 ns                         ; reset                                  ; Controle:Controle|MemWriteRead                ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.227 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] ; AluResult[30]                                 ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.888 ns                        ; reset                                  ; Controle:Controle|LSControl[0]                ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 62.87 MHz ( period = 15.906 ns ) ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][19] ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:MDR|Saida[4]               ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]        ; clock      ; clock    ; 673          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                               ;            ;          ; 673          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 62.87 MHz ( period = 15.906 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][11] ; clock      ; clock    ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 62.87 MHz ( period = 15.906 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][15] ; clock      ; clock    ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 62.87 MHz ( period = 15.906 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][18] ; clock      ; clock    ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 62.87 MHz ( period = 15.906 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][19] ; clock      ; clock    ; None                        ; None                      ; 4.013 ns                ;
; N/A                                     ; 63.00 MHz ( period = 15.872 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][11] ; clock      ; clock    ; None                        ; None                      ; 4.095 ns                ;
; N/A                                     ; 63.00 MHz ( period = 15.872 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][15] ; clock      ; clock    ; None                        ; None                      ; 4.095 ns                ;
; N/A                                     ; 63.00 MHz ( period = 15.872 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][18] ; clock      ; clock    ; None                        ; None                      ; 4.095 ns                ;
; N/A                                     ; 63.00 MHz ( period = 15.872 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][19] ; clock      ; clock    ; None                        ; None                      ; 4.095 ns                ;
; N/A                                     ; 64.35 MHz ( period = 15.540 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][22] ; clock      ; clock    ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 64.35 MHz ( period = 15.540 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][23] ; clock      ; clock    ; None                        ; None                      ; 3.828 ns                ;
; N/A                                     ; 64.49 MHz ( period = 15.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][22] ; clock      ; clock    ; None                        ; None                      ; 3.910 ns                ;
; N/A                                     ; 64.49 MHz ( period = 15.506 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][23] ; clock      ; clock    ; None                        ; None                      ; 3.910 ns                ;
; N/A                                     ; 64.59 MHz ( period = 15.482 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][11] ; clock      ; clock    ; None                        ; None                      ; 3.907 ns                ;
; N/A                                     ; 64.59 MHz ( period = 15.482 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][15] ; clock      ; clock    ; None                        ; None                      ; 3.907 ns                ;
; N/A                                     ; 64.59 MHz ( period = 15.482 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][18] ; clock      ; clock    ; None                        ; None                      ; 3.907 ns                ;
; N/A                                     ; 64.59 MHz ( period = 15.482 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][19] ; clock      ; clock    ; None                        ; None                      ; 3.907 ns                ;
; N/A                                     ; 64.72 MHz ( period = 15.450 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][11] ; clock      ; clock    ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 64.72 MHz ( period = 15.450 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][15] ; clock      ; clock    ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 64.72 MHz ( period = 15.450 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][18] ; clock      ; clock    ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 64.72 MHz ( period = 15.450 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][19] ; clock      ; clock    ; None                        ; None                      ; 3.897 ns                ;
; N/A                                     ; 65.19 MHz ( period = 15.340 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[25][11] ; clock      ; clock    ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 65.19 MHz ( period = 15.340 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[25][15] ; clock      ; clock    ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 65.19 MHz ( period = 15.340 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[25][18] ; clock      ; clock    ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 65.19 MHz ( period = 15.340 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[25][19] ; clock      ; clock    ; None                        ; None                      ; 3.851 ns                ;
; N/A                                     ; 65.44 MHz ( period = 15.282 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][8]   ; clock      ; clock    ; None                        ; None                      ; 3.815 ns                ;
; N/A                                     ; 65.62 MHz ( period = 15.240 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][22] ; clock      ; clock    ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 65.62 MHz ( period = 15.240 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][20] ; clock      ; clock    ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 65.62 MHz ( period = 15.240 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][10] ; clock      ; clock    ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 65.62 MHz ( period = 15.240 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][19] ; clock      ; clock    ; None                        ; None                      ; 3.786 ns                ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][22] ; clock      ; clock    ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][20] ; clock      ; clock    ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][10] ; clock      ; clock    ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 65.71 MHz ( period = 15.218 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][19] ; clock      ; clock    ; None                        ; None                      ; 3.669 ns                ;
; N/A                                     ; 66.02 MHz ( period = 15.148 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][8]  ; clock      ; clock    ; None                        ; None                      ; 3.755 ns                ;
; N/A                                     ; 66.07 MHz ( period = 15.136 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][24]  ; clock      ; clock    ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 66.07 MHz ( period = 15.136 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 66.07 MHz ( period = 15.136 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][21]  ; clock      ; clock    ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 66.11 MHz ( period = 15.126 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][8]  ; clock      ; clock    ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 66.14 MHz ( period = 15.120 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][12]  ; clock      ; clock    ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 66.14 MHz ( period = 15.120 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][14]  ; clock      ; clock    ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 66.14 MHz ( period = 15.120 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][17]  ; clock      ; clock    ; None                        ; None                      ; 3.637 ns                ;
; N/A                                     ; 66.16 MHz ( period = 15.116 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][22] ; clock      ; clock    ; None                        ; None                      ; 3.722 ns                ;
; N/A                                     ; 66.16 MHz ( period = 15.116 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[25][23] ; clock      ; clock    ; None                        ; None                      ; 3.722 ns                ;
; N/A                                     ; 66.18 MHz ( period = 15.110 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][22] ; clock      ; clock    ; None                        ; None                      ; 3.736 ns                ;
; N/A                                     ; 66.18 MHz ( period = 15.110 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][20] ; clock      ; clock    ; None                        ; None                      ; 3.736 ns                ;
; N/A                                     ; 66.18 MHz ( period = 15.110 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][10] ; clock      ; clock    ; None                        ; None                      ; 3.736 ns                ;
; N/A                                     ; 66.18 MHz ( period = 15.110 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][19] ; clock      ; clock    ; None                        ; None                      ; 3.736 ns                ;
; N/A                                     ; 66.29 MHz ( period = 15.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][8]  ; clock      ; clock    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 66.29 MHz ( period = 15.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][9]  ; clock      ; clock    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 66.29 MHz ( period = 15.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][10] ; clock      ; clock    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 66.29 MHz ( period = 15.086 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][17] ; clock      ; clock    ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 66.30 MHz ( period = 15.084 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][22] ; clock      ; clock    ; None                        ; None                      ; 3.712 ns                ;
; N/A                                     ; 66.30 MHz ( period = 15.084 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[25][23] ; clock      ; clock    ; None                        ; None                      ; 3.712 ns                ;
; N/A                                     ; 66.30 MHz ( period = 15.082 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][22] ; clock      ; clock    ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 66.30 MHz ( period = 15.082 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][20] ; clock      ; clock    ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 66.30 MHz ( period = 15.082 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][10] ; clock      ; clock    ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 66.30 MHz ( period = 15.082 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][19] ; clock      ; clock    ; None                        ; None                      ; 3.713 ns                ;
; N/A                                     ; 66.35 MHz ( period = 15.072 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][12]  ; clock      ; clock    ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 66.35 MHz ( period = 15.072 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][14]  ; clock      ; clock    ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 66.35 MHz ( period = 15.072 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][17]  ; clock      ; clock    ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 66.39 MHz ( period = 15.062 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 66.44 MHz ( period = 15.052 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][8]  ; clock      ; clock    ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 66.44 MHz ( period = 15.052 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][9]  ; clock      ; clock    ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 66.44 MHz ( period = 15.052 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][10] ; clock      ; clock    ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 66.44 MHz ( period = 15.052 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][17] ; clock      ; clock    ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 66.53 MHz ( period = 15.030 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][31] ; clock      ; clock    ; None                        ; None                      ; 3.674 ns                ;
; N/A                                     ; 66.53 MHz ( period = 15.030 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][29] ; clock      ; clock    ; None                        ; None                      ; 3.674 ns                ;
; N/A                                     ; 66.59 MHz ( period = 15.018 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][8]  ; clock      ; clock    ; None                        ; None                      ; 3.705 ns                ;
; N/A                                     ; 66.63 MHz ( period = 15.008 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][31] ; clock      ; clock    ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 66.63 MHz ( period = 15.008 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][29] ; clock      ; clock    ; None                        ; None                      ; 3.557 ns                ;
; N/A                                     ; 66.63 MHz ( period = 15.008 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][22] ; clock      ; clock    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 66.63 MHz ( period = 15.008 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][20] ; clock      ; clock    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 66.63 MHz ( period = 15.008 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][10] ; clock      ; clock    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 66.63 MHz ( period = 15.008 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][19] ; clock      ; clock    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 66.71 MHz ( period = 14.990 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][8]  ; clock      ; clock    ; None                        ; None                      ; 3.682 ns                ;
; N/A                                     ; 66.75 MHz ( period = 14.982 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[4][12]  ; clock      ; clock    ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 66.75 MHz ( period = 14.982 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[4][14]  ; clock      ; clock    ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 66.75 MHz ( period = 14.982 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[4][17]  ; clock      ; clock    ; None                        ; None                      ; 3.680 ns                ;
; N/A                                     ; 66.78 MHz ( period = 14.974 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[25][22] ; clock      ; clock    ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 66.78 MHz ( period = 14.974 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[25][23] ; clock      ; clock    ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[7][7]   ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[7][8]   ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[7][9]   ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][10] ; clock      ; clock    ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[7][10]  ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[7][11]  ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][11] ; clock      ; clock    ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[7][12]  ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][12] ; clock      ; clock    ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[7][13]  ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[7][14]  ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][15] ; clock      ; clock    ; None                        ; None                      ; 3.563 ns                ;
; N/A                                     ; 66.82 MHz ( period = 14.966 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[7][17]  ; clock      ; clock    ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 66.92 MHz ( period = 14.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][12] ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 66.92 MHz ( period = 14.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][13] ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 66.92 MHz ( period = 14.944 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][14] ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 66.98 MHz ( period = 14.930 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][10]  ; clock      ; clock    ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 66.98 MHz ( period = 14.930 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][11]  ; clock      ; clock    ; None                        ; None                      ; 3.545 ns                ;
; N/A                                     ; 66.99 MHz ( period = 14.928 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][20] ; clock      ; clock    ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; 66.99 MHz ( period = 14.928 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][8]   ; clock      ; clock    ; None                        ; None                      ; 3.539 ns                ;
; N/A                                     ; 67.02 MHz ( period = 14.920 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][13] ; clock      ; clock    ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 67.02 MHz ( period = 14.920 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[12][16] ; clock      ; clock    ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 67.04 MHz ( period = 14.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][8]  ; clock      ; clock    ; None                        ; None                      ; 3.632 ns                ;
; N/A                                     ; 67.04 MHz ( period = 14.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][10] ; clock      ; clock    ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 67.04 MHz ( period = 14.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][11] ; clock      ; clock    ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 67.04 MHz ( period = 14.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][12] ; clock      ; clock    ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 67.04 MHz ( period = 14.916 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][15] ; clock      ; clock    ; None                        ; None                      ; 3.644 ns                ;
; N/A                                     ; 67.05 MHz ( period = 14.914 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][6]   ; clock      ; clock    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 67.05 MHz ( period = 14.914 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][7]   ; clock      ; clock    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 67.05 MHz ( period = 14.914 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][8]   ; clock      ; clock    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 67.05 MHz ( period = 14.914 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][9]   ; clock      ; clock    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 67.05 MHz ( period = 14.914 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][13]  ; clock      ; clock    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 67.05 MHz ( period = 14.914 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][16]  ; clock      ; clock    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 67.06 MHz ( period = 14.912 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][20] ; clock      ; clock    ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 67.06 MHz ( period = 14.912 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[25][21] ; clock      ; clock    ; None                        ; None                      ; 3.511 ns                ;
; N/A                                     ; 67.07 MHz ( period = 14.910 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][12] ; clock      ; clock    ; None                        ; None                      ; 3.616 ns                ;
; N/A                                     ; 67.07 MHz ( period = 14.910 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][13] ; clock      ; clock    ; None                        ; None                      ; 3.616 ns                ;
; N/A                                     ; 67.07 MHz ( period = 14.910 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][14] ; clock      ; clock    ; None                        ; None                      ; 3.616 ns                ;
; N/A                                     ; 67.07 MHz ( period = 14.910 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[24][17] ; clock      ; clock    ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 67.09 MHz ( period = 14.906 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][20] ; clock      ; clock    ; None                        ; None                      ; 3.526 ns                ;
; N/A                                     ; 67.11 MHz ( period = 14.900 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][31] ; clock      ; clock    ; None                        ; None                      ; 3.624 ns                ;
; N/A                                     ; 67.11 MHz ( period = 14.900 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[1] ; Banco_reg:banco_registradores|Cluster[16][29] ; clock      ; clock    ; None                        ; None                      ; 3.624 ns                ;
; N/A                                     ; 67.17 MHz ( period = 14.888 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[24][17] ; clock      ; clock    ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.882 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][10]  ; clock      ; clock    ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 67.20 MHz ( period = 14.882 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][11]  ; clock      ; clock    ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 67.21 MHz ( period = 14.878 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][20] ; clock      ; clock    ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 67.21 MHz ( period = 14.878 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[25][21] ; clock      ; clock    ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 67.23 MHz ( period = 14.874 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][7]   ; clock      ; clock    ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 67.23 MHz ( period = 14.874 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][8]   ; clock      ; clock    ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 67.23 MHz ( period = 14.874 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][9]   ; clock      ; clock    ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 67.23 MHz ( period = 14.874 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][10]  ; clock      ; clock    ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 67.23 MHz ( period = 14.874 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][11]  ; clock      ; clock    ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 67.23 MHz ( period = 14.874 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][12]  ; clock      ; clock    ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 67.23 MHz ( period = 14.874 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][13]  ; clock      ; clock    ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 67.23 MHz ( period = 14.874 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][14]  ; clock      ; clock    ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 67.23 MHz ( period = 14.874 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[7][17]  ; clock      ; clock    ; None                        ; None                      ; 3.620 ns                ;
; N/A                                     ; 67.24 MHz ( period = 14.872 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][31] ; clock      ; clock    ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 67.24 MHz ( period = 14.872 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[16][29] ; clock      ; clock    ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 67.25 MHz ( period = 14.870 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][13] ; clock      ; clock    ; None                        ; None                      ; 3.609 ns                ;
; N/A                                     ; 67.25 MHz ( period = 14.870 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[12][16] ; clock      ; clock    ; None                        ; None                      ; 3.609 ns                ;
; N/A                                     ; 67.27 MHz ( period = 14.866 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][6]   ; clock      ; clock    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 67.27 MHz ( period = 14.866 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][7]   ; clock      ; clock    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 67.27 MHz ( period = 14.866 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][8]   ; clock      ; clock    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 67.27 MHz ( period = 14.866 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][9]   ; clock      ; clock    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 67.27 MHz ( period = 14.866 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][13]  ; clock      ; clock    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 67.27 MHz ( period = 14.866 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][16]  ; clock      ; clock    ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 67.34 MHz ( period = 14.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[7][7]   ; clock      ; clock    ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 67.34 MHz ( period = 14.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[7][8]   ; clock      ; clock    ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 67.34 MHz ( period = 14.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[7][9]   ; clock      ; clock    ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 67.34 MHz ( period = 14.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[7][10]  ; clock      ; clock    ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 67.34 MHz ( period = 14.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[7][11]  ; clock      ; clock    ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 67.34 MHz ( period = 14.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[7][12]  ; clock      ; clock    ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 67.34 MHz ( period = 14.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[7][13]  ; clock      ; clock    ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 67.34 MHz ( period = 14.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[7][14]  ; clock      ; clock    ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 67.34 MHz ( period = 14.850 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[7][17]  ; clock      ; clock    ; None                        ; None                      ; 3.496 ns                ;
; N/A                                     ; 67.37 MHz ( period = 14.844 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][12] ; clock      ; clock    ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 67.42 MHz ( period = 14.832 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][1]   ; clock      ; clock    ; None                        ; None                      ; 3.498 ns                ;
; N/A                                     ; 67.42 MHz ( period = 14.832 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][2]   ; clock      ; clock    ; None                        ; None                      ; 3.498 ns                ;
; N/A                                     ; 67.42 MHz ( period = 14.832 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][5]   ; clock      ; clock    ; None                        ; None                      ; 3.498 ns                ;
; N/A                                     ; 67.42 MHz ( period = 14.832 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[4][15]  ; clock      ; clock    ; None                        ; None                      ; 3.498 ns                ;
; N/A                                     ; 67.43 MHz ( period = 14.830 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 67.43 MHz ( period = 14.830 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 67.43 MHz ( period = 14.830 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 67.43 MHz ( period = 14.830 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][27]  ; clock      ; clock    ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 67.43 MHz ( period = 14.830 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][10]  ; clock      ; clock    ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 67.43 MHz ( period = 14.830 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][11]  ; clock      ; clock    ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 67.43 MHz ( period = 14.830 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][12]  ; clock      ; clock    ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 67.43 MHz ( period = 14.830 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][17]  ; clock      ; clock    ; None                        ; None                      ; 3.610 ns                ;
; N/A                                     ; 67.47 MHz ( period = 14.822 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[16][12] ; clock      ; clock    ; None                        ; None                      ; 3.477 ns                ;
; N/A                                     ; 67.51 MHz ( period = 14.812 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[0][23]  ; clock      ; clock    ; None                        ; None                      ; 3.567 ns                ;
; N/A                                     ; 67.51 MHz ( period = 14.812 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][10]  ; clock      ; clock    ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 67.51 MHz ( period = 14.812 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][11]  ; clock      ; clock    ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 67.51 MHz ( period = 14.812 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][12]  ; clock      ; clock    ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 67.51 MHz ( period = 14.812 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[2][17]  ; clock      ; clock    ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 67.58 MHz ( period = 14.798 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][31] ; clock      ; clock    ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 67.58 MHz ( period = 14.798 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[16][29] ; clock      ; clock    ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[30][20] ; clock      ; clock    ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[0][8]   ; clock      ; clock    ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[30][12] ; clock      ; clock    ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[30][13] ; clock      ; clock    ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[30][14] ; clock      ; clock    ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[30][21] ; clock      ; clock    ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[30][18] ; clock      ; clock    ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[30][19] ; clock      ; clock    ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 67.59 MHz ( period = 14.796 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[0] ; Banco_reg:banco_registradores|Cluster[30][17] ; clock      ; clock    ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 67.60 MHz ( period = 14.792 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[4][10]  ; clock      ; clock    ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 67.60 MHz ( period = 14.792 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[4][11]  ; clock      ; clock    ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 67.63 MHz ( period = 14.786 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[16][18] ; clock      ; clock    ; None                        ; None                      ; 3.581 ns                ;
; N/A                                     ; 67.64 MHz ( period = 14.784 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][1]   ; clock      ; clock    ; None                        ; None                      ; 3.580 ns                ;
; N/A                                     ; 67.64 MHz ( period = 14.784 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][2]   ; clock      ; clock    ; None                        ; None                      ; 3.580 ns                ;
; N/A                                     ; 67.64 MHz ( period = 14.784 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][5]   ; clock      ; clock    ; None                        ; None                      ; 3.580 ns                ;
; N/A                                     ; 67.64 MHz ( period = 14.784 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[2][15]  ; clock      ; clock    ; None                        ; None                      ; 3.572 ns                ;
; N/A                                     ; 67.64 MHz ( period = 14.784 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[4] ; Banco_reg:banco_registradores|Cluster[4][15]  ; clock      ; clock    ; None                        ; None                      ; 3.580 ns                ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][24]  ; clock      ; clock    ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[12][10] ; clock      ; clock    ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[12][11] ; clock      ; clock    ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[12][12] ; clock      ; clock    ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[2] ; Banco_reg:banco_registradores|Cluster[12][15] ; clock      ; clock    ; None                        ; None                      ; 3.583 ns                ;
; N/A                                     ; 67.65 MHz ( period = 14.782 ns )                    ; MuxRegDest:MuxRegDest|MuxRegDestOut[3] ; Banco_reg:banco_registradores|Cluster[0][21]  ; clock      ; clock    ; None                        ; None                      ; 3.455 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                      ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                         ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]     ; clock      ; clock    ; None                       ; None                       ; 0.733 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[23]                           ; loadsize:loadsize|saida[23]                ; clock      ; clock    ; None                       ; None                       ; 0.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 0.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 0.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 0.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; loadsize:loadsize|saida[29]                ; clock      ; clock    ; None                       ; None                       ; 0.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[18]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 0.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[28] ; clock      ; clock    ; None                       ; None                       ; 0.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; loadsize:loadsize|saida[24]                ; clock      ; clock    ; None                       ; None                       ; 0.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; loadsize:loadsize|saida[19]                ; clock      ; clock    ; None                       ; None                       ; 0.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; loadsize:loadsize|saida[20]                ; clock      ; clock    ; None                       ; None                       ; 0.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr20_16[0]      ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 0.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; loadsize:loadsize|saida[27]                ; clock      ; clock    ; None                       ; None                       ; 0.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[10]      ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 0.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; loadsize:loadsize|saida[21]                ; clock      ; clock    ; None                       ; None                       ; 0.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[13]      ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 0.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 0.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 0.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[6]          ; MuxRegData:MuxRegData|MuxRegDataOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[0]                            ; loadsize:loadsize|saida[0]                 ; clock      ; clock    ; None                       ; None                       ; 0.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.174 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; loadsize:loadsize|saida[2]                 ; clock      ; clock    ; None                       ; None                       ; 0.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[17]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[17]                           ; loadsize:loadsize|saida[17]                ; clock      ; clock    ; None                       ; None                       ; 0.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[24]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 0.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[13]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[4]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[7]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[9]       ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[28]         ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; loadsize:loadsize|saida[18]                ; clock      ; clock    ; None                       ; None                       ; 0.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[2]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[21]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[17]         ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[21]         ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[29]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; loadsize:loadsize|saida[31]                ; clock      ; clock    ; None                       ; None                       ; 1.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; loadsize:loadsize|saida[30]                ; clock      ; clock    ; None                       ; None                       ; 1.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[26]                        ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; loadsize:loadsize|saida[16]                ; clock      ; clock    ; None                       ; None                       ; 1.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[4]                            ; loadsize:loadsize|saida[4]                 ; clock      ; clock    ; None                       ; None                       ; 0.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[18]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[3]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.384 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[24]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[16]                        ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[9]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[14]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[8]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[11]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[31]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxRegData:MuxRegData|MuxRegDataOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[10]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[30]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[7]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; loadsize:loadsize|saida[22]                ; clock      ; clock    ; None                       ; None                       ; 1.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[18]                             ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.360 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[15]                             ; MuxRegData:MuxRegData|MuxRegDataOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[11]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; loadsize:loadsize|saida[14]                ; clock      ; clock    ; None                       ; None                       ; 0.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[5]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[12]                        ; MuxRegData:MuxRegData|MuxRegDataOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[4]                              ; MuxRegData:MuxRegData|MuxRegDataOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[18]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[13]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[14]                        ; MuxRegData:MuxRegData|MuxRegDataOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[11]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[12]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[20]                        ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[6]                            ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[5]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.406 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[7]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[8]                         ; MuxRegData:MuxRegData|MuxRegDataOut[8]     ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]    ; clock      ; clock    ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[23]                             ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[22]                        ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; loadsize:loadsize|saida[25]                ; clock      ; clock    ; None                       ; None                       ; 1.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[21]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.696 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[16]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[29]                        ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[22]         ; MuxRegData:MuxRegData|MuxRegDataOut[22]    ; clock      ; clock    ; None                       ; None                       ; 1.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[5]                            ; loadsize:loadsize|saida[5]                 ; clock      ; clock    ; None                       ; None                       ; 1.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[18]         ; MuxRegData:MuxRegData|MuxRegDataOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[2]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[7]          ; MuxRegData:MuxRegData|MuxRegDataOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[19]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[2]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[10]                        ; MuxRegData:MuxRegData|MuxRegDataOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[4]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.535 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[3]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; loadsize:loadsize|saida[11]                ; clock      ; clock    ; None                       ; None                       ; 1.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[31]                             ; MuxRegData:MuxRegData|MuxRegDataOut[31]    ; clock      ; clock    ; None                       ; None                       ; 1.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[25]         ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]     ; clock      ; clock    ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[26]                           ; loadsize:loadsize|saida[26]                ; clock      ; clock    ; None                       ; None                       ; 1.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[26]         ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[16]         ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[24]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[8]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 1.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[29]         ; MuxRegData:MuxRegData|MuxRegDataOut[29]    ; clock      ; clock    ; None                       ; None                       ; 1.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[19]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0]                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[20]         ; MuxRegData:MuxRegData|MuxRegDataOut[20]    ; clock      ; clock    ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[22]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[22]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[14]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]    ; clock      ; clock    ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[25]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[23]         ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[13]                             ; MuxRegData:MuxRegData|MuxRegDataOut[13]    ; clock      ; clock    ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[20]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[12]                           ; loadsize:loadsize|saida[12]                ; clock      ; clock    ; None                       ; None                       ; 1.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[16]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[25]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[17]                        ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[1]                            ; loadsize:loadsize|saida[1]                 ; clock      ; clock    ; None                       ; None                       ; 1.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[27]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]    ; clock      ; clock    ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[7]       ; MuxRegData:MuxRegData|MuxRegDataOut[23]    ; clock      ; clock    ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]    ; clock      ; clock    ; None                       ; None                       ; 1.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[2]     ; clock      ; clock    ; None                       ; None                       ; 1.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[4]     ; clock      ; clock    ; None                       ; None                       ; 1.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[9]                         ; MuxPCSource:MuxPCSource|MuxPCSourceOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[11]                           ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]    ; clock      ; clock    ; None                       ; None                       ; 1.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[28]                           ; loadsize:loadsize|saida[28]                ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[31]                            ; MuxRegData:MuxRegData|MuxRegDataOut[0]     ; clock      ; clock    ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[19]                        ; MuxPCSource:MuxPCSource|MuxPCSourceOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]    ; clock      ; clock    ; None                       ; None                       ; 2.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[25]                             ; MuxRegData:MuxRegData|MuxRegDataOut[25]    ; clock      ; clock    ; None                       ; None                       ; 1.903 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[8]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]    ; clock      ; clock    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[27]                             ; MuxRegData:MuxRegData|MuxRegDataOut[27]    ; clock      ; clock    ; None                       ; None                       ; 1.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDR|Saida[10]                           ; MuxPCSource:MuxPCSource|MuxPCSourceOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[23]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; RegDesloc:registrador_deslocamento|temp[24]         ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[21]                        ; MuxRegData:MuxRegData|MuxRegDataOut[21]    ; clock      ; clock    ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[6]       ; MuxPCSource:MuxPCSource|MuxPCSourceOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:PC|Saida[20]                            ; MuxPCSource:MuxPCSource|MuxPCSourceOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[26]                             ; MuxRegData:MuxRegData|MuxRegDataOut[26]    ; clock      ; clock    ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxRegData:MuxRegData|MuxRegDataOut[17]    ; clock      ; clock    ; None                       ; None                       ; 1.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]    ; clock      ; clock    ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]    ; clock      ; clock    ; None                       ; None                       ; 2.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[7]                         ; MuxRegData:MuxRegData|MuxRegDataOut[7]     ; clock      ; clock    ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[2]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0]                        ; MuxRegDest:MuxRegDest|MuxRegDestOut[3]     ; clock      ; clock    ; None                       ; None                       ; 1.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[14]      ; MuxRegData:MuxRegData|MuxRegDataOut[30]    ; clock      ; clock    ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]                             ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 2.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[17]                             ; MuxPCSource:MuxPCSource|MuxPCSourceOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[6]                         ; MuxRegData:MuxRegData|MuxRegDataOut[6]     ; clock      ; clock    ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]    ; clock      ; clock    ; None                       ; None                       ; 2.144 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:ALUOut|Saida[28]                        ; MuxRegData:MuxRegData|MuxRegDataOut[28]    ; clock      ; clock    ; None                       ; None                       ; 1.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[16]                             ; MuxRegData:MuxRegData|MuxRegDataOut[16]    ; clock      ; clock    ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[8]       ; MuxRegData:MuxRegData|MuxRegDataOut[24]    ; clock      ; clock    ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]                              ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]     ; clock      ; clock    ; None                       ; None                       ; 2.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:registrador_instrucoes|Instr15_0[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]    ; clock      ; clock    ; None                       ; None                       ; 2.124 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                            ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; tsu                                                                                                  ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                            ; To Clock ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+
; N/A   ; None         ; 5.632 ns   ; reset ; Controle:Controle|MemWriteRead                ; clock    ;
; N/A   ; None         ; 5.412 ns   ; reset ; Controle:Controle|IRWrite                     ; clock    ;
; N/A   ; None         ; 5.412 ns   ; reset ; Controle:Controle|RegBWrite                   ; clock    ;
; N/A   ; None         ; 5.310 ns   ; reset ; Controle:Controle|MemADD[1]                   ; clock    ;
; N/A   ; None         ; 4.992 ns   ; reset ; Controle:Controle|ALUSrcB[2]                  ; clock    ;
; N/A   ; None         ; 4.780 ns   ; reset ; Controle:Controle|RegData[3]                  ; clock    ;
; N/A   ; None         ; 4.754 ns   ; reset ; Controle:Controle|ALUControl[2]               ; clock    ;
; N/A   ; None         ; 4.754 ns   ; reset ; Controle:Controle|ALUControl[0]               ; clock    ;
; N/A   ; None         ; 4.754 ns   ; reset ; Controle:Controle|ALUSrcA                     ; clock    ;
; N/A   ; None         ; 4.754 ns   ; reset ; Controle:Controle|ALUControl[1]               ; clock    ;
; N/A   ; None         ; 4.689 ns   ; reset ; Controle:Controle|RegData[0]                  ; clock    ;
; N/A   ; None         ; 4.671 ns   ; reset ; Controle:Controle|RegData[2]                  ; clock    ;
; N/A   ; None         ; 4.671 ns   ; reset ; Controle:Controle|RegData[1]                  ; clock    ;
; N/A   ; None         ; 4.671 ns   ; reset ; Controle:Controle|RegDest[1]                  ; clock    ;
; N/A   ; None         ; 4.517 ns   ; reset ; multiplier:multiplier|fim                     ; clock    ;
; N/A   ; None         ; 4.512 ns   ; reset ; multiplier:multiplier|cicloAtual[3]           ; clock    ;
; N/A   ; None         ; 4.506 ns   ; reset ; multiplier:multiplier|cicloAtual[0]           ; clock    ;
; N/A   ; None         ; 4.506 ns   ; reset ; multiplier:multiplier|cicloAtual[1]           ; clock    ;
; N/A   ; None         ; 4.504 ns   ; reset ; multiplier:multiplier|cicloAtual[5]           ; clock    ;
; N/A   ; None         ; 4.504 ns   ; reset ; multiplier:multiplier|cicloAtual[2]           ; clock    ;
; N/A   ; None         ; 4.492 ns   ; reset ; Controle:Controle|PCSource[2]                 ; clock    ;
; N/A   ; None         ; 4.492 ns   ; reset ; Controle:Controle|PCSource[1]                 ; clock    ;
; N/A   ; None         ; 4.492 ns   ; reset ; Controle:Controle|PCSource[0]                 ; clock    ;
; N/A   ; None         ; 4.401 ns   ; reset ; Controle:Controle|RegWrite                    ; clock    ;
; N/A   ; None         ; 4.390 ns   ; reset ; Controle:Controle|RegDest[0]                  ; clock    ;
; N/A   ; None         ; 4.386 ns   ; reset ; Controle:Controle|RegALUOutWrite              ; clock    ;
; N/A   ; None         ; 4.369 ns   ; reset ; multiplier:multiplier|cicloAtual[4]           ; clock    ;
; N/A   ; None         ; 4.307 ns   ; reset ; Controle:Controle|ALUSrcB[1]                  ; clock    ;
; N/A   ; None         ; 4.307 ns   ; reset ; Controle:Controle|ALUSrcB[0]                  ; clock    ;
; N/A   ; None         ; 4.174 ns   ; reset ; Controle:Controle|RegShftCtrl[2]              ; clock    ;
; N/A   ; None         ; 4.174 ns   ; reset ; Controle:Controle|RegShftCtrl[1]              ; clock    ;
; N/A   ; None         ; 4.131 ns   ; reset ; Controle:Controle|ShftSrc                     ; clock    ;
; N/A   ; None         ; 4.045 ns   ; reset ; Controle:Controle|SSControl[1]                ; clock    ;
; N/A   ; None         ; 3.530 ns   ; reset ; Controle:Controle|RegShftCtrl[0]              ; clock    ;
; N/A   ; None         ; 3.398 ns   ; reset ; Controle:Controle|RegDest[2]                  ; clock    ;
; N/A   ; None         ; 3.114 ns   ; reset ; Controle:Controle|DIV_OP                      ; clock    ;
; N/A   ; None         ; 3.114 ns   ; reset ; Controle:Controle|MULT_OP                     ; clock    ;
; N/A   ; None         ; 3.079 ns   ; reset ; Controle:Controle|estado[0]                   ; clock    ;
; N/A   ; None         ; 3.079 ns   ; reset ; Controle:Controle|estado[4]                   ; clock    ;
; N/A   ; None         ; 3.079 ns   ; reset ; Controle:Controle|estado[3]                   ; clock    ;
; N/A   ; None         ; 3.079 ns   ; reset ; Controle:Controle|estado[2]                   ; clock    ;
; N/A   ; None         ; 2.997 ns   ; reset ; Controle:Controle|RegMDRWrite                 ; clock    ;
; N/A   ; None         ; 2.995 ns   ; reset ; Controle:Controle|AmtSrc                      ; clock    ;
; N/A   ; None         ; 2.897 ns   ; reset ; divisor:divisor|fim                           ; clock    ;
; N/A   ; None         ; 2.880 ns   ; reset ; Controle:Controle|estado[5]                   ; clock    ;
; N/A   ; None         ; 2.880 ns   ; reset ; Controle:Controle|estado[1]                   ; clock    ;
; N/A   ; None         ; 2.786 ns   ; reset ; Controle:Controle|PCWrite                     ; clock    ;
; N/A   ; None         ; 1.704 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[1] ; clock    ;
; N/A   ; None         ; 1.166 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[4] ; clock    ;
; N/A   ; None         ; 1.166 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[3] ; clock    ;
; N/A   ; None         ; 1.166 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[2] ; clock    ;
; N/A   ; None         ; 1.166 ns   ; reset ; RegDesloc:registrador_deslocamento|n_shift[0] ; clock    ;
; N/A   ; None         ; 1.127 ns   ; reset ; Controle:Controle|LSControl[1]                ; clock    ;
; N/A   ; None         ; 1.127 ns   ; reset ; Controle:Controle|LSControl[0]                ; clock    ;
+-------+--------------+------------+-------+-----------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 17.227 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.225 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 17.164 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.975 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.942 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.836 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.834 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.832 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.773 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.748 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.732 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.699 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.697 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.636 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.629 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.628 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.627 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.584 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.566 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.551 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.545 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.447 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.441 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.414 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.407 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.399 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.397 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.377 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.357 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.344 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.341 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.336 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.304 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.281 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.237 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.234 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.220 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.204 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.161 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 16.158 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.156 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.154 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.150 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.147 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.134 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.114 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.100 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.095 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 16.030 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 16.017 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.016 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 16.004 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.961 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.947 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.920 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.906 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.904 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.896 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.894 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.890 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.879 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.873 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.852 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.845 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.833 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.809 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.802 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.800 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.770 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.763 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.753 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.717 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.683 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.679 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.663 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.644 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.633 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.611 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.583 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.579 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.576 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.574 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.570 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.563 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.559 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.546 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.514 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.513 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.501 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.498 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.476 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.461 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.454 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.453 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.433 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.417 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.411 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.401 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.389 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.387 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.363 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.338 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.333 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.326 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.324 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.324 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.317 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.297 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.291 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.274 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.268 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.254 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.247 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.214 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.212 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.204 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.192 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.181 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.155 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.137 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.133 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.128 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.123 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.107 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 15.104 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.097 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.092 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 15.081 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.076 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.055 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.046 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.024 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.018 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.017 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.994 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.986 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.985 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.977 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.974 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.970 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.956 ns  ; Controle:Controle|ALUSrcA               ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.950 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.948 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.944 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.929 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.927 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.916 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.910 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.900 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.896 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.894 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.894 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.892 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.877 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.866 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.866 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.864 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.830 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.825 ns  ; Controle:Controle|ALUControl[2]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.803 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.800 ns  ; Controle:Controle|ALUControl[1]         ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.790 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.783 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.783 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.781 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.776 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.756 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.755 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.740 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.737 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.733 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.720 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.718 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.707 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.704 ns  ; Registrador:PC|Saida[0]                 ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.686 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.677 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.670 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.670 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.655 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.644 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.630 ns  ; Registrador:A|Saida[5]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.630 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.630 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.614 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.605 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.600 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.581 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.575 ns  ; Registrador:A|Saida[0]                  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.569 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.565 ns  ; Controle:Controle|ALUSrcA               ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.553 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.534 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.531 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.530 ns  ; Controle:Controle|ALUControl[0]         ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.521 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.518 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.514 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.514 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.510 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[25] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+------------------------------------------------------------------------------------------------------------+
; th                                                                                                         ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                            ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+
; N/A           ; None        ; -0.888 ns ; reset ; Controle:Controle|LSControl[1]                ; clock    ;
; N/A           ; None        ; -0.888 ns ; reset ; Controle:Controle|LSControl[0]                ; clock    ;
; N/A           ; None        ; -0.927 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[4] ; clock    ;
; N/A           ; None        ; -0.927 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[3] ; clock    ;
; N/A           ; None        ; -0.927 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[2] ; clock    ;
; N/A           ; None        ; -0.927 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[0] ; clock    ;
; N/A           ; None        ; -1.465 ns ; reset ; RegDesloc:registrador_deslocamento|n_shift[1] ; clock    ;
; N/A           ; None        ; -2.374 ns ; reset ; Controle:Controle|PCSource[2]                 ; clock    ;
; N/A           ; None        ; -2.374 ns ; reset ; Controle:Controle|PCSource[1]                 ; clock    ;
; N/A           ; None        ; -2.374 ns ; reset ; Controle:Controle|PCSource[0]                 ; clock    ;
; N/A           ; None        ; -2.508 ns ; reset ; multiplier:multiplier|cicloAtual[2]           ; clock    ;
; N/A           ; None        ; -2.547 ns ; reset ; Controle:Controle|PCWrite                     ; clock    ;
; N/A           ; None        ; -2.566 ns ; reset ; Controle:Controle|ALUSrcB[2]                  ; clock    ;
; N/A           ; None        ; -2.610 ns ; reset ; Controle:Controle|MemWriteRead                ; clock    ;
; N/A           ; None        ; -2.618 ns ; reset ; Controle:Controle|ALUControl[2]               ; clock    ;
; N/A           ; None        ; -2.618 ns ; reset ; Controle:Controle|ALUControl[0]               ; clock    ;
; N/A           ; None        ; -2.618 ns ; reset ; Controle:Controle|ALUSrcA                     ; clock    ;
; N/A           ; None        ; -2.618 ns ; reset ; Controle:Controle|ALUControl[1]               ; clock    ;
; N/A           ; None        ; -2.641 ns ; reset ; Controle:Controle|estado[5]                   ; clock    ;
; N/A           ; None        ; -2.641 ns ; reset ; Controle:Controle|estado[1]                   ; clock    ;
; N/A           ; None        ; -2.641 ns ; reset ; Controle:Controle|MemADD[1]                   ; clock    ;
; N/A           ; None        ; -2.651 ns ; reset ; multiplier:multiplier|cicloAtual[3]           ; clock    ;
; N/A           ; None        ; -2.658 ns ; reset ; divisor:divisor|fim                           ; clock    ;
; N/A           ; None        ; -2.756 ns ; reset ; Controle:Controle|AmtSrc                      ; clock    ;
; N/A           ; None        ; -2.758 ns ; reset ; Controle:Controle|RegMDRWrite                 ; clock    ;
; N/A           ; None        ; -2.768 ns ; reset ; multiplier:multiplier|cicloAtual[4]           ; clock    ;
; N/A           ; None        ; -2.774 ns ; reset ; multiplier:multiplier|cicloAtual[0]           ; clock    ;
; N/A           ; None        ; -2.774 ns ; reset ; multiplier:multiplier|cicloAtual[1]           ; clock    ;
; N/A           ; None        ; -2.786 ns ; reset ; multiplier:multiplier|fim                     ; clock    ;
; N/A           ; None        ; -2.790 ns ; reset ; Controle:Controle|ALUSrcB[1]                  ; clock    ;
; N/A           ; None        ; -2.790 ns ; reset ; Controle:Controle|ALUSrcB[0]                  ; clock    ;
; N/A           ; None        ; -2.820 ns ; reset ; Controle:Controle|IRWrite                     ; clock    ;
; N/A           ; None        ; -2.820 ns ; reset ; Controle:Controle|RegBWrite                   ; clock    ;
; N/A           ; None        ; -2.840 ns ; reset ; Controle:Controle|estado[0]                   ; clock    ;
; N/A           ; None        ; -2.840 ns ; reset ; Controle:Controle|estado[4]                   ; clock    ;
; N/A           ; None        ; -2.840 ns ; reset ; Controle:Controle|estado[3]                   ; clock    ;
; N/A           ; None        ; -2.840 ns ; reset ; Controle:Controle|estado[2]                   ; clock    ;
; N/A           ; None        ; -2.869 ns ; reset ; Controle:Controle|RegALUOutWrite              ; clock    ;
; N/A           ; None        ; -2.875 ns ; reset ; Controle:Controle|DIV_OP                      ; clock    ;
; N/A           ; None        ; -2.875 ns ; reset ; Controle:Controle|MULT_OP                     ; clock    ;
; N/A           ; None        ; -2.899 ns ; reset ; Controle:Controle|RegData[0]                  ; clock    ;
; N/A           ; None        ; -2.990 ns ; reset ; Controle:Controle|RegData[3]                  ; clock    ;
; N/A           ; None        ; -3.033 ns ; reset ; multiplier:multiplier|cicloAtual[5]           ; clock    ;
; N/A           ; None        ; -3.159 ns ; reset ; Controle:Controle|RegDest[2]                  ; clock    ;
; N/A           ; None        ; -3.291 ns ; reset ; Controle:Controle|RegShftCtrl[0]              ; clock    ;
; N/A           ; None        ; -3.364 ns ; reset ; Controle:Controle|RegData[2]                  ; clock    ;
; N/A           ; None        ; -3.364 ns ; reset ; Controle:Controle|RegData[1]                  ; clock    ;
; N/A           ; None        ; -3.364 ns ; reset ; Controle:Controle|RegDest[1]                  ; clock    ;
; N/A           ; None        ; -3.364 ns ; reset ; Controle:Controle|RegDest[0]                  ; clock    ;
; N/A           ; None        ; -3.375 ns ; reset ; Controle:Controle|RegWrite                    ; clock    ;
; N/A           ; None        ; -3.806 ns ; reset ; Controle:Controle|SSControl[1]                ; clock    ;
; N/A           ; None        ; -3.892 ns ; reset ; Controle:Controle|ShftSrc                     ; clock    ;
; N/A           ; None        ; -3.935 ns ; reset ; Controle:Controle|RegShftCtrl[2]              ; clock    ;
; N/A           ; None        ; -3.935 ns ; reset ; Controle:Controle|RegShftCtrl[1]              ; clock    ;
+---------------+-------------+-----------+-------+-----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 25 11:05:16 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[0]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[1]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[3]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[4]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[5]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[6]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[30]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[1]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[2]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[3]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[4]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[5]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[6]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[7]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[29]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[26]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[4]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[2]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[22]" is a latch
    Warning: Node "loadsize:loadsize|saida[1]" is a latch
    Warning: Node "loadsize:loadsize|saida[2]" is a latch
    Warning: Node "loadsize:loadsize|saida[3]" is a latch
    Warning: Node "loadsize:loadsize|saida[4]" is a latch
    Warning: Node "loadsize:loadsize|saida[5]" is a latch
    Warning: Node "loadsize:loadsize|saida[6]" is a latch
    Warning: Node "loadsize:loadsize|saida[7]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[30]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[31]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[20]" is a latch
    Warning: Node "loadsize:loadsize|saida[0]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[29]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[28]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[26]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[18]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[27]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[24]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "loadsize:loadsize|saida[30]" is a latch
    Warning: Node "loadsize:loadsize|saida[31]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[25]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[22]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[12]" is a latch
    Warning: Node "loadsize:loadsize|saida[29]" is a latch
    Warning: Node "loadsize:loadsize|saida[28]" is a latch
    Warning: Node "loadsize:loadsize|saida[26]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[23]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[20]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[15]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[8]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[9]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[10]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[11]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[12]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[13]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[14]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[15]" is a latch
    Warning: Node "loadsize:loadsize|saida[27]" is a latch
    Warning: Node "loadsize:loadsize|saida[24]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[21]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[18]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[8]" is a latch
    Warning: Node "loadsize:loadsize|saida[25]" is a latch
    Warning: Node "loadsize:loadsize|saida[22]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[19]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[16]" is a latch
    Warning: Node "MuxPCSource:MuxPCSource|MuxPCSourceOut[9]" is a latch
    Warning: Node "loadsize:loadsize|saida[23]" is a latch
    Warning: Node "loadsize:loadsize|saida[20]" is a latch
    Warning: Node "MuxRegData:MuxRegData|MuxRegDataOut[17]" is a latch
    Warning: Node "loadsize:loadsize|saida[8]" is a latch
    Warning: Node "loadsize:loadsize|saida[9]" is a latch
    Warning: Node "loadsize:loadsize|saida[10]" is a latch
    Warning: Node "loadsize:loadsize|saida[11]" is a latch
    Warning: Node "loadsize:loadsize|saida[12]" is a latch
    Warning: Node "loadsize:loadsize|saida[13]" is a latch
    Warning: Node "loadsize:loadsize|saida[14]" is a latch
    Warning: Node "loadsize:loadsize|saida[15]" is a latch
    Warning: Node "loadsize:loadsize|saida[21]" is a latch
    Warning: Node "loadsize:loadsize|saida[18]" is a latch
    Warning: Node "loadsize:loadsize|saida[19]" is a latch
    Warning: Node "loadsize:loadsize|saida[16]" is a latch
    Warning: Node "loadsize:loadsize|saida[17]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "loadsize:loadsize|Equal0~0" as buffer
    Info: Detected ripple clock "Controle:Controle|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|LSControl[1]" as buffer
    Info: Detected gated clock "loadsize:loadsize|saida[7]~0" as buffer
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[2]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[3]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[2]" as buffer
    Info: Detected gated clock "MuxRegData:MuxRegData|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|PCSource[2]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
    Info: Detected gated clock "MuxPCSource:MuxPCSource|Mux32~0" as buffer
Info: Clock "clock" has Internal fmax of 62.87 MHz between source register "MuxRegDest:MuxRegDest|MuxRegDestOut[3]" and destination register "Banco_reg:banco_registradores|Cluster[25][11]" (period= 15.906 ns)
    Info: + Longest register to register delay is 4.013 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y11_N16; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[3]'
        Info: 2: + IC(1.194 ns) + CELL(0.272 ns) = 1.466 ns; Loc. = LCCOMB_X14_Y17_N12; Fanout = 32; COMB Node = 'Banco_reg:banco_registradores|Decoder0~12'
        Info: 3: + IC(1.801 ns) + CELL(0.746 ns) = 4.013 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 2; REG Node = 'Banco_reg:banco_registradores|Cluster[25][11]'
        Info: Total cell delay = 1.018 ns ( 25.37 % )
        Info: Total interconnect delay = 2.995 ns ( 74.63 % )
    Info: - Smallest clock skew is -3.850 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.461 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X19_Y9_N19; Fanout = 2; REG Node = 'Banco_reg:banco_registradores|Cluster[25][11]'
            Info: Total cell delay = 1.472 ns ( 59.81 % )
            Info: Total interconnect delay = 0.989 ns ( 40.19 % )
        Info: - Longest clock path from clock "clock" to source register is 6.311 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.028 ns) + CELL(0.712 ns) = 2.594 ns; Loc. = LCFF_X11_Y10_N21; Fanout = 6; REG Node = 'Controle:Controle|RegDest[1]'
            Info: 3: + IC(0.400 ns) + CELL(0.366 ns) = 3.360 ns; Loc. = LCCOMB_X10_Y10_N8; Fanout = 1; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0'
            Info: 4: + IC(1.890 ns) + CELL(0.000 ns) = 5.250 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'MuxRegDest:MuxRegDest|Mux5~0clkctrl'
            Info: 5: + IC(0.907 ns) + CELL(0.154 ns) = 6.311 ns; Loc. = LCCOMB_X10_Y11_N16; Fanout = 33; REG Node = 'MuxRegDest:MuxRegDest|MuxRegDestOut[3]'
            Info: Total cell delay = 2.086 ns ( 33.05 % )
            Info: Total interconnect delay = 4.225 ns ( 66.95 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:MDR|Saida[4]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" for clock "clock" (Hold time is 3.225 ns)
    Info: + Largest clock skew is 4.052 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.530 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(1.309 ns) + CELL(0.712 ns) = 2.875 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 35; REG Node = 'Controle:Controle|ALUSrcB[2]'
            Info: 3: + IC(0.490 ns) + CELL(0.225 ns) = 3.590 ns; Loc. = LCCOMB_X11_Y12_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.997 ns) + CELL(0.000 ns) = 5.587 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.890 ns) + CELL(0.053 ns) = 6.530 ns; Loc. = LCCOMB_X25_Y20_N0; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]'
            Info: Total cell delay = 1.844 ns ( 28.24 % )
            Info: Total interconnect delay = 4.686 ns ( 71.76 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.478 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X25_Y20_N31; Fanout = 3; REG Node = 'Registrador:MDR|Saida[4]'
            Info: Total cell delay = 1.472 ns ( 59.40 % )
            Info: Total interconnect delay = 1.006 ns ( 40.60 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.733 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N31; Fanout = 3; REG Node = 'Registrador:MDR|Saida[4]'
        Info: 2: + IC(0.213 ns) + CELL(0.053 ns) = 0.266 ns; Loc. = LCCOMB_X25_Y20_N6; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux4~1'
        Info: 3: + IC(0.239 ns) + CELL(0.228 ns) = 0.733 ns; Loc. = LCCOMB_X25_Y20_N0; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]'
        Info: Total cell delay = 0.281 ns ( 38.34 % )
        Info: Total interconnect delay = 0.452 ns ( 61.66 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "Controle:Controle|MemWriteRead" (data pin = "reset", clock pin = "clock") is 5.632 ns
    Info: + Longest pin to register delay is 8.024 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 57; PIN Node = 'reset'
        Info: 2: + IC(4.558 ns) + CELL(0.366 ns) = 5.798 ns; Loc. = LCCOMB_X10_Y12_N26; Fanout = 1; COMB Node = 'Controle:Controle|RegBWrite~5'
        Info: 3: + IC(0.262 ns) + CELL(0.378 ns) = 6.438 ns; Loc. = LCCOMB_X10_Y12_N18; Fanout = 5; COMB Node = 'Controle:Controle|RegBWrite~3'
        Info: 4: + IC(0.840 ns) + CELL(0.746 ns) = 8.024 ns; Loc. = LCFF_X7_Y15_N3; Fanout = 4; REG Node = 'Controle:Controle|MemWriteRead'
        Info: Total cell delay = 2.364 ns ( 29.46 % )
        Info: Total interconnect delay = 5.660 ns ( 70.54 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1426; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X7_Y15_N3; Fanout = 4; REG Node = 'Controle:Controle|MemWriteRead'
        Info: Total cell delay = 1.472 ns ( 59.31 % )
        Info: Total interconnect delay = 1.010 ns ( 40.69 % )
Info: tco from clock "clock" to destination pin "AluResult[30]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is 17.227 ns
    Info: + Longest clock path from clock "clock" to source register is 6.537 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(1.309 ns) + CELL(0.712 ns) = 2.875 ns; Loc. = LCFF_X9_Y12_N1; Fanout = 35; REG Node = 'Controle:Controle|ALUSrcB[2]'
        Info: 3: + IC(0.490 ns) + CELL(0.225 ns) = 3.590 ns; Loc. = LCCOMB_X11_Y12_N20; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.997 ns) + CELL(0.000 ns) = 5.587 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.897 ns) + CELL(0.053 ns) = 6.537 ns; Loc. = LCCOMB_X21_Y20_N12; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]'
        Info: Total cell delay = 1.844 ns ( 28.21 % )
        Info: Total interconnect delay = 4.693 ns ( 71.79 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y20_N12; Fanout = 3; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]'
        Info: 2: + IC(0.386 ns) + CELL(0.053 ns) = 0.439 ns; Loc. = LCCOMB_X21_Y20_N6; Fanout = 3; COMB Node = 'Ula32:Alu|Mux61~0'
        Info: 3: + IC(0.280 ns) + CELL(0.378 ns) = 1.097 ns; Loc. = LCCOMB_X21_Y20_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~56'
        Info: 4: + IC(0.301 ns) + CELL(0.053 ns) = 1.451 ns; Loc. = LCCOMB_X22_Y20_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[5]~52'
        Info: 5: + IC(0.205 ns) + CELL(0.053 ns) = 1.709 ns; Loc. = LCCOMB_X22_Y20_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[7]~48'
        Info: 6: + IC(0.232 ns) + CELL(0.053 ns) = 1.994 ns; Loc. = LCCOMB_X22_Y20_N28; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[9]~44'
        Info: 7: + IC(0.367 ns) + CELL(0.053 ns) = 2.414 ns; Loc. = LCCOMB_X22_Y20_N24; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[11]~40'
        Info: 8: + IC(0.305 ns) + CELL(0.053 ns) = 2.772 ns; Loc. = LCCOMB_X22_Y20_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[13]~36'
        Info: 9: + IC(0.215 ns) + CELL(0.053 ns) = 3.040 ns; Loc. = LCCOMB_X22_Y20_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[15]~32'
        Info: 10: + IC(0.301 ns) + CELL(0.053 ns) = 3.394 ns; Loc. = LCCOMB_X23_Y20_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[17]~28'
        Info: 11: + IC(0.210 ns) + CELL(0.053 ns) = 3.657 ns; Loc. = LCCOMB_X23_Y20_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[19]~24'
        Info: 12: + IC(0.214 ns) + CELL(0.053 ns) = 3.924 ns; Loc. = LCCOMB_X23_Y20_N12; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[21]~20'
        Info: 13: + IC(0.379 ns) + CELL(0.053 ns) = 4.356 ns; Loc. = LCCOMB_X23_Y20_N24; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[23]~16'
        Info: 14: + IC(0.308 ns) + CELL(0.053 ns) = 4.717 ns; Loc. = LCCOMB_X23_Y20_N20; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[25]~12'
        Info: 15: + IC(0.205 ns) + CELL(0.053 ns) = 4.975 ns; Loc. = LCCOMB_X23_Y20_N16; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[27]~8'
        Info: 16: + IC(0.651 ns) + CELL(0.053 ns) = 5.679 ns; Loc. = LCCOMB_X22_Y16_N16; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[29]~4'
        Info: 17: + IC(0.553 ns) + CELL(0.053 ns) = 6.285 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 3; COMB Node = 'Ula32:Alu|Mux1~0'
        Info: 18: + IC(2.281 ns) + CELL(2.124 ns) = 10.690 ns; Loc. = PIN_U7; Fanout = 0; PIN Node = 'AluResult[30]'
        Info: Total cell delay = 3.297 ns ( 30.84 % )
        Info: Total interconnect delay = 7.393 ns ( 69.16 % )
Info: th for register "Controle:Controle|LSControl[1]" (data pin = "reset", clock pin = "clock") is -0.888 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.915 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 15; CLK Node = 'clock'
        Info: 2: + IC(1.443 ns) + CELL(0.618 ns) = 2.915 ns; Loc. = LCFF_X15_Y15_N25; Fanout = 5; REG Node = 'Controle:Controle|LSControl[1]'
        Info: Total cell delay = 1.472 ns ( 50.50 % )
        Info: Total interconnect delay = 1.443 ns ( 49.50 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 3.952 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_N25; Fanout = 57; PIN Node = 'reset'
        Info: 2: + IC(1.434 ns) + CELL(0.225 ns) = 2.533 ns; Loc. = LCCOMB_X15_Y15_N6; Fanout = 1; COMB Node = 'Controle:Controle|LSControl[1]~0'
        Info: 3: + IC(0.211 ns) + CELL(0.225 ns) = 2.969 ns; Loc. = LCCOMB_X15_Y15_N18; Fanout = 2; COMB Node = 'Controle:Controle|LSControl[1]~1'
        Info: 4: + IC(0.237 ns) + CELL(0.746 ns) = 3.952 ns; Loc. = LCFF_X15_Y15_N25; Fanout = 5; REG Node = 'Controle:Controle|LSControl[1]'
        Info: Total cell delay = 2.070 ns ( 52.38 % )
        Info: Total interconnect delay = 1.882 ns ( 47.62 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 137 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Thu Mar 25 11:05:17 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


