<?xml version="1.0" ?>
<mapping>
	<map>
		<framework name="inputs" out_port_id="0"/>
		<IR id="0" name="inputs" out_port_id="0"/>
	</map>
	<map>
		<framework name="resNet_Digit/conv1_same/BiasAdd" out_port_id="0"/>
		<IR id="1" name="resNet_Digit/conv1_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/preActivation/cond/FusedBatchNorm_1/Switch" out_port_id="0"/>
		<IR id="2" name="resNet_Digit/pool1/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/pool1/MaxPool" out_port_id="0"/>
		<IR id="2" name="resNet_Digit/pool1/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/preActivation/cond/Merge" out_port_id="0"/>
		<IR id="3" name="Mul1_1492/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/preActivation/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="3" name="Mul1_1492/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/preActivation/Relu" out_port_id="0"/>
		<IR id="4" name="resNet_Digit/block1/unit_/1/preActivation/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/shortcut/BiasAdd" out_port_id="0"/>
		<IR id="5" name="resNet_Digit/block1/unit_/1/shortcut/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/conv1/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="6" name="resNet_Digit/block1/unit_/1/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/conv1/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="6" name="resNet_Digit/block1/unit_/1/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/conv1/Relu" out_port_id="0"/>
		<IR id="7" name="resNet_Digit/block1/unit_/1/conv1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/conv2_same/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="8" name="resNet_Digit/block1/unit_/1/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/conv2_same/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="8" name="resNet_Digit/block1/unit_/1/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/conv2_same/Relu" out_port_id="0"/>
		<IR id="9" name="resNet_Digit/block1/unit_/1/conv2_same/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/conv3/BiasAdd" out_port_id="0"/>
		<IR id="10" name="resNet_Digit/block1/unit_/1/conv3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/2/preActivation/cond/FusedBatchNorm_1/Switch" out_port_id="0"/>
		<IR id="11" name="resNet_Digit/block1/unit_/1/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/1/add" out_port_id="0"/>
		<IR id="11" name="resNet_Digit/block1/unit_/1/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/2/preActivation/cond/Merge" out_port_id="0"/>
		<IR id="12" name="Mul1_1474/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/2/preActivation/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="12" name="Mul1_1474/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/2/preActivation/Relu" out_port_id="0"/>
		<IR id="13" name="resNet_Digit/block1/unit_/2/preActivation/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/2/conv1/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="14" name="resNet_Digit/block1/unit_/2/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/2/conv1/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="14" name="resNet_Digit/block1/unit_/2/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/2/conv1/Relu" out_port_id="0"/>
		<IR id="15" name="resNet_Digit/block1/unit_/2/conv1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/2/conv2_same/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="16" name="resNet_Digit/block1/unit_/2/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/2/conv2_same/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="16" name="resNet_Digit/block1/unit_/2/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/2/conv2_same/Relu" out_port_id="0"/>
		<IR id="17" name="resNet_Digit/block1/unit_/2/conv2_same/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/2/conv3/BiasAdd" out_port_id="0"/>
		<IR id="18" name="resNet_Digit/block1/unit_/2/conv3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/preActivation/cond/FusedBatchNorm_1/Switch" out_port_id="0"/>
		<IR id="19" name="resNet_Digit/block1/unit_/2/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/2/add" out_port_id="0"/>
		<IR id="19" name="resNet_Digit/block1/unit_/2/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/shortcut/MaxPool" out_port_id="0"/>
		<IR id="20" name="resNet_Digit/block1/unit_/3/shortcut/MaxPool" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/preActivation/cond/Merge" out_port_id="0"/>
		<IR id="21" name="Mul1_1519/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/preActivation/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="21" name="Mul1_1519/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/preActivation/Relu" out_port_id="0"/>
		<IR id="22" name="resNet_Digit/block1/unit_/3/preActivation/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/conv1/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="23" name="resNet_Digit/block1/unit_/3/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/conv1/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="23" name="resNet_Digit/block1/unit_/3/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/conv1/Relu" out_port_id="0"/>
		<IR id="24" name="resNet_Digit/block1/unit_/3/conv1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/conv2_same/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="25" name="resNet_Digit/block1/unit_/3/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/conv2_same/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="25" name="resNet_Digit/block1/unit_/3/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/conv2_same/Relu" out_port_id="0"/>
		<IR id="26" name="resNet_Digit/block1/unit_/3/conv2_same/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/conv3/BiasAdd" out_port_id="0"/>
		<IR id="27" name="resNet_Digit/block1/unit_/3/conv3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/preActivation/cond/FusedBatchNorm_1/Switch" out_port_id="0"/>
		<IR id="28" name="resNet_Digit/block1/unit_/3/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block1/unit_/3/add" out_port_id="0"/>
		<IR id="28" name="resNet_Digit/block1/unit_/3/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/preActivation/cond/Merge" out_port_id="0"/>
		<IR id="29" name="Mul1_1438/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/preActivation/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="29" name="Mul1_1438/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/preActivation/Relu" out_port_id="0"/>
		<IR id="30" name="resNet_Digit/block4/unit_/1/preActivation/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/shortcut/BiasAdd" out_port_id="0"/>
		<IR id="31" name="resNet_Digit/block4/unit_/1/shortcut/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/conv1/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="32" name="resNet_Digit/block4/unit_/1/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/conv1/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="32" name="resNet_Digit/block4/unit_/1/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/conv1/Relu" out_port_id="0"/>
		<IR id="33" name="resNet_Digit/block4/unit_/1/conv1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/conv2_same/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="34" name="resNet_Digit/block4/unit_/1/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/conv2_same/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="34" name="resNet_Digit/block4/unit_/1/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/conv2_same/Relu" out_port_id="0"/>
		<IR id="35" name="resNet_Digit/block4/unit_/1/conv2_same/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/conv3/BiasAdd" out_port_id="0"/>
		<IR id="36" name="resNet_Digit/block4/unit_/1/conv3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/2/preActivation/cond/FusedBatchNorm_1/Switch" out_port_id="0"/>
		<IR id="37" name="resNet_Digit/block4/unit_/1/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/1/add" out_port_id="0"/>
		<IR id="37" name="resNet_Digit/block4/unit_/1/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/2/preActivation/cond/Merge" out_port_id="0"/>
		<IR id="38" name="Mul1_1510/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/2/preActivation/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="38" name="Mul1_1510/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/2/preActivation/Relu" out_port_id="0"/>
		<IR id="39" name="resNet_Digit/block4/unit_/2/preActivation/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/2/conv1/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="40" name="resNet_Digit/block4/unit_/2/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/2/conv1/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="40" name="resNet_Digit/block4/unit_/2/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/2/conv1/Relu" out_port_id="0"/>
		<IR id="41" name="resNet_Digit/block4/unit_/2/conv1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/2/conv2_same/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="42" name="resNet_Digit/block4/unit_/2/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/2/conv2_same/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="42" name="resNet_Digit/block4/unit_/2/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/2/conv2_same/Relu" out_port_id="0"/>
		<IR id="43" name="resNet_Digit/block4/unit_/2/conv2_same/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/2/conv3/BiasAdd" out_port_id="0"/>
		<IR id="44" name="resNet_Digit/block4/unit_/2/conv3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/3/preActivation/cond/FusedBatchNorm_1/Switch" out_port_id="0"/>
		<IR id="45" name="resNet_Digit/block4/unit_/2/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/2/add" out_port_id="0"/>
		<IR id="45" name="resNet_Digit/block4/unit_/2/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/3/preActivation/cond/Merge" out_port_id="0"/>
		<IR id="46" name="Mul1_1546/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/3/preActivation/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="46" name="Mul1_1546/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/3/preActivation/Relu" out_port_id="0"/>
		<IR id="47" name="resNet_Digit/block4/unit_/3/preActivation/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/3/conv1/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="48" name="resNet_Digit/block4/unit_/3/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/3/conv1/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="48" name="resNet_Digit/block4/unit_/3/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/3/conv1/Relu" out_port_id="0"/>
		<IR id="49" name="resNet_Digit/block4/unit_/3/conv1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/3/conv2_same/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="50" name="resNet_Digit/block4/unit_/3/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/3/conv2_same/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="50" name="resNet_Digit/block4/unit_/3/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/3/conv2_same/Relu" out_port_id="0"/>
		<IR id="51" name="resNet_Digit/block4/unit_/3/conv2_same/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/3/conv3/BiasAdd" out_port_id="0"/>
		<IR id="52" name="resNet_Digit/block4/unit_/3/conv3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/preActivation/cond/FusedBatchNorm_1/Switch" out_port_id="0"/>
		<IR id="53" name="resNet_Digit/block4/unit_/3/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/3/add" out_port_id="0"/>
		<IR id="53" name="resNet_Digit/block4/unit_/3/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/preActivation/cond/Merge" out_port_id="0"/>
		<IR id="54" name="Mul1_1393/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/preActivation/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="54" name="Mul1_1393/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/preActivation/Relu" out_port_id="0"/>
		<IR id="55" name="resNet_Digit/block4/unit_/4/preActivation/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/shortcut/BiasAdd" out_port_id="0"/>
		<IR id="56" name="resNet_Digit/block4/unit_/4/shortcut/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/conv1/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="57" name="resNet_Digit/block4/unit_/4/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/conv1/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="57" name="resNet_Digit/block4/unit_/4/conv1/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/conv1/Relu" out_port_id="0"/>
		<IR id="58" name="resNet_Digit/block4/unit_/4/conv1/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/conv2_same/BatchNorm/cond/Merge" out_port_id="0"/>
		<IR id="59" name="resNet_Digit/block4/unit_/4/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/conv2_same/BatchNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="59" name="resNet_Digit/block4/unit_/4/conv2_same/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/conv2_same/Relu" out_port_id="0"/>
		<IR id="60" name="resNet_Digit/block4/unit_/4/conv2_same/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/conv3/BiasAdd" out_port_id="0"/>
		<IR id="61" name="resNet_Digit/block4/unit_/4/conv3/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/postNorm/cond/FusedBatchNorm_1/Switch" out_port_id="0"/>
		<IR id="62" name="resNet_Digit/block4/unit_/4/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/block4/unit_/4/add" out_port_id="0"/>
		<IR id="62" name="resNet_Digit/block4/unit_/4/add" out_port_id="2"/>
	</map>
	<map>
		<framework name="resNet_Digit/postNorm/cond/Merge" out_port_id="0"/>
		<IR id="63" name="Mul1_1375/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/postNorm/cond/FusedBatchNorm_1" out_port_id="0"/>
		<IR id="63" name="Mul1_1375/Fused_Mul_/FusedScaleShift_" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/postNorm/Relu" out_port_id="0"/>
		<IR id="64" name="resNet_Digit/postNorm/Relu" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/pool5" out_port_id="0"/>
		<IR id="65" name="resNet_Digit/pool5" out_port_id="1"/>
	</map>
	<map>
		<framework name="resNet_Digit/full_conv/BiasAdd" out_port_id="0"/>
		<IR id="66" name="resNet_Digit/full_conv/Conv2D" out_port_id="3"/>
	</map>
	<map>
		<framework name="resNet_Digit/SpatialSqueeze" out_port_id="0"/>
		<IR id="68" name="resNet_Digit/SpatialSqueeze" out_port_id="1"/>
	</map>
	<map>
		<framework name="softmax_output" out_port_id="0"/>
		<IR id="69" name="Softmax" out_port_id="1"/>
	</map>
	<map>
		<framework name="Softmax" out_port_id="0"/>
		<IR id="69" name="Softmax" out_port_id="1"/>
	</map>
</mapping>
