Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 22 17:02:39 2023
| Host         : fedora running 64-bit Fedora release 34 (Thirty Four)
| Command      : report_timing_summary -max_paths 10 -file top_level_wrapper_sha1_timing_summary_routed.rpt -pb top_level_wrapper_sha1_timing_summary_routed.pb -rpx top_level_wrapper_sha1_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_wrapper_sha1
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.195        0.000                      0                  142        0.167        0.000                      0                  142       49.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              95.195        0.000                      0                  142        0.167        0.000                      0                  142       49.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       95.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.195ns  (required time - arrival time)
  Source:                 local_memcpy_i/temporary0000_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.716ns  (logic 2.451ns (51.974%)  route 2.265ns (48.026%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X110Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y42        FDRE (Prop_fdre_C_Q)         0.456     6.096 f  local_memcpy_i/temporary0000_reg[2]/Q
                         net (fo=4, routed)           0.823     6.919    local_memcpy_i/temporary0000[2]
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     7.043 r  local_memcpy_i/v008_m[4]_i_5/O
                         net (fo=1, routed)           0.000     7.043    local_memcpy_i/v008_m[4]_i_5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.593 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.593    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.707    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.821 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.821    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.935    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.049    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.163 r  local_memcpy_i/v008_m_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.163    local_memcpy_i/v008_m_reg[24]_i_2_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.277 r  local_memcpy_i/v008_m_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.277    local_memcpy_i/v008_m_reg[28]_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.611 r  local_memcpy_i/v008_m_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.802     9.413    local_memcpy_i/data1[30]
    SLICE_X112Y48        LUT2 (Prop_lut2_I0_O)        0.303     9.716 r  local_memcpy_i/v008_m[30]_i_1/O
                         net (fo=1, routed)           0.640    10.356    local_memcpy_i/v008_m[30]
    SLICE_X112Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.700   105.183    local_memcpy_i/CLK
    SLICE_X112Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[30]/C
                         clock pessimism              0.434   105.617    
                         clock uncertainty           -0.035   105.582    
    SLICE_X112Y47        FDRE (Setup_fdre_C_D)       -0.031   105.551    local_memcpy_i/v008_m_reg[30]
  -------------------------------------------------------------------
                         required time                        105.551    
                         arrival time                         -10.356    
  -------------------------------------------------------------------
                         slack                                 95.195    

Slack (MET) :             95.914ns  (required time - arrival time)
  Source:                 local_memcpy_i/temporary0000_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 2.370ns (57.187%)  route 1.774ns (42.813%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 105.182 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X110Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y42        FDRE (Prop_fdre_C_Q)         0.456     6.096 f  local_memcpy_i/temporary0000_reg[2]/Q
                         net (fo=4, routed)           0.823     6.919    local_memcpy_i/temporary0000[2]
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     7.043 r  local_memcpy_i/v008_m[4]_i_5/O
                         net (fo=1, routed)           0.000     7.043    local_memcpy_i/v008_m[4]_i_5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.593 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.593    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.707    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.821 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.821    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.935    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.049    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.163 r  local_memcpy_i/v008_m_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.163    local_memcpy_i/v008_m_reg[24]_i_2_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.497 r  local_memcpy_i/v008_m_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.952     9.449    local_memcpy_i/data1[26]
    SLICE_X112Y45        LUT2 (Prop_lut2_I0_O)        0.336     9.785 r  local_memcpy_i/v008_m[26]_i_1/O
                         net (fo=1, routed)           0.000     9.785    local_memcpy_i/v008_m[26]
    SLICE_X112Y45        FDRE                                         r  local_memcpy_i/v008_m_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.699   105.182    local_memcpy_i/CLK
    SLICE_X112Y45        FDRE                                         r  local_memcpy_i/v008_m_reg[26]/C
                         clock pessimism              0.434   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X112Y45        FDRE (Setup_fdre_C_D)        0.118   105.699    local_memcpy_i/v008_m_reg[26]
  -------------------------------------------------------------------
                         required time                        105.699    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 95.914    

Slack (MET) :             95.992ns  (required time - arrival time)
  Source:                 local_memcpy_i/state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.956ns (25.540%)  route 2.787ns (74.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.880     5.642    local_memcpy_i/CLK
    SLICE_X113Y48        FDSE                                         r  local_memcpy_i/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDSE (Prop_fdse_C_Q)         0.456     6.098 f  local_memcpy_i/state_reg[1]/Q
                         net (fo=43, routed)          1.262     7.360    local_memcpy_i/state_reg_n_0_[1]
    SLICE_X112Y48        LUT4 (Prop_lut4_I3_O)        0.152     7.512 f  local_memcpy_i/state[4]_i_4/O
                         net (fo=2, routed)           0.962     8.475    local_memcpy_i/state[4]_i_4_n_0
    SLICE_X112Y48        LUT5 (Prop_lut5_I0_O)        0.348     8.823 r  local_memcpy_i/state[4]_i_2/O
                         net (fo=5, routed)           0.563     9.386    local_memcpy_i/state[4]_i_2_n_0
    SLICE_X113Y47        FDRE                                         r  local_memcpy_i/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.700   105.183    local_memcpy_i/CLK
    SLICE_X113Y47        FDRE                                         r  local_memcpy_i/state_reg[3]/C
                         clock pessimism              0.434   105.617    
                         clock uncertainty           -0.035   105.582    
    SLICE_X113Y47        FDRE (Setup_fdre_C_CE)      -0.205   105.377    local_memcpy_i/state_reg[3]
  -------------------------------------------------------------------
                         required time                        105.377    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                 95.992    

Slack (MET) :             96.030ns  (required time - arrival time)
  Source:                 local_memcpy_i/temporary0000_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 2.361ns (59.225%)  route 1.625ns (40.775%))
  Logic Levels:           10  (CARRY4=8 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X110Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y42        FDRE (Prop_fdre_C_Q)         0.456     6.096 f  local_memcpy_i/temporary0000_reg[2]/Q
                         net (fo=4, routed)           0.823     6.919    local_memcpy_i/temporary0000[2]
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     7.043 r  local_memcpy_i/v008_m[4]_i_5/O
                         net (fo=1, routed)           0.000     7.043    local_memcpy_i/v008_m[4]_i_5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.593 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.593    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.707    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.821 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.821    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.935    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.049    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.163 r  local_memcpy_i/v008_m_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.163    local_memcpy_i/v008_m_reg[24]_i_2_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.277 r  local_memcpy_i/v008_m_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.277    local_memcpy_i/v008_m_reg[28]_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.499 r  local_memcpy_i/v008_m_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.803     9.302    local_memcpy_i/data1[29]
    SLICE_X111Y47        LUT2 (Prop_lut2_I0_O)        0.325     9.627 r  local_memcpy_i/v008_m[29]_i_1/O
                         net (fo=1, routed)           0.000     9.627    local_memcpy_i/v008_m[29]
    SLICE_X111Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.700   105.183    local_memcpy_i/CLK
    SLICE_X111Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[29]/C
                         clock pessimism              0.434   105.617    
                         clock uncertainty           -0.035   105.582    
    SLICE_X111Y47        FDRE (Setup_fdre_C_D)        0.075   105.657    local_memcpy_i/v008_m_reg[29]
  -------------------------------------------------------------------
                         required time                        105.657    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                 96.030    

Slack (MET) :             96.126ns  (required time - arrival time)
  Source:                 local_memcpy_i/temporary0000_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 2.153ns (54.740%)  route 1.780ns (45.260%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 105.182 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X110Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y42        FDRE (Prop_fdre_C_Q)         0.456     6.096 f  local_memcpy_i/temporary0000_reg[2]/Q
                         net (fo=4, routed)           0.823     6.919    local_memcpy_i/temporary0000[2]
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     7.043 r  local_memcpy_i/v008_m[4]_i_5/O
                         net (fo=1, routed)           0.000     7.043    local_memcpy_i/v008_m[4]_i_5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.593 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.593    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.707    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.821 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.821    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.935    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.049    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.288 r  local_memcpy_i/v008_m_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.957     9.246    local_memcpy_i/data1[23]
    SLICE_X112Y44        LUT2 (Prop_lut2_I0_O)        0.328     9.574 r  local_memcpy_i/v008_m[23]_i_1/O
                         net (fo=1, routed)           0.000     9.574    local_memcpy_i/v008_m[23]
    SLICE_X112Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.699   105.182    local_memcpy_i/CLK
    SLICE_X112Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[23]/C
                         clock pessimism              0.434   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X112Y44        FDRE (Setup_fdre_C_D)        0.118   105.699    local_memcpy_i/v008_m_reg[23]
  -------------------------------------------------------------------
                         required time                        105.699    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                 96.126    

Slack (MET) :             96.131ns  (required time - arrival time)
  Source:                 local_memcpy_i/state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/busy_reg/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.956ns (26.270%)  route 2.683ns (73.730%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 105.182 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.880     5.642    local_memcpy_i/CLK
    SLICE_X113Y48        FDSE                                         r  local_memcpy_i/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDSE (Prop_fdse_C_Q)         0.456     6.098 r  local_memcpy_i/state_reg[1]/Q
                         net (fo=43, routed)          1.262     7.360    local_memcpy_i/state_reg_n_0_[1]
    SLICE_X112Y48        LUT4 (Prop_lut4_I3_O)        0.152     7.512 r  local_memcpy_i/state[4]_i_4/O
                         net (fo=2, routed)           0.826     8.338    local_memcpy_i/state[4]_i_4_n_0
    SLICE_X112Y46        LUT5 (Prop_lut5_I1_O)        0.348     8.686 r  local_memcpy_i/busy_i_1/O
                         net (fo=1, routed)           0.596     9.282    local_memcpy_i/busy_i_1_n_0
    SLICE_X112Y46        FDRE                                         r  local_memcpy_i/busy_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.699   105.182    local_memcpy_i/CLK
    SLICE_X112Y46        FDRE                                         r  local_memcpy_i/busy_reg/C
                         clock pessimism              0.434   105.616    
                         clock uncertainty           -0.035   105.581    
    SLICE_X112Y46        FDRE (Setup_fdre_C_CE)      -0.169   105.412    local_memcpy_i/busy_reg
  -------------------------------------------------------------------
                         required time                        105.412    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                 96.131    

Slack (MET) :             96.151ns  (required time - arrival time)
  Source:                 local_memcpy_i/temporary0000_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/v008_m_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 2.348ns (60.739%)  route 1.518ns (39.261%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.640ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.878     5.640    local_memcpy_i/CLK
    SLICE_X110Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y42        FDRE (Prop_fdre_C_Q)         0.456     6.096 f  local_memcpy_i/temporary0000_reg[2]/Q
                         net (fo=4, routed)           0.823     6.919    local_memcpy_i/temporary0000[2]
    SLICE_X110Y41        LUT1 (Prop_lut1_I0_O)        0.124     7.043 r  local_memcpy_i/v008_m[4]_i_5/O
                         net (fo=1, routed)           0.000     7.043    local_memcpy_i/v008_m[4]_i_5_n_0
    SLICE_X110Y41        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.593 r  local_memcpy_i/v008_m_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.593    local_memcpy_i/v008_m_reg[4]_i_2_n_0
    SLICE_X110Y42        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  local_memcpy_i/v008_m_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.707    local_memcpy_i/v008_m_reg[8]_i_2_n_0
    SLICE_X110Y43        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.821 r  local_memcpy_i/v008_m_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.821    local_memcpy_i/v008_m_reg[12]_i_2_n_0
    SLICE_X110Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.935 r  local_memcpy_i/v008_m_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.935    local_memcpy_i/v008_m_reg[16]_i_2_n_0
    SLICE_X110Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.049 r  local_memcpy_i/v008_m_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.049    local_memcpy_i/v008_m_reg[20]_i_2_n_0
    SLICE_X110Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.163 r  local_memcpy_i/v008_m_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.163    local_memcpy_i/v008_m_reg[24]_i_2_n_0
    SLICE_X110Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.476 r  local_memcpy_i/v008_m_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.695     9.171    local_memcpy_i/data1[28]
    SLICE_X111Y47        LUT2 (Prop_lut2_I0_O)        0.335     9.506 r  local_memcpy_i/v008_m[28]_i_1/O
                         net (fo=1, routed)           0.000     9.506    local_memcpy_i/v008_m[28]
    SLICE_X111Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.700   105.183    local_memcpy_i/CLK
    SLICE_X111Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[28]/C
                         clock pessimism              0.434   105.617    
                         clock uncertainty           -0.035   105.582    
    SLICE_X111Y47        FDRE (Setup_fdre_C_D)        0.075   105.657    local_memcpy_i/v008_m_reg[28]
  -------------------------------------------------------------------
                         required time                        105.657    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                 96.151    

Slack (MET) :             96.156ns  (required time - arrival time)
  Source:                 local_memcpy_i/state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.956ns (26.531%)  route 2.647ns (73.469%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.880     5.642    local_memcpy_i/CLK
    SLICE_X113Y48        FDSE                                         r  local_memcpy_i/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDSE (Prop_fdse_C_Q)         0.456     6.098 f  local_memcpy_i/state_reg[1]/Q
                         net (fo=43, routed)          1.262     7.360    local_memcpy_i/state_reg_n_0_[1]
    SLICE_X112Y48        LUT4 (Prop_lut4_I3_O)        0.152     7.512 f  local_memcpy_i/state[4]_i_4/O
                         net (fo=2, routed)           0.962     8.475    local_memcpy_i/state[4]_i_4_n_0
    SLICE_X112Y48        LUT5 (Prop_lut5_I0_O)        0.348     8.823 r  local_memcpy_i/state[4]_i_2/O
                         net (fo=5, routed)           0.423     9.246    local_memcpy_i/state[4]_i_2_n_0
    SLICE_X113Y48        FDSE                                         r  local_memcpy_i/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.700   105.183    local_memcpy_i/CLK
    SLICE_X113Y48        FDSE                                         r  local_memcpy_i/state_reg[0]/C
                         clock pessimism              0.459   105.642    
                         clock uncertainty           -0.035   105.607    
    SLICE_X113Y48        FDSE (Setup_fdse_C_CE)      -0.205   105.402    local_memcpy_i/state_reg[0]
  -------------------------------------------------------------------
                         required time                        105.402    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                 96.156    

Slack (MET) :             96.156ns  (required time - arrival time)
  Source:                 local_memcpy_i/state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/state_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.956ns (26.531%)  route 2.647ns (73.469%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.880     5.642    local_memcpy_i/CLK
    SLICE_X113Y48        FDSE                                         r  local_memcpy_i/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDSE (Prop_fdse_C_Q)         0.456     6.098 f  local_memcpy_i/state_reg[1]/Q
                         net (fo=43, routed)          1.262     7.360    local_memcpy_i/state_reg_n_0_[1]
    SLICE_X112Y48        LUT4 (Prop_lut4_I3_O)        0.152     7.512 f  local_memcpy_i/state[4]_i_4/O
                         net (fo=2, routed)           0.962     8.475    local_memcpy_i/state[4]_i_4_n_0
    SLICE_X112Y48        LUT5 (Prop_lut5_I0_O)        0.348     8.823 r  local_memcpy_i/state[4]_i_2/O
                         net (fo=5, routed)           0.423     9.246    local_memcpy_i/state[4]_i_2_n_0
    SLICE_X113Y48        FDSE                                         r  local_memcpy_i/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.700   105.183    local_memcpy_i/CLK
    SLICE_X113Y48        FDSE                                         r  local_memcpy_i/state_reg[1]/C
                         clock pessimism              0.459   105.642    
                         clock uncertainty           -0.035   105.607    
    SLICE_X113Y48        FDSE (Setup_fdse_C_CE)      -0.205   105.402    local_memcpy_i/state_reg[1]
  -------------------------------------------------------------------
                         required time                        105.402    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                 96.156    

Slack (MET) :             96.156ns  (required time - arrival time)
  Source:                 local_memcpy_i/state_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/state_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.956ns (26.531%)  route 2.647ns (73.469%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 105.183 - 100.000 ) 
    Source Clock Delay      (SCD):    5.642ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.880     5.642    local_memcpy_i/CLK
    SLICE_X113Y48        FDSE                                         r  local_memcpy_i/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y48        FDSE (Prop_fdse_C_Q)         0.456     6.098 f  local_memcpy_i/state_reg[1]/Q
                         net (fo=43, routed)          1.262     7.360    local_memcpy_i/state_reg_n_0_[1]
    SLICE_X112Y48        LUT4 (Prop_lut4_I3_O)        0.152     7.512 f  local_memcpy_i/state[4]_i_4/O
                         net (fo=2, routed)           0.962     8.475    local_memcpy_i/state[4]_i_4_n_0
    SLICE_X112Y48        LUT5 (Prop_lut5_I0_O)        0.348     8.823 r  local_memcpy_i/state[4]_i_2/O
                         net (fo=5, routed)           0.423     9.246    local_memcpy_i/state[4]_i_2_n_0
    SLICE_X113Y48        FDSE                                         r  local_memcpy_i/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          1.700   105.183    local_memcpy_i/CLK
    SLICE_X113Y48        FDSE                                         r  local_memcpy_i/state_reg[2]/C
                         clock pessimism              0.459   105.642    
                         clock uncertainty           -0.035   105.607    
    SLICE_X113Y48        FDSE (Setup_fdse_C_CE)      -0.205   105.402    local_memcpy_i/state_reg[2]
  -------------------------------------------------------------------
                         required time                        105.402    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                 96.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/temporary0000_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.639     1.736    local_memcpy_i/CLK
    SLICE_X111Y42        FDRE                                         r  local_memcpy_i/v008_m_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  local_memcpy_i/v008_m_reg[5]/Q
                         net (fo=1, routed)           0.101     1.978    local_memcpy_i/v008_m_reg_n_0_[5]
    SLICE_X112Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.910     2.104    local_memcpy_i/CLK
    SLICE_X112Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[5]/C
                         clock pessimism             -0.352     1.752    
    SLICE_X112Y42        FDRE (Hold_fdre_C_D)         0.059     1.811    local_memcpy_i/temporary0000_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/temporary0000_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.639     1.736    local_memcpy_i/CLK
    SLICE_X111Y42        FDRE                                         r  local_memcpy_i/v008_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  local_memcpy_i/v008_m_reg[1]/Q
                         net (fo=1, routed)           0.097     1.974    local_memcpy_i/v008_m_reg_n_0_[1]
    SLICE_X110Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.910     2.104    local_memcpy_i/CLK
    SLICE_X110Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[1]/C
                         clock pessimism             -0.355     1.749    
    SLICE_X110Y42        FDRE (Hold_fdre_C_D)         0.057     1.806    local_memcpy_i/temporary0000_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/temporary0000_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.640     1.737    local_memcpy_i/CLK
    SLICE_X112Y43        FDRE                                         r  local_memcpy_i/v008_m_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.164     1.901 r  local_memcpy_i/v008_m_reg[0]/Q
                         net (fo=1, routed)           0.100     2.001    local_memcpy_i/v008_m_reg_n_0_[0]
    SLICE_X111Y43        FDRE                                         r  local_memcpy_i/temporary0000_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.911     2.105    local_memcpy_i/CLK
    SLICE_X111Y43        FDRE                                         r  local_memcpy_i/temporary0000_reg[0]/C
                         clock pessimism             -0.352     1.753    
    SLICE_X111Y43        FDRE (Hold_fdre_C_D)         0.070     1.823    local_memcpy_i/temporary0000_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/temporary0000_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.640     1.737    local_memcpy_i/CLK
    SLICE_X112Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.164     1.901 r  local_memcpy_i/v008_m_reg[12]/Q
                         net (fo=1, routed)           0.099     2.000    local_memcpy_i/v008_m_reg_n_0_[12]
    SLICE_X111Y43        FDRE                                         r  local_memcpy_i/temporary0000_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.911     2.105    local_memcpy_i/CLK
    SLICE_X111Y43        FDRE                                         r  local_memcpy_i/temporary0000_reg[12]/C
                         clock pessimism             -0.352     1.753    
    SLICE_X111Y43        FDRE (Hold_fdre_C_D)         0.066     1.819    local_memcpy_i/temporary0000_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/temporary0000_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.641     1.738    local_memcpy_i/CLK
    SLICE_X111Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.128     1.866 r  local_memcpy_i/v008_m_reg[31]/Q
                         net (fo=1, routed)           0.114     1.980    local_memcpy_i/v008_m_reg_n_0_[31]
    SLICE_X111Y46        FDRE                                         r  local_memcpy_i/temporary0000_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.911     2.105    local_memcpy_i/CLK
    SLICE_X111Y46        FDRE                                         r  local_memcpy_i/temporary0000_reg[31]/C
                         clock pessimism             -0.352     1.753    
    SLICE_X111Y46        FDRE (Hold_fdre_C_D)         0.019     1.772    local_memcpy_i/temporary0000_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/temporary0000_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.641     1.738    local_memcpy_i/CLK
    SLICE_X111Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.128     1.866 r  local_memcpy_i/v008_m_reg[28]/Q
                         net (fo=1, routed)           0.113     1.979    local_memcpy_i/v008_m_reg_n_0_[28]
    SLICE_X111Y46        FDRE                                         r  local_memcpy_i/temporary0000_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.911     2.105    local_memcpy_i/CLK
    SLICE_X111Y46        FDRE                                         r  local_memcpy_i/temporary0000_reg[28]/C
                         clock pessimism             -0.352     1.753    
    SLICE_X111Y46        FDRE (Hold_fdre_C_D)         0.017     1.770    local_memcpy_i/temporary0000_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/temporary0000_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.738ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.641     1.738    local_memcpy_i/CLK
    SLICE_X111Y47        FDRE                                         r  local_memcpy_i/v008_m_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDRE (Prop_fdre_C_Q)         0.128     1.866 r  local_memcpy_i/v008_m_reg[29]/Q
                         net (fo=1, routed)           0.113     1.979    local_memcpy_i/v008_m_reg_n_0_[29]
    SLICE_X111Y46        FDRE                                         r  local_memcpy_i/temporary0000_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.911     2.105    local_memcpy_i/CLK
    SLICE_X111Y46        FDRE                                         r  local_memcpy_i/temporary0000_reg[29]/C
                         clock pessimism             -0.352     1.753    
    SLICE_X111Y46        FDRE (Hold_fdre_C_D)         0.013     1.766    local_memcpy_i/temporary0000_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/temporary0000_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.843%)  route 0.105ns (45.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.639     1.736    local_memcpy_i/CLK
    SLICE_X111Y42        FDRE                                         r  local_memcpy_i/v008_m_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDRE (Prop_fdre_C_Q)         0.128     1.864 r  local_memcpy_i/v008_m_reg[7]/Q
                         net (fo=1, routed)           0.105     1.969    local_memcpy_i/v008_m_reg_n_0_[7]
    SLICE_X112Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.910     2.104    local_memcpy_i/CLK
    SLICE_X112Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[7]/C
                         clock pessimism             -0.352     1.752    
    SLICE_X112Y42        FDRE (Hold_fdre_C_D)        -0.001     1.751    local_memcpy_i/temporary0000_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/temporary0000_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.148ns (58.566%)  route 0.105ns (41.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.640     1.737    local_memcpy_i/CLK
    SLICE_X112Y44        FDRE                                         r  local_memcpy_i/v008_m_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDRE (Prop_fdre_C_Q)         0.148     1.885 r  local_memcpy_i/v008_m_reg[23]/Q
                         net (fo=1, routed)           0.105     1.990    local_memcpy_i/v008_m_reg_n_0_[23]
    SLICE_X111Y45        FDRE                                         r  local_memcpy_i/temporary0000_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.911     2.105    local_memcpy_i/CLK
    SLICE_X111Y45        FDRE                                         r  local_memcpy_i/temporary0000_reg[23]/C
                         clock pessimism             -0.352     1.753    
    SLICE_X111Y45        FDRE (Hold_fdre_C_D)         0.017     1.770    local_memcpy_i/temporary0000_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 local_memcpy_i/v008_m_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            local_memcpy_i/temporary0000_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.646%)  route 0.161ns (53.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.408     0.408 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.071    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.097 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.639     1.736    local_memcpy_i/CLK
    SLICE_X111Y42        FDRE                                         r  local_memcpy_i/v008_m_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y42        FDRE (Prop_fdre_C_Q)         0.141     1.877 r  local_memcpy_i/v008_m_reg[8]/Q
                         net (fo=1, routed)           0.161     2.038    local_memcpy_i/v008_m_reg_n_0_[8]
    SLICE_X112Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=72, routed)          0.910     2.104    local_memcpy_i/CLK
    SLICE_X112Y42        FDRE                                         r  local_memcpy_i/temporary0000_reg[8]/C
                         clock pessimism             -0.352     1.752    
    SLICE_X112Y42        FDRE (Hold_fdre_C_D)         0.063     1.815    local_memcpy_i/temporary0000_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y46  local_memcpy_i/busy_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X112Y48  local_memcpy_i/done_int_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X113Y48  local_memcpy_i/state_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X113Y48  local_memcpy_i/state_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X113Y48  local_memcpy_i/state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X113Y47  local_memcpy_i/state_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         100.000     99.000     SLICE_X113Y48  local_memcpy_i/state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X111Y43  local_memcpy_i/temporary0000_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X111Y44  local_memcpy_i/temporary0000_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y46  local_memcpy_i/busy_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y48  local_memcpy_i/done_int_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  local_memcpy_i/state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  local_memcpy_i/state_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  local_memcpy_i/state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y47  local_memcpy_i/state_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  local_memcpy_i/state_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y43  local_memcpy_i/temporary0000_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X111Y44  local_memcpy_i/temporary0000_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y43  local_memcpy_i/temporary0000_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X112Y48  local_memcpy_i/done_int_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  local_memcpy_i/state_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  local_memcpy_i/state_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  local_memcpy_i/state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X113Y47  local_memcpy_i/state_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         50.000      49.500     SLICE_X113Y48  local_memcpy_i/state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y42  local_memcpy_i/temporary0000_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y47  local_memcpy_i/temporary0000_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y42  local_memcpy_i/temporary0000_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X110Y42  local_memcpy_i/temporary0000_reg[3]/C



