
---------- Begin Simulation Statistics ----------
final_tick                               582515368000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57310                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701144                       # Number of bytes of host memory used
host_op_rate                                    57501                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10688.86                       # Real time elapsed on the host
host_tick_rate                               54497424                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612579321                       # Number of instructions simulated
sim_ops                                     614616934                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.582515                       # Number of seconds simulated
sim_ticks                                582515368000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.765605                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78373556                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92459148                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7267059                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        123903255                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          12626761                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       12819270                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          192509                       # Number of indirect misses.
system.cpu0.branchPred.lookups              159988537                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062412                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018204                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5056580                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143210885                       # Number of branches committed
system.cpu0.commit.bw_lim_events             20580671                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058549                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       63931442                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580314750                       # Number of instructions committed
system.cpu0.commit.committedOps             581334260                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1046601339                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555450                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.394416                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    780028783     74.53%     74.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    158341037     15.13%     89.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37220891      3.56%     93.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     32644621      3.12%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10868069      1.04%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1928608      0.18%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2063719      0.20%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2924940      0.28%     98.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     20580671      1.97%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1046601339                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11888023                       # Number of function calls committed.
system.cpu0.commit.int_insts                561314417                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179958461                       # Number of loads committed
system.cpu0.commit.membars                    2037603                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037612      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322243334     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135846      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017777      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180976653     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70922973     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581334260                       # Class of committed instruction
system.cpu0.commit.refs                     251899661                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580314750                       # Number of Instructions Simulated
system.cpu0.committedOps                    581334260                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.991147                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.991147                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            196905784                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2220669                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77515413                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             658685260                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               393869039                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                457793634                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5064648                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              7208023                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4071450                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  159988537                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114970845                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    659571489                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2670718                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          163                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     670810555                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           83                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14550280                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138459                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         390857604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          91000317                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.580541                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1057704555                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635178                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881173                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               576245407     54.48%     54.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               359172661     33.96%     88.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73294502      6.93%     95.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                37177519      3.51%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6757835      0.64%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3864223      0.37%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  166493      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1021854      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4061      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1057704555                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                       97787490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5134449                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               150913766                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.553011                       # Inst execution rate
system.cpu0.iew.exec_refs                   286890568                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  80028964                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              160967221                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            205965305                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021715                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2707014                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            81039306                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          645245137                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            206861604                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3945219                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            638999688                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                996441                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3890645                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5064648                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6047122                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       155247                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        11689923                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        29582                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8703                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4133501                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26006844                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9098106                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8703                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       858825                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4275624                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                271690549                       # num instructions consuming a value
system.cpu0.iew.wb_count                    630920515                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849718                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230860331                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.546019                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     631011826                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               777547049                       # number of integer regfile reads
system.cpu0.int_regfile_writes              404642835                       # number of integer regfile writes
system.cpu0.ipc                              0.502223                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.502223                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038488      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            347465738     54.04%     54.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140182      0.64%     55.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018072      0.16%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           208995354     32.51%     87.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           79287007     12.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             642944908                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1474029                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002293                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 294441     19.98%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1011339     68.61%     88.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               168246     11.41%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             642380379                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2345171897                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    630920448                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        709163585                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 642185632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                642944908                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059505                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       63910873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           103635                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           956                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14292438                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1057704555                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607868                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          593242951     56.09%     56.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          323227892     30.56%     86.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          114077677     10.79%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20295554      1.92%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4608974      0.44%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1557275      0.15%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             482910      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             135307      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              76015      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1057704555                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.556425                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10065769                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2090237                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           205965305                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           81039306                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    906                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1155492045                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9539307                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              174123049                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370585277                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6971213                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               399912083                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5149991                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5042                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            796063472                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             652992504                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          420705513                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                455230032                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10837538                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5064648                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23202395                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                50120231                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       796063416                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        172348                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2855                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14785935                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2852                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1671275216                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1301650307                       # The number of ROB writes
system.cpu0.timesIdled                       12099372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            80.841435                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4628540                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5725455                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           814095                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7954257                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            266445                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         403222                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          136777                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8947683                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3183                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017929                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           482504                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095604                       # Number of branches committed
system.cpu1.commit.bw_lim_events               864878                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054460                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4906935                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264571                       # Number of instructions committed
system.cpu1.commit.committedOps              33282674                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    198151473                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.167966                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.821053                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    184530956     93.13%     93.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6825411      3.44%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2242711      1.13%     97.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1987266      1.00%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       503729      0.25%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       170465      0.09%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       958621      0.48%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        67436      0.03%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       864878      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    198151473                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320864                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049476                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248734                       # Number of loads committed
system.cpu1.commit.membars                    2035981                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035981      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083590     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266663     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896302      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282674                       # Class of committed instruction
system.cpu1.commit.refs                      12162977                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264571                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282674                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.177044                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.177044                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            178268196                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               334862                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4447838                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              40299757                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5441710                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12535399                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                482732                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               607564                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2344717                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8947683                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5046447                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    192705596                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                52454                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      41193395                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1628646                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044896                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5552834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4894985                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.206691                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         199072754                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.212042                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.650301                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               173609773     87.21%     87.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14971500      7.52%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 6131655      3.08%     97.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2940257      1.48%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1021910      0.51%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  317720      0.16%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   79727      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      58      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     154      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           199072754                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         226919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              518662                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7783758                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.184375                       # Inst execution rate
system.cpu1.iew.exec_refs                    13148371                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946516                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              153359794                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10175133                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018630                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           589418                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2984130                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38181987                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10201855                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           578120                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36745786                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                757154                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1148723                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                482732                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3172819                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        40260                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          156270                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5058                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          412                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       926399                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        69887                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           185                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        93759                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        424903                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21773224                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36345113                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.859868                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18722100                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182364                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36355475                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                45120482                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24806916                       # number of integer regfile writes
system.cpu1.ipc                              0.161890                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161890                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036097      5.46%      5.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             22062771     59.11%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11287303     30.24%     94.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1937594      5.19%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37323906                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1194189                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.031995                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 260048     21.78%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                821547     68.80%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               112591      9.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36481983                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         275018885                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36345101                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43081412                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35127286                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37323906                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054701                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4899312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           104157                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           241                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1782554                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    199072754                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.187489                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655793                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          176856754     88.84%     88.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14157587      7.11%     95.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4435195      2.23%     98.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1482505      0.74%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1426632      0.72%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             302714      0.15%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             294440      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              73740      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              43187      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      199072754                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.187275                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6176130                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          530929                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10175133                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2984130                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    116                       # number of misc regfile reads
system.cpu1.numCycles                       199299673                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   965723561                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              163583515                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413906                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6546632                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6560683                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                985784                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 2261                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48568591                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              39378149                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27137275                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13069623                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7419590                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                482732                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15351290                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4723369                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48568579                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24911                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               597                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14207709                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           596                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   235475801                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77302969                       # The number of ROB writes
system.cpu1.timesIdled                           3865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2634673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5231951                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        86691                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35071                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     36179195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2726854                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     72333468                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2761925                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1041246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1662284                       # Transaction distribution
system.membus.trans_dist::CleanEvict           934908                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              377                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            281                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1592789                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1592785                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1041246                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            66                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7865982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7865982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    274964160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               274964160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              558                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2634759                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2634759    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2634759                       # Request fanout histogram
system.membus.respLayer1.occupancy        14161150750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12723520500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   582515368000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   582515368000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       953931200                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1279165337.499545                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        34000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3035869500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   577745712000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4769656000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     99091494                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        99091494                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     99091494                       # number of overall hits
system.cpu0.icache.overall_hits::total       99091494                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15879350                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15879350                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15879350                       # number of overall misses
system.cpu0.icache.overall_misses::total     15879350                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 215034210496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 215034210496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 215034210496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 215034210496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114970844                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114970844                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114970844                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114970844                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138116                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138116                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138116                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138116                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13541.751425                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13541.751425                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13541.751425                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13541.751425                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3364                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.016949                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14858547                       # number of writebacks
system.cpu0.icache.writebacks::total         14858547                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1020769                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1020769                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1020769                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1020769                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14858581                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14858581                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14858581                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14858581                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 190818826497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 190818826497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 190818826497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 190818826497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129238                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129238                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129238                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129238                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12842.331747                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12842.331747                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12842.331747                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12842.331747                       # average overall mshr miss latency
system.cpu0.icache.replacements              14858547                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     99091494                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       99091494                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15879350                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15879350                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 215034210496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 215034210496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114970844                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114970844                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138116                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138116                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13541.751425                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13541.751425                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1020769                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1020769                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14858581                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14858581                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 190818826497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 190818826497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129238                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129238                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12842.331747                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12842.331747                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999896                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113949798                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14858547                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.668973                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999896                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        244800267                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       244800267                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    231550487                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       231550487                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    231550487                       # number of overall hits
system.cpu0.dcache.overall_hits::total      231550487                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     29630145                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29630145                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     29630145                       # number of overall misses
system.cpu0.dcache.overall_misses::total     29630145                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 814922824213                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 814922824213                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 814922824213                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 814922824213                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    261180632                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    261180632                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    261180632                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    261180632                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.113447                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.113447                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.113447                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.113447                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27503.166934                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27503.166934                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27503.166934                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27503.166934                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7629234                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       290740                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           159971                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4287                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.691357                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.818988                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     20221517                       # number of writebacks
system.cpu0.dcache.writebacks::total         20221517                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9802313                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9802313                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9802313                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9802313                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     19827832                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     19827832                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     19827832                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     19827832                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 373762982009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 373762982009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 373762982009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 373762982009                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075916                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075916                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075916                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075916                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18850.421065                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18850.421065                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18850.421065                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18850.421065                       # average overall mshr miss latency
system.cpu0.dcache.replacements              20221517                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    167191274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      167191274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23068233                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23068233                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 526346186500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 526346186500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190259507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190259507                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.121246                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.121246                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 22816.926919                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22816.926919                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5911835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5911835                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17156398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17156398                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 280038593000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 280038593000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090174                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16322.691570                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16322.691570                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64359213                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64359213                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6561912                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6561912                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 288576637713                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 288576637713                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70921125                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70921125                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.092524                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.092524                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43977.523276                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43977.523276                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3890478                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3890478                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2671434                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2671434                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  93724389009                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  93724389009                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037668                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037668                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35083.924592                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35083.924592                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1136                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1136                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          775                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          775                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     53293000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     53293000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.405547                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.405547                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 68765.161290                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 68765.161290                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          763                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          763                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       701000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       701000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006279                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006279                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 58416.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58416.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1724                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       597500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       597500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.078568                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.078568                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4064.625850                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4064.625850                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       451500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       451500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.078033                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.078033                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3092.465753                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3092.465753                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611469                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611469                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406735                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406735                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34506414000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34506414000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018204                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018204                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399463                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399463                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84837.582210                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84837.582210                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406735                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406735                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  34099679000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  34099679000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399463                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399463                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83837.582210                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83837.582210                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970954                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          252396397                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         20234262                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.473714                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970954                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999092                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        544639530                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       544639530                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14780645                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18616576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2847                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              118565                       # number of demand (read+write) hits
system.l2.demand_hits::total                 33518633                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14780645                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18616576                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2847                       # number of overall hits
system.l2.overall_hits::.cpu1.data             118565                       # number of overall hits
system.l2.overall_hits::total                33518633                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             77935                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1604534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2024                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            949738                       # number of demand (read+write) misses
system.l2.demand_misses::total                2634231                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            77935                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1604534                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2024                       # number of overall misses
system.l2.overall_misses::.cpu1.data           949738                       # number of overall misses
system.l2.overall_misses::total               2634231                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6466487500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 146279185500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    178757000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  94208367500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     247132797500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6466487500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 146279185500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    178757000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  94208367500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    247132797500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14858580                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        20221110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1068303                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36152864                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14858580                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       20221110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1068303                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36152864                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.005245                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079349                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.415520                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.889016                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072864                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.005245                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079349                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.415520                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.889016                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072864                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82972.829922                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 91166.148863                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88318.675889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99194.059309                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93815.917245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82972.829922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 91166.148863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88318.675889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99194.059309                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93815.917245                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1662285                       # number of writebacks
system.l2.writebacks::total                   1662285                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 199                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                199                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        77901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1604474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       949645                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2634032                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        77901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1604474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       949645                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2634032                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5685879001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 130230865000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    157990000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  84706902500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 220781636501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5685879001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 130230865000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    157990000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  84706902500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 220781636501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.005243                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.079346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.413057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.888929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072858                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.005243                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.079346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.413057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.888929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072858                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72988.523909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 81167.326488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78523.856859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89198.492595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83818.889255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72988.523909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 81167.326488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78523.856859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89198.492595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83818.889255                       # average overall mshr miss latency
system.l2.replacements                        5357551                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4992896                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4992896                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4992896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4992896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     31076551                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         31076551                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     31076551                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     31076551                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 89                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1299000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1299000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          100                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              106                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.890000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.839623                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 14595.505618                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14595.505618                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            89                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1800000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1800000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.890000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.839623                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20224.719101                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20224.719101                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.789474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       299500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       299500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.789474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19966.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19966.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2156111                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            61171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2217282                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         909005                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         683780                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1592785                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  84937090000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  67727728500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  152664818500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3065116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       744951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3810067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.296565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.917886                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.418046                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93439.629045                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99049.004797                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95847.724897                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       909005                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       683780                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1592785                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  75847040000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  60889928500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 136736968500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.296565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.917886                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.418046                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 83439.629045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89049.004797                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85847.724897                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14780645                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2847                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14783492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        77935                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2024                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            79959                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6466487500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    178757000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6645244500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14858580                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4871                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14863451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.005245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.415520                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82972.829922                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88318.675889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83108.149176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        77901                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2012                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        79913                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5685879001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    157990000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5843869001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.005243                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.413057                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72988.523909                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78523.856859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73127.889092                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     16460465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        57394                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16517859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       695529                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       265958                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          961487                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  61342095500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  26480639000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  87822734500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17155994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       323352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17479346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.822503                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88194.878287                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99566.995541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91340.532425                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           60                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data           93                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          153                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       695469                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       265865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       961334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  54383825000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  23816974000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78200799000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.822215                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78197.338774                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89582.961277                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81346.128401                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           63                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              66                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           64                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            67                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.984375                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.985075                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           66                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1234500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1292500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.984375                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.985075                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19595.238095                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19583.333333                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999834                       # Cycle average of tags in use
system.l2.tags.total_refs                    72222030                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5357552                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.480416                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.983839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.910654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       28.727396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.362642                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.437247                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.061104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.448866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.052541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 583137648                       # Number of tag accesses
system.l2.tags.data_accesses                583137648                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4985600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     102686336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        128768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      60777280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          168577984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4985600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       128768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5114368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    106386176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       106386176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          77900                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1604474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         949645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2634031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1662284                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1662284                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8558744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        176280905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           221055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        104335925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             289396629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8558744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       221055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8779799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182632394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182632394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182632394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8558744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       176280905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          221055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       104335925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            472029023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1604992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     77900.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1533145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    935686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004881845750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        98043                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        98043                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6159233                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1510084                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2634031                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1662284                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2634031                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1662284                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  85288                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 57292                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            104578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            104334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            116639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            211630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            340975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            205181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            237629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            186207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            191843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            149864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           137861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           118901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           118019                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           110363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           109507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           105212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            138961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            148271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            196197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            149760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            128772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            112150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            94211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            82226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            77438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67913                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64322046250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12743715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            112110977500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25236.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43986.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1343760                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1016543                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.34                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2634031                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1662284                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1589116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  657570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  166647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   82245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   36429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    3675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  44017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  98169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 102374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 105957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 104781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 105337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 101774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  99993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  99147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  99544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1793398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.230539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   100.374008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.865653                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1151664     64.22%     64.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       398601     22.23%     86.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        88138      4.91%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44337      2.47%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25269      1.41%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16328      0.91%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10940      0.61%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7603      0.42%     97.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        50518      2.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1793398                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        98043                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.995543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    190.935490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        98037     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         98043                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        98043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370062                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.348888                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.863973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81087     82.71%     82.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2486      2.54%     85.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10455     10.66%     95.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3298      3.36%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              608      0.62%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               96      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         98043                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              163119552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5458432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               102718080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               168577984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            106386176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       280.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       176.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    289.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    182.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  582515284500                       # Total gap between requests
system.mem_ctrls.avgGap                     135584.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4985600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     98121280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       128768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59883904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    102718080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8558744.153167130426                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 168444105.323586910963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 221055.112145985477                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 102802273.192558929324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 176335399.274822205305                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        77900                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1604474                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       949645                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1662284                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2472131250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  64222322250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     73809750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45342714250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13976517435500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31734.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40027.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36684.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47747.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8408020.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5966498160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3171250005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7436809800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3696543000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45983062320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     122689480140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     120368444640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       309312088065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.993867                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 311433616250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19451380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 251630371750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6838449240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3634695405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10761215220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4681400400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45983062320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     221150186880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37454165280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       330503174745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        567.372456                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  95053264750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19451380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 468010723250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      5676136700                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   27352547727.488411                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     96.47%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        51500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 219253506500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   100043748500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 482471619500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5040335                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5040335                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5040335                       # number of overall hits
system.cpu1.icache.overall_hits::total        5040335                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6112                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6112                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6112                       # number of overall misses
system.cpu1.icache.overall_misses::total         6112                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    275862500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    275862500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    275862500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    275862500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5046447                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5046447                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5046447                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5046447                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001211                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001211                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001211                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001211                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 45134.571335                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 45134.571335                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 45134.571335                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 45134.571335                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           64                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4839                       # number of writebacks
system.cpu1.icache.writebacks::total             4839                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1241                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1241                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1241                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1241                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4871                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4871                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4871                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4871                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    217982500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    217982500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    217982500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    217982500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000965                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000965                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000965                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000965                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 44751.077807                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 44751.077807                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 44751.077807                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 44751.077807                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4839                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5040335                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5040335                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6112                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    275862500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    275862500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5046447                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5046447                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001211                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 45134.571335                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 45134.571335                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1241                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1241                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4871                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4871                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    217982500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    217982500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000965                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000965                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 44751.077807                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 44751.077807                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.209201                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4792565                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4839                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           990.404009                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393969000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.209201                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975288                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975288                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10097765                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10097765                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9040592                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9040592                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9040592                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9040592                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2726298                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2726298                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2726298                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2726298                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 256113597757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 256113597757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 256113597757                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 256113597757                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11766890                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11766890                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11766890                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11766890                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.231692                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.231692                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.231692                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.231692                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93941.894010                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93941.894010                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93941.894010                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93941.894010                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2106278                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       223409                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39298                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3399                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.597588                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.727861                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1068463                       # number of writebacks
system.cpu1.dcache.writebacks::total          1068463                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2070171                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2070171                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2070171                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2070171                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       656127                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       656127                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       656127                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       656127                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  61602764367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  61602764367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  61602764367                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  61602764367                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055760                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055760                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055760                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055760                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93888.476418                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93888.476418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93888.476418                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93888.476418                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1068463                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8208900                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8208900                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1662110                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1662110                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 126747786500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 126747786500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9871010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9871010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.168383                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.168383                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76257.158973                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76257.158973                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1337878                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1337878                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       324232                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       324232                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  27866626000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  27866626000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032847                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032847                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 85946.562955                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85946.562955                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       831692                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        831692                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1064188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1064188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 129365811257                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 129365811257                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.561316                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.561316                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 121562.929912                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 121562.929912                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       732293                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       732293                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331895                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331895                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33736138367                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33736138367                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.175061                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.175061                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101647.022001                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101647.022001                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4486000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4486000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.343413                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.343413                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28213.836478                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28213.836478                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         6500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         6500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004320                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004320                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          292                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          292                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1028500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1028500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          433                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.325635                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.325635                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7294.326241                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7294.326241                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          140                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       888500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       888500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.323326                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.323326                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6346.428571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6346.428571                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592256                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592256                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425673                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425673                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36553820000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36553820000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017929                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017929                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418176                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418176                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85873.005805                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85873.005805                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425673                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425673                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  36128147000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  36128147000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418176                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418176                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84873.005805                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84873.005805                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.808756                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10714269                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1081665                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.905349                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393980500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.808756                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.931524                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.931524                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26653123                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26653123                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 582515368000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          32344089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6655181                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     31160454                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3695266                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             394                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           286                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            680                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3835281                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3835281                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14863451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17480639                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           67                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           67                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     44575706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     60677508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3218729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             108486524                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1901896064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2588327552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       621440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    136752576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4627597632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5384612                       # Total snoops (count)
system.tol2bus.snoopTraffic                 108082688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41537669                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.070044                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.258508                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38663276     93.08%     93.08% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2839322      6.84%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35071      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41537669                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        72320086994                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30353125930                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       22306152858                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1622893535                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7317977                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2325589082500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75273                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702728                       # Number of bytes of host memory used
host_op_rate                                    75347                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32792.89                       # Real time elapsed on the host
host_tick_rate                               53154013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2468428584                       # Number of instructions simulated
sim_ops                                    2470861421                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.743074                       # Number of seconds simulated
sim_ticks                                1743073714500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.617652                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              164175519                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164805650                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12870570                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        186166564                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            303211                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         318407                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15196                       # Number of indirect misses.
system.cpu0.branchPred.lookups              196546935                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9940                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        199940                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12851618                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 124439035                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32740858                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         605976                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      252446313                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           930438154                       # Number of instructions committed
system.cpu0.commit.committedOps             930637697                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3430671214                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.271270                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.238688                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3197183204     93.19%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     85881072      2.50%     95.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     19870756      0.58%     96.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9980674      0.29%     96.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8916789      0.26%     96.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5950923      0.17%     97.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     43304110      1.26%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     26842828      0.78%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32740858      0.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3430671214                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 318672540                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              678490                       # Number of function calls committed.
system.cpu0.commit.int_insts                762904194                       # Number of committed integer instructions.
system.cpu0.commit.loads                    246995278                       # Number of loads committed
system.cpu0.commit.membars                     395897                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       396908      0.04%      0.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       469328498     50.43%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          13663      0.00%     50.47% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1994      0.00%     50.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     118192822     12.70%     63.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     63.18% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      36797111      3.95%     67.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      8450921      0.91%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12142129      1.30%     69.34% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12326563      1.32%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      141510276     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        713818      0.08%     85.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    105684942     11.36%     97.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25077058      2.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        930637697                       # Class of committed instruction
system.cpu0.commit.refs                     272986094                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  930438154                       # Number of Instructions Simulated
system.cpu0.committedOps                    930637697                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.746128                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.746128                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           3019270371                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                19060                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           143731743                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1283574341                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               101074657                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                264473853                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13587255                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                29291                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             71703387                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  196546935                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 79333950                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3369742212                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1626356                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1463782808                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27212416                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.056389                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          86760979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         164478730                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.419959                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3470109523                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.421911                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.027201                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2628783806     75.76%     75.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               603003959     17.38%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                44330978      1.28%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               130693344      3.77%     98.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5913032      0.17%     98.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  646115      0.02%     98.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                43733901      1.26%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12991057      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13331      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3470109523                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                359380982                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               315732116                       # number of floating regfile writes
system.cpu0.idleCycles                       15431181                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            14974414                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               146533660                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.452812                       # Inst execution rate
system.cpu0.iew.exec_refs                   837930962                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  28041811                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1332364736                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            311029169                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            257072                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         17494201                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            33033706                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1181548042                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            809889151                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12836625                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1578294631                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              12388150                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            897892514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13587255                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            924308786                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     52971979                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          391102                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          258                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       878115                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     64033891                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7042890                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        878115                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      7045078                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7929336                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                828532354                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1032592587                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.839264                       # average fanout of values written-back
system.cpu0.iew.wb_producers                695357097                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.296250                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1037041756                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1630926864                       # number of integer regfile reads
system.cpu0.int_regfile_writes              547112609                       # number of integer regfile writes
system.cpu0.ipc                              0.266942                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.266942                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           399935      0.03%      0.03% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            541636970     34.04%     34.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               14166      0.00%     34.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1994      0.00%     34.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          125033129      7.86%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1015      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           47975431      3.02%     44.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           8824137      0.55%     45.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     45.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12142129      0.76%     46.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          13582673      0.85%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           499284658     31.38%     78.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             725258      0.05%     78.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      314315930     19.75%     98.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      27193830      1.71%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1591131255                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              640442911                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1190047209                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    342620542                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         520135330                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  197143270                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.123901                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                7246085      3.68%      3.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      3.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                66419      0.03%      3.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               140417      0.07%      3.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               51231      0.03%      3.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             56058603     28.44%     32.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              216865      0.11%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     32.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              98512647     49.97%     82.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9900      0.01%     82.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         34836303     17.67%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            4799      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1147431679                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5663352362                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    689972045                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        913199837                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1180803686                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1591131255                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             744356                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      250910348                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          3884267                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        138380                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    208419058                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3470109523                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.458525                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.233635                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2870394201     82.72%     82.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          223785704      6.45%     89.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          112775027      3.25%     92.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           64131616      1.85%     94.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          106104059      3.06%     97.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           59573674      1.72%     99.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           16046452      0.46%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            7552989      0.22%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9745801      0.28%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3470109523                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.456495                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17790573                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        11024990                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           311029169                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           33033706                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              364704426                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             187910540                       # number of misc regfile writes
system.cpu0.numCycles                      3485540704                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      606888                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2425189616                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            780455156                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             164464823                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               134092661                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             497276149                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7446762                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1752053058                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1238602952                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1039127202                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                287339526                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2381368                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13587255                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            609434364                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               258672051                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        495270232                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1256782826                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        466101                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11623                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                437659539                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11456                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  4580961612                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2405652285                       # The number of ROB writes
system.cpu0.timesIdled                         160547                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3025                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.704493                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              163306626                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           163790638                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12461428                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        183887784                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            265418                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         273398                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7980                       # Number of indirect misses.
system.cpu1.branchPred.lookups              194012265                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3998                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        193114                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12453409                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 123684776                       # Number of branches committed
system.cpu1.commit.bw_lim_events             32000184                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         589788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      245340834                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           925411109                       # Number of instructions committed
system.cpu1.commit.committedOps             925606790                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   3428148017                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.270002                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.236808                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   3196948353     93.26%     93.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     84626825      2.47%     95.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     19282042      0.56%     96.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9894904      0.29%     96.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8767531      0.26%     96.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      5818811      0.17%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     43100051      1.26%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     27709316      0.81%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     32000184      0.93%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   3428148017                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 316246235                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              602324                       # Number of function calls committed.
system.cpu1.commit.int_insts                759705908                       # Number of committed integer instructions.
system.cpu1.commit.loads                    246047810                       # Number of loads committed
system.cpu1.commit.membars                     386751                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       386751      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       467995622     50.56%     50.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            944      0.00%     50.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     50.60% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     117488154     12.69%     63.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      36059008      3.90%     67.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      8175319      0.88%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.07% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12142080      1.31%     69.39% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     11957984      1.29%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.68% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      140525362     15.18%     85.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        451204      0.05%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    105715562     11.42%     97.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     24708128      2.67%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        925606790                       # Class of committed instruction
system.cpu1.commit.refs                     271400256                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  925411109                       # Number of Instructions Simulated
system.cpu1.committedOps                    925606790                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.748914                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.748914                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           3025269196                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8039                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           143056476                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1268578176                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                96218166                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                260498577                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13171361                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                16977                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             71346648                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  194012265                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 76909615                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   3371963318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1566219                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                    1444402282                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               26358760                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055923                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          81361232                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         163572044                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.416340                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        3466503948                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.416757                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.015934                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2631490900     75.91%     75.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               599547084     17.30%     93.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                43942680      1.27%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               130723469      3.77%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5730740      0.17%     98.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  592992      0.02%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                42138534      1.22%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12333078      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4471      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          3466503948                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                355473454                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               313072941                       # number of floating regfile writes
system.cpu1.idleCycles                        2782297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            14488804                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               145238048                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.451242                       # Inst execution rate
system.cpu1.iew.exec_refs                   830798562                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  27369120                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1350465591                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            308246158                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            246385                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         16820622                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            32186712                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1169429318                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            803429442                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         12464185                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           1565489374                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              12564125                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            891676645                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13171361                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            918251777                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     52608566                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          373446                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          165                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       853993                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     62198348                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6834266                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        853993                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6752471                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       7736333                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                823158545                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1024737412                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840767                       # average fanout of values written-back
system.cpu1.iew.wb_producers                692084578                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.295374                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1029063711                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1619318874                       # number of integer regfile reads
system.cpu1.int_regfile_writes              543714303                       # number of integer regfile writes
system.cpu1.ipc                              0.266744                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.266744                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           389239      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            538320597     34.12%     34.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 946      0.00%     34.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          124184778      7.87%     42.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           46906252      2.97%     44.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           8531071      0.54%     45.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     45.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12142080      0.77%     46.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          13176595      0.84%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     47.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           494302353     31.33%     78.45% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             456730      0.03%     78.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      312749554     19.82%     98.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      26792692      1.70%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            1577953559                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              635724727                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1180724382                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    339562570                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         511897927                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  196247888                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.124369                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                7387050      3.76%      3.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                64887      0.03%      3.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               117365      0.06%      3.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               45390      0.02%      3.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             56176563     28.63%     32.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              215855      0.11%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              97618579     49.74%     82.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  554      0.00%     82.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         34616923     17.64%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            4722      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1138087481                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        5641744174                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    685174842                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        902206356                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1168712354                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               1577953559                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             716964                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      243822528                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          3809602                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        127176                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    202386141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   3466503948                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.455200                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.230972                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2872328375     82.86%     82.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          221674132      6.39%     89.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          111517119      3.22%     92.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           63826352      1.84%     94.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          104855615      3.02%     97.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           58826338      1.70%     99.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           15998693      0.46%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            7598767      0.22%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9878557      0.28%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     3466503948                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.454835                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         17226716                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10669196                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           308246158                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           32186712                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              360960872                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             185822545                       # number of misc regfile writes
system.cpu1.numCycles                      3469286245                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16728770                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2434997089                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            776779114                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             162598982                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               128982981                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             494062902                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              7281429                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1732291747                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1224685989                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1027949560                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                283315961                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2405177                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13171361                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            605611801                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               251170446                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        486979015                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1245312732                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        424755                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11878                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                435676951                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11967                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  4567061774                       # The number of ROB reads
system.cpu1.rob.rob_writes                 2380298387                       # The number of ROB writes
system.cpu1.timesIdled                          35842                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    125045987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     246077820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8937991                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3941328                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    139470512                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    104507723                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    278908784                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      108449051                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          122677719                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4243972                       # Transaction distribution
system.membus.trans_dist::CleanEvict        116788239                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           266635                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4660                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2096594                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2095063                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     122677720                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    370850602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              370850602                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8257072256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8257072256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           251816                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         125045609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               125045609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           125045609                       # Request fanout histogram
system.membus.respLayer1.occupancy       655396312492                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             37.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        307701262649                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                976                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          488                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    622311.475410                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   387213.375895                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          488    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1383500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            488                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1742770026500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    303688000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     79167691                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        79167691                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     79167691                       # number of overall hits
system.cpu0.icache.overall_hits::total       79167691                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       166259                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        166259                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       166259                       # number of overall misses
system.cpu0.icache.overall_misses::total       166259                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11720875000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11720875000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11720875000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11720875000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     79333950                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     79333950                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     79333950                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     79333950                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002096                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002096                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002096                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002096                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 70497.687343                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 70497.687343                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 70497.687343                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 70497.687343                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6748                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              164                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.146341                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151112                       # number of writebacks
system.cpu0.icache.writebacks::total           151112                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        15147                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        15147                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        15147                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        15147                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151112                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151112                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151112                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151112                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10681008500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10681008500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10681008500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10681008500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001905                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001905                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001905                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001905                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 70682.728705                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70682.728705                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 70682.728705                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70682.728705                       # average overall mshr miss latency
system.cpu0.icache.replacements                151112                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     79167691                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       79167691                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       166259                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       166259                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11720875000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11720875000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     79333950                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     79333950                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002096                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002096                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 70497.687343                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 70497.687343                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        15147                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        15147                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151112                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151112                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10681008500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10681008500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001905                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001905                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 70682.728705                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70682.728705                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           79319078                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           151144                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           524.791444                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        158819012                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       158819012                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    144589502                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       144589502                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    144589502                       # number of overall hits
system.cpu0.dcache.overall_hits::total      144589502                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    161690458                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     161690458                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    161690458                       # number of overall misses
system.cpu0.dcache.overall_misses::total    161690458                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 10954718623919                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 10954718623919                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 10954718623919                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 10954718623919                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    306279960                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    306279960                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    306279960                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    306279960                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.527917                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.527917                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.527917                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.527917                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 67751.175669                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 67751.175669                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 67751.175669                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 67751.175669                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2334338119                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       481343                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         54322447                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9639                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.971888                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    49.937027                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     69558919                       # number of writebacks
system.cpu0.dcache.writebacks::total         69558919                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     91908652                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     91908652                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     91908652                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     91908652                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     69781806                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     69781806                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     69781806                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     69781806                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5839403923407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5839403923407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5839403923407                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5839403923407                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.227837                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.227837                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.227837                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.227837                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 83680.894178                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83680.894178                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 83680.894178                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83680.894178                       # average overall mshr miss latency
system.cpu0.dcache.replacements              69558850                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    126455001                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      126455001                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    154040186                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    154040186                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 10647087512000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 10647087512000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    280495187                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    280495187                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.549172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.549172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69118.895455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69118.895455                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     85624880                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     85624880                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     68415306                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     68415306                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5743884162500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5743884162500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.243909                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.243909                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 83956.127632                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83956.127632                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18134501                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18134501                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7650272                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7650272                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 307631111919                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 307631111919                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     25784773                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     25784773                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.296697                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.296697                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40211.787492                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40211.787492                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6283772                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6283772                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1366500                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1366500                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  95519760907                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  95519760907                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052996                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052996                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 69901.032497                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69901.032497                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5294                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5294                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1715                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1715                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     68905500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     68905500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.244685                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.244685                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40178.134111                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40178.134111                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1304                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1304                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          411                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          411                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1788000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1788000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.058639                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.058639                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  4350.364964                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4350.364964                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3879                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3879                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2132                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2132                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10918500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10918500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6011                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6011                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.354683                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.354683                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5121.247655                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5121.247655                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2116                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2116                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8805500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8805500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.352021                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.352021                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4161.389414                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4161.389414                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        73500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        73500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        70500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        70500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         6140                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           6140                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       193800                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       193800                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   5476381998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   5476381998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       199940                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       199940                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.969291                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.969291                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 28257.905046                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 28257.905046                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       193800                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       193800                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   5282581998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   5282581998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.969291                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.969291                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 27257.905046                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 27257.905046                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.939545                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          214720905                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         69841016                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             3.074424                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.939545                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998111                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998111                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        682826824                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       682826824                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               23138                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             6698886                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               14145                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             6667214                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13403383                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              23138                       # number of overall hits
system.l2.overall_hits::.cpu0.data            6698886                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              14145                       # number of overall hits
system.l2.overall_hits::.cpu1.data            6667214                       # number of overall hits
system.l2.overall_hits::total                13403383                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            127975                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          62873578                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             24252                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          62585427                       # number of demand (read+write) misses
system.l2.demand_misses::total              125611232                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           127975                       # number of overall misses
system.l2.overall_misses::.cpu0.data         62873578                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            24252                       # number of overall misses
system.l2.overall_misses::.cpu1.data         62585427                       # number of overall misses
system.l2.overall_misses::total             125611232                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10181251500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5628158257479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2028118000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5601621676988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     11241989303967                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10181251500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5628158257479                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2028118000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5601621676988                       # number of overall miss cycles
system.l2.overall_miss_latency::total    11241989303967                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151113                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        69572464                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           38397                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        69252641                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            139014615                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151113                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       69572464                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          38397                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       69252641                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           139014615                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.846883                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.903714                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.631612                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.903726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.903583                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.846883                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.903714                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.631612                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.903726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.903583                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79556.565735                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89515.475920                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83626.834900                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 89503.610433                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89498.280727                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79556.565735                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89515.475920                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83626.834900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 89503.610433                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89498.280727                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4243971                       # number of writebacks
system.l2.writebacks::total                   4243971                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            682                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         417277                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            728                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         419146                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              837833                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           682                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        417277                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           728                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        419146                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             837833                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       127293                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     62456301                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        23524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     62166281                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         124773399                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       127293                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     62456301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        23524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     62166281                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        124773399                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8860919010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4982666817184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1761405003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 4958956797722                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 9952245938919                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8860919010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4982666817184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1761405003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 4958956797722                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 9952245938919                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.842370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.897716                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.612652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.897674                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.897556                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.842370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.897716                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.612652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.897674                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.897556                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69610.418562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79778.448890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74876.934322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79769.236923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79762.561721                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69610.418562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79778.448890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74876.934322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79769.236923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79762.561721                       # average overall mshr miss latency
system.l2.replacements                      229473250                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5315083                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5315083                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5315083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5315083                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    125207019                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        125207019                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    125207019                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    125207019                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data           44652                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           42030                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                86682                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         10082                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         10255                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20337                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    130561500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    127528000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    258089500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        54734                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        52285                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           107019                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.184200                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.196137                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.190032                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12949.960325                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 12435.689907                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12690.637754                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           72                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           50                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             122                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        10010                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        10205                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         20215                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    200760947                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    203189951                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    403950898                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.182884                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.195180                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.188892                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20056.038661                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19910.823224                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19982.730547                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           188                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           361                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                549                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               83                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          207                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          425                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            632                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.091787                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.150588                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.131329                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           64                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           83                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       382000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1263500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1645500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.091787                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.150588                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.131329                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20105.263158                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19742.187500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19825.301205                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           256996                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           229565                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                486561                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1055900                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1039774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2095674                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  93023990000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  91547381500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  184571371500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1312896                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1269339                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2582235                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.804253                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.819146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.811574                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88099.242352                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 88045.461321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88072.558757                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data           26                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               26                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1055900                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1039748                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2095648                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  82464990000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  81148040500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 163613030500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.804253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.819126                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.811564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 78099.242352                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 78045.873135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78072.763413                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         23138                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         14145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37283                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       127975                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        24252                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           152227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10181251500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2028118000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12209369500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        38397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         189510                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.846883                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.631612                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.803266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79556.565735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83626.834900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80205.019477                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          682                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          728                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1410                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       127293                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        23524                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       150817                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8860919010                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1761405003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10622324013                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.842370                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.612652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.795826                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69610.418562                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74876.934322                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70431.874477                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      6441890                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      6437649                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12879539                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     61817678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     61545653                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       123363331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5535134267479                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5510074295488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 11045208562967                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     68259568                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     67983302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     136242870                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.905627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.905305                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.905466                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89539.666428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 89528.244919                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89533.968266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       417277                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       419120                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       836397                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     61400401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     61126533                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    122526934                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4900201827184                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 4877808757222                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 9778010584406                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.899513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.899140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.899327                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79807.326131                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 79798.550937                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79802.948341                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   268794787                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 229473314                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.171355                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.605561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.149810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.693605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.017225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       17.533799                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.446962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002341                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.276463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000269                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.273966                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2386628226                       # Number of tag accesses
system.l2.tags.data_accesses               2386628226                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8146752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3997181568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1505536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3978624192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7985458048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8146752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1505536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9652288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    271614208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       271614208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         127293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       62455962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          23524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       62166003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           124772782                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4243972                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4243972                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4673785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2293179878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           863725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2282533526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4581250914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4673785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       863725                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5537510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      155824855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            155824855                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      155824855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4673785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2293179878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          863725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2282533526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4737075769                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3298746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    127294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  61937440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     23524.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  61645799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003738756750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       205606                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       205606                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           228507658                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3104817                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   124772783                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4243972                       # Number of write requests accepted
system.mem_ctrls.readBursts                 124772783                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4243972                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1038726                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                945226                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3680343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3249711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2993964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2877449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2578013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3135795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          26953734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          19034847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          16060428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          10782028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7636753                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6418096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5116466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4692927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3966429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4557074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            246036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            254972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            208975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            209519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            272575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            252551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           274546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           172497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           167974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167990                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2468033091004                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               618670285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4788046659754                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19946.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38696.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 97062674                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3052014                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             124772783                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4243972                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14086998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                23734425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                30662643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                30302911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                14619124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 7085459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2610340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  631911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 125289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 184388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 214602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 216509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 217293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 217166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 216276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 216594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 217673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 211820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 208772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 208578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 208365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 207589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 207504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     26918117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    302.030707                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   170.866530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   337.625620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11261340     41.84%     41.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      6085039     22.61%     64.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2250262      8.36%     72.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1316440      4.89%     77.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       899932      3.34%     81.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       670423      2.49%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       508287      1.89%     85.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       417277      1.55%     86.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3509117     13.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     26918117                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       205606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     601.801990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    152.582008                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1914.917996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       184839     89.90%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         8370      4.07%     93.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071         3687      1.79%     95.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         1184      0.58%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         1218      0.59%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         1368      0.67%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167          795      0.39%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191          524      0.25%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215          566      0.28%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239          496      0.24%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263          404      0.20%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          513      0.25%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          463      0.23%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          312      0.15%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          205      0.10%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          107      0.05%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          149      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          131      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455           66      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479           31      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503           25      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527           55      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551           52      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575           34      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599           12      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        205606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       205606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.044036                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.041384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.305469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           200760     97.64%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1514      0.74%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2602      1.27%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              616      0.30%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               85      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        205606                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7918979648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                66478464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               211120000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7985458112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            271614208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4543.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4581.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    155.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    35.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1743073774500                       # Total gap between requests
system.mem_ctrls.avgGap                      13510.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8146816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3963996160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1505536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3945331136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    211120000                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4673821.842547210865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2274141435.915732860565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 863724.802615053137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2263433326.531297683716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121119375.643020182848                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       127294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     62455962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        23524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     62166003                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4243972                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3601368250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2397718398002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    785215750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2385941677752                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 43374063352000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28291.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38390.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33379.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     38380.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10220157.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         105755687940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          56210477400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        422903635140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8584237800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     137596383600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     788545998240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5301570720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1524897990840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        874.832761                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7069385500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  58204900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1677799429000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          86439674580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          45943776615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        460557524700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8635237200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     137596383600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     788857209120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5039498400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1533069304215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        879.520637                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6308942000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  58204900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1678559872500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2814                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1408                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5988136.008523                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8882506.968910                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1408    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69958500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1408                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1734642419000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8431295500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     76869164                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        76869164                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     76869164                       # number of overall hits
system.cpu1.icache.overall_hits::total       76869164                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        40451                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40451                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        40451                       # number of overall misses
system.cpu1.icache.overall_misses::total        40451                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2388672000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2388672000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2388672000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2388672000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     76909615                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     76909615                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     76909615                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     76909615                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000526                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000526                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000526                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000526                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59050.999975                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59050.999975                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59050.999975                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59050.999975                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        38397                       # number of writebacks
system.cpu1.icache.writebacks::total            38397                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2054                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2054                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2054                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2054                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        38397                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        38397                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        38397                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        38397                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2248941000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2248941000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2248941000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2248941000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000499                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000499                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000499                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000499                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58570.747715                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58570.747715                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58570.747715                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58570.747715                       # average overall mshr miss latency
system.cpu1.icache.replacements                 38397                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     76869164                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       76869164                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        40451                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40451                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2388672000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2388672000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     76909615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     76909615                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59050.999975                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59050.999975                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2054                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2054                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        38397                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        38397                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2248941000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2248941000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000499                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000499                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58570.747715                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58570.747715                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           77160202                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            38429                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2007.863905                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        153857627                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       153857627                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    141241901                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       141241901                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    141241901                       # number of overall hits
system.cpu1.dcache.overall_hits::total      141241901                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    162418149                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     162418149                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    162418149                       # number of overall misses
system.cpu1.dcache.overall_misses::total    162418149                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 10982755167998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 10982755167998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 10982755167998                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 10982755167998                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    303660050                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    303660050                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    303660050                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    303660050                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.534868                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.534868                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.534868                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.534868                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67620.245863                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67620.245863                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67620.245863                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67620.245863                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2319876239                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       472053                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         53930453                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9411                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    43.016072                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    50.159707                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     69244748                       # number of writebacks
system.cpu1.dcache.writebacks::total         69244748                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     92931230                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     92931230                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     92931230                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     92931230                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     69486919                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     69486919                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     69486919                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     69486919                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 5811153512910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5811153512910                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 5811153512910                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5811153512910                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.228831                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.228831                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.228831                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.228831                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83629.459998                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83629.459998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83629.459998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83629.459998                       # average overall mshr miss latency
system.cpu1.dcache.replacements              69244707                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    123590433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      123590433                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    154917720                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    154917720                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 10685166897000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 10685166897000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    278508153                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    278508153                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.556241                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.556241                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68973.174257                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68973.174257                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     86759868                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     86759868                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     68157852                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     68157852                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5718065580500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5718065580500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.244725                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.244725                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83894.451082                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83894.451082                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17651468                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17651468                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7500429                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7500429                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 297588270998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 297588270998                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25151897                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25151897                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.298205                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.298205                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 39676.166656                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39676.166656                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6171362                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6171362                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1329067                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1329067                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  93087932410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  93087932410                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052842                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052842                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 70040.059989                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70040.059989                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6619                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6619                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1765                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1765                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     70037000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     70037000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.210520                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.210520                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39681.019830                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39681.019830                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1322                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1322                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          443                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          443                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1619000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1619000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.052839                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.052839                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3654.627540                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3654.627540                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4062                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4062                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3100                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3100                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17868500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17868500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7162                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7162                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.432840                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.432840                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5764.032258                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5764.032258                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3097                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3097                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14772500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14772500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.432421                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.432421                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4769.938650                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4769.938650                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         4056                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           4056                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       189058                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       189058                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   5909680500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   5909680500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       193114                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       193114                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.978997                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.978997                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 31258.558220                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 31258.558220                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data           39                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total           39                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       189019                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       189019                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   5720619000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   5720619000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.978795                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.978795                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 30264.782905                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 30264.782905                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.920892                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          211088966                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         69527544                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.036048                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.920892                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997528                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997528                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        677264936                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       677264936                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1743073714500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         136760596                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9559054                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    133677600                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       225229279                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          352727                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5209                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         357936                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2797519                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2797519                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        189510                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    136571087                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       453337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    209198566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       115191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    208263910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             418031004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19342336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   8904390464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4914816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   8863819392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17792467008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       230267040                       # Total snoops (count)
system.tol2bus.snoopTraffic                 306398464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        369389344                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.329717                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492284                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              251536736     68.10%     68.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1              113911280     30.84%     98.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3941328      1.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          369389344                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       278463365354                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             16.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      105098742194                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         227064705                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      104637592730                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             6.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          57985219                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
