.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Timer_Infrared_0_TimerUDB */
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set Timer_Infrared_0_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set Timer_Infrared_0_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB13_F1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB14_A0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB14_A1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB14_D0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB14_D1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB14_F0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB14_F1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB15_A0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB15_A1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB15_D0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB15_D1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB15_F0
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB15_F1
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set Timer_Infrared_0_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL

/* Timer_Infrared_1_TimerUDB */
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB12_MSK
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timer_Infrared_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB12_ST
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB11_CTL
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set Timer_Infrared_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB12_A0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB12_A1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB12_D0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB12_D1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB12_F0
.set Timer_Infrared_1_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB12_F1

/* Timer_Infrared_2_TimerUDB */
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set Timer_Infrared_2_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set Timer_Infrared_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB10_A0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB10_A1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB10_D0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB10_D1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB10_F0
.set Timer_Infrared_2_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB10_F1

/* Timer_Infrared_3_TimerUDB */
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer_Infrared_3_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x83
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set Timer_Infrared_3_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB06_A0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB06_A1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB06_D0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB06_D1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB06_F0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB06_F1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB07_A0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB07_A1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB07_D0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB07_D1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB07_F0
.set Timer_Infrared_3_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB07_F1

/* inter_infrared_falling_0 */
.set inter_infrared_falling_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set inter_infrared_falling_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set inter_infrared_falling_0__INTC_MASK, 0x10
.set inter_infrared_falling_0__INTC_NUMBER, 4
.set inter_infrared_falling_0__INTC_PRIOR_NUM, 7
.set inter_infrared_falling_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set inter_infrared_falling_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set inter_infrared_falling_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* inter_infrared_falling_1 */
.set inter_infrared_falling_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set inter_infrared_falling_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set inter_infrared_falling_1__INTC_MASK, 0x20
.set inter_infrared_falling_1__INTC_NUMBER, 5
.set inter_infrared_falling_1__INTC_PRIOR_NUM, 7
.set inter_infrared_falling_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set inter_infrared_falling_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set inter_infrared_falling_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* inter_infrared_falling_2 */
.set inter_infrared_falling_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set inter_infrared_falling_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set inter_infrared_falling_2__INTC_MASK, 0x40
.set inter_infrared_falling_2__INTC_NUMBER, 6
.set inter_infrared_falling_2__INTC_PRIOR_NUM, 7
.set inter_infrared_falling_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set inter_infrared_falling_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set inter_infrared_falling_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* inter_infrared_falling_3 */
.set inter_infrared_falling_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set inter_infrared_falling_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set inter_infrared_falling_3__INTC_MASK, 0x80
.set inter_infrared_falling_3__INTC_NUMBER, 7
.set inter_infrared_falling_3__INTC_PRIOR_NUM, 7
.set inter_infrared_falling_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set inter_infrared_falling_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set inter_infrared_falling_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UART_RXInternalInterrupt */
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x01
.set UART_RXInternalInterrupt__INTC_NUMBER, 0
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* inter_infrared_rising_0 */
.set inter_infrared_rising_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set inter_infrared_rising_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set inter_infrared_rising_0__INTC_MASK, 0x100
.set inter_infrared_rising_0__INTC_NUMBER, 8
.set inter_infrared_rising_0__INTC_PRIOR_NUM, 7
.set inter_infrared_rising_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set inter_infrared_rising_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set inter_infrared_rising_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* inter_infrared_rising_1 */
.set inter_infrared_rising_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set inter_infrared_rising_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set inter_infrared_rising_1__INTC_MASK, 0x200
.set inter_infrared_rising_1__INTC_NUMBER, 9
.set inter_infrared_rising_1__INTC_PRIOR_NUM, 7
.set inter_infrared_rising_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set inter_infrared_rising_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set inter_infrared_rising_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* inter_infrared_rising_2 */
.set inter_infrared_rising_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set inter_infrared_rising_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set inter_infrared_rising_2__INTC_MASK, 0x400
.set inter_infrared_rising_2__INTC_NUMBER, 10
.set inter_infrared_rising_2__INTC_PRIOR_NUM, 7
.set inter_infrared_rising_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set inter_infrared_rising_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set inter_infrared_rising_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* inter_infrared_rising_3 */
.set inter_infrared_rising_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set inter_infrared_rising_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set inter_infrared_rising_3__INTC_MASK, 0x800
.set inter_infrared_rising_3__INTC_NUMBER, 11
.set inter_infrared_rising_3__INTC_PRIOR_NUM, 7
.set inter_infrared_rising_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set inter_infrared_rising_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set inter_infrared_rising_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* inter_horizontalSync */
.set inter_horizontalSync__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set inter_horizontalSync__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set inter_horizontalSync__INTC_MASK, 0x08
.set inter_horizontalSync__INTC_NUMBER, 3
.set inter_horizontalSync__INTC_PRIOR_NUM, 7
.set inter_horizontalSync__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set inter_horizontalSync__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set inter_horizontalSync__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* inter_verticalSync */
.set inter_verticalSync__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set inter_verticalSync__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set inter_verticalSync__INTC_MASK, 0x1000
.set inter_verticalSync__INTC_NUMBER, 12
.set inter_verticalSync__INTC_PRIOR_NUM, 7
.set inter_verticalSync__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set inter_verticalSync__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set inter_verticalSync__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer_Nav_TimerHW */
.set Timer_Nav_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_Nav_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_Nav_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_Nav_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_Nav_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_Nav_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_Nav_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_Nav_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_Nav_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_Nav_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_Nav_TimerHW__PM_ACT_MSK, 0x02
.set Timer_Nav_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_Nav_TimerHW__PM_STBY_MSK, 0x02
.set Timer_Nav_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_Nav_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_Nav_TimerHW__SR0, CYREG_TMR1_SR0

/* inter_comparator */
.set inter_comparator__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set inter_comparator__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set inter_comparator__INTC_MASK, 0x04
.set inter_comparator__INTC_NUMBER, 2
.set inter_comparator__INTC_PRIOR_NUM, 7
.set inter_comparator__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set inter_comparator__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set inter_comparator__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_Motor_PWMUDB */
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB06_CTL
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set PWM_Motor_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB05_A0
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB05_A1
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB05_D0
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB05_D1
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB05_F0
.set PWM_Motor_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB05_F1
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__MASK, 0x2D
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set PWM_Motor_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST

/* PWM_Servo_PWMUDB */
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set PWM_Servo_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB03_F1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Servo_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB04_A0
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB04_A1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB04_D0
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB04_D1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB04_F0
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB04_F1
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Servo_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__MASK, 0x2D
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_Servo_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB03_ST

/* Timer_HE_TimerHW */
.set Timer_HE_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_HE_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_HE_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_HE_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_HE_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_HE_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_HE_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_HE_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_HE_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_HE_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_HE_TimerHW__PM_ACT_MSK, 0x01
.set Timer_HE_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_HE_TimerHW__PM_STBY_MSK, 0x01
.set Timer_HE_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_HE_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_HE_TimerHW__SR0, CYREG_TMR0_SR0

/* Clock_Infrared */
.set Clock_Infrared__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_Infrared__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_Infrared__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_Infrared__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Infrared__INDEX, 0x00
.set Clock_Infrared__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Infrared__PM_ACT_MSK, 0x01
.set Clock_Infrared__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Infrared__PM_STBY_MSK, 0x01

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04

/* Clock_Motor */
.set Clock_Motor__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_Motor__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_Motor__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_Motor__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Motor__INDEX, 0x04
.set Clock_Motor__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Motor__PM_ACT_MSK, 0x10
.set Clock_Motor__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Motor__PM_STBY_MSK, 0x10

/* Clock_Servo */
.set Clock_Servo__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_Servo__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_Servo__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_Servo__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Servo__INDEX, 0x03
.set Clock_Servo__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Servo__PM_ACT_MSK, 0x08
.set Clock_Servo__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Servo__PM_STBY_MSK, 0x08

/* Control_Reg */
.set Control_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Control_Reg_Sync_ctrl_reg__0__POS, 0
.set Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Control_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Control_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set Control_Reg_Sync_ctrl_reg__1__POS, 1
.set Control_Reg_Sync_ctrl_reg__2__MASK, 0x04
.set Control_Reg_Sync_ctrl_reg__2__POS, 2
.set Control_Reg_Sync_ctrl_reg__3__MASK, 0x08
.set Control_Reg_Sync_ctrl_reg__3__POS, 3
.set Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Control_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Control_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Control_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Control_Reg_Sync_ctrl_reg__MASK, 0x0F
.set Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Control_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB04_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB04_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB04_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB04_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB04_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB04_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB02_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB06_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB06_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB06_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB06_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB06_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB06_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL

/* Clock_Nav */
.set Clock_Nav__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_Nav__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_Nav__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_Nav__CFG2_SRC_SEL_MASK, 0x07
.set Clock_Nav__INDEX, 0x01
.set Clock_Nav__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_Nav__PM_ACT_MSK, 0x02
.set Clock_Nav__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_Nav__PM_STBY_MSK, 0x02

/* inter_HE */
.set inter_HE__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set inter_HE__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set inter_HE__INTC_MASK, 0x02
.set inter_HE__INTC_NUMBER, 1
.set inter_HE__INTC_PRIOR_NUM, 7
.set inter_HE__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set inter_HE__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set inter_HE__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Pin_10 */
.set Pin_10__0__MASK, 0x01
.set Pin_10__0__PC, CYREG_PRT5_PC0
.set Pin_10__0__PORT, 5
.set Pin_10__0__SHIFT, 0
.set Pin_10__AG, CYREG_PRT5_AG
.set Pin_10__AMUX, CYREG_PRT5_AMUX
.set Pin_10__BIE, CYREG_PRT5_BIE
.set Pin_10__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_10__BYP, CYREG_PRT5_BYP
.set Pin_10__CTL, CYREG_PRT5_CTL
.set Pin_10__DM0, CYREG_PRT5_DM0
.set Pin_10__DM1, CYREG_PRT5_DM1
.set Pin_10__DM2, CYREG_PRT5_DM2
.set Pin_10__DR, CYREG_PRT5_DR
.set Pin_10__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_10__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_10__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_10__MASK, 0x01
.set Pin_10__PORT, 5
.set Pin_10__PRT, CYREG_PRT5_PRT
.set Pin_10__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_10__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_10__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_10__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_10__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_10__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_10__PS, CYREG_PRT5_PS
.set Pin_10__SHIFT, 0
.set Pin_10__SLW, CYREG_PRT5_SLW

/* Pin_11 */
.set Pin_11__0__MASK, 0x02
.set Pin_11__0__PC, CYREG_PRT5_PC1
.set Pin_11__0__PORT, 5
.set Pin_11__0__SHIFT, 1
.set Pin_11__AG, CYREG_PRT5_AG
.set Pin_11__AMUX, CYREG_PRT5_AMUX
.set Pin_11__BIE, CYREG_PRT5_BIE
.set Pin_11__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_11__BYP, CYREG_PRT5_BYP
.set Pin_11__CTL, CYREG_PRT5_CTL
.set Pin_11__DM0, CYREG_PRT5_DM0
.set Pin_11__DM1, CYREG_PRT5_DM1
.set Pin_11__DM2, CYREG_PRT5_DM2
.set Pin_11__DR, CYREG_PRT5_DR
.set Pin_11__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_11__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_11__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_11__MASK, 0x02
.set Pin_11__PORT, 5
.set Pin_11__PRT, CYREG_PRT5_PRT
.set Pin_11__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_11__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_11__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_11__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_11__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_11__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_11__PS, CYREG_PRT5_PS
.set Pin_11__SHIFT, 1
.set Pin_11__SLW, CYREG_PRT5_SLW

/* Pin_1 */
.set Pin_1__0__MASK, 0x40
.set Pin_1__0__PC, CYREG_PRT4_PC6
.set Pin_1__0__PORT, 4
.set Pin_1__0__SHIFT, 6
.set Pin_1__AG, CYREG_PRT4_AG
.set Pin_1__AMUX, CYREG_PRT4_AMUX
.set Pin_1__BIE, CYREG_PRT4_BIE
.set Pin_1__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_1__BYP, CYREG_PRT4_BYP
.set Pin_1__CTL, CYREG_PRT4_CTL
.set Pin_1__DM0, CYREG_PRT4_DM0
.set Pin_1__DM1, CYREG_PRT4_DM1
.set Pin_1__DM2, CYREG_PRT4_DM2
.set Pin_1__DR, CYREG_PRT4_DR
.set Pin_1__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_1__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_1__MASK, 0x40
.set Pin_1__PORT, 4
.set Pin_1__PRT, CYREG_PRT4_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_1__PS, CYREG_PRT4_PS
.set Pin_1__SHIFT, 6
.set Pin_1__SLW, CYREG_PRT4_SLW

/* Pin_2 */
.set Pin_2__0__MASK, 0x02
.set Pin_2__0__PC, CYREG_PRT4_PC1
.set Pin_2__0__PORT, 4
.set Pin_2__0__SHIFT, 1
.set Pin_2__AG, CYREG_PRT4_AG
.set Pin_2__AMUX, CYREG_PRT4_AMUX
.set Pin_2__BIE, CYREG_PRT4_BIE
.set Pin_2__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_2__BYP, CYREG_PRT4_BYP
.set Pin_2__CTL, CYREG_PRT4_CTL
.set Pin_2__DM0, CYREG_PRT4_DM0
.set Pin_2__DM1, CYREG_PRT4_DM1
.set Pin_2__DM2, CYREG_PRT4_DM2
.set Pin_2__DR, CYREG_PRT4_DR
.set Pin_2__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_2__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_2__MASK, 0x02
.set Pin_2__PORT, 4
.set Pin_2__PRT, CYREG_PRT4_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_2__PS, CYREG_PRT4_PS
.set Pin_2__SHIFT, 1
.set Pin_2__SLW, CYREG_PRT4_SLW

/* Pin_3 */
.set Pin_3__0__MASK, 0x08
.set Pin_3__0__PC, CYREG_PRT4_PC3
.set Pin_3__0__PORT, 4
.set Pin_3__0__SHIFT, 3
.set Pin_3__AG, CYREG_PRT4_AG
.set Pin_3__AMUX, CYREG_PRT4_AMUX
.set Pin_3__BIE, CYREG_PRT4_BIE
.set Pin_3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_3__BYP, CYREG_PRT4_BYP
.set Pin_3__CTL, CYREG_PRT4_CTL
.set Pin_3__DM0, CYREG_PRT4_DM0
.set Pin_3__DM1, CYREG_PRT4_DM1
.set Pin_3__DM2, CYREG_PRT4_DM2
.set Pin_3__DR, CYREG_PRT4_DR
.set Pin_3__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_3__MASK, 0x08
.set Pin_3__PORT, 4
.set Pin_3__PRT, CYREG_PRT4_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_3__PS, CYREG_PRT4_PS
.set Pin_3__SHIFT, 3
.set Pin_3__SLW, CYREG_PRT4_SLW

/* Pin_4 */
.set Pin_4__0__MASK, 0x01
.set Pin_4__0__PC, CYREG_PRT4_PC0
.set Pin_4__0__PORT, 4
.set Pin_4__0__SHIFT, 0
.set Pin_4__AG, CYREG_PRT4_AG
.set Pin_4__AMUX, CYREG_PRT4_AMUX
.set Pin_4__BIE, CYREG_PRT4_BIE
.set Pin_4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_4__BYP, CYREG_PRT4_BYP
.set Pin_4__CTL, CYREG_PRT4_CTL
.set Pin_4__DM0, CYREG_PRT4_DM0
.set Pin_4__DM1, CYREG_PRT4_DM1
.set Pin_4__DM2, CYREG_PRT4_DM2
.set Pin_4__DR, CYREG_PRT4_DR
.set Pin_4__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_4__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_4__MASK, 0x01
.set Pin_4__PORT, 4
.set Pin_4__PRT, CYREG_PRT4_PRT
.set Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_4__PS, CYREG_PRT4_PS
.set Pin_4__SHIFT, 0
.set Pin_4__SLW, CYREG_PRT4_SLW

/* Pin_5 */
.set Pin_5__0__MASK, 0x04
.set Pin_5__0__PC, CYREG_PRT4_PC2
.set Pin_5__0__PORT, 4
.set Pin_5__0__SHIFT, 2
.set Pin_5__AG, CYREG_PRT4_AG
.set Pin_5__AMUX, CYREG_PRT4_AMUX
.set Pin_5__BIE, CYREG_PRT4_BIE
.set Pin_5__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_5__BYP, CYREG_PRT4_BYP
.set Pin_5__CTL, CYREG_PRT4_CTL
.set Pin_5__DM0, CYREG_PRT4_DM0
.set Pin_5__DM1, CYREG_PRT4_DM1
.set Pin_5__DM2, CYREG_PRT4_DM2
.set Pin_5__DR, CYREG_PRT4_DR
.set Pin_5__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_5__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_5__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_5__MASK, 0x04
.set Pin_5__PORT, 4
.set Pin_5__PRT, CYREG_PRT4_PRT
.set Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_5__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_5__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_5__PS, CYREG_PRT4_PS
.set Pin_5__SHIFT, 2
.set Pin_5__SLW, CYREG_PRT4_SLW

/* Pin_6 */
.set Pin_6__0__MASK, 0x10
.set Pin_6__0__PC, CYREG_PRT4_PC4
.set Pin_6__0__PORT, 4
.set Pin_6__0__SHIFT, 4
.set Pin_6__AG, CYREG_PRT4_AG
.set Pin_6__AMUX, CYREG_PRT4_AMUX
.set Pin_6__BIE, CYREG_PRT4_BIE
.set Pin_6__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Pin_6__BYP, CYREG_PRT4_BYP
.set Pin_6__CTL, CYREG_PRT4_CTL
.set Pin_6__DM0, CYREG_PRT4_DM0
.set Pin_6__DM1, CYREG_PRT4_DM1
.set Pin_6__DM2, CYREG_PRT4_DM2
.set Pin_6__DR, CYREG_PRT4_DR
.set Pin_6__INP_DIS, CYREG_PRT4_INP_DIS
.set Pin_6__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Pin_6__LCD_EN, CYREG_PRT4_LCD_EN
.set Pin_6__MASK, 0x10
.set Pin_6__PORT, 4
.set Pin_6__PRT, CYREG_PRT4_PRT
.set Pin_6__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Pin_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Pin_6__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Pin_6__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Pin_6__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Pin_6__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Pin_6__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Pin_6__PS, CYREG_PRT4_PS
.set Pin_6__SHIFT, 4
.set Pin_6__SLW, CYREG_PRT4_SLW

/* Pin_7 */
.set Pin_7__0__MASK, 0x40
.set Pin_7__0__PC, CYREG_PRT5_PC6
.set Pin_7__0__PORT, 5
.set Pin_7__0__SHIFT, 6
.set Pin_7__AG, CYREG_PRT5_AG
.set Pin_7__AMUX, CYREG_PRT5_AMUX
.set Pin_7__BIE, CYREG_PRT5_BIE
.set Pin_7__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_7__BYP, CYREG_PRT5_BYP
.set Pin_7__CTL, CYREG_PRT5_CTL
.set Pin_7__DM0, CYREG_PRT5_DM0
.set Pin_7__DM1, CYREG_PRT5_DM1
.set Pin_7__DM2, CYREG_PRT5_DM2
.set Pin_7__DR, CYREG_PRT5_DR
.set Pin_7__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_7__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_7__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_7__MASK, 0x40
.set Pin_7__PORT, 5
.set Pin_7__PRT, CYREG_PRT5_PRT
.set Pin_7__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_7__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_7__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_7__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_7__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_7__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_7__PS, CYREG_PRT5_PS
.set Pin_7__SHIFT, 6
.set Pin_7__SLW, CYREG_PRT5_SLW

/* Pin_8 */
.set Pin_8__0__MASK, 0x10
.set Pin_8__0__PC, CYREG_PRT5_PC4
.set Pin_8__0__PORT, 5
.set Pin_8__0__SHIFT, 4
.set Pin_8__AG, CYREG_PRT5_AG
.set Pin_8__AMUX, CYREG_PRT5_AMUX
.set Pin_8__BIE, CYREG_PRT5_BIE
.set Pin_8__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_8__BYP, CYREG_PRT5_BYP
.set Pin_8__CTL, CYREG_PRT5_CTL
.set Pin_8__DM0, CYREG_PRT5_DM0
.set Pin_8__DM1, CYREG_PRT5_DM1
.set Pin_8__DM2, CYREG_PRT5_DM2
.set Pin_8__DR, CYREG_PRT5_DR
.set Pin_8__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_8__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_8__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_8__MASK, 0x10
.set Pin_8__PORT, 5
.set Pin_8__PRT, CYREG_PRT5_PRT
.set Pin_8__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_8__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_8__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_8__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_8__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_8__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_8__PS, CYREG_PRT5_PS
.set Pin_8__SHIFT, 4
.set Pin_8__SLW, CYREG_PRT5_SLW

/* Pin_9 */
.set Pin_9__0__MASK, 0x04
.set Pin_9__0__PC, CYREG_PRT5_PC2
.set Pin_9__0__PORT, 5
.set Pin_9__0__SHIFT, 2
.set Pin_9__AG, CYREG_PRT5_AG
.set Pin_9__AMUX, CYREG_PRT5_AMUX
.set Pin_9__BIE, CYREG_PRT5_BIE
.set Pin_9__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Pin_9__BYP, CYREG_PRT5_BYP
.set Pin_9__CTL, CYREG_PRT5_CTL
.set Pin_9__DM0, CYREG_PRT5_DM0
.set Pin_9__DM1, CYREG_PRT5_DM1
.set Pin_9__DM2, CYREG_PRT5_DM2
.set Pin_9__DR, CYREG_PRT5_DR
.set Pin_9__INP_DIS, CYREG_PRT5_INP_DIS
.set Pin_9__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Pin_9__LCD_EN, CYREG_PRT5_LCD_EN
.set Pin_9__MASK, 0x04
.set Pin_9__PORT, 5
.set Pin_9__PRT, CYREG_PRT5_PRT
.set Pin_9__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Pin_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Pin_9__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Pin_9__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Pin_9__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Pin_9__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Pin_9__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Pin_9__PS, CYREG_PRT5_PS
.set Pin_9__SHIFT, 2
.set Pin_9__SLW, CYREG_PRT5_SLW

/* Rx_1 */
.set Rx_1__0__MASK, 0x20
.set Rx_1__0__PC, CYREG_PRT5_PC5
.set Rx_1__0__PORT, 5
.set Rx_1__0__SHIFT, 5
.set Rx_1__AG, CYREG_PRT5_AG
.set Rx_1__AMUX, CYREG_PRT5_AMUX
.set Rx_1__BIE, CYREG_PRT5_BIE
.set Rx_1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Rx_1__BYP, CYREG_PRT5_BYP
.set Rx_1__CTL, CYREG_PRT5_CTL
.set Rx_1__DM0, CYREG_PRT5_DM0
.set Rx_1__DM1, CYREG_PRT5_DM1
.set Rx_1__DM2, CYREG_PRT5_DM2
.set Rx_1__DR, CYREG_PRT5_DR
.set Rx_1__INP_DIS, CYREG_PRT5_INP_DIS
.set Rx_1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT5_LCD_EN
.set Rx_1__MASK, 0x20
.set Rx_1__PORT, 5
.set Rx_1__PRT, CYREG_PRT5_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Rx_1__PS, CYREG_PRT5_PS
.set Rx_1__SHIFT, 5
.set Rx_1__SLW, CYREG_PRT5_SLW

/* Tx_1 */
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT5_PC7
.set Tx_1__0__PORT, 5
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT5_AG
.set Tx_1__AMUX, CYREG_PRT5_AMUX
.set Tx_1__BIE, CYREG_PRT5_BIE
.set Tx_1__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Tx_1__BYP, CYREG_PRT5_BYP
.set Tx_1__CTL, CYREG_PRT5_CTL
.set Tx_1__DM0, CYREG_PRT5_DM0
.set Tx_1__DM1, CYREG_PRT5_DM1
.set Tx_1__DM2, CYREG_PRT5_DM2
.set Tx_1__DR, CYREG_PRT5_DR
.set Tx_1__INP_DIS, CYREG_PRT5_INP_DIS
.set Tx_1__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT5_LCD_EN
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 5
.set Tx_1__PRT, CYREG_PRT5_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Tx_1__PS, CYREG_PRT5_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SLW, CYREG_PRT5_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 3
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 3
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_5A, 2
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC5LP_ES, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_FORCE_ROUTE, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
