{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692937251642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692937251642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 22:20:51 2023 " "Processing started: Thu Aug 24 22:20:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692937251642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937251642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador -c Sumador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador -c Sumador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937251642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692937252652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692937252652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladdermodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladdermodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdderModule-bhv " "Found design unit 1: fullAdderModule-bhv" {  } { { "fullAdderModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fullAdderModule.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264549 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdderModule " "Found entity 1: fullAdderModule" {  } { { "fullAdderModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fullAdderModule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937264549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitAdder-struct " "Found design unit 1: fourBitAdder-struct" {  } { { "fourBitAdder.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fourBitAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264555 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitAdder " "Found entity 1: fourBitAdder" {  } { { "fourBitAdder.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fourBitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937264555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitadder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitAdder_tb-sim " "Found design unit 1: fourBitAdder_tb-sim" {  } { { "fourBitAdder_tb.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fourBitAdder_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264562 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitAdder_tb " "Found entity 1: fourBitAdder_tb" {  } { { "fourBitAdder_tb.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fourBitAdder_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937264562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumtodisplaymodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumtodisplaymodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumToDisplayModule-structural " "Found design unit 1: sumToDisplayModule-structural" {  } { { "sumToDisplayModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/sumToDisplayModule.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264568 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumToDisplayModule " "Found entity 1: sumToDisplayModule" {  } { { "sumToDisplayModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/sumToDisplayModule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937264568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ndcmodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ndcmodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nDCModule-bhv " "Found design unit 1: nDCModule-bhv" {  } { { "nDCModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/nDCModule.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264573 ""} { "Info" "ISGN_ENTITY_NAME" "1 nDCModule " "Found entity 1: nDCModule" {  } { { "nDCModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/nDCModule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937264573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainaddermodule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainaddermodule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainAdderModule-behaivour " "Found design unit 1: mainAdderModule-behaivour" {  } { { "mainAdderModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/mainAdderModule.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264579 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainAdderModule " "Found entity 1: mainAdderModule" {  } { { "mainAdderModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/mainAdderModule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937264579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainaddermodule_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainaddermodule_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainAdderModule_tb-sim " "Found design unit 1: mainAdderModule_tb-sim" {  } { { "mainAdderModule_tb.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/mainAdderModule_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264585 ""} { "Info" "ISGN_ENTITY_NAME" "1 mainAdderModule_tb " "Found entity 1: mainAdderModule_tb" {  } { { "mainAdderModule_tb.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/mainAdderModule_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937264585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937264585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mainAdderModule " "Elaborating entity \"mainAdderModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692937264623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitAdder fourBitAdder:fBA " "Elaborating entity \"fourBitAdder\" for hierarchy \"fourBitAdder:fBA\"" {  } { { "mainAdderModule.vhd" "fBA" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/mainAdderModule.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692937264632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdderModule fourBitAdder:fBA\|fullAdderModule:fA0 " "Elaborating entity \"fullAdderModule\" for hierarchy \"fourBitAdder:fBA\|fullAdderModule:fA0\"" {  } { { "fourBitAdder.vhd" "fA0" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/fourBitAdder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692937264642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumToDisplayModule sumToDisplayModule:sDM " "Elaborating entity \"sumToDisplayModule\" for hierarchy \"sumToDisplayModule:sDM\"" {  } { { "mainAdderModule.vhd" "sDM" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/mainAdderModule.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692937264653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nDCModule sumToDisplayModule:sDM\|nDCModule:nDCMTens " "Elaborating entity \"nDCModule\" for hierarchy \"sumToDisplayModule:sDM\|nDCModule:nDCMTens\"" {  } { { "sumToDisplayModule.vhd" "nDCMTens" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/sumToDisplayModule.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692937264661 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sumToDisplayModule:sDM\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sumToDisplayModule:sDM\|Div0\"" {  } { { "sumToDisplayModule.vhd" "Div0" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/sumToDisplayModule.vhd" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692937264986 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sumToDisplayModule:sDM\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sumToDisplayModule:sDM\|Mod0\"" {  } { { "sumToDisplayModule.vhd" "Mod0" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/sumToDisplayModule.vhd" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692937264986 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1692937264986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sumToDisplayModule:sDM\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"sumToDisplayModule:sDM\|lpm_divide:Div0\"" {  } { { "sumToDisplayModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/sumToDisplayModule.vhd" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692937265371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sumToDisplayModule:sDM\|lpm_divide:Div0 " "Instantiated megafunction \"sumToDisplayModule:sDM\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692937265371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692937265371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692937265371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692937265371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692937265371 ""}  } { { "sumToDisplayModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/sumToDisplayModule.vhd" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692937265371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937265432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937265432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937265449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937265449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937265484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937265484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937265542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937265542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937265554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937265554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sumToDisplayModule:sDM\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sumToDisplayModule:sDM\|lpm_divide:Mod0\"" {  } { { "sumToDisplayModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/sumToDisplayModule.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692937265916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sumToDisplayModule:sDM\|lpm_divide:Mod0 " "Instantiated megafunction \"sumToDisplayModule:sDM\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692937265916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692937265916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692937265916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692937265916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692937265916 ""}  } { { "sumToDisplayModule.vhd" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/sumToDisplayModule.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692937265916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937265953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937265953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937265966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937265966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/Utilities/Documents/Github/jgonzalez_digital_design_lab_2023/Sumador/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692937266032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937266032 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692937266551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692937266997 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692937266997 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "201 " "Implemented 201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692937267127 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692937267127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692937267127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692937267127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692937267138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 22:21:07 2023 " "Processing ended: Thu Aug 24 22:21:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692937267138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692937267138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692937267138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692937267138 ""}
