set NETLIST_CACHE(ALU,cells) {{schematic Mux32Bit2to1} {schematic Adder32Bit} {schematic Logic32Bit} {schematic Inverter32Bit}}
set netlist_props verilog
set netlist_level 1000
set NETLIST_CACHE(ALU,version) MMI_SUE4.4.0
set NETLIST_CACHE(ALU) {{module ALU (ALU_Result, a, b, overflow, s);} {	input	[31:0]	a;} {	input	[31:0]	b;} {	input	[2:0]	s;} {	output		overflow;} {	output	[31:0]	ALU_Result;} { } {	wire	[31:0]	net_2;} {	wire	[31:0]	net_3;} {	wire	[31:0]	net_4;} {	wire	[31:0]	net_1;} { } {	Adder32Bit Adder32Bit(.y(net_2[31:0]), .b(net_3[31:0]), } {		.cout(overflow), .a(a[31:0]), .cin(s[0]));} {	Inverter32Bit Inverter32Bit(.y(net_1[31:0]), .b(b[31:0]));} {	Mux32Bit2to1 Mux32Bit2to1(.b(net_1[31:0]), .y(net_3[31:0]), } {		.a(b[31:0]), .s(s[1]));} {	Logic32Bit Logic32Bit(.y(net_4[31:0]), .a(a[31:0]), .b(b[31:0]), } {		.s(s[1:0]));} {	Mux32Bit2to1 Mux32Bit2to1_1(.a(net_2[31:0]), .b(net_4[31:0]), } {		.y(ALU_Result[31:0]), .s(s[2]));} {} {endmodule		// ALU} {}}
set NETLIST_CACHE(ALU,names) {{520 180 {0 net_1[31:0]}} {640 420 {0 s[1]} {2 s[1]}} {700 380 {0 Mux32Bit2to1}} {970 280 {1 a[31:0]}} {1200 720 {0 Logic32Bit}} {1190 360 {0 Adder32Bit}} {1140 770 {0 s[1:0]} {2 s[1:0]}} {1100 640 {0 a[31:0]}} {1090 280 {0 a[31:0]}} {130 180 {1 b[31:0]}} {1300 640 {0 net_4[31:0]}} {1100 660 {0 b[31:0]}} {1290 280 {0 overflow}} {1320 280 {1 overflow}} {600 300 {0 b[31:0]}} {1620 540 {0 s[2]} {2 s[2]}} {600 320 {0 net_1[31:0]}} {800 300 {0 net_3[31:0]}} {1680 500 {0 Mux32Bit2to1_1}} {1580 420 {0 net_2[31:0]}} {1090 300 {0 net_3[31:0]}} {420 260 {0 Inverter32Bit}} {1780 420 {0 ALU_Result[31:0]} {2 ALU_Result[31:0]}} {1580 440 {0 net_4[31:0]}} {320 180 {0 b[31:0]}} {1090 320 {0 s[0]} {2 s[0]}} {1290 300 {0 net_2[31:0]}}}
set NETLIST_CACHE(ALU,wires) {{130 180 320 180 b[31:0]} {800 300 1090 300 net_3[31:0]} {970 280 1090 280 a[31:0]} {970 280 970 640 a[31:0]} {970 640 1100 640 a[31:0]} {130 660 1100 660 b[31:0]} {1300 640 1430 640 net_4[31:0]} {1430 440 1430 640 net_4[31:0]} {1430 440 1580 440 net_4[31:0]} {1290 280 1320 280 overflow} {1340 420 1580 420 net_2[31:0]} {1290 300 1340 300 net_2[31:0]} {1340 300 1340 420 net_2[31:0]} {130 300 600 300 b[31:0]} {130 180 130 300 b[31:0]} {130 300 130 660 b[31:0]} {560 180 560 320 net_1[31:0]} {520 180 560 180 net_1[31:0]} {560 320 600 320 net_1[31:0]}}
