{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1676374165996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1676374165996 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "xram_sdram_vector 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"xram_sdram_vector\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676374166292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676374166355 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676374166355 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_50m_25m_250m_75m_altpll.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v" 55 -1 0 } } { "" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 7651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1676374166542 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[2\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/clk_50m_25m_250m_75m_altpll.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v" 55 -1 0 } } { "" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 7653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1676374166542 ""}  } { { "db/clk_50m_25m_250m_75m_altpll.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v" 55 -1 0 } } { "" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 7651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1676374166542 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1676374167210 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676374167225 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676374168382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676374168382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676374168382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676374168382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676374168382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676374168382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676374168382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676374168382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676374168382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676374168382 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676374168382 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676374168382 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 57987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676374168491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 57989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676374168491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 57991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676374168491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 57993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676374168491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 57995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676374168491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 57997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676374168491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 57999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676374168491 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 58001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676374168491 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676374168491 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1676374168491 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1676374168491 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1676374168491 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1676374168491 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676374168522 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1676374172507 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 195 " "No exact pin location assignment(s) for 19 pins of 195 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1676374173850 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676374174600 ""}  } { { "db/clk_50m_25m_250m_75m_altpll.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 7651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676374174600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676374174600 ""}  } { { "db/clk_50m_25m_250m_75m_altpll.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 7651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676374174600 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "max10_clk2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node max10_clk2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676374174600 ""}  } { { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 57969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676374174600 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "xram_sdram_vector.sdc " "Synopsys Design Constraints File file not found: 'xram_sdram_vector.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676374177397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676374177397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676374177522 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1676374177553 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676374178100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1676374178100 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1676374178147 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1676374178147 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676374178147 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676374178147 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 \\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 \\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676374178147 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 \\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "  40.000 \\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676374178147 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 \\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  13.333 \\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676374178147 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  13.333 \\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "  13.333 \\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676374178147 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 max10_clk1_50 " "  20.000 max10_clk1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676374178147 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 max10_clk2_50 " "  20.000 max10_clk2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676374178147 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1676374178147 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676374178882 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676374178928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676374178928 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676374179007 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676374179085 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676374179163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676374184538 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "534 Embedded multiplier block " "Packed 534 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1676374184600 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "363 " "Created 363 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1676374184600 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676374184600 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 1 2 16 " "Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 1 input, 2 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1676374184897 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1676374184897 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1676374184897 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676374184897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676374184897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 25 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676374184897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 36 12 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676374184897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 20 28 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676374184897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 30 10 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676374184897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 40 20 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676374184897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 39 13 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 39 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676374184897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1676374184897 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1676374184897 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1676374184897 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|pll1 1 " "PLL \"clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|pll1\" input clock inclk\[1\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[1\] clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|pll1 driven by max10_clk2_50~inputclkctrl which is OUTCLK output port of Clock control block type node max10_clk2_50~inputclkctrl " "Input port INCLK\[1\] of node \"clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|pll1\" is driven by max10_clk2_50~inputclkctrl which is OUTCLK output port of Clock control block type node max10_clk2_50~inputclkctrl" {  } { { "db/clk_50m_25m_250m_75m_altpll.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v" 55 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../../altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" 173 0 0 } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 102 0 0 } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 56 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1676374185257 ""}  } { { "db/clk_50m_25m_250m_75m_altpll.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v" 55 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../../altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" 173 0 0 } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 102 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1676374185257 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|pll1 clk\[2\] dram_clk~output " "PLL \"clk_50M_25M_250M_75M:\\G_75M_clk:clkgen_75\|altpll:altpll_component\|clk_50M_25M_250M_75M_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"dram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clk_50m_25m_250m_75m_altpll.v" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/db/clk_50m_25m_250m_75m_altpll.v" 55 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../../../altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/clocks/clk_50M_25M_250M_75M.vhd" 173 0 0 } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 102 0 0 } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 76 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1676374185272 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676374189241 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676374189241 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676374189241 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[1\] " "Node \"GSENSOR_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676374189241 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT\[2\] " "Node \"GSENSOR_INT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676374189241 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676374189241 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676374189241 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676374189241 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676374189241 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1676374189241 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676374189241 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1676374189319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676374194866 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:25 " "Fitter placement preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676374219908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676374220267 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676374486424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:04:27 " "Fitter placement operations ending: elapsed time is 00:04:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676374486424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676374498111 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1676374573892 ""}
{ "Critical Warning" "WVPR20K_VPR_IGNORE_HOLD_OPTIMIZATION_FOR_CLOCK_TRANSFERS_WITH_HUGE_DELAYS_NEEDED" "" "The Fitter is disabling hold optimization on the following clock transfers, because the estimated amount of delay added for hold on these transfers is too large. Usually this is due to bad timing constraints (e.g. missing multicycle, false path on the transfers). For more information, refer to the \"Ignored Clock Transfers Due to Huge Delay Added for Hold\" section in the Fitter report. If you want to force hold optimization on these transfers, set the ENABLE_HOLD_BACK_OFF setting to OFF." { { "Critical Warning" "WVPR20K_VPR_IGNORE_HOLD_REQUIREMENT_FOR_SPECIFIED_CLOCK_DOMAIN" "\\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1,\\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[2\] \\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1,\\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[2\] 113362 215.2% " "Ignored hold transfers: Source clock = \\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1,\\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[2\], Destination clock = \\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1,\\G_75M_clk:clkgen_75\|altpll_component\|auto_generated\|pll1\|clk\[2\], Estimated delay added for hold = 113362 ns (215.2% of available delay)" {  } {  } 1 188031 "Ignored hold transfers: Source clock = %1!s!, Destination clock = %2!s!, Estimated delay added for hold = %3!s! ns (%4!s! of available delay)" 0 0 "Design Software" 0 -1 1676374573892 ""}  } {  } 1 10929 "The Fitter is disabling hold optimization on the following clock transfers, because the estimated amount of delay added for hold on these transfers is too large. Usually this is due to bad timing constraints (e.g. missing multicycle, false path on the transfers). For more information, refer to the \"Ignored Clock Transfers Due to Huge Delay Added for Hold\" section in the Fitter report. If you want to force hold optimization on these transfers, set the ENABLE_HOLD_BACK_OFF setting to OFF." 0 0 "Fitter" 0 -1 1676374573892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.4% " "2e+03 ns of routing delay (approximately 1.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1676374574174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "29 " "Router estimated average interconnect usage is 29% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "62 X11_Y11 X21_Y21 " "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21" {  } { { "loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 1 { 0 "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X11_Y11 to location X21_Y21"} { { 12 { 0 ""} 11 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1676374593736 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676374593736 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." 0 0 "Fitter" 0 -1 1676374894127 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1676375003408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:40:06 " "Fitter routing operations ending: elapsed time is 00:40:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676376906865 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 156.30 " "Total time spent on timing analysis during the Fitter is 156.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1676376908068 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676376908334 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676376953475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676376953490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676377001459 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:01:40 " "Fitter post-fit operations ending: elapsed time is 00:01:40" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676377008943 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1676377014256 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "98 MAX 10 " "98 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[1\] 3.3-V LVTTL A7 " "Pin key\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { key[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key\[2\] 3.3-V LVTTL C5 " "Pin key\[2\] uses I/O standard 3.3-V LVTTL at C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { key[2] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[0\] 3.3-V LVTTL AB5 " "Pin arduino_io\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[1\] 3.3-V LVTTL AB6 " "Pin arduino_io\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[2\] 3.3-V LVTTL AB7 " "Pin arduino_io\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[3\] 3.3-V LVTTL AB8 " "Pin arduino_io\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[4\] 3.3-V LVTTL AB9 " "Pin arduino_io\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[5\] 3.3-V LVTTL Y10 " "Pin arduino_io\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[6\] 3.3-V LVTTL AA11 " "Pin arduino_io\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[7\] 3.3-V LVTTL AA12 " "Pin arduino_io\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[8\] 3.3-V LVTTL AB17 " "Pin arduino_io\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[9\] 3.3-V LVTTL AA17 " "Pin arduino_io\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[12\] 3.3-V LVTTL Y19 " "Pin arduino_io\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[13\] 3.3-V LVTTL AB20 " "Pin arduino_io\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[14\] 3.3-V LVTTL AB21 " "Pin arduino_io\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[14\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[15\] 3.3-V LVTTL AA20 " "Pin arduino_io\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[15\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[10\] 3.3-V LVTTL AB19 " "Pin arduino_io\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "arduino_io\[11\] 3.3-V LVTTL AA19 " "Pin arduino_io\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[0\] 3.3-V LVTTL V10 " "Pin gpio\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[1\] 3.3-V LVTTL W10 " "Pin gpio\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[2\] 3.3-V LVTTL V9 " "Pin gpio\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[3\] 3.3-V LVTTL W9 " "Pin gpio\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[4\] 3.3-V LVTTL V8 " "Pin gpio\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[5\] 3.3-V LVTTL W8 " "Pin gpio\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[6\] 3.3-V LVTTL V7 " "Pin gpio\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[7\] 3.3-V LVTTL W7 " "Pin gpio\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[8\] 3.3-V LVTTL W6 " "Pin gpio\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[9\] 3.3-V LVTTL V5 " "Pin gpio\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[10\] 3.3-V LVTTL W5 " "Pin gpio\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[11\] 3.3-V LVTTL AA15 " "Pin gpio\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[12\] 3.3-V LVTTL AA14 " "Pin gpio\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[13\] 3.3-V LVTTL W13 " "Pin gpio\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[14\] 3.3-V LVTTL W12 " "Pin gpio\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[15\] 3.3-V LVTTL AB13 " "Pin gpio\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[16\] 3.3-V LVTTL AB12 " "Pin gpio\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[17\] 3.3-V LVTTL Y11 " "Pin gpio\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[18\] 3.3-V LVTTL AB11 " "Pin gpio\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[19\] 3.3-V LVTTL W11 " "Pin gpio\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[20\] 3.3-V LVTTL AB10 " "Pin gpio\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[21\] 3.3-V LVTTL AA10 " "Pin gpio\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[22\] 3.3-V LVTTL AA9 " "Pin gpio\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[23\] 3.3-V LVTTL Y8 " "Pin gpio\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[24\] 3.3-V LVTTL AA8 " "Pin gpio\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[25\] 3.3-V LVTTL Y7 " "Pin gpio\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[26\] 3.3-V LVTTL AA7 " "Pin gpio\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[27\] 3.3-V LVTTL Y6 " "Pin gpio\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[28\] 3.3-V LVTTL AA6 " "Pin gpio\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[29\] 3.3-V LVTTL Y5 " "Pin gpio\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[30\] 3.3-V LVTTL AA5 " "Pin gpio\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[31\] 3.3-V LVTTL Y4 " "Pin gpio\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[32\] 3.3-V LVTTL AB3 " "Pin gpio\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[33\] 3.3-V LVTTL Y3 " "Pin gpio\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[34\] 3.3-V LVTTL AB2 " "Pin gpio\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[35\] 3.3-V LVTTL AA2 " "Pin gpio\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[0\] 3.3-V LVTTL Y21 " "Pin dram_dq\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[0\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[1\] 3.3-V LVTTL Y20 " "Pin dram_dq\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[1\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[2\] 3.3-V LVTTL AA22 " "Pin dram_dq\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[2\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[3\] 3.3-V LVTTL AA21 " "Pin dram_dq\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[3\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[4\] 3.3-V LVTTL Y22 " "Pin dram_dq\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[4\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[5\] 3.3-V LVTTL W22 " "Pin dram_dq\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[5\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[6\] 3.3-V LVTTL W20 " "Pin dram_dq\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[6\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[7\] 3.3-V LVTTL V21 " "Pin dram_dq\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[7\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[8\] 3.3-V LVTTL P21 " "Pin dram_dq\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[8\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[9\] 3.3-V LVTTL J22 " "Pin dram_dq\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[9\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[10\] 3.3-V LVTTL H21 " "Pin dram_dq\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[10\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[11\] 3.3-V LVTTL H22 " "Pin dram_dq\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[11\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[12\] 3.3-V LVTTL G22 " "Pin dram_dq\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[12\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[13\] 3.3-V LVTTL G20 " "Pin dram_dq\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[13\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[14\] 3.3-V LVTTL G19 " "Pin dram_dq\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[14\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[15\] 3.3-V LVTTL F22 " "Pin dram_dq\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[15\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[16\] 3.3-V LVTTL N9 " "Pin dram_dq\[16\] uses I/O standard 3.3-V LVTTL at N9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[16] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[17\] 3.3-V LVTTL AB15 " "Pin dram_dq\[17\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[17] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[18\] 3.3-V LVTTL C9 " "Pin dram_dq\[18\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[18] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[19\] 3.3-V LVTTL L2 " "Pin dram_dq\[19\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[19] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[20\] 3.3-V LVTTL W14 " "Pin dram_dq\[20\] uses I/O standard 3.3-V LVTTL at W14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[20] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[21\] 3.3-V LVTTL M18 " "Pin dram_dq\[21\] uses I/O standard 3.3-V LVTTL at M18" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[21] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[22\] 3.3-V LVTTL E10 " "Pin dram_dq\[22\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[22] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[23\] 3.3-V LVTTL C8 " "Pin dram_dq\[23\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[23] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[24\] 3.3-V LVTTL R10 " "Pin dram_dq\[24\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[24] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[25\] 3.3-V LVTTL K22 " "Pin dram_dq\[25\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[25] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[26\] 3.3-V LVTTL Y14 " "Pin dram_dq\[26\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[26] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[27\] 3.3-V LVTTL AA13 " "Pin dram_dq\[27\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[27] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[28\] 3.3-V LVTTL W2 " "Pin dram_dq\[28\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[28] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[29\] 3.3-V LVTTL B7 " "Pin dram_dq\[29\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[29] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[30\] 3.3-V LVTTL P13 " "Pin dram_dq\[30\] uses I/O standard 3.3-V LVTTL at P13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[30] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[31\] 3.3-V LVTTL D5 " "Pin dram_dq\[31\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[31] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10_clk1_50 3.3-V LVTTL P11 " "Pin max10_clk1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { max10_clk1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10_clk1_50" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "max10_clk2_50 3.3-V LVTTL N14 " "Pin max10_clk2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { max10_clk2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "max10_clk2_50" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 56 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[8\] 3.3-V LVTTL B14 " "Pin sw\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[8\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVTTL C12 " "Pin sw\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVTTL C10 " "Pin sw\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVTTL A12 " "Pin sw\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVTTL C11 " "Pin sw\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[9\] 3.3-V LVTTL F15 " "Pin sw\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[9\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVTTL A14 " "Pin sw\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVTTL A13 " "Pin sw\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVTTL B12 " "Pin sw\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVTTL D12 " "Pin sw\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 59 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676377014818 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1676377014818 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[0\] a permanently disabled " "Pin arduino_io\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[0\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[1\] a permanently disabled " "Pin arduino_io\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[1\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[2\] a permanently disabled " "Pin arduino_io\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[2\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[3\] a permanently disabled " "Pin arduino_io\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[3\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[4\] a permanently disabled " "Pin arduino_io\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[4\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[5\] a permanently disabled " "Pin arduino_io\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[5\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[6\] a permanently disabled " "Pin arduino_io\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[6\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[7\] a permanently disabled " "Pin arduino_io\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[7\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[8\] a permanently disabled " "Pin arduino_io\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[8\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[9\] a permanently disabled " "Pin arduino_io\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[9\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[12\] a permanently disabled " "Pin arduino_io\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[12\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[13\] a permanently disabled " "Pin arduino_io\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[13\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[14\] a permanently disabled " "Pin arduino_io\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[14\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[15\] a permanently disabled " "Pin arduino_io\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[15\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[10\] a permanently enabled " "Pin arduino_io\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[10\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "arduino_io\[11\] a permanently disabled " "Pin arduino_io\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { arduino_io[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arduino_io\[11\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[32\] a permanently disabled " "Pin gpio\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[33\] a permanently disabled " "Pin gpio\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[34\] a permanently disabled " "Pin gpio\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[35\] a permanently disabled " "Pin gpio\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 64 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[16\] a permanently disabled " "Pin dram_dq\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[16] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[17\] a permanently disabled " "Pin dram_dq\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[17] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[18\] a permanently disabled " "Pin dram_dq\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[18] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[19\] a permanently disabled " "Pin dram_dq\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[19] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[20\] a permanently disabled " "Pin dram_dq\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[20] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[21\] a permanently disabled " "Pin dram_dq\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[21] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[22\] a permanently disabled " "Pin dram_dq\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[22] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[23\] a permanently disabled " "Pin dram_dq\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[23] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[24\] a permanently disabled " "Pin dram_dq\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[24] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[25\] a permanently disabled " "Pin dram_dq\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[25] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[26\] a permanently disabled " "Pin dram_dq\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[26] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[27\] a permanently disabled " "Pin dram_dq\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[27] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[28\] a permanently disabled " "Pin dram_dq\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[28] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[29\] a permanently disabled " "Pin dram_dq\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[29] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[30\] a permanently disabled " "Pin dram_dq\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[30] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dram_dq\[31\] a permanently disabled " "Pin dram_dq\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { dram_dq[31] } } } { "../../../../altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" "" { Text "C:/intelFPGAprojects/FPGArduinoZac_restored/altera/de10lite/top/top_de10lite_xram_sdram_vector.vhd" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1676377014834 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1676377014834 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/xram_sdram_vector.fit.smsg " "Generated suppressed messages file C:/intelFPGAprojects/FPGArduinoZac_restored/proj/altera/de10-lite/xram_sdram_vector/xram_sdram_vector.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676377017068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5708 " "Peak virtual memory: 5708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676377023318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 14 15:17:03 2023 " "Processing ended: Tue Feb 14 15:17:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676377023318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:47:39 " "Elapsed time: 00:47:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676377023318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:54:29 " "Total CPU time (on all processors): 00:54:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676377023318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676377023318 ""}
