--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mt9v034_top.twx mt9v034_top.ncd -o mt9v034_top.twr
mt9v034_top.pcf -ucf mt9v034_top.ucf

Design file:              mt9v034_top.ncd
Physical constraint file: mt9v034_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_24MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_24MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_24MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clk0" derived from  NET 
"CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  
HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 102669 paths analyzed, 2854 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.907ns.
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1 (RAMB16_X1Y30.ADDRA10), 142 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDE (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.798ns (Levels of Logic = 4)
  Clock Path Skew:      0.026ns (0.378 - 0.352)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDE to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CMUX    Tshcko                0.488   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDE
    SLICE_X24Y31.D2      net (fanout=32)       1.745   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op<1>
    SLICE_X24Y31.COUT    Topcyd                0.260   mcs_0/U0/iomodule_0/lmb_abus_Q<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X24Y32.CIN     net (fanout=1)        0.108   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X24Y32.COUT    Tbyp                  0.076   mcs_0/U0/iomodule_0/lmb_abus_Q<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X24Y33.AMUX    Tcina                 0.177   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X25Y29.A5      net (fanout=18)       0.826   mcs_0/U0/dlmb_M_ABus<20>
    SLICE_X25Y29.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA10 net (fanout=16)       3.506   mcs_0/U0/ilmb_M_ABus<20>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.798ns (1.610ns logic, 6.188ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDE (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.796ns (Levels of Logic = 4)
  Clock Path Skew:      0.026ns (0.378 - 0.352)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDE to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CMUX    Tshcko                0.488   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDE
    SLICE_X24Y31.C2      net (fanout=32)       1.708   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op<1>
    SLICE_X24Y31.COUT    Topcyc                0.295   mcs_0/U0/iomodule_0/lmb_abus_Q<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X24Y32.CIN     net (fanout=1)        0.108   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X24Y32.COUT    Tbyp                  0.076   mcs_0/U0/iomodule_0/lmb_abus_Q<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X24Y33.AMUX    Tcina                 0.177   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X25Y29.A5      net (fanout=18)       0.826   mcs_0/U0/dlmb_M_ABus<20>
    SLICE_X25Y29.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA10 net (fanout=16)       3.506   mcs_0/U0/ilmb_M_ABus<20>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.796ns (1.645ns logic, 6.151ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDE (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.793ns (Levels of Logic = 4)
  Clock Path Skew:      0.026ns (0.378 - 0.352)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDE to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y39.CMUX    Tshcko                0.488   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.ALU_OP1_FDE
    SLICE_X24Y31.B3      net (fanout=32)       1.625   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.alu_Op<1>
    SLICE_X24Y31.COUT    Topcyb                0.375   mcs_0/U0/iomodule_0/lmb_abus_Q<1>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5/LUT6
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X24Y32.CIN     net (fanout=1)        0.108   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X24Y32.COUT    Tbyp                  0.076   mcs_0/U0/iomodule_0/lmb_abus_Q<0>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X24Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
    SLICE_X24Y33.AMUX    Tcina                 0.177   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I
    SLICE_X25Y29.A5      net (fanout=18)       0.826   mcs_0/U0/dlmb_M_ABus<20>
    SLICE_X25Y29.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA10 net (fanout=16)       3.506   mcs_0/U0/ilmb_M_ABus<20>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.793ns (1.725ns logic, 6.068ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1 (RAMB16_X1Y30.ADDRA8), 128 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.378 - 0.390)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.DMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<8>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X28Y33.B1      net (fanout=1)        1.059   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<8>
    SLICE_X28Y33.COUT    Topcyb                0.375   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X28Y34.BQ      Tito_logic            0.626   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X25Y26.A5      net (fanout=21)       1.137   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X25Y26.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA8  net (fanout=16)       3.471   mcs_0/U0/ilmb_M_ABus<22>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (2.071ns logic, 5.670ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.639ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.465 - 0.486)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.CMUX    Tshcko                0.488   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<16>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X28Y33.A2      net (fanout=1)        0.910   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<15>
    SLICE_X28Y33.COUT    Topcya                0.395   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<3>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X28Y34.BQ      Tito_logic            0.626   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X25Y26.A5      net (fanout=21)       1.137   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X25Y26.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA8  net (fanout=16)       3.471   mcs_0/U0/ilmb_M_ABus<22>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.639ns (2.118ns logic, 5.521ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.626ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.378 - 0.372)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.CMUX    Tshcko                0.455   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<4>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[3].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X28Y33.C1      net (fanout=1)        1.030   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<3>
    SLICE_X28Y33.COUT    Topcyc                0.295   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<5>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X28Y34.BQ      Tito_logic            0.626   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X25Y26.A5      net (fanout=21)       1.137   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X25Y26.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[27].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA8  net (fanout=16)       3.471   mcs_0/U0/ilmb_M_ABus<22>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (1.985ns logic, 5.641ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1 (RAMB16_X1Y30.ADDRA6), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.670ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.378 - 0.390)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y36.DMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<8>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X28Y33.B1      net (fanout=1)        1.059   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<8>
    SLICE_X28Y33.COUT    Topcyb                0.375   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X28Y34.BQ      Tito_logic            0.626   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X23Y27.B5      net (fanout=21)       1.164   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X23Y27.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA6  net (fanout=16)       3.373   mcs_0/U0/ilmb_M_ABus<24>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.670ns (2.071ns logic, 5.599ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.601ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.378 - 0.380)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.CQ      Tcko                  0.408   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X25Y29.B4      net (fanout=19)       1.055   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/ex_Valid
    SLICE_X25Y29.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[20].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PC_Incr1
    SLICE_X24Y26.A6      net (fanout=2)        0.605   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.pc_Incr
    SLICE_X24Y26.COUT    Topcya                0.395   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[29].PC_Bit_I/SUM_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[26].PC_Bit_I/MUXCY_X/O
    SLICE_X24Y27.BMUX    Tcinb                 0.260   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[22].PC_Bit_I/MUXCY_X
    SLICE_X23Y27.B1      net (fanout=1)        0.634   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_Sum
    SLICE_X23Y27.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA6  net (fanout=16)       3.373   mcs_0/U0/ilmb_M_ABus<24>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.601ns (1.931ns logic, 5.670ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      7.568ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.465 - 0.486)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.CMUX    Tshcko                0.488   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<16>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X28Y33.A2      net (fanout=1)        0.910   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<15>
    SLICE_X28Y33.COUT    Topcya                0.395   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<3>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X28Y34.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X28Y34.BQ      Tito_logic            0.626   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X23Y27.B5      net (fanout=21)       1.164   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X23Y27.B       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA6  net (fanout=16)       3.373   mcs_0/U0/ilmb_M_ABus<24>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[1].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      7.568ns (2.118ns logic, 5.450ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clk0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I (SLICE_X18Y15.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.044 - 0.038)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y12.DQ      Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    SLICE_X18Y15.CE      net (fanout=1)        0.226   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    SLICE_X18Y15.CLK     Tckce       (-Th)     0.092   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.142ns logic, 0.226ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (SLICE_X18Y12.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.040 - 0.036)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1 to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y11.AQ      Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X18Y12.CE      net (fanout=1)        0.242   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/not_First.Out1
    SLICE_X18Y12.CLK     Tckce       (-Th)     0.108   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.126ns logic, 0.242ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (SLICE_X18Y28.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.AQ      Tcko                  0.234   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/Set_DFF.PC_IF_DFF
    SLICE_X18Y28.AI      net (fanout=2)        0.117   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/pc_I
    SLICE_X18Y28.CLK     Tdh         (-Th)    -0.030   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/pc_OF_I<28>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[23].PC_Bit_I/PC_OF_Buffer/Use_unisim.MB_SRL16E_I1
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.264ns logic, 0.117ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clk0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLK0
  Logical resource: CLK_24MHz/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: CLK_24MHz/clk0
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y14.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X1Y14.CLKB
  Clock network: clk_100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkfx" derived from  NET 
"CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.17 to 41.667 nS 
and duty cycle corrected to HIGH 20.833 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1316 paths analyzed, 228 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.711ns.
--------------------------------------------------------------------------------

Paths for end point clks/bounce_count_20 (SLICE_X22Y33.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/bounce_count_19 (FF)
  Destination:          clks/bounce_count_20 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/bounce_count_19 to clks/bounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y32.DQ      Tcko                  0.447   clks/bounce_count<19>
                                                       clks/bounce_count_19
    SLICE_X23Y30.C1      net (fanout=2)        0.634   clks/bounce_count<19>
    SLICE_X23Y30.C       Tilo                  0.259   N25
                                                       clks/Mcount_bounce_count_val1_SW0
    SLICE_X23Y30.B4      net (fanout=1)        0.327   N25
    SLICE_X23Y30.B       Tilo                  0.259   N25
                                                       clks/Mcount_bounce_count_val1
    SLICE_X19Y30.A4      net (fanout=2)        0.505   clks/Mcount_bounce_count_val1
    SLICE_X19Y30.A       Tilo                  0.259   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val4
    SLICE_X22Y33.SR      net (fanout=5)        1.035   clks/Mcount_bounce_count_val
    SLICE_X22Y33.CLK     Tsrck                 0.425   clks/bounce_count<20>
                                                       clks/bounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      4.150ns (1.649ns logic, 2.501ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_2 (FF)
  Destination:          clks/bounce_count_20 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.022ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.431 - 0.451)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_2 to clks/bounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.CMUX    Tshcko                0.488   clks/fifo_count<4>
                                                       clks/fifo_count_2
    SLICE_X19Y30.B1      net (fanout=9)        1.098   clks/fifo_count<2>
    SLICE_X19Y30.B       Tilo                  0.259   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val3
    SLICE_X19Y30.A3      net (fanout=1)        0.458   clks/Mcount_bounce_count_val3
    SLICE_X19Y30.A       Tilo                  0.259   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val4
    SLICE_X22Y33.SR      net (fanout=5)        1.035   clks/Mcount_bounce_count_val
    SLICE_X22Y33.CLK     Tsrck                 0.425   clks/bounce_count<20>
                                                       clks/bounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (1.431ns logic, 2.591ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_4 (FF)
  Destination:          clks/bounce_count_20 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.979ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.431 - 0.461)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_4 to clks/bounce_count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.447   clks/seg_count<7>
                                                       clks/seg_count_4
    SLICE_X19Y30.B5      net (fanout=6)        1.096   clks/seg_count<4>
    SLICE_X19Y30.B       Tilo                  0.259   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val3
    SLICE_X19Y30.A3      net (fanout=1)        0.458   clks/Mcount_bounce_count_val3
    SLICE_X19Y30.A       Tilo                  0.259   clks/Mcount_bounce_count_val2
                                                       clks/Mcount_bounce_count_val4
    SLICE_X22Y33.SR      net (fanout=5)        1.035   clks/Mcount_bounce_count_val
    SLICE_X22Y33.CLK     Tsrck                 0.425   clks/bounce_count<20>
                                                       clks/bounce_count_20
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (1.390ns logic, 2.589ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point segs/count_1 (SLICE_X26Y22.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_3 (FF)
  Destination:          segs/count_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.085ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.255 - 0.272)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_3 to segs/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DQ      Tcko                  0.447   clks/seg_count<3>
                                                       clks/seg_count_3
    SLICE_X22Y27.A3      net (fanout=6)        0.888   clks/seg_count<3>
    SLICE_X22Y27.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X26Y22.B4      net (fanout=2)        0.880   clks/anodes<15>1
    SLICE_X26Y22.B       Tilo                  0.203   segs/count<1>
                                                       clks/anodes<15>3
    SLICE_X26Y22.C4      net (fanout=2)        0.275   clk_10kHz
    SLICE_X26Y22.CMUX    Tilo                  0.261   segs/count<1>
                                                       segs/_n00261
    SLICE_X26Y22.SR      net (fanout=1)        0.497   segs/_n0026
    SLICE_X26Y22.CLK     Tsrck                 0.431   segs/count<1>
                                                       segs/count_1
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (1.545ns logic, 2.540ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_14 (FF)
  Destination:          segs/count_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.901ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.255 - 0.278)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_14 to segs/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y29.CQ      Tcko                  0.447   clks/seg_count<15>
                                                       clks/seg_count_14
    SLICE_X22Y27.A4      net (fanout=3)        0.704   clks/seg_count<14>
    SLICE_X22Y27.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X26Y22.B4      net (fanout=2)        0.880   clks/anodes<15>1
    SLICE_X26Y22.B       Tilo                  0.203   segs/count<1>
                                                       clks/anodes<15>3
    SLICE_X26Y22.C4      net (fanout=2)        0.275   clk_10kHz
    SLICE_X26Y22.CMUX    Tilo                  0.261   segs/count<1>
                                                       segs/_n00261
    SLICE_X26Y22.SR      net (fanout=1)        0.497   segs/_n0026
    SLICE_X26Y22.CLK     Tsrck                 0.431   segs/count<1>
                                                       segs/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.545ns logic, 2.356ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_2 (FF)
  Destination:          segs/count_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.889ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.255 - 0.264)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_2 to segs/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.CMUX    Tshcko                0.488   clks/fifo_count<4>
                                                       clks/fifo_count_2
    SLICE_X22Y27.A2      net (fanout=9)        0.651   clks/fifo_count<2>
    SLICE_X22Y27.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X26Y22.B4      net (fanout=2)        0.880   clks/anodes<15>1
    SLICE_X26Y22.B       Tilo                  0.203   segs/count<1>
                                                       clks/anodes<15>3
    SLICE_X26Y22.C4      net (fanout=2)        0.275   clk_10kHz
    SLICE_X26Y22.CMUX    Tilo                  0.261   segs/count<1>
                                                       segs/_n00261
    SLICE_X26Y22.SR      net (fanout=1)        0.497   segs/_n0026
    SLICE_X26Y22.CLK     Tsrck                 0.431   segs/count<1>
                                                       segs/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (1.586ns logic, 2.303ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point segs/count_0 (SLICE_X26Y22.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_3 (FF)
  Destination:          segs/count_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.079ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.255 - 0.272)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_3 to segs/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DQ      Tcko                  0.447   clks/seg_count<3>
                                                       clks/seg_count_3
    SLICE_X22Y27.A3      net (fanout=6)        0.888   clks/seg_count<3>
    SLICE_X22Y27.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X26Y22.B4      net (fanout=2)        0.880   clks/anodes<15>1
    SLICE_X26Y22.B       Tilo                  0.203   segs/count<1>
                                                       clks/anodes<15>3
    SLICE_X26Y22.C4      net (fanout=2)        0.275   clk_10kHz
    SLICE_X26Y22.CMUX    Tilo                  0.261   segs/count<1>
                                                       segs/_n00261
    SLICE_X26Y22.SR      net (fanout=1)        0.497   segs/_n0026
    SLICE_X26Y22.CLK     Tsrck                 0.425   segs/count<1>
                                                       segs/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.079ns (1.539ns logic, 2.540ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_14 (FF)
  Destination:          segs/count_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.895ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.255 - 0.278)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_14 to segs/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y29.CQ      Tcko                  0.447   clks/seg_count<15>
                                                       clks/seg_count_14
    SLICE_X22Y27.A4      net (fanout=3)        0.704   clks/seg_count<14>
    SLICE_X22Y27.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X26Y22.B4      net (fanout=2)        0.880   clks/anodes<15>1
    SLICE_X26Y22.B       Tilo                  0.203   segs/count<1>
                                                       clks/anodes<15>3
    SLICE_X26Y22.C4      net (fanout=2)        0.275   clk_10kHz
    SLICE_X26Y22.CMUX    Tilo                  0.261   segs/count<1>
                                                       segs/_n00261
    SLICE_X26Y22.SR      net (fanout=1)        0.497   segs/_n0026
    SLICE_X26Y22.CLK     Tsrck                 0.425   segs/count<1>
                                                       segs/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (1.539ns logic, 2.356ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_2 (FF)
  Destination:          segs/count_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.883ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.255 - 0.264)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_2 to segs/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.CMUX    Tshcko                0.488   clks/fifo_count<4>
                                                       clks/fifo_count_2
    SLICE_X22Y27.A2      net (fanout=9)        0.651   clks/fifo_count<2>
    SLICE_X22Y27.A       Tilo                  0.203   clks/fifo_count<4>
                                                       clks/anodes<15>2
    SLICE_X26Y22.B4      net (fanout=2)        0.880   clks/anodes<15>1
    SLICE_X26Y22.B       Tilo                  0.203   segs/count<1>
                                                       clks/anodes<15>3
    SLICE_X26Y22.C4      net (fanout=2)        0.275   clk_10kHz
    SLICE_X26Y22.CMUX    Tilo                  0.261   segs/count<1>
                                                       segs/_n00261
    SLICE_X26Y22.SR      net (fanout=1)        0.497   segs/_n0026
    SLICE_X26Y22.CLK     Tsrck                 0.425   segs/count<1>
                                                       segs/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (1.580ns logic, 2.303ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkfx" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS and duty cycle corrected to HIGH 20.833 nS 

--------------------------------------------------------------------------------

Paths for end point init_count_11 (SLICE_X8Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               init_count_11 (FF)
  Destination:          init_count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: init_count_11 to init_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y39.DQ       Tcko                  0.200   init_count<11>
                                                       init_count_11
    SLICE_X8Y39.D6       net (fanout=4)        0.026   init_count<11>
    SLICE_X8Y39.CLK      Tah         (-Th)    -0.237   init_count<11>
                                                       init_count<11>_rt
                                                       Mcount_init_count_xor<11>
                                                       init_count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point segs/count_0 (SLICE_X26Y22.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               segs/count_0 (FF)
  Destination:          segs/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: segs/count_0 to segs/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.AQ      Tcko                  0.234   segs/count<1>
                                                       segs/count_0
    SLICE_X26Y22.A6      net (fanout=8)        0.035   segs/count<0>
    SLICE_X26Y22.CLK     Tah         (-Th)    -0.197   segs/count<1>
                                                       segs/Mcount_count_xor<0>11_INV_0
                                                       segs/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.431ns logic, 0.035ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------

Paths for end point clks/fifo_count_3 (SLICE_X22Y27.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_3 (FF)
  Destination:          clks/fifo_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_3 to clks/fifo_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.CQ      Tcko                  0.234   clks/fifo_count<4>
                                                       clks/fifo_count_3
    SLICE_X22Y27.C5      net (fanout=3)        0.070   clks/fifo_count<3>
    SLICE_X22Y27.CLK     Tah         (-Th)    -0.197   clks/fifo_count<4>
                                                       clks/Result<3>21
                                                       clks/fifo_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.501ns (0.431ns logic, 0.070ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkfx" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS and duty cycle corrected to HIGH 20.833 nS 

--------------------------------------------------------------------------------
Slack: 38.996ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKFX
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: CLK_24MHz/clkfx
--------------------------------------------------------------------------------
Slack: 39.936ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout2_buf/I0
  Logical resource: CLK_24MHz/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_24MHz/clkfx
--------------------------------------------------------------------------------
Slack: 40.027ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK0
  Logical resource: clkfwd0/CK0
  Location pin: OLOGIC_X0Y24.CLK0
  Clock network: clk_24MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_24MHz/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_24MHz/clkin1               |     10.000ns|      5.340ns|      7.907ns|            0|            0|            0|       103985|
| CLK_24MHz/clk0                |     10.000ns|      7.907ns|          N/A|            0|            0|       102669|            0|
| CLK_24MHz/clkfx               |     41.667ns|      4.711ns|          N/A|            0|            0|         1316|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |    7.907|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 103985 paths, 0 nets, and 4464 connections

Design statistics:
   Minimum period:   7.907ns{1}   (Maximum frequency: 126.470MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 29 16:46:07 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 263 MB



