digraph "CFG for '_Z14GEMMLowpKernelPKfiPfffxS0_b' function" {
	label="CFG for '_Z14GEMMLowpKernelPKfiPfffxS0_b' function";

	Node0x5418bf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = getelementptr inbounds i8, i8 addrspace(4)* %10, i64 12\l  %16 = bitcast i8 addrspace(4)* %15 to i32 addrspace(4)*\l  %17 = load i32, i32 addrspace(4)* %16, align 4, !tbaa !6\l  %18 = mul i32 %9, %14\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %20 = add i32 %18, %19\l  %21 = icmp slt i32 %20, %1\l  br i1 %21, label %22, label %30\l|{<s0>T|<s1>F}}"];
	Node0x5418bf0:s0 -> Node0x541ae30;
	Node0x5418bf0:s1 -> Node0x541aec0;
	Node0x541ae30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%22:\l22:                                               \l  %23 = sitofp i64 %5 to float\l  %24 = udiv i32 %17, %14\l  %25 = mul i32 %24, %14\l  %26 = icmp ugt i32 %17, %25\l  %27 = zext i1 %26 to i32\l  %28 = add i32 %24, %27\l  %29 = mul i32 %28, %14\l  br label %31\l}"];
	Node0x541ae30 -> Node0x541b3b0;
	Node0x541aec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%30:\l30:                                               \l  ret void\l}"];
	Node0x541b3b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%31:\l31:                                               \l  %32 = phi i32 [ %20, %22 ], [ %56, %43 ]\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds float, float addrspace(1)* %0, i64 %33\l  %35 = load float, float addrspace(1)* %34, align 4, !tbaa !16\l  %36 = getelementptr inbounds float, float addrspace(1)* %2, i64 %33\l  br i1 %7, label %37, label %40\l|{<s0>T|<s1>F}}"];
	Node0x541b3b0:s0 -> Node0x541ba50;
	Node0x541b3b0:s1 -> Node0x541bae0;
	Node0x541ba50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%37:\l37:                                               \l  %38 = fdiv contract float %35, %3\l  %39 = fadd contract float %38, %4\l  br label %43\l}"];
	Node0x541ba50 -> Node0x541b4c0;
	Node0x541bae0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%40:\l40:                                               \l  %41 = fadd contract float %35, %4\l  %42 = fdiv contract float %41, %3\l  br label %43\l}"];
	Node0x541bae0 -> Node0x541b4c0;
	Node0x541b4c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  %44 = phi float [ %42, %40 ], [ %39, %37 ]\l  store float %44, float addrspace(1)* %36, align 4, !tbaa !16\l  %45 = getelementptr inbounds float, float addrspace(1)* %6, i64 %33\l  %46 = load float, float addrspace(1)* %45, align 4, !tbaa !16\l  %47 = fadd contract float %44, %46\l  %48 = tail call float @llvm.minnum.f32(float %47, float %23)\l  %49 = tail call float @llvm.maxnum.f32(float %48, float 0.000000e+00)\l  %50 = tail call float @llvm.round.f32(float %49)\l  %51 = fmul contract float %50, %3\l  %52 = fsub contract float %51, %4\l  %53 = fsub contract float %50, %4\l  %54 = fmul contract float %53, %3\l  %55 = select i1 %7, float %54, float %52\l  store float %55, float addrspace(1)* %36, align 4, !tbaa !16\l  %56 = add i32 %29, %32\l  %57 = icmp slt i32 %56, %1\l  br i1 %57, label %31, label %30, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x541b4c0:s0 -> Node0x541b3b0;
	Node0x541b4c0:s1 -> Node0x541aec0;
}
