// Seed: 188529535
module module_0 (
    input id_0,
    input id_1,
    output id_2
    , id_6,
    input id_3,
    output id_4,
    input logic id_5
);
  rtran #((1)) (1, 1);
  type_9(
      id_1 - id_4#(.id_0((1))), id_2
  );
  assign id_2 = 1 ? id_1 : id_5;
  logic id_7;
endmodule
