
Demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006108  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  08006298  08006298  00016298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006340  08006340  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08006340  08006340  00016340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006348  08006348  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006348  08006348  00016348  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800634c  0800634c  0001634c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006350  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002006c  2**0
                  CONTENTS
 10 .bss          00004b68  2000006c  2000006c  0002006c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004bd4  20004bd4  0002006c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00016ffb  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000357d  00000000  00000000  000370da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001508  00000000  00000000  0003a658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001047  00000000  00000000  0003bb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00004b39  00000000  00000000  0003cba7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016fc1  00000000  00000000  000416e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d8871  00000000  00000000  000586a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005f68  00000000  00000000  00130f14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000049  00000000  00000000  00136e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006280 	.word	0x08006280

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006280 	.word	0x08006280

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000570:	f000 fbb2 	bl	8000cd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000574:	f000 f840 	bl	80005f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000578:	f000 f8d2 	bl	8000720 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800057c:	f000 f8a6 	bl	80006cc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000580:	f002 f9e6 	bl	8002950 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000584:	4a0d      	ldr	r2, [pc, #52]	; (80005bc <main+0x50>)
 8000586:	2100      	movs	r1, #0
 8000588:	480d      	ldr	r0, [pc, #52]	; (80005c0 <main+0x54>)
 800058a:	f002 fa2b 	bl	80029e4 <osThreadNew>
 800058e:	4603      	mov	r3, r0
 8000590:	4a0c      	ldr	r2, [pc, #48]	; (80005c4 <main+0x58>)
 8000592:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000594:	f002 fa00 	bl	8002998 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  HAL_UART_Transmit(&huart1, (uint8_t *)"Hello", 1, HAL_MAX_DELAY);
 8000598:	f04f 33ff 	mov.w	r3, #4294967295
 800059c:	2201      	movs	r2, #1
 800059e:	490a      	ldr	r1, [pc, #40]	; (80005c8 <main+0x5c>)
 80005a0:	480a      	ldr	r0, [pc, #40]	; (80005cc <main+0x60>)
 80005a2:	f001 fdd5 	bl	8002150 <HAL_UART_Transmit>
  HAL_UART_Transmit(&huart1, (uint8_t *)"Hello", 1, HAL_MAX_DELAY);
 80005a6:	f04f 33ff 	mov.w	r3, #4294967295
 80005aa:	2201      	movs	r2, #1
 80005ac:	4906      	ldr	r1, [pc, #24]	; (80005c8 <main+0x5c>)
 80005ae:	4807      	ldr	r0, [pc, #28]	; (80005cc <main+0x60>)
 80005b0:	f001 fdce 	bl	8002150 <HAL_UART_Transmit>

  printf("Hello World");
 80005b4:	4806      	ldr	r0, [pc, #24]	; (80005d0 <main+0x64>)
 80005b6:	f005 f88f 	bl	80056d8 <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005ba:	e7fe      	b.n	80005ba <main+0x4e>
 80005bc:	080062d0 	.word	0x080062d0
 80005c0:	08000771 	.word	0x08000771
 80005c4:	200000d0 	.word	0x200000d0
 80005c8:	080062a4 	.word	0x080062a4
 80005cc:	20000088 	.word	0x20000088
 80005d0:	080062ac 	.word	0x080062ac

080005d4 <_write>:
    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}

int _write(int c){
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&c, 1, HAL_MAX_DELAY);
 80005dc:	1d39      	adds	r1, r7, #4
 80005de:	f04f 33ff 	mov.w	r3, #4294967295
 80005e2:	2201      	movs	r2, #1
 80005e4:	4803      	ldr	r0, [pc, #12]	; (80005f4 <_write+0x20>)
 80005e6:	f001 fdb3 	bl	8002150 <HAL_UART_Transmit>
	return c;
 80005ea:	687b      	ldr	r3, [r7, #4]
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	20000088 	.word	0x20000088

080005f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b094      	sub	sp, #80	; 0x50
 80005fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fe:	f107 0320 	add.w	r3, r7, #32
 8000602:	2230      	movs	r2, #48	; 0x30
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f005 f8bb 	bl	8005782 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060c:	f107 030c 	add.w	r3, r7, #12
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
 8000618:	60da      	str	r2, [r3, #12]
 800061a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800061c:	2300      	movs	r3, #0
 800061e:	60bb      	str	r3, [r7, #8]
 8000620:	4b28      	ldr	r3, [pc, #160]	; (80006c4 <SystemClock_Config+0xcc>)
 8000622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000624:	4a27      	ldr	r2, [pc, #156]	; (80006c4 <SystemClock_Config+0xcc>)
 8000626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062a:	6413      	str	r3, [r2, #64]	; 0x40
 800062c:	4b25      	ldr	r3, [pc, #148]	; (80006c4 <SystemClock_Config+0xcc>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000634:	60bb      	str	r3, [r7, #8]
 8000636:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000638:	2300      	movs	r3, #0
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	4b22      	ldr	r3, [pc, #136]	; (80006c8 <SystemClock_Config+0xd0>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a21      	ldr	r2, [pc, #132]	; (80006c8 <SystemClock_Config+0xd0>)
 8000642:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000646:	6013      	str	r3, [r2, #0]
 8000648:	4b1f      	ldr	r3, [pc, #124]	; (80006c8 <SystemClock_Config+0xd0>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000654:	2302      	movs	r3, #2
 8000656:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000658:	2301      	movs	r3, #1
 800065a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800065c:	2310      	movs	r3, #16
 800065e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000660:	2302      	movs	r3, #2
 8000662:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000664:	2300      	movs	r3, #0
 8000666:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000668:	2308      	movs	r3, #8
 800066a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800066c:	23a8      	movs	r3, #168	; 0xa8
 800066e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000670:	2302      	movs	r3, #2
 8000672:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000674:	2304      	movs	r3, #4
 8000676:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000678:	f107 0320 	add.w	r3, r7, #32
 800067c:	4618      	mov	r0, r3
 800067e:	f000 fdeb 	bl	8001258 <HAL_RCC_OscConfig>
 8000682:	4603      	mov	r3, r0
 8000684:	2b00      	cmp	r3, #0
 8000686:	d001      	beq.n	800068c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000688:	f000 f88c 	bl	80007a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800068c:	230f      	movs	r3, #15
 800068e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000690:	2302      	movs	r3, #2
 8000692:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000694:	2300      	movs	r3, #0
 8000696:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000698:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800069c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800069e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006a4:	f107 030c 	add.w	r3, r7, #12
 80006a8:	2105      	movs	r1, #5
 80006aa:	4618      	mov	r0, r3
 80006ac:	f001 f84c 	bl	8001748 <HAL_RCC_ClockConfig>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006b6:	f000 f875 	bl	80007a4 <Error_Handler>
  }
}
 80006ba:	bf00      	nop
 80006bc:	3750      	adds	r7, #80	; 0x50
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	40023800 	.word	0x40023800
 80006c8:	40007000 	.word	0x40007000

080006cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006d0:	4b11      	ldr	r3, [pc, #68]	; (8000718 <MX_USART1_UART_Init+0x4c>)
 80006d2:	4a12      	ldr	r2, [pc, #72]	; (800071c <MX_USART1_UART_Init+0x50>)
 80006d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006d6:	4b10      	ldr	r3, [pc, #64]	; (8000718 <MX_USART1_UART_Init+0x4c>)
 80006d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006de:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <MX_USART1_UART_Init+0x4c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80006e4:	4b0c      	ldr	r3, [pc, #48]	; (8000718 <MX_USART1_UART_Init+0x4c>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80006ea:	4b0b      	ldr	r3, [pc, #44]	; (8000718 <MX_USART1_UART_Init+0x4c>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006f0:	4b09      	ldr	r3, [pc, #36]	; (8000718 <MX_USART1_UART_Init+0x4c>)
 80006f2:	220c      	movs	r2, #12
 80006f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006f6:	4b08      	ldr	r3, [pc, #32]	; (8000718 <MX_USART1_UART_Init+0x4c>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006fc:	4b06      	ldr	r3, [pc, #24]	; (8000718 <MX_USART1_UART_Init+0x4c>)
 80006fe:	2200      	movs	r2, #0
 8000700:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000702:	4805      	ldr	r0, [pc, #20]	; (8000718 <MX_USART1_UART_Init+0x4c>)
 8000704:	f001 fcd4 	bl	80020b0 <HAL_UART_Init>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800070e:	f000 f849 	bl	80007a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000712:	bf00      	nop
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	20000088 	.word	0x20000088
 800071c:	40011000 	.word	0x40011000

08000720 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000726:	2300      	movs	r3, #0
 8000728:	607b      	str	r3, [r7, #4]
 800072a:	4b10      	ldr	r3, [pc, #64]	; (800076c <MX_GPIO_Init+0x4c>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072e:	4a0f      	ldr	r2, [pc, #60]	; (800076c <MX_GPIO_Init+0x4c>)
 8000730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000734:	6313      	str	r3, [r2, #48]	; 0x30
 8000736:	4b0d      	ldr	r3, [pc, #52]	; (800076c <MX_GPIO_Init+0x4c>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	603b      	str	r3, [r7, #0]
 8000746:	4b09      	ldr	r3, [pc, #36]	; (800076c <MX_GPIO_Init+0x4c>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074a:	4a08      	ldr	r2, [pc, #32]	; (800076c <MX_GPIO_Init+0x4c>)
 800074c:	f043 0301 	orr.w	r3, r3, #1
 8000750:	6313      	str	r3, [r2, #48]	; 0x30
 8000752:	4b06      	ldr	r3, [pc, #24]	; (800076c <MX_GPIO_Init+0x4c>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000756:	f003 0301 	and.w	r3, r3, #1
 800075a:	603b      	str	r3, [r7, #0]
 800075c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800075e:	bf00      	nop
 8000760:	370c      	adds	r7, #12
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	40023800 	.word	0x40023800

08000770 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000778:	2001      	movs	r0, #1
 800077a:	f002 f9c5 	bl	8002b08 <osDelay>
 800077e:	e7fb      	b.n	8000778 <StartDefaultTask+0x8>

08000780 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a04      	ldr	r2, [pc, #16]	; (80007a0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800078e:	4293      	cmp	r3, r2
 8000790:	d101      	bne.n	8000796 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000792:	f000 fac3 	bl	8000d1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000796:	bf00      	nop
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40010000 	.word	0x40010000

080007a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007a8:	b672      	cpsid	i
}
 80007aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007ac:	e7fe      	b.n	80007ac <Error_Handler+0x8>
	...

080007b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b6:	2300      	movs	r3, #0
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	4b12      	ldr	r3, [pc, #72]	; (8000804 <HAL_MspInit+0x54>)
 80007bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007be:	4a11      	ldr	r2, [pc, #68]	; (8000804 <HAL_MspInit+0x54>)
 80007c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007c4:	6453      	str	r3, [r2, #68]	; 0x44
 80007c6:	4b0f      	ldr	r3, [pc, #60]	; (8000804 <HAL_MspInit+0x54>)
 80007c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007ce:	607b      	str	r3, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	603b      	str	r3, [r7, #0]
 80007d6:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <HAL_MspInit+0x54>)
 80007d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007da:	4a0a      	ldr	r2, [pc, #40]	; (8000804 <HAL_MspInit+0x54>)
 80007dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007e0:	6413      	str	r3, [r2, #64]	; 0x40
 80007e2:	4b08      	ldr	r3, [pc, #32]	; (8000804 <HAL_MspInit+0x54>)
 80007e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ea:	603b      	str	r3, [r7, #0]
 80007ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007ee:	2200      	movs	r2, #0
 80007f0:	210f      	movs	r1, #15
 80007f2:	f06f 0001 	mvn.w	r0, #1
 80007f6:	f000 fb69 	bl	8000ecc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40023800 	.word	0x40023800

08000808 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b08a      	sub	sp, #40	; 0x28
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000810:	f107 0314 	add.w	r3, r7, #20
 8000814:	2200      	movs	r2, #0
 8000816:	601a      	str	r2, [r3, #0]
 8000818:	605a      	str	r2, [r3, #4]
 800081a:	609a      	str	r2, [r3, #8]
 800081c:	60da      	str	r2, [r3, #12]
 800081e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a19      	ldr	r2, [pc, #100]	; (800088c <HAL_UART_MspInit+0x84>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d12c      	bne.n	8000884 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	613b      	str	r3, [r7, #16]
 800082e:	4b18      	ldr	r3, [pc, #96]	; (8000890 <HAL_UART_MspInit+0x88>)
 8000830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000832:	4a17      	ldr	r2, [pc, #92]	; (8000890 <HAL_UART_MspInit+0x88>)
 8000834:	f043 0310 	orr.w	r3, r3, #16
 8000838:	6453      	str	r3, [r2, #68]	; 0x44
 800083a:	4b15      	ldr	r3, [pc, #84]	; (8000890 <HAL_UART_MspInit+0x88>)
 800083c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800083e:	f003 0310 	and.w	r3, r3, #16
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	60fb      	str	r3, [r7, #12]
 800084a:	4b11      	ldr	r3, [pc, #68]	; (8000890 <HAL_UART_MspInit+0x88>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084e:	4a10      	ldr	r2, [pc, #64]	; (8000890 <HAL_UART_MspInit+0x88>)
 8000850:	f043 0301 	orr.w	r3, r3, #1
 8000854:	6313      	str	r3, [r2, #48]	; 0x30
 8000856:	4b0e      	ldr	r3, [pc, #56]	; (8000890 <HAL_UART_MspInit+0x88>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	f003 0301 	and.w	r3, r3, #1
 800085e:	60fb      	str	r3, [r7, #12]
 8000860:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000862:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000866:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000868:	2302      	movs	r3, #2
 800086a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086c:	2300      	movs	r3, #0
 800086e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000870:	2303      	movs	r3, #3
 8000872:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000874:	2307      	movs	r3, #7
 8000876:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000878:	f107 0314 	add.w	r3, r7, #20
 800087c:	4619      	mov	r1, r3
 800087e:	4805      	ldr	r0, [pc, #20]	; (8000894 <HAL_UART_MspInit+0x8c>)
 8000880:	f000 fb4e 	bl	8000f20 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000884:	bf00      	nop
 8000886:	3728      	adds	r7, #40	; 0x28
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	40011000 	.word	0x40011000
 8000890:	40023800 	.word	0x40023800
 8000894:	40020000 	.word	0x40020000

08000898 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b08c      	sub	sp, #48	; 0x30
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80008a0:	2300      	movs	r3, #0
 80008a2:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80008a4:	2300      	movs	r3, #0
 80008a6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80008a8:	2300      	movs	r3, #0
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	4b2f      	ldr	r3, [pc, #188]	; (800096c <HAL_InitTick+0xd4>)
 80008ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b0:	4a2e      	ldr	r2, [pc, #184]	; (800096c <HAL_InitTick+0xd4>)
 80008b2:	f043 0301 	orr.w	r3, r3, #1
 80008b6:	6453      	str	r3, [r2, #68]	; 0x44
 80008b8:	4b2c      	ldr	r3, [pc, #176]	; (800096c <HAL_InitTick+0xd4>)
 80008ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008bc:	f003 0301 	and.w	r3, r3, #1
 80008c0:	60bb      	str	r3, [r7, #8]
 80008c2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008c4:	f107 020c 	add.w	r2, r7, #12
 80008c8:	f107 0310 	add.w	r3, r7, #16
 80008cc:	4611      	mov	r1, r2
 80008ce:	4618      	mov	r0, r3
 80008d0:	f001 f91a 	bl	8001b08 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 80008d4:	f001 f904 	bl	8001ae0 <HAL_RCC_GetPCLK2Freq>
 80008d8:	4603      	mov	r3, r0
 80008da:	005b      	lsls	r3, r3, #1
 80008dc:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80008e0:	4a23      	ldr	r2, [pc, #140]	; (8000970 <HAL_InitTick+0xd8>)
 80008e2:	fba2 2303 	umull	r2, r3, r2, r3
 80008e6:	0c9b      	lsrs	r3, r3, #18
 80008e8:	3b01      	subs	r3, #1
 80008ea:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80008ec:	4b21      	ldr	r3, [pc, #132]	; (8000974 <HAL_InitTick+0xdc>)
 80008ee:	4a22      	ldr	r2, [pc, #136]	; (8000978 <HAL_InitTick+0xe0>)
 80008f0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80008f2:	4b20      	ldr	r3, [pc, #128]	; (8000974 <HAL_InitTick+0xdc>)
 80008f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008f8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80008fa:	4a1e      	ldr	r2, [pc, #120]	; (8000974 <HAL_InitTick+0xdc>)
 80008fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008fe:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000900:	4b1c      	ldr	r3, [pc, #112]	; (8000974 <HAL_InitTick+0xdc>)
 8000902:	2200      	movs	r2, #0
 8000904:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000906:	4b1b      	ldr	r3, [pc, #108]	; (8000974 <HAL_InitTick+0xdc>)
 8000908:	2200      	movs	r2, #0
 800090a:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800090c:	4b19      	ldr	r3, [pc, #100]	; (8000974 <HAL_InitTick+0xdc>)
 800090e:	2200      	movs	r2, #0
 8000910:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000912:	4818      	ldr	r0, [pc, #96]	; (8000974 <HAL_InitTick+0xdc>)
 8000914:	f001 f92a 	bl	8001b6c <HAL_TIM_Base_Init>
 8000918:	4603      	mov	r3, r0
 800091a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 800091e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000922:	2b00      	cmp	r3, #0
 8000924:	d11b      	bne.n	800095e <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000926:	4813      	ldr	r0, [pc, #76]	; (8000974 <HAL_InitTick+0xdc>)
 8000928:	f001 f97a 	bl	8001c20 <HAL_TIM_Base_Start_IT>
 800092c:	4603      	mov	r3, r0
 800092e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000932:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000936:	2b00      	cmp	r3, #0
 8000938:	d111      	bne.n	800095e <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800093a:	2019      	movs	r0, #25
 800093c:	f000 fae2 	bl	8000f04 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	2b0f      	cmp	r3, #15
 8000944:	d808      	bhi.n	8000958 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000946:	2200      	movs	r2, #0
 8000948:	6879      	ldr	r1, [r7, #4]
 800094a:	2019      	movs	r0, #25
 800094c:	f000 fabe 	bl	8000ecc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000950:	4a0a      	ldr	r2, [pc, #40]	; (800097c <HAL_InitTick+0xe4>)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6013      	str	r3, [r2, #0]
 8000956:	e002      	b.n	800095e <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8000958:	2301      	movs	r3, #1
 800095a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800095e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000962:	4618      	mov	r0, r3
 8000964:	3730      	adds	r7, #48	; 0x30
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40023800 	.word	0x40023800
 8000970:	431bde83 	.word	0x431bde83
 8000974:	200000d4 	.word	0x200000d4
 8000978:	40010000 	.word	0x40010000
 800097c:	20000004 	.word	0x20000004

08000980 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000984:	e7fe      	b.n	8000984 <NMI_Handler+0x4>

08000986 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800098a:	e7fe      	b.n	800098a <HardFault_Handler+0x4>

0800098c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000990:	e7fe      	b.n	8000990 <MemManage_Handler+0x4>

08000992 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000992:	b480      	push	{r7}
 8000994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000996:	e7fe      	b.n	8000996 <BusFault_Handler+0x4>

08000998 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800099c:	e7fe      	b.n	800099c <UsageFault_Handler+0x4>

0800099e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800099e:	b480      	push	{r7}
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009a2:	bf00      	nop
 80009a4:	46bd      	mov	sp, r7
 80009a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009aa:	4770      	bx	lr

080009ac <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80009b0:	4802      	ldr	r0, [pc, #8]	; (80009bc <TIM1_UP_TIM10_IRQHandler+0x10>)
 80009b2:	f001 f9a5 	bl	8001d00 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80009b6:	bf00      	nop
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	200000d4 	.word	0x200000d4

080009c0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	60f8      	str	r0, [r7, #12]
 80009c8:	60b9      	str	r1, [r7, #8]
 80009ca:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009cc:	2300      	movs	r3, #0
 80009ce:	617b      	str	r3, [r7, #20]
 80009d0:	e00a      	b.n	80009e8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009d2:	f3af 8000 	nop.w
 80009d6:	4601      	mov	r1, r0
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	1c5a      	adds	r2, r3, #1
 80009dc:	60ba      	str	r2, [r7, #8]
 80009de:	b2ca      	uxtb	r2, r1
 80009e0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009e2:	697b      	ldr	r3, [r7, #20]
 80009e4:	3301      	adds	r3, #1
 80009e6:	617b      	str	r3, [r7, #20]
 80009e8:	697a      	ldr	r2, [r7, #20]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	dbf0      	blt.n	80009d2 <_read+0x12>
  }

  return len;
 80009f0:	687b      	ldr	r3, [r7, #4]
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3718      	adds	r7, #24
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}

080009fa <_close>:
  }
  return len;
}

int _close(int file)
{
 80009fa:	b480      	push	{r7}
 80009fc:	b083      	sub	sp, #12
 80009fe:	af00      	add	r7, sp, #0
 8000a00:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	370c      	adds	r7, #12
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr

08000a12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a12:	b480      	push	{r7}
 8000a14:	b083      	sub	sp, #12
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	6078      	str	r0, [r7, #4]
 8000a1a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a22:	605a      	str	r2, [r3, #4]
  return 0;
 8000a24:	2300      	movs	r3, #0
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	370c      	adds	r7, #12
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr

08000a32 <_isatty>:

int _isatty(int file)
{
 8000a32:	b480      	push	{r7}
 8000a34:	b083      	sub	sp, #12
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a3a:	2301      	movs	r3, #1
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	370c      	adds	r7, #12
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr

08000a48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a48:	b480      	push	{r7}
 8000a4a:	b085      	sub	sp, #20
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	60f8      	str	r0, [r7, #12]
 8000a50:	60b9      	str	r1, [r7, #8]
 8000a52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a54:	2300      	movs	r3, #0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3714      	adds	r7, #20
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr
	...

08000a64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a6c:	4a14      	ldr	r2, [pc, #80]	; (8000ac0 <_sbrk+0x5c>)
 8000a6e:	4b15      	ldr	r3, [pc, #84]	; (8000ac4 <_sbrk+0x60>)
 8000a70:	1ad3      	subs	r3, r2, r3
 8000a72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a78:	4b13      	ldr	r3, [pc, #76]	; (8000ac8 <_sbrk+0x64>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d102      	bne.n	8000a86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a80:	4b11      	ldr	r3, [pc, #68]	; (8000ac8 <_sbrk+0x64>)
 8000a82:	4a12      	ldr	r2, [pc, #72]	; (8000acc <_sbrk+0x68>)
 8000a84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a86:	4b10      	ldr	r3, [pc, #64]	; (8000ac8 <_sbrk+0x64>)
 8000a88:	681a      	ldr	r2, [r3, #0]
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4413      	add	r3, r2
 8000a8e:	693a      	ldr	r2, [r7, #16]
 8000a90:	429a      	cmp	r2, r3
 8000a92:	d207      	bcs.n	8000aa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a94:	f004 fed4 	bl	8005840 <__errno>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	220c      	movs	r2, #12
 8000a9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000aa2:	e009      	b.n	8000ab8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000aa4:	4b08      	ldr	r3, [pc, #32]	; (8000ac8 <_sbrk+0x64>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aaa:	4b07      	ldr	r3, [pc, #28]	; (8000ac8 <_sbrk+0x64>)
 8000aac:	681a      	ldr	r2, [r3, #0]
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	4413      	add	r3, r2
 8000ab2:	4a05      	ldr	r2, [pc, #20]	; (8000ac8 <_sbrk+0x64>)
 8000ab4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ab6:	68fb      	ldr	r3, [r7, #12]
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3718      	adds	r7, #24
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	20020000 	.word	0x20020000
 8000ac4:	00000400 	.word	0x00000400
 8000ac8:	2000011c 	.word	0x2000011c
 8000acc:	20004bd8 	.word	0x20004bd8

08000ad0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ad4:	4b06      	ldr	r3, [pc, #24]	; (8000af0 <SystemInit+0x20>)
 8000ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ada:	4a05      	ldr	r2, [pc, #20]	; (8000af0 <SystemInit+0x20>)
 8000adc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ae0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ae4:	bf00      	nop
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	e000ed00 	.word	0xe000ed00

08000af4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000af4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b2c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000af8:	f7ff ffea 	bl	8000ad0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000afc:	480c      	ldr	r0, [pc, #48]	; (8000b30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000afe:	490d      	ldr	r1, [pc, #52]	; (8000b34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b00:	4a0d      	ldr	r2, [pc, #52]	; (8000b38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b04:	e002      	b.n	8000b0c <LoopCopyDataInit>

08000b06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b0a:	3304      	adds	r3, #4

08000b0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b10:	d3f9      	bcc.n	8000b06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b12:	4a0a      	ldr	r2, [pc, #40]	; (8000b3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b14:	4c0a      	ldr	r4, [pc, #40]	; (8000b40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b18:	e001      	b.n	8000b1e <LoopFillZerobss>

08000b1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b1c:	3204      	adds	r2, #4

08000b1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b20:	d3fb      	bcc.n	8000b1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b22:	f004 fe93 	bl	800584c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b26:	f7ff fd21 	bl	800056c <main>
  bx  lr    
 8000b2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000b2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b34:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000b38:	08006350 	.word	0x08006350
  ldr r2, =_sbss
 8000b3c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000b40:	20004bd4 	.word	0x20004bd4

08000b44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b44:	e7fe      	b.n	8000b44 <ADC_IRQHandler>

08000b46 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8000b46:	b580      	push	{r7, lr}
 8000b48:	b084      	sub	sp, #16
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d104      	bne.n	8000b5e <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b54:	b672      	cpsid	i
}
 8000b56:	bf00      	nop
 8000b58:	f7ff fe24 	bl	80007a4 <Error_Handler>
 8000b5c:	e7fe      	b.n	8000b5c <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8000b5e:	2300      	movs	r3, #0
 8000b60:	60fb      	str	r3, [r7, #12]
 8000b62:	e007      	b.n	8000b74 <stm32_lock_init+0x2e>
  {
    lock->basepri[i] = 0;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	68fa      	ldr	r2, [r7, #12]
 8000b68:	2100      	movs	r1, #0
 8000b6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	3301      	adds	r3, #1
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	68fb      	ldr	r3, [r7, #12]
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d9f4      	bls.n	8000b64 <stm32_lock_init+0x1e>
  }
  lock->nesting_level = 0;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	721a      	strb	r2, [r3, #8]
}
 8000b80:	bf00      	nop
 8000b82:	3710      	adds	r7, #16
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d104      	bne.n	8000ba0 <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8000b96:	b672      	cpsid	i
}
 8000b98:	bf00      	nop
 8000b9a:	f7ff fe03 	bl	80007a4 <Error_Handler>
 8000b9e:	e7fe      	b.n	8000b9e <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	7a1b      	ldrb	r3, [r3, #8]
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d904      	bls.n	8000bb2 <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 8000ba8:	b672      	cpsid	i
}
 8000baa:	bf00      	nop
 8000bac:	f7ff fdfa 	bl	80007a4 <Error_Handler>
 8000bb0:	e7fe      	b.n	8000bb0 <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	7a1b      	ldrb	r3, [r3, #8]
 8000bb6:	1c5a      	adds	r2, r3, #1
 8000bb8:	b2d1      	uxtb	r1, r2
 8000bba:	687a      	ldr	r2, [r7, #4]
 8000bbc:	7211      	strb	r1, [r2, #8]
 8000bbe:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8000bc0:	f3ef 8211 	mrs	r2, BASEPRI
 8000bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bc8:	f383 8811 	msr	BASEPRI, r3
 8000bcc:	f3bf 8f6f 	isb	sy
 8000bd0:	f3bf 8f4f 	dsb	sy
 8000bd4:	60fa      	str	r2, [r7, #12]
 8000bd6:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8000bd8:	68fa      	ldr	r2, [r7, #12]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8000be0:	bf00      	nop
 8000be2:	3710      	adds	r7, #16
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b084      	sub	sp, #16
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d104      	bne.n	8000c00 <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8000bf6:	b672      	cpsid	i
}
 8000bf8:	bf00      	nop
 8000bfa:	f7ff fdd3 	bl	80007a4 <Error_Handler>
 8000bfe:	e7fe      	b.n	8000bfe <stm32_lock_release+0x16>
  lock->nesting_level--;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	7a1b      	ldrb	r3, [r3, #8]
 8000c04:	3b01      	subs	r3, #1
 8000c06:	b2da      	uxtb	r2, r3
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	7a1b      	ldrb	r3, [r3, #8]
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d904      	bls.n	8000c1e <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c14:	b672      	cpsid	i
}
 8000c16:	bf00      	nop
 8000c18:	f7ff fdc4 	bl	80007a4 <Error_Handler>
 8000c1c:	e7fe      	b.n	8000c1c <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	7a1b      	ldrb	r3, [r3, #8]
 8000c22:	461a      	mov	r2, r3
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c2a:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8000c32:	bf00      	nop
}
 8000c34:	bf00      	nop
 8000c36:	3710      	adds	r7, #16
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d105      	bne.n	8000c56 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 8000c4a:	f004 fdf9 	bl	8005840 <__errno>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2216      	movs	r2, #22
 8000c52:	601a      	str	r2, [r3, #0]
    return;
 8000c54:	e015      	b.n	8000c82 <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8000c56:	200c      	movs	r0, #12
 8000c58:	f004 fbc8 	bl	80053ec <malloc>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	461a      	mov	r2, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d005      	beq.n	8000c78 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4618      	mov	r0, r3
 8000c72:	f7ff ff68 	bl	8000b46 <stm32_lock_init>
    return;
 8000c76:	e004      	b.n	8000c82 <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c78:	b672      	cpsid	i
}
 8000c7a:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8000c7c:	f7ff fd92 	bl	80007a4 <Error_Handler>
 8000c80:	e7fe      	b.n	8000c80 <__retarget_lock_init_recursive+0x44>
}
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b082      	sub	sp, #8
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d104      	bne.n	8000ca0 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c96:	b672      	cpsid	i
}
 8000c98:	bf00      	nop
 8000c9a:	f7ff fd83 	bl	80007a4 <Error_Handler>
 8000c9e:	e7fe      	b.n	8000c9e <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f7ff ff70 	bl	8000b88 <stm32_lock_acquire>
}
 8000ca8:	bf00      	nop
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}

08000cb0 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d104      	bne.n	8000cc8 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8000cbe:	b672      	cpsid	i
}
 8000cc0:	bf00      	nop
 8000cc2:	f7ff fd6f 	bl	80007a4 <Error_Handler>
 8000cc6:	e7fe      	b.n	8000cc6 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	f7ff ff8c 	bl	8000be8 <stm32_lock_release>
}
 8000cd0:	bf00      	nop
 8000cd2:	3708      	adds	r7, #8
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}

08000cd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cdc:	4b0e      	ldr	r3, [pc, #56]	; (8000d18 <HAL_Init+0x40>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a0d      	ldr	r2, [pc, #52]	; (8000d18 <HAL_Init+0x40>)
 8000ce2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ce6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ce8:	4b0b      	ldr	r3, [pc, #44]	; (8000d18 <HAL_Init+0x40>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a0a      	ldr	r2, [pc, #40]	; (8000d18 <HAL_Init+0x40>)
 8000cee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cf2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cf4:	4b08      	ldr	r3, [pc, #32]	; (8000d18 <HAL_Init+0x40>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a07      	ldr	r2, [pc, #28]	; (8000d18 <HAL_Init+0x40>)
 8000cfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d00:	2003      	movs	r0, #3
 8000d02:	f000 f8d8 	bl	8000eb6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d06:	200f      	movs	r0, #15
 8000d08:	f7ff fdc6 	bl	8000898 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d0c:	f7ff fd50 	bl	80007b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d10:	2300      	movs	r3, #0
}
 8000d12:	4618      	mov	r0, r3
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40023c00 	.word	0x40023c00

08000d1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d20:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <HAL_IncTick+0x20>)
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	461a      	mov	r2, r3
 8000d26:	4b06      	ldr	r3, [pc, #24]	; (8000d40 <HAL_IncTick+0x24>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	4a04      	ldr	r2, [pc, #16]	; (8000d40 <HAL_IncTick+0x24>)
 8000d2e:	6013      	str	r3, [r2, #0]
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	20000008 	.word	0x20000008
 8000d40:	20000138 	.word	0x20000138

08000d44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  return uwTick;
 8000d48:	4b03      	ldr	r3, [pc, #12]	; (8000d58 <HAL_GetTick+0x14>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	20000138 	.word	0x20000138

08000d5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	f003 0307 	and.w	r3, r3, #7
 8000d6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d6c:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d72:	68ba      	ldr	r2, [r7, #8]
 8000d74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d78:	4013      	ands	r3, r2
 8000d7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d8e:	4a04      	ldr	r2, [pc, #16]	; (8000da0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	60d3      	str	r3, [r2, #12]
}
 8000d94:	bf00      	nop
 8000d96:	3714      	adds	r7, #20
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da8:	4b04      	ldr	r3, [pc, #16]	; (8000dbc <__NVIC_GetPriorityGrouping+0x18>)
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	0a1b      	lsrs	r3, r3, #8
 8000dae:	f003 0307 	and.w	r3, r3, #7
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000ed00 	.word	0xe000ed00

08000dc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	db0b      	blt.n	8000dea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	f003 021f 	and.w	r2, r3, #31
 8000dd8:	4907      	ldr	r1, [pc, #28]	; (8000df8 <__NVIC_EnableIRQ+0x38>)
 8000dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dde:	095b      	lsrs	r3, r3, #5
 8000de0:	2001      	movs	r0, #1
 8000de2:	fa00 f202 	lsl.w	r2, r0, r2
 8000de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000dea:	bf00      	nop
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	e000e100 	.word	0xe000e100

08000dfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	6039      	str	r1, [r7, #0]
 8000e06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	db0a      	blt.n	8000e26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	b2da      	uxtb	r2, r3
 8000e14:	490c      	ldr	r1, [pc, #48]	; (8000e48 <__NVIC_SetPriority+0x4c>)
 8000e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1a:	0112      	lsls	r2, r2, #4
 8000e1c:	b2d2      	uxtb	r2, r2
 8000e1e:	440b      	add	r3, r1
 8000e20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e24:	e00a      	b.n	8000e3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	b2da      	uxtb	r2, r3
 8000e2a:	4908      	ldr	r1, [pc, #32]	; (8000e4c <__NVIC_SetPriority+0x50>)
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	f003 030f 	and.w	r3, r3, #15
 8000e32:	3b04      	subs	r3, #4
 8000e34:	0112      	lsls	r2, r2, #4
 8000e36:	b2d2      	uxtb	r2, r2
 8000e38:	440b      	add	r3, r1
 8000e3a:	761a      	strb	r2, [r3, #24]
}
 8000e3c:	bf00      	nop
 8000e3e:	370c      	adds	r7, #12
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr
 8000e48:	e000e100 	.word	0xe000e100
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b089      	sub	sp, #36	; 0x24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	60f8      	str	r0, [r7, #12]
 8000e58:	60b9      	str	r1, [r7, #8]
 8000e5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e5c:	68fb      	ldr	r3, [r7, #12]
 8000e5e:	f003 0307 	and.w	r3, r3, #7
 8000e62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e64:	69fb      	ldr	r3, [r7, #28]
 8000e66:	f1c3 0307 	rsb	r3, r3, #7
 8000e6a:	2b04      	cmp	r3, #4
 8000e6c:	bf28      	it	cs
 8000e6e:	2304      	movcs	r3, #4
 8000e70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	3304      	adds	r3, #4
 8000e76:	2b06      	cmp	r3, #6
 8000e78:	d902      	bls.n	8000e80 <NVIC_EncodePriority+0x30>
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	3b03      	subs	r3, #3
 8000e7e:	e000      	b.n	8000e82 <NVIC_EncodePriority+0x32>
 8000e80:	2300      	movs	r3, #0
 8000e82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e84:	f04f 32ff 	mov.w	r2, #4294967295
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	43da      	mvns	r2, r3
 8000e90:	68bb      	ldr	r3, [r7, #8]
 8000e92:	401a      	ands	r2, r3
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e98:	f04f 31ff 	mov.w	r1, #4294967295
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ea2:	43d9      	mvns	r1, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea8:	4313      	orrs	r3, r2
         );
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	3724      	adds	r7, #36	; 0x24
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb4:	4770      	bx	lr

08000eb6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b082      	sub	sp, #8
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ebe:	6878      	ldr	r0, [r7, #4]
 8000ec0:	f7ff ff4c 	bl	8000d5c <__NVIC_SetPriorityGrouping>
}
 8000ec4:	bf00      	nop
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
 8000ed8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eda:	2300      	movs	r3, #0
 8000edc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ede:	f7ff ff61 	bl	8000da4 <__NVIC_GetPriorityGrouping>
 8000ee2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	68b9      	ldr	r1, [r7, #8]
 8000ee8:	6978      	ldr	r0, [r7, #20]
 8000eea:	f7ff ffb1 	bl	8000e50 <NVIC_EncodePriority>
 8000eee:	4602      	mov	r2, r0
 8000ef0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ef4:	4611      	mov	r1, r2
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f7ff ff80 	bl	8000dfc <__NVIC_SetPriority>
}
 8000efc:	bf00      	nop
 8000efe:	3718      	adds	r7, #24
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}

08000f04 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff ff54 	bl	8000dc0 <__NVIC_EnableIRQ>
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b089      	sub	sp, #36	; 0x24
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f32:	2300      	movs	r3, #0
 8000f34:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f36:	2300      	movs	r3, #0
 8000f38:	61fb      	str	r3, [r7, #28]
 8000f3a:	e16b      	b.n	8001214 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	fa02 f303 	lsl.w	r3, r2, r3
 8000f44:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	697a      	ldr	r2, [r7, #20]
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	f040 815a 	bne.w	800120e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f5a:	683b      	ldr	r3, [r7, #0]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	f003 0303 	and.w	r3, r3, #3
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d005      	beq.n	8000f72 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d130      	bne.n	8000fd4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f78:	69fb      	ldr	r3, [r7, #28]
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	2203      	movs	r2, #3
 8000f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f82:	43db      	mvns	r3, r3
 8000f84:	69ba      	ldr	r2, [r7, #24]
 8000f86:	4013      	ands	r3, r2
 8000f88:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	68da      	ldr	r2, [r3, #12]
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	005b      	lsls	r3, r3, #1
 8000f92:	fa02 f303 	lsl.w	r3, r2, r3
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	69ba      	ldr	r2, [r7, #24]
 8000fa0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fa8:	2201      	movs	r2, #1
 8000faa:	69fb      	ldr	r3, [r7, #28]
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	69ba      	ldr	r2, [r7, #24]
 8000fb4:	4013      	ands	r3, r2
 8000fb6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	091b      	lsrs	r3, r3, #4
 8000fbe:	f003 0201 	and.w	r2, r3, #1
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f003 0303 	and.w	r3, r3, #3
 8000fdc:	2b03      	cmp	r3, #3
 8000fde:	d017      	beq.n	8001010 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	68db      	ldr	r3, [r3, #12]
 8000fe4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	2203      	movs	r2, #3
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	69ba      	ldr	r2, [r7, #24]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	689a      	ldr	r2, [r3, #8]
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	fa02 f303 	lsl.w	r3, r2, r3
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	4313      	orrs	r3, r2
 8001008:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f003 0303 	and.w	r3, r3, #3
 8001018:	2b02      	cmp	r3, #2
 800101a:	d123      	bne.n	8001064 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	08da      	lsrs	r2, r3, #3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	3208      	adds	r2, #8
 8001024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001028:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	f003 0307 	and.w	r3, r3, #7
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	220f      	movs	r2, #15
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	43db      	mvns	r3, r3
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	4013      	ands	r3, r2
 800103e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	691a      	ldr	r2, [r3, #16]
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	f003 0307 	and.w	r3, r3, #7
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	fa02 f303 	lsl.w	r3, r2, r3
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	4313      	orrs	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	08da      	lsrs	r2, r3, #3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	3208      	adds	r2, #8
 800105e:	69b9      	ldr	r1, [r7, #24]
 8001060:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	2203      	movs	r2, #3
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	43db      	mvns	r3, r3
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	4013      	ands	r3, r2
 800107a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	f003 0203 	and.w	r2, r3, #3
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	fa02 f303 	lsl.w	r3, r2, r3
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	4313      	orrs	r3, r2
 8001090:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	f000 80b4 	beq.w	800120e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	60fb      	str	r3, [r7, #12]
 80010aa:	4b60      	ldr	r3, [pc, #384]	; (800122c <HAL_GPIO_Init+0x30c>)
 80010ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ae:	4a5f      	ldr	r2, [pc, #380]	; (800122c <HAL_GPIO_Init+0x30c>)
 80010b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010b4:	6453      	str	r3, [r2, #68]	; 0x44
 80010b6:	4b5d      	ldr	r3, [pc, #372]	; (800122c <HAL_GPIO_Init+0x30c>)
 80010b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010c2:	4a5b      	ldr	r2, [pc, #364]	; (8001230 <HAL_GPIO_Init+0x310>)
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	089b      	lsrs	r3, r3, #2
 80010c8:	3302      	adds	r3, #2
 80010ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010d0:	69fb      	ldr	r3, [r7, #28]
 80010d2:	f003 0303 	and.w	r3, r3, #3
 80010d6:	009b      	lsls	r3, r3, #2
 80010d8:	220f      	movs	r2, #15
 80010da:	fa02 f303 	lsl.w	r3, r2, r3
 80010de:	43db      	mvns	r3, r3
 80010e0:	69ba      	ldr	r2, [r7, #24]
 80010e2:	4013      	ands	r3, r2
 80010e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a52      	ldr	r2, [pc, #328]	; (8001234 <HAL_GPIO_Init+0x314>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d02b      	beq.n	8001146 <HAL_GPIO_Init+0x226>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a51      	ldr	r2, [pc, #324]	; (8001238 <HAL_GPIO_Init+0x318>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d025      	beq.n	8001142 <HAL_GPIO_Init+0x222>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a50      	ldr	r2, [pc, #320]	; (800123c <HAL_GPIO_Init+0x31c>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d01f      	beq.n	800113e <HAL_GPIO_Init+0x21e>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a4f      	ldr	r2, [pc, #316]	; (8001240 <HAL_GPIO_Init+0x320>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d019      	beq.n	800113a <HAL_GPIO_Init+0x21a>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a4e      	ldr	r2, [pc, #312]	; (8001244 <HAL_GPIO_Init+0x324>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d013      	beq.n	8001136 <HAL_GPIO_Init+0x216>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a4d      	ldr	r2, [pc, #308]	; (8001248 <HAL_GPIO_Init+0x328>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d00d      	beq.n	8001132 <HAL_GPIO_Init+0x212>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a4c      	ldr	r2, [pc, #304]	; (800124c <HAL_GPIO_Init+0x32c>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d007      	beq.n	800112e <HAL_GPIO_Init+0x20e>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a4b      	ldr	r2, [pc, #300]	; (8001250 <HAL_GPIO_Init+0x330>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d101      	bne.n	800112a <HAL_GPIO_Init+0x20a>
 8001126:	2307      	movs	r3, #7
 8001128:	e00e      	b.n	8001148 <HAL_GPIO_Init+0x228>
 800112a:	2308      	movs	r3, #8
 800112c:	e00c      	b.n	8001148 <HAL_GPIO_Init+0x228>
 800112e:	2306      	movs	r3, #6
 8001130:	e00a      	b.n	8001148 <HAL_GPIO_Init+0x228>
 8001132:	2305      	movs	r3, #5
 8001134:	e008      	b.n	8001148 <HAL_GPIO_Init+0x228>
 8001136:	2304      	movs	r3, #4
 8001138:	e006      	b.n	8001148 <HAL_GPIO_Init+0x228>
 800113a:	2303      	movs	r3, #3
 800113c:	e004      	b.n	8001148 <HAL_GPIO_Init+0x228>
 800113e:	2302      	movs	r3, #2
 8001140:	e002      	b.n	8001148 <HAL_GPIO_Init+0x228>
 8001142:	2301      	movs	r3, #1
 8001144:	e000      	b.n	8001148 <HAL_GPIO_Init+0x228>
 8001146:	2300      	movs	r3, #0
 8001148:	69fa      	ldr	r2, [r7, #28]
 800114a:	f002 0203 	and.w	r2, r2, #3
 800114e:	0092      	lsls	r2, r2, #2
 8001150:	4093      	lsls	r3, r2
 8001152:	69ba      	ldr	r2, [r7, #24]
 8001154:	4313      	orrs	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001158:	4935      	ldr	r1, [pc, #212]	; (8001230 <HAL_GPIO_Init+0x310>)
 800115a:	69fb      	ldr	r3, [r7, #28]
 800115c:	089b      	lsrs	r3, r3, #2
 800115e:	3302      	adds	r3, #2
 8001160:	69ba      	ldr	r2, [r7, #24]
 8001162:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001166:	4b3b      	ldr	r3, [pc, #236]	; (8001254 <HAL_GPIO_Init+0x334>)
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	43db      	mvns	r3, r3
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	4013      	ands	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800117e:	2b00      	cmp	r3, #0
 8001180:	d003      	beq.n	800118a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	4313      	orrs	r3, r2
 8001188:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800118a:	4a32      	ldr	r2, [pc, #200]	; (8001254 <HAL_GPIO_Init+0x334>)
 800118c:	69bb      	ldr	r3, [r7, #24]
 800118e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001190:	4b30      	ldr	r3, [pc, #192]	; (8001254 <HAL_GPIO_Init+0x334>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	43db      	mvns	r3, r3
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	4013      	ands	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d003      	beq.n	80011b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011b4:	4a27      	ldr	r2, [pc, #156]	; (8001254 <HAL_GPIO_Init+0x334>)
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011ba:	4b26      	ldr	r3, [pc, #152]	; (8001254 <HAL_GPIO_Init+0x334>)
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011c0:	693b      	ldr	r3, [r7, #16]
 80011c2:	43db      	mvns	r3, r3
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	4013      	ands	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d003      	beq.n	80011de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	4313      	orrs	r3, r2
 80011dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011de:	4a1d      	ldr	r2, [pc, #116]	; (8001254 <HAL_GPIO_Init+0x334>)
 80011e0:	69bb      	ldr	r3, [r7, #24]
 80011e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011e4:	4b1b      	ldr	r3, [pc, #108]	; (8001254 <HAL_GPIO_Init+0x334>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	43db      	mvns	r3, r3
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	4013      	ands	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d003      	beq.n	8001208 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	4313      	orrs	r3, r2
 8001206:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001208:	4a12      	ldr	r2, [pc, #72]	; (8001254 <HAL_GPIO_Init+0x334>)
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800120e:	69fb      	ldr	r3, [r7, #28]
 8001210:	3301      	adds	r3, #1
 8001212:	61fb      	str	r3, [r7, #28]
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	2b0f      	cmp	r3, #15
 8001218:	f67f ae90 	bls.w	8000f3c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800121c:	bf00      	nop
 800121e:	bf00      	nop
 8001220:	3724      	adds	r7, #36	; 0x24
 8001222:	46bd      	mov	sp, r7
 8001224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	40023800 	.word	0x40023800
 8001230:	40013800 	.word	0x40013800
 8001234:	40020000 	.word	0x40020000
 8001238:	40020400 	.word	0x40020400
 800123c:	40020800 	.word	0x40020800
 8001240:	40020c00 	.word	0x40020c00
 8001244:	40021000 	.word	0x40021000
 8001248:	40021400 	.word	0x40021400
 800124c:	40021800 	.word	0x40021800
 8001250:	40021c00 	.word	0x40021c00
 8001254:	40013c00 	.word	0x40013c00

08001258 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d101      	bne.n	800126a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001266:	2301      	movs	r3, #1
 8001268:	e267      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	2b00      	cmp	r3, #0
 8001274:	d075      	beq.n	8001362 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001276:	4b88      	ldr	r3, [pc, #544]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 8001278:	689b      	ldr	r3, [r3, #8]
 800127a:	f003 030c 	and.w	r3, r3, #12
 800127e:	2b04      	cmp	r3, #4
 8001280:	d00c      	beq.n	800129c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001282:	4b85      	ldr	r3, [pc, #532]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 8001284:	689b      	ldr	r3, [r3, #8]
 8001286:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800128a:	2b08      	cmp	r3, #8
 800128c:	d112      	bne.n	80012b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800128e:	4b82      	ldr	r3, [pc, #520]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001296:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800129a:	d10b      	bne.n	80012b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800129c:	4b7e      	ldr	r3, [pc, #504]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d05b      	beq.n	8001360 <HAL_RCC_OscConfig+0x108>
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d157      	bne.n	8001360 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	e242      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012bc:	d106      	bne.n	80012cc <HAL_RCC_OscConfig+0x74>
 80012be:	4b76      	ldr	r3, [pc, #472]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4a75      	ldr	r2, [pc, #468]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80012c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012c8:	6013      	str	r3, [r2, #0]
 80012ca:	e01d      	b.n	8001308 <HAL_RCC_OscConfig+0xb0>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012d4:	d10c      	bne.n	80012f0 <HAL_RCC_OscConfig+0x98>
 80012d6:	4b70      	ldr	r3, [pc, #448]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4a6f      	ldr	r2, [pc, #444]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80012dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012e0:	6013      	str	r3, [r2, #0]
 80012e2:	4b6d      	ldr	r3, [pc, #436]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a6c      	ldr	r2, [pc, #432]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80012e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012ec:	6013      	str	r3, [r2, #0]
 80012ee:	e00b      	b.n	8001308 <HAL_RCC_OscConfig+0xb0>
 80012f0:	4b69      	ldr	r3, [pc, #420]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a68      	ldr	r2, [pc, #416]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80012f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012fa:	6013      	str	r3, [r2, #0]
 80012fc:	4b66      	ldr	r3, [pc, #408]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	4a65      	ldr	r2, [pc, #404]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 8001302:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001306:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d013      	beq.n	8001338 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001310:	f7ff fd18 	bl	8000d44 <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001318:	f7ff fd14 	bl	8000d44 <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b64      	cmp	r3, #100	; 0x64
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e207      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800132a:	4b5b      	ldr	r3, [pc, #364]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d0f0      	beq.n	8001318 <HAL_RCC_OscConfig+0xc0>
 8001336:	e014      	b.n	8001362 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001338:	f7ff fd04 	bl	8000d44 <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800133e:	e008      	b.n	8001352 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001340:	f7ff fd00 	bl	8000d44 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b64      	cmp	r3, #100	; 0x64
 800134c:	d901      	bls.n	8001352 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e1f3      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001352:	4b51      	ldr	r3, [pc, #324]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800135a:	2b00      	cmp	r3, #0
 800135c:	d1f0      	bne.n	8001340 <HAL_RCC_OscConfig+0xe8>
 800135e:	e000      	b.n	8001362 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001360:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0302 	and.w	r3, r3, #2
 800136a:	2b00      	cmp	r3, #0
 800136c:	d063      	beq.n	8001436 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800136e:	4b4a      	ldr	r3, [pc, #296]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	f003 030c 	and.w	r3, r3, #12
 8001376:	2b00      	cmp	r3, #0
 8001378:	d00b      	beq.n	8001392 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800137a:	4b47      	ldr	r3, [pc, #284]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001382:	2b08      	cmp	r3, #8
 8001384:	d11c      	bne.n	80013c0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001386:	4b44      	ldr	r3, [pc, #272]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d116      	bne.n	80013c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001392:	4b41      	ldr	r3, [pc, #260]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 0302 	and.w	r3, r3, #2
 800139a:	2b00      	cmp	r3, #0
 800139c:	d005      	beq.n	80013aa <HAL_RCC_OscConfig+0x152>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	2b01      	cmp	r3, #1
 80013a4:	d001      	beq.n	80013aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e1c7      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013aa:	4b3b      	ldr	r3, [pc, #236]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	691b      	ldr	r3, [r3, #16]
 80013b6:	00db      	lsls	r3, r3, #3
 80013b8:	4937      	ldr	r1, [pc, #220]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80013ba:	4313      	orrs	r3, r2
 80013bc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013be:	e03a      	b.n	8001436 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d020      	beq.n	800140a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013c8:	4b34      	ldr	r3, [pc, #208]	; (800149c <HAL_RCC_OscConfig+0x244>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ce:	f7ff fcb9 	bl	8000d44 <HAL_GetTick>
 80013d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d4:	e008      	b.n	80013e8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013d6:	f7ff fcb5 	bl	8000d44 <HAL_GetTick>
 80013da:	4602      	mov	r2, r0
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	2b02      	cmp	r3, #2
 80013e2:	d901      	bls.n	80013e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013e4:	2303      	movs	r3, #3
 80013e6:	e1a8      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e8:	4b2b      	ldr	r3, [pc, #172]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f003 0302 	and.w	r3, r3, #2
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d0f0      	beq.n	80013d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013f4:	4b28      	ldr	r3, [pc, #160]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	691b      	ldr	r3, [r3, #16]
 8001400:	00db      	lsls	r3, r3, #3
 8001402:	4925      	ldr	r1, [pc, #148]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 8001404:	4313      	orrs	r3, r2
 8001406:	600b      	str	r3, [r1, #0]
 8001408:	e015      	b.n	8001436 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800140a:	4b24      	ldr	r3, [pc, #144]	; (800149c <HAL_RCC_OscConfig+0x244>)
 800140c:	2200      	movs	r2, #0
 800140e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001410:	f7ff fc98 	bl	8000d44 <HAL_GetTick>
 8001414:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001416:	e008      	b.n	800142a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001418:	f7ff fc94 	bl	8000d44 <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b02      	cmp	r3, #2
 8001424:	d901      	bls.n	800142a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001426:	2303      	movs	r3, #3
 8001428:	e187      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800142a:	4b1b      	ldr	r3, [pc, #108]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d1f0      	bne.n	8001418 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0308 	and.w	r3, r3, #8
 800143e:	2b00      	cmp	r3, #0
 8001440:	d036      	beq.n	80014b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d016      	beq.n	8001478 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800144a:	4b15      	ldr	r3, [pc, #84]	; (80014a0 <HAL_RCC_OscConfig+0x248>)
 800144c:	2201      	movs	r2, #1
 800144e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001450:	f7ff fc78 	bl	8000d44 <HAL_GetTick>
 8001454:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001456:	e008      	b.n	800146a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001458:	f7ff fc74 	bl	8000d44 <HAL_GetTick>
 800145c:	4602      	mov	r2, r0
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	2b02      	cmp	r3, #2
 8001464:	d901      	bls.n	800146a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001466:	2303      	movs	r3, #3
 8001468:	e167      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800146a:	4b0b      	ldr	r3, [pc, #44]	; (8001498 <HAL_RCC_OscConfig+0x240>)
 800146c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800146e:	f003 0302 	and.w	r3, r3, #2
 8001472:	2b00      	cmp	r3, #0
 8001474:	d0f0      	beq.n	8001458 <HAL_RCC_OscConfig+0x200>
 8001476:	e01b      	b.n	80014b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001478:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <HAL_RCC_OscConfig+0x248>)
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800147e:	f7ff fc61 	bl	8000d44 <HAL_GetTick>
 8001482:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001484:	e00e      	b.n	80014a4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001486:	f7ff fc5d 	bl	8000d44 <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	693b      	ldr	r3, [r7, #16]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b02      	cmp	r3, #2
 8001492:	d907      	bls.n	80014a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001494:	2303      	movs	r3, #3
 8001496:	e150      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
 8001498:	40023800 	.word	0x40023800
 800149c:	42470000 	.word	0x42470000
 80014a0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a4:	4b88      	ldr	r3, [pc, #544]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 80014a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014a8:	f003 0302 	and.w	r3, r3, #2
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d1ea      	bne.n	8001486 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 0304 	and.w	r3, r3, #4
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	f000 8097 	beq.w	80015ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014be:	2300      	movs	r3, #0
 80014c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014c2:	4b81      	ldr	r3, [pc, #516]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d10f      	bne.n	80014ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	60bb      	str	r3, [r7, #8]
 80014d2:	4b7d      	ldr	r3, [pc, #500]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 80014d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d6:	4a7c      	ldr	r2, [pc, #496]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 80014d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014dc:	6413      	str	r3, [r2, #64]	; 0x40
 80014de:	4b7a      	ldr	r3, [pc, #488]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e6:	60bb      	str	r3, [r7, #8]
 80014e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014ea:	2301      	movs	r3, #1
 80014ec:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ee:	4b77      	ldr	r3, [pc, #476]	; (80016cc <HAL_RCC_OscConfig+0x474>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d118      	bne.n	800152c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014fa:	4b74      	ldr	r3, [pc, #464]	; (80016cc <HAL_RCC_OscConfig+0x474>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a73      	ldr	r2, [pc, #460]	; (80016cc <HAL_RCC_OscConfig+0x474>)
 8001500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001504:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001506:	f7ff fc1d 	bl	8000d44 <HAL_GetTick>
 800150a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800150c:	e008      	b.n	8001520 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800150e:	f7ff fc19 	bl	8000d44 <HAL_GetTick>
 8001512:	4602      	mov	r2, r0
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	2b02      	cmp	r3, #2
 800151a:	d901      	bls.n	8001520 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800151c:	2303      	movs	r3, #3
 800151e:	e10c      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001520:	4b6a      	ldr	r3, [pc, #424]	; (80016cc <HAL_RCC_OscConfig+0x474>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001528:	2b00      	cmp	r3, #0
 800152a:	d0f0      	beq.n	800150e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d106      	bne.n	8001542 <HAL_RCC_OscConfig+0x2ea>
 8001534:	4b64      	ldr	r3, [pc, #400]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001538:	4a63      	ldr	r2, [pc, #396]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 800153a:	f043 0301 	orr.w	r3, r3, #1
 800153e:	6713      	str	r3, [r2, #112]	; 0x70
 8001540:	e01c      	b.n	800157c <HAL_RCC_OscConfig+0x324>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	2b05      	cmp	r3, #5
 8001548:	d10c      	bne.n	8001564 <HAL_RCC_OscConfig+0x30c>
 800154a:	4b5f      	ldr	r3, [pc, #380]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 800154c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800154e:	4a5e      	ldr	r2, [pc, #376]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001550:	f043 0304 	orr.w	r3, r3, #4
 8001554:	6713      	str	r3, [r2, #112]	; 0x70
 8001556:	4b5c      	ldr	r3, [pc, #368]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001558:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800155a:	4a5b      	ldr	r2, [pc, #364]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 800155c:	f043 0301 	orr.w	r3, r3, #1
 8001560:	6713      	str	r3, [r2, #112]	; 0x70
 8001562:	e00b      	b.n	800157c <HAL_RCC_OscConfig+0x324>
 8001564:	4b58      	ldr	r3, [pc, #352]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001568:	4a57      	ldr	r2, [pc, #348]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 800156a:	f023 0301 	bic.w	r3, r3, #1
 800156e:	6713      	str	r3, [r2, #112]	; 0x70
 8001570:	4b55      	ldr	r3, [pc, #340]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001572:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001574:	4a54      	ldr	r2, [pc, #336]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001576:	f023 0304 	bic.w	r3, r3, #4
 800157a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d015      	beq.n	80015b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001584:	f7ff fbde 	bl	8000d44 <HAL_GetTick>
 8001588:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800158a:	e00a      	b.n	80015a2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800158c:	f7ff fbda 	bl	8000d44 <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	f241 3288 	movw	r2, #5000	; 0x1388
 800159a:	4293      	cmp	r3, r2
 800159c:	d901      	bls.n	80015a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800159e:	2303      	movs	r3, #3
 80015a0:	e0cb      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015a2:	4b49      	ldr	r3, [pc, #292]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 80015a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a6:	f003 0302 	and.w	r3, r3, #2
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d0ee      	beq.n	800158c <HAL_RCC_OscConfig+0x334>
 80015ae:	e014      	b.n	80015da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015b0:	f7ff fbc8 	bl	8000d44 <HAL_GetTick>
 80015b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b6:	e00a      	b.n	80015ce <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015b8:	f7ff fbc4 	bl	8000d44 <HAL_GetTick>
 80015bc:	4602      	mov	r2, r0
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d901      	bls.n	80015ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015ca:	2303      	movs	r3, #3
 80015cc:	e0b5      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ce:	4b3e      	ldr	r3, [pc, #248]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 80015d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d1ee      	bne.n	80015b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015da:	7dfb      	ldrb	r3, [r7, #23]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d105      	bne.n	80015ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015e0:	4b39      	ldr	r3, [pc, #228]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 80015e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e4:	4a38      	ldr	r2, [pc, #224]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 80015e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015ea:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	699b      	ldr	r3, [r3, #24]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	f000 80a1 	beq.w	8001738 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015f6:	4b34      	ldr	r3, [pc, #208]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f003 030c 	and.w	r3, r3, #12
 80015fe:	2b08      	cmp	r3, #8
 8001600:	d05c      	beq.n	80016bc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	699b      	ldr	r3, [r3, #24]
 8001606:	2b02      	cmp	r3, #2
 8001608:	d141      	bne.n	800168e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800160a:	4b31      	ldr	r3, [pc, #196]	; (80016d0 <HAL_RCC_OscConfig+0x478>)
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001610:	f7ff fb98 	bl	8000d44 <HAL_GetTick>
 8001614:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001616:	e008      	b.n	800162a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001618:	f7ff fb94 	bl	8000d44 <HAL_GetTick>
 800161c:	4602      	mov	r2, r0
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	2b02      	cmp	r3, #2
 8001624:	d901      	bls.n	800162a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001626:	2303      	movs	r3, #3
 8001628:	e087      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800162a:	4b27      	ldr	r3, [pc, #156]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1f0      	bne.n	8001618 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	69da      	ldr	r2, [r3, #28]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a1b      	ldr	r3, [r3, #32]
 800163e:	431a      	orrs	r2, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001644:	019b      	lsls	r3, r3, #6
 8001646:	431a      	orrs	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800164c:	085b      	lsrs	r3, r3, #1
 800164e:	3b01      	subs	r3, #1
 8001650:	041b      	lsls	r3, r3, #16
 8001652:	431a      	orrs	r2, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001658:	061b      	lsls	r3, r3, #24
 800165a:	491b      	ldr	r1, [pc, #108]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 800165c:	4313      	orrs	r3, r2
 800165e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001660:	4b1b      	ldr	r3, [pc, #108]	; (80016d0 <HAL_RCC_OscConfig+0x478>)
 8001662:	2201      	movs	r2, #1
 8001664:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001666:	f7ff fb6d 	bl	8000d44 <HAL_GetTick>
 800166a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800166c:	e008      	b.n	8001680 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800166e:	f7ff fb69 	bl	8000d44 <HAL_GetTick>
 8001672:	4602      	mov	r2, r0
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	2b02      	cmp	r3, #2
 800167a:	d901      	bls.n	8001680 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e05c      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001680:	4b11      	ldr	r3, [pc, #68]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d0f0      	beq.n	800166e <HAL_RCC_OscConfig+0x416>
 800168c:	e054      	b.n	8001738 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800168e:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <HAL_RCC_OscConfig+0x478>)
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001694:	f7ff fb56 	bl	8000d44 <HAL_GetTick>
 8001698:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800169a:	e008      	b.n	80016ae <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800169c:	f7ff fb52 	bl	8000d44 <HAL_GetTick>
 80016a0:	4602      	mov	r2, r0
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	2b02      	cmp	r3, #2
 80016a8:	d901      	bls.n	80016ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016aa:	2303      	movs	r3, #3
 80016ac:	e045      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016ae:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <HAL_RCC_OscConfig+0x470>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d1f0      	bne.n	800169c <HAL_RCC_OscConfig+0x444>
 80016ba:	e03d      	b.n	8001738 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d107      	bne.n	80016d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	e038      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40007000 	.word	0x40007000
 80016d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016d4:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <HAL_RCC_OscConfig+0x4ec>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	699b      	ldr	r3, [r3, #24]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d028      	beq.n	8001734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d121      	bne.n	8001734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d11a      	bne.n	8001734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016fe:	68fa      	ldr	r2, [r7, #12]
 8001700:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001704:	4013      	ands	r3, r2
 8001706:	687a      	ldr	r2, [r7, #4]
 8001708:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800170a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800170c:	4293      	cmp	r3, r2
 800170e:	d111      	bne.n	8001734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800171a:	085b      	lsrs	r3, r3, #1
 800171c:	3b01      	subs	r3, #1
 800171e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001720:	429a      	cmp	r2, r3
 8001722:	d107      	bne.n	8001734 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800172e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001730:	429a      	cmp	r2, r3
 8001732:	d001      	beq.n	8001738 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e000      	b.n	800173a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3718      	adds	r7, #24
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40023800 	.word	0x40023800

08001748 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d101      	bne.n	800175c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e0cc      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800175c:	4b68      	ldr	r3, [pc, #416]	; (8001900 <HAL_RCC_ClockConfig+0x1b8>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0307 	and.w	r3, r3, #7
 8001764:	683a      	ldr	r2, [r7, #0]
 8001766:	429a      	cmp	r2, r3
 8001768:	d90c      	bls.n	8001784 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800176a:	4b65      	ldr	r3, [pc, #404]	; (8001900 <HAL_RCC_ClockConfig+0x1b8>)
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001772:	4b63      	ldr	r3, [pc, #396]	; (8001900 <HAL_RCC_ClockConfig+0x1b8>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	429a      	cmp	r2, r3
 800177e:	d001      	beq.n	8001784 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001780:	2301      	movs	r3, #1
 8001782:	e0b8      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f003 0302 	and.w	r3, r3, #2
 800178c:	2b00      	cmp	r3, #0
 800178e:	d020      	beq.n	80017d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f003 0304 	and.w	r3, r3, #4
 8001798:	2b00      	cmp	r3, #0
 800179a:	d005      	beq.n	80017a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800179c:	4b59      	ldr	r3, [pc, #356]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 800179e:	689b      	ldr	r3, [r3, #8]
 80017a0:	4a58      	ldr	r2, [pc, #352]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80017a2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017a6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0308 	and.w	r3, r3, #8
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d005      	beq.n	80017c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017b4:	4b53      	ldr	r3, [pc, #332]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	4a52      	ldr	r2, [pc, #328]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80017ba:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017c0:	4b50      	ldr	r3, [pc, #320]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	494d      	ldr	r1, [pc, #308]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80017ce:	4313      	orrs	r3, r2
 80017d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d044      	beq.n	8001868 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d107      	bne.n	80017f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e6:	4b47      	ldr	r3, [pc, #284]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d119      	bne.n	8001826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e07f      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d003      	beq.n	8001806 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001802:	2b03      	cmp	r3, #3
 8001804:	d107      	bne.n	8001816 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001806:	4b3f      	ldr	r3, [pc, #252]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d109      	bne.n	8001826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001812:	2301      	movs	r3, #1
 8001814:	e06f      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001816:	4b3b      	ldr	r3, [pc, #236]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	f003 0302 	and.w	r3, r3, #2
 800181e:	2b00      	cmp	r3, #0
 8001820:	d101      	bne.n	8001826 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e067      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001826:	4b37      	ldr	r3, [pc, #220]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f023 0203 	bic.w	r2, r3, #3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	4934      	ldr	r1, [pc, #208]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 8001834:	4313      	orrs	r3, r2
 8001836:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001838:	f7ff fa84 	bl	8000d44 <HAL_GetTick>
 800183c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800183e:	e00a      	b.n	8001856 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001840:	f7ff fa80 	bl	8000d44 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	f241 3288 	movw	r2, #5000	; 0x1388
 800184e:	4293      	cmp	r3, r2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e04f      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001856:	4b2b      	ldr	r3, [pc, #172]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	689b      	ldr	r3, [r3, #8]
 800185a:	f003 020c 	and.w	r2, r3, #12
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	429a      	cmp	r2, r3
 8001866:	d1eb      	bne.n	8001840 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001868:	4b25      	ldr	r3, [pc, #148]	; (8001900 <HAL_RCC_ClockConfig+0x1b8>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0307 	and.w	r3, r3, #7
 8001870:	683a      	ldr	r2, [r7, #0]
 8001872:	429a      	cmp	r2, r3
 8001874:	d20c      	bcs.n	8001890 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001876:	4b22      	ldr	r3, [pc, #136]	; (8001900 <HAL_RCC_ClockConfig+0x1b8>)
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	b2d2      	uxtb	r2, r2
 800187c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800187e:	4b20      	ldr	r3, [pc, #128]	; (8001900 <HAL_RCC_ClockConfig+0x1b8>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	683a      	ldr	r2, [r7, #0]
 8001888:	429a      	cmp	r2, r3
 800188a:	d001      	beq.n	8001890 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e032      	b.n	80018f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0304 	and.w	r3, r3, #4
 8001898:	2b00      	cmp	r3, #0
 800189a:	d008      	beq.n	80018ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800189c:	4b19      	ldr	r3, [pc, #100]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	4916      	ldr	r1, [pc, #88]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80018aa:	4313      	orrs	r3, r2
 80018ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0308 	and.w	r3, r3, #8
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d009      	beq.n	80018ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018ba:	4b12      	ldr	r3, [pc, #72]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	691b      	ldr	r3, [r3, #16]
 80018c6:	00db      	lsls	r3, r3, #3
 80018c8:	490e      	ldr	r1, [pc, #56]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80018ca:	4313      	orrs	r3, r2
 80018cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018ce:	f000 f821 	bl	8001914 <HAL_RCC_GetSysClockFreq>
 80018d2:	4602      	mov	r2, r0
 80018d4:	4b0b      	ldr	r3, [pc, #44]	; (8001904 <HAL_RCC_ClockConfig+0x1bc>)
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	091b      	lsrs	r3, r3, #4
 80018da:	f003 030f 	and.w	r3, r3, #15
 80018de:	490a      	ldr	r1, [pc, #40]	; (8001908 <HAL_RCC_ClockConfig+0x1c0>)
 80018e0:	5ccb      	ldrb	r3, [r1, r3]
 80018e2:	fa22 f303 	lsr.w	r3, r2, r3
 80018e6:	4a09      	ldr	r2, [pc, #36]	; (800190c <HAL_RCC_ClockConfig+0x1c4>)
 80018e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018ea:	4b09      	ldr	r3, [pc, #36]	; (8001910 <HAL_RCC_ClockConfig+0x1c8>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4618      	mov	r0, r3
 80018f0:	f7fe ffd2 	bl	8000898 <HAL_InitTick>

  return HAL_OK;
 80018f4:	2300      	movs	r3, #0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40023c00 	.word	0x40023c00
 8001904:	40023800 	.word	0x40023800
 8001908:	080062f4 	.word	0x080062f4
 800190c:	20000000 	.word	0x20000000
 8001910:	20000004 	.word	0x20000004

08001914 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001914:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001918:	b090      	sub	sp, #64	; 0x40
 800191a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800191c:	2300      	movs	r3, #0
 800191e:	637b      	str	r3, [r7, #52]	; 0x34
 8001920:	2300      	movs	r3, #0
 8001922:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001924:	2300      	movs	r3, #0
 8001926:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001928:	2300      	movs	r3, #0
 800192a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800192c:	4b59      	ldr	r3, [pc, #356]	; (8001a94 <HAL_RCC_GetSysClockFreq+0x180>)
 800192e:	689b      	ldr	r3, [r3, #8]
 8001930:	f003 030c 	and.w	r3, r3, #12
 8001934:	2b08      	cmp	r3, #8
 8001936:	d00d      	beq.n	8001954 <HAL_RCC_GetSysClockFreq+0x40>
 8001938:	2b08      	cmp	r3, #8
 800193a:	f200 80a1 	bhi.w	8001a80 <HAL_RCC_GetSysClockFreq+0x16c>
 800193e:	2b00      	cmp	r3, #0
 8001940:	d002      	beq.n	8001948 <HAL_RCC_GetSysClockFreq+0x34>
 8001942:	2b04      	cmp	r3, #4
 8001944:	d003      	beq.n	800194e <HAL_RCC_GetSysClockFreq+0x3a>
 8001946:	e09b      	b.n	8001a80 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001948:	4b53      	ldr	r3, [pc, #332]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x184>)
 800194a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800194c:	e09b      	b.n	8001a86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800194e:	4b53      	ldr	r3, [pc, #332]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x188>)
 8001950:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001952:	e098      	b.n	8001a86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001954:	4b4f      	ldr	r3, [pc, #316]	; (8001a94 <HAL_RCC_GetSysClockFreq+0x180>)
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800195c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800195e:	4b4d      	ldr	r3, [pc, #308]	; (8001a94 <HAL_RCC_GetSysClockFreq+0x180>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001966:	2b00      	cmp	r3, #0
 8001968:	d028      	beq.n	80019bc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800196a:	4b4a      	ldr	r3, [pc, #296]	; (8001a94 <HAL_RCC_GetSysClockFreq+0x180>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	099b      	lsrs	r3, r3, #6
 8001970:	2200      	movs	r2, #0
 8001972:	623b      	str	r3, [r7, #32]
 8001974:	627a      	str	r2, [r7, #36]	; 0x24
 8001976:	6a3b      	ldr	r3, [r7, #32]
 8001978:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800197c:	2100      	movs	r1, #0
 800197e:	4b47      	ldr	r3, [pc, #284]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x188>)
 8001980:	fb03 f201 	mul.w	r2, r3, r1
 8001984:	2300      	movs	r3, #0
 8001986:	fb00 f303 	mul.w	r3, r0, r3
 800198a:	4413      	add	r3, r2
 800198c:	4a43      	ldr	r2, [pc, #268]	; (8001a9c <HAL_RCC_GetSysClockFreq+0x188>)
 800198e:	fba0 1202 	umull	r1, r2, r0, r2
 8001992:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001994:	460a      	mov	r2, r1
 8001996:	62ba      	str	r2, [r7, #40]	; 0x28
 8001998:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800199a:	4413      	add	r3, r2
 800199c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800199e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019a0:	2200      	movs	r2, #0
 80019a2:	61bb      	str	r3, [r7, #24]
 80019a4:	61fa      	str	r2, [r7, #28]
 80019a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80019aa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80019ae:	f7fe fc5f 	bl	8000270 <__aeabi_uldivmod>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4613      	mov	r3, r2
 80019b8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019ba:	e053      	b.n	8001a64 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019bc:	4b35      	ldr	r3, [pc, #212]	; (8001a94 <HAL_RCC_GetSysClockFreq+0x180>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	099b      	lsrs	r3, r3, #6
 80019c2:	2200      	movs	r2, #0
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	617a      	str	r2, [r7, #20]
 80019c8:	693b      	ldr	r3, [r7, #16]
 80019ca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80019ce:	f04f 0b00 	mov.w	fp, #0
 80019d2:	4652      	mov	r2, sl
 80019d4:	465b      	mov	r3, fp
 80019d6:	f04f 0000 	mov.w	r0, #0
 80019da:	f04f 0100 	mov.w	r1, #0
 80019de:	0159      	lsls	r1, r3, #5
 80019e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019e4:	0150      	lsls	r0, r2, #5
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	ebb2 080a 	subs.w	r8, r2, sl
 80019ee:	eb63 090b 	sbc.w	r9, r3, fp
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	f04f 0300 	mov.w	r3, #0
 80019fa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80019fe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001a02:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001a06:	ebb2 0408 	subs.w	r4, r2, r8
 8001a0a:	eb63 0509 	sbc.w	r5, r3, r9
 8001a0e:	f04f 0200 	mov.w	r2, #0
 8001a12:	f04f 0300 	mov.w	r3, #0
 8001a16:	00eb      	lsls	r3, r5, #3
 8001a18:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a1c:	00e2      	lsls	r2, r4, #3
 8001a1e:	4614      	mov	r4, r2
 8001a20:	461d      	mov	r5, r3
 8001a22:	eb14 030a 	adds.w	r3, r4, sl
 8001a26:	603b      	str	r3, [r7, #0]
 8001a28:	eb45 030b 	adc.w	r3, r5, fp
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	f04f 0200 	mov.w	r2, #0
 8001a32:	f04f 0300 	mov.w	r3, #0
 8001a36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a3a:	4629      	mov	r1, r5
 8001a3c:	028b      	lsls	r3, r1, #10
 8001a3e:	4621      	mov	r1, r4
 8001a40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a44:	4621      	mov	r1, r4
 8001a46:	028a      	lsls	r2, r1, #10
 8001a48:	4610      	mov	r0, r2
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a4e:	2200      	movs	r2, #0
 8001a50:	60bb      	str	r3, [r7, #8]
 8001a52:	60fa      	str	r2, [r7, #12]
 8001a54:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a58:	f7fe fc0a 	bl	8000270 <__aeabi_uldivmod>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	460b      	mov	r3, r1
 8001a60:	4613      	mov	r3, r2
 8001a62:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a64:	4b0b      	ldr	r3, [pc, #44]	; (8001a94 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	0c1b      	lsrs	r3, r3, #16
 8001a6a:	f003 0303 	and.w	r3, r3, #3
 8001a6e:	3301      	adds	r3, #1
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001a74:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001a76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a7c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001a7e:	e002      	b.n	8001a86 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a80:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <HAL_RCC_GetSysClockFreq+0x184>)
 8001a82:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001a84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3740      	adds	r7, #64	; 0x40
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a92:	bf00      	nop
 8001a94:	40023800 	.word	0x40023800
 8001a98:	00f42400 	.word	0x00f42400
 8001a9c:	017d7840 	.word	0x017d7840

08001aa0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001aa4:	4b03      	ldr	r3, [pc, #12]	; (8001ab4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	20000000 	.word	0x20000000

08001ab8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001abc:	f7ff fff0 	bl	8001aa0 <HAL_RCC_GetHCLKFreq>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	4b05      	ldr	r3, [pc, #20]	; (8001ad8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	0a9b      	lsrs	r3, r3, #10
 8001ac8:	f003 0307 	and.w	r3, r3, #7
 8001acc:	4903      	ldr	r1, [pc, #12]	; (8001adc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ace:	5ccb      	ldrb	r3, [r1, r3]
 8001ad0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	08006304 	.word	0x08006304

08001ae0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ae4:	f7ff ffdc 	bl	8001aa0 <HAL_RCC_GetHCLKFreq>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	0b5b      	lsrs	r3, r3, #13
 8001af0:	f003 0307 	and.w	r3, r3, #7
 8001af4:	4903      	ldr	r1, [pc, #12]	; (8001b04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001af6:	5ccb      	ldrb	r3, [r1, r3]
 8001af8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	40023800 	.word	0x40023800
 8001b04:	08006304 	.word	0x08006304

08001b08 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	220f      	movs	r2, #15
 8001b16:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b18:	4b12      	ldr	r3, [pc, #72]	; (8001b64 <HAL_RCC_GetClockConfig+0x5c>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	f003 0203 	and.w	r2, r3, #3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b24:	4b0f      	ldr	r3, [pc, #60]	; (8001b64 <HAL_RCC_GetClockConfig+0x5c>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b30:	4b0c      	ldr	r3, [pc, #48]	; (8001b64 <HAL_RCC_GetClockConfig+0x5c>)
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b3c:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <HAL_RCC_GetClockConfig+0x5c>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	08db      	lsrs	r3, r3, #3
 8001b42:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b4a:	4b07      	ldr	r3, [pc, #28]	; (8001b68 <HAL_RCC_GetClockConfig+0x60>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0207 	and.w	r2, r3, #7
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	601a      	str	r2, [r3, #0]
}
 8001b56:	bf00      	nop
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	40023800 	.word	0x40023800
 8001b68:	40023c00 	.word	0x40023c00

08001b6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b082      	sub	sp, #8
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d101      	bne.n	8001b7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e041      	b.n	8001c02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d106      	bne.n	8001b98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f000 f839 	bl	8001c0a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2202      	movs	r2, #2
 8001b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	3304      	adds	r3, #4
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4610      	mov	r0, r2
 8001bac:	f000 f9c0 	bl	8001f30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2201      	movs	r2, #1
 8001bbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2201      	movs	r2, #1
 8001be4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	b083      	sub	sp, #12
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c12:	bf00      	nop
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
	...

08001c20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b085      	sub	sp, #20
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c2e:	b2db      	uxtb	r3, r3
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d001      	beq.n	8001c38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e04e      	b.n	8001cd6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	68da      	ldr	r2, [r3, #12]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f042 0201 	orr.w	r2, r2, #1
 8001c4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a23      	ldr	r2, [pc, #140]	; (8001ce4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d022      	beq.n	8001ca0 <HAL_TIM_Base_Start_IT+0x80>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c62:	d01d      	beq.n	8001ca0 <HAL_TIM_Base_Start_IT+0x80>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a1f      	ldr	r2, [pc, #124]	; (8001ce8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d018      	beq.n	8001ca0 <HAL_TIM_Base_Start_IT+0x80>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a1e      	ldr	r2, [pc, #120]	; (8001cec <HAL_TIM_Base_Start_IT+0xcc>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d013      	beq.n	8001ca0 <HAL_TIM_Base_Start_IT+0x80>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a1c      	ldr	r2, [pc, #112]	; (8001cf0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d00e      	beq.n	8001ca0 <HAL_TIM_Base_Start_IT+0x80>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a1b      	ldr	r2, [pc, #108]	; (8001cf4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d009      	beq.n	8001ca0 <HAL_TIM_Base_Start_IT+0x80>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a19      	ldr	r2, [pc, #100]	; (8001cf8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d004      	beq.n	8001ca0 <HAL_TIM_Base_Start_IT+0x80>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a18      	ldr	r2, [pc, #96]	; (8001cfc <HAL_TIM_Base_Start_IT+0xdc>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d111      	bne.n	8001cc4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	689b      	ldr	r3, [r3, #8]
 8001ca6:	f003 0307 	and.w	r3, r3, #7
 8001caa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2b06      	cmp	r3, #6
 8001cb0:	d010      	beq.n	8001cd4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f042 0201 	orr.w	r2, r2, #1
 8001cc0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001cc2:	e007      	b.n	8001cd4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f042 0201 	orr.w	r2, r2, #1
 8001cd2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001cd4:	2300      	movs	r3, #0
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	3714      	adds	r7, #20
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	40010000 	.word	0x40010000
 8001ce8:	40000400 	.word	0x40000400
 8001cec:	40000800 	.word	0x40000800
 8001cf0:	40000c00 	.word	0x40000c00
 8001cf4:	40010400 	.word	0x40010400
 8001cf8:	40014000 	.word	0x40014000
 8001cfc:	40001800 	.word	0x40001800

08001d00 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	691b      	ldr	r3, [r3, #16]
 8001d16:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d020      	beq.n	8001d64 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d01b      	beq.n	8001d64 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f06f 0202 	mvn.w	r2, #2
 8001d34:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2201      	movs	r2, #1
 8001d3a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	699b      	ldr	r3, [r3, #24]
 8001d42:	f003 0303 	and.w	r3, r3, #3
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 f8d2 	bl	8001ef4 <HAL_TIM_IC_CaptureCallback>
 8001d50:	e005      	b.n	8001d5e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f000 f8c4 	bl	8001ee0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f000 f8d5 	bl	8001f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2200      	movs	r2, #0
 8001d62:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001d64:	68bb      	ldr	r3, [r7, #8]
 8001d66:	f003 0304 	and.w	r3, r3, #4
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d020      	beq.n	8001db0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d01b      	beq.n	8001db0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f06f 0204 	mvn.w	r2, #4
 8001d80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2202      	movs	r2, #2
 8001d86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 f8ac 	bl	8001ef4 <HAL_TIM_IC_CaptureCallback>
 8001d9c:	e005      	b.n	8001daa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 f89e 	bl	8001ee0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f000 f8af 	bl	8001f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001db0:	68bb      	ldr	r3, [r7, #8]
 8001db2:	f003 0308 	and.w	r3, r3, #8
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d020      	beq.n	8001dfc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	f003 0308 	and.w	r3, r3, #8
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d01b      	beq.n	8001dfc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f06f 0208 	mvn.w	r2, #8
 8001dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	2204      	movs	r2, #4
 8001dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	69db      	ldr	r3, [r3, #28]
 8001dda:	f003 0303 	and.w	r3, r3, #3
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001de2:	6878      	ldr	r0, [r7, #4]
 8001de4:	f000 f886 	bl	8001ef4 <HAL_TIM_IC_CaptureCallback>
 8001de8:	e005      	b.n	8001df6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f878 	bl	8001ee0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001df0:	6878      	ldr	r0, [r7, #4]
 8001df2:	f000 f889 	bl	8001f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001dfc:	68bb      	ldr	r3, [r7, #8]
 8001dfe:	f003 0310 	and.w	r3, r3, #16
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d020      	beq.n	8001e48 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f003 0310 	and.w	r3, r3, #16
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d01b      	beq.n	8001e48 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f06f 0210 	mvn.w	r2, #16
 8001e18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2208      	movs	r2, #8
 8001e1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d003      	beq.n	8001e36 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f000 f860 	bl	8001ef4 <HAL_TIM_IC_CaptureCallback>
 8001e34:	e005      	b.n	8001e42 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 f852 	bl	8001ee0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f000 f863 	bl	8001f08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d00c      	beq.n	8001e6c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	f003 0301 	and.w	r3, r3, #1
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d007      	beq.n	8001e6c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f06f 0201 	mvn.w	r2, #1
 8001e64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	f7fe fc8a 	bl	8000780 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d00c      	beq.n	8001e90 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d007      	beq.n	8001e90 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001e88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f000 f906 	bl	800209c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d00c      	beq.n	8001eb4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d007      	beq.n	8001eb4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001eac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f000 f834 	bl	8001f1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001eb4:	68bb      	ldr	r3, [r7, #8]
 8001eb6:	f003 0320 	and.w	r3, r3, #32
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d00c      	beq.n	8001ed8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f003 0320 	and.w	r3, r3, #32
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d007      	beq.n	8001ed8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f06f 0220 	mvn.w	r2, #32
 8001ed0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f8d8 	bl	8002088 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001ed8:	bf00      	nop
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b083      	sub	sp, #12
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f24:	bf00      	nop
 8001f26:	370c      	adds	r7, #12
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f30:	b480      	push	{r7}
 8001f32:	b085      	sub	sp, #20
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
 8001f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a46      	ldr	r2, [pc, #280]	; (800205c <TIM_Base_SetConfig+0x12c>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d013      	beq.n	8001f70 <TIM_Base_SetConfig+0x40>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f4e:	d00f      	beq.n	8001f70 <TIM_Base_SetConfig+0x40>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	4a43      	ldr	r2, [pc, #268]	; (8002060 <TIM_Base_SetConfig+0x130>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d00b      	beq.n	8001f70 <TIM_Base_SetConfig+0x40>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a42      	ldr	r2, [pc, #264]	; (8002064 <TIM_Base_SetConfig+0x134>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d007      	beq.n	8001f70 <TIM_Base_SetConfig+0x40>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4a41      	ldr	r2, [pc, #260]	; (8002068 <TIM_Base_SetConfig+0x138>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d003      	beq.n	8001f70 <TIM_Base_SetConfig+0x40>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	4a40      	ldr	r2, [pc, #256]	; (800206c <TIM_Base_SetConfig+0x13c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d108      	bne.n	8001f82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	4a35      	ldr	r2, [pc, #212]	; (800205c <TIM_Base_SetConfig+0x12c>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d02b      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f90:	d027      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	4a32      	ldr	r2, [pc, #200]	; (8002060 <TIM_Base_SetConfig+0x130>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d023      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	4a31      	ldr	r2, [pc, #196]	; (8002064 <TIM_Base_SetConfig+0x134>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d01f      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	4a30      	ldr	r2, [pc, #192]	; (8002068 <TIM_Base_SetConfig+0x138>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d01b      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	4a2f      	ldr	r2, [pc, #188]	; (800206c <TIM_Base_SetConfig+0x13c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d017      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a2e      	ldr	r2, [pc, #184]	; (8002070 <TIM_Base_SetConfig+0x140>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d013      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a2d      	ldr	r2, [pc, #180]	; (8002074 <TIM_Base_SetConfig+0x144>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d00f      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a2c      	ldr	r2, [pc, #176]	; (8002078 <TIM_Base_SetConfig+0x148>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d00b      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a2b      	ldr	r2, [pc, #172]	; (800207c <TIM_Base_SetConfig+0x14c>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d007      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a2a      	ldr	r2, [pc, #168]	; (8002080 <TIM_Base_SetConfig+0x150>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d003      	beq.n	8001fe2 <TIM_Base_SetConfig+0xb2>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a29      	ldr	r2, [pc, #164]	; (8002084 <TIM_Base_SetConfig+0x154>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d108      	bne.n	8001ff4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fe8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	695b      	ldr	r3, [r3, #20]
 8001ffe:	4313      	orrs	r3, r2
 8002000:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	689a      	ldr	r2, [r3, #8]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	4a10      	ldr	r2, [pc, #64]	; (800205c <TIM_Base_SetConfig+0x12c>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d003      	beq.n	8002028 <TIM_Base_SetConfig+0xf8>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	4a12      	ldr	r2, [pc, #72]	; (800206c <TIM_Base_SetConfig+0x13c>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d103      	bne.n	8002030 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	691a      	ldr	r2, [r3, #16]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2201      	movs	r2, #1
 8002034:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	2b01      	cmp	r3, #1
 8002040:	d105      	bne.n	800204e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	f023 0201 	bic.w	r2, r3, #1
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	611a      	str	r2, [r3, #16]
  }
}
 800204e:	bf00      	nop
 8002050:	3714      	adds	r7, #20
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	40010000 	.word	0x40010000
 8002060:	40000400 	.word	0x40000400
 8002064:	40000800 	.word	0x40000800
 8002068:	40000c00 	.word	0x40000c00
 800206c:	40010400 	.word	0x40010400
 8002070:	40014000 	.word	0x40014000
 8002074:	40014400 	.word	0x40014400
 8002078:	40014800 	.word	0x40014800
 800207c:	40001800 	.word	0x40001800
 8002080:	40001c00 	.word	0x40001c00
 8002084:	40002000 	.word	0x40002000

08002088 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002090:	bf00      	nop
 8002092:	370c      	adds	r7, #12
 8002094:	46bd      	mov	sp, r7
 8002096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209a:	4770      	bx	lr

0800209c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800209c:	b480      	push	{r7}
 800209e:	b083      	sub	sp, #12
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80020a4:	bf00      	nop
 80020a6:	370c      	adds	r7, #12
 80020a8:	46bd      	mov	sp, r7
 80020aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ae:	4770      	bx	lr

080020b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d101      	bne.n	80020c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020be:	2301      	movs	r3, #1
 80020c0:	e042      	b.n	8002148 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d106      	bne.n	80020dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f7fe fb96 	bl	8000808 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2224      	movs	r2, #36	; 0x24
 80020e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	68da      	ldr	r2, [r3, #12]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80020f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f000 f973 	bl	80023e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	691a      	ldr	r2, [r3, #16]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002108:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	695a      	ldr	r2, [r3, #20]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002118:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	68da      	ldr	r2, [r3, #12]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002128:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2220      	movs	r2, #32
 8002134:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2220      	movs	r2, #32
 800213c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	2200      	movs	r2, #0
 8002144:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002146:	2300      	movs	r3, #0
}
 8002148:	4618      	mov	r0, r3
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}

08002150 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b08a      	sub	sp, #40	; 0x28
 8002154:	af02      	add	r7, sp, #8
 8002156:	60f8      	str	r0, [r7, #12]
 8002158:	60b9      	str	r1, [r7, #8]
 800215a:	603b      	str	r3, [r7, #0]
 800215c:	4613      	mov	r3, r2
 800215e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002160:	2300      	movs	r3, #0
 8002162:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800216a:	b2db      	uxtb	r3, r3
 800216c:	2b20      	cmp	r3, #32
 800216e:	d175      	bne.n	800225c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d002      	beq.n	800217c <HAL_UART_Transmit+0x2c>
 8002176:	88fb      	ldrh	r3, [r7, #6]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d101      	bne.n	8002180 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e06e      	b.n	800225e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2200      	movs	r2, #0
 8002184:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	2221      	movs	r2, #33	; 0x21
 800218a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800218e:	f7fe fdd9 	bl	8000d44 <HAL_GetTick>
 8002192:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	88fa      	ldrh	r2, [r7, #6]
 8002198:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	88fa      	ldrh	r2, [r7, #6]
 800219e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021a8:	d108      	bne.n	80021bc <HAL_UART_Transmit+0x6c>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d104      	bne.n	80021bc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	61bb      	str	r3, [r7, #24]
 80021ba:	e003      	b.n	80021c4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021c0:	2300      	movs	r3, #0
 80021c2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80021c4:	e02e      	b.n	8002224 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	2200      	movs	r2, #0
 80021ce:	2180      	movs	r1, #128	; 0x80
 80021d0:	68f8      	ldr	r0, [r7, #12]
 80021d2:	f000 f848 	bl	8002266 <UART_WaitOnFlagUntilTimeout>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d005      	beq.n	80021e8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2220      	movs	r2, #32
 80021e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80021e4:	2303      	movs	r3, #3
 80021e6:	e03a      	b.n	800225e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d10b      	bne.n	8002206 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	881b      	ldrh	r3, [r3, #0]
 80021f2:	461a      	mov	r2, r3
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80021fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80021fe:	69bb      	ldr	r3, [r7, #24]
 8002200:	3302      	adds	r3, #2
 8002202:	61bb      	str	r3, [r7, #24]
 8002204:	e007      	b.n	8002216 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	781a      	ldrb	r2, [r3, #0]
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	3301      	adds	r3, #1
 8002214:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800221a:	b29b      	uxth	r3, r3
 800221c:	3b01      	subs	r3, #1
 800221e:	b29a      	uxth	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002228:	b29b      	uxth	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1cb      	bne.n	80021c6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	9300      	str	r3, [sp, #0]
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	2200      	movs	r2, #0
 8002236:	2140      	movs	r1, #64	; 0x40
 8002238:	68f8      	ldr	r0, [r7, #12]
 800223a:	f000 f814 	bl	8002266 <UART_WaitOnFlagUntilTimeout>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d005      	beq.n	8002250 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	2220      	movs	r2, #32
 8002248:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e006      	b.n	800225e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2220      	movs	r2, #32
 8002254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002258:	2300      	movs	r3, #0
 800225a:	e000      	b.n	800225e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800225c:	2302      	movs	r3, #2
  }
}
 800225e:	4618      	mov	r0, r3
 8002260:	3720      	adds	r7, #32
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b086      	sub	sp, #24
 800226a:	af00      	add	r7, sp, #0
 800226c:	60f8      	str	r0, [r7, #12]
 800226e:	60b9      	str	r1, [r7, #8]
 8002270:	603b      	str	r3, [r7, #0]
 8002272:	4613      	mov	r3, r2
 8002274:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002276:	e03b      	b.n	80022f0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002278:	6a3b      	ldr	r3, [r7, #32]
 800227a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800227e:	d037      	beq.n	80022f0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002280:	f7fe fd60 	bl	8000d44 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	6a3a      	ldr	r2, [r7, #32]
 800228c:	429a      	cmp	r2, r3
 800228e:	d302      	bcc.n	8002296 <UART_WaitOnFlagUntilTimeout+0x30>
 8002290:	6a3b      	ldr	r3, [r7, #32]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d101      	bne.n	800229a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e03a      	b.n	8002310 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	f003 0304 	and.w	r3, r3, #4
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d023      	beq.n	80022f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	2b80      	cmp	r3, #128	; 0x80
 80022ac:	d020      	beq.n	80022f0 <UART_WaitOnFlagUntilTimeout+0x8a>
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	2b40      	cmp	r3, #64	; 0x40
 80022b2:	d01d      	beq.n	80022f0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0308 	and.w	r3, r3, #8
 80022be:	2b08      	cmp	r3, #8
 80022c0:	d116      	bne.n	80022f0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80022c2:	2300      	movs	r3, #0
 80022c4:	617b      	str	r3, [r7, #20]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	617b      	str	r3, [r7, #20]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	617b      	str	r3, [r7, #20]
 80022d6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f000 f81d 	bl	8002318 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	2208      	movs	r2, #8
 80022e2:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e00f      	b.n	8002310 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	4013      	ands	r3, r2
 80022fa:	68ba      	ldr	r2, [r7, #8]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	bf0c      	ite	eq
 8002300:	2301      	moveq	r3, #1
 8002302:	2300      	movne	r3, #0
 8002304:	b2db      	uxtb	r3, r3
 8002306:	461a      	mov	r2, r3
 8002308:	79fb      	ldrb	r3, [r7, #7]
 800230a:	429a      	cmp	r2, r3
 800230c:	d0b4      	beq.n	8002278 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	3718      	adds	r7, #24
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002318:	b480      	push	{r7}
 800231a:	b095      	sub	sp, #84	; 0x54
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	330c      	adds	r3, #12
 8002326:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002328:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800232a:	e853 3f00 	ldrex	r3, [r3]
 800232e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002332:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002336:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	330c      	adds	r3, #12
 800233e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002340:	643a      	str	r2, [r7, #64]	; 0x40
 8002342:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002344:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002346:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002348:	e841 2300 	strex	r3, r2, [r1]
 800234c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800234e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002350:	2b00      	cmp	r3, #0
 8002352:	d1e5      	bne.n	8002320 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	3314      	adds	r3, #20
 800235a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800235c:	6a3b      	ldr	r3, [r7, #32]
 800235e:	e853 3f00 	ldrex	r3, [r3]
 8002362:	61fb      	str	r3, [r7, #28]
   return(result);
 8002364:	69fb      	ldr	r3, [r7, #28]
 8002366:	f023 0301 	bic.w	r3, r3, #1
 800236a:	64bb      	str	r3, [r7, #72]	; 0x48
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	3314      	adds	r3, #20
 8002372:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002374:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002376:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002378:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800237a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800237c:	e841 2300 	strex	r3, r2, [r1]
 8002380:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002384:	2b00      	cmp	r3, #0
 8002386:	d1e5      	bne.n	8002354 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800238c:	2b01      	cmp	r3, #1
 800238e:	d119      	bne.n	80023c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	330c      	adds	r3, #12
 8002396:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	e853 3f00 	ldrex	r3, [r3]
 800239e:	60bb      	str	r3, [r7, #8]
   return(result);
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	f023 0310 	bic.w	r3, r3, #16
 80023a6:	647b      	str	r3, [r7, #68]	; 0x44
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	330c      	adds	r3, #12
 80023ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80023b0:	61ba      	str	r2, [r7, #24]
 80023b2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023b4:	6979      	ldr	r1, [r7, #20]
 80023b6:	69ba      	ldr	r2, [r7, #24]
 80023b8:	e841 2300 	strex	r3, r2, [r1]
 80023bc:	613b      	str	r3, [r7, #16]
   return(result);
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d1e5      	bne.n	8002390 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2220      	movs	r2, #32
 80023c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80023d2:	bf00      	nop
 80023d4:	3754      	adds	r7, #84	; 0x54
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
	...

080023e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023e4:	b0c0      	sub	sp, #256	; 0x100
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	691b      	ldr	r3, [r3, #16]
 80023f4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80023f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023fc:	68d9      	ldr	r1, [r3, #12]
 80023fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	ea40 0301 	orr.w	r3, r0, r1
 8002408:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800240a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800240e:	689a      	ldr	r2, [r3, #8]
 8002410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002414:	691b      	ldr	r3, [r3, #16]
 8002416:	431a      	orrs	r2, r3
 8002418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800241c:	695b      	ldr	r3, [r3, #20]
 800241e:	431a      	orrs	r2, r3
 8002420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	4313      	orrs	r3, r2
 8002428:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800242c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002438:	f021 010c 	bic.w	r1, r1, #12
 800243c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002446:	430b      	orrs	r3, r1
 8002448:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800244a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	695b      	ldr	r3, [r3, #20]
 8002452:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002456:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800245a:	6999      	ldr	r1, [r3, #24]
 800245c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	ea40 0301 	orr.w	r3, r0, r1
 8002466:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800246c:	681a      	ldr	r2, [r3, #0]
 800246e:	4b8f      	ldr	r3, [pc, #572]	; (80026ac <UART_SetConfig+0x2cc>)
 8002470:	429a      	cmp	r2, r3
 8002472:	d005      	beq.n	8002480 <UART_SetConfig+0xa0>
 8002474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	4b8d      	ldr	r3, [pc, #564]	; (80026b0 <UART_SetConfig+0x2d0>)
 800247c:	429a      	cmp	r2, r3
 800247e:	d104      	bne.n	800248a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002480:	f7ff fb2e 	bl	8001ae0 <HAL_RCC_GetPCLK2Freq>
 8002484:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002488:	e003      	b.n	8002492 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800248a:	f7ff fb15 	bl	8001ab8 <HAL_RCC_GetPCLK1Freq>
 800248e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002496:	69db      	ldr	r3, [r3, #28]
 8002498:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800249c:	f040 810c 	bne.w	80026b8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80024a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80024a4:	2200      	movs	r2, #0
 80024a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80024aa:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80024ae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80024b2:	4622      	mov	r2, r4
 80024b4:	462b      	mov	r3, r5
 80024b6:	1891      	adds	r1, r2, r2
 80024b8:	65b9      	str	r1, [r7, #88]	; 0x58
 80024ba:	415b      	adcs	r3, r3
 80024bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80024be:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80024c2:	4621      	mov	r1, r4
 80024c4:	eb12 0801 	adds.w	r8, r2, r1
 80024c8:	4629      	mov	r1, r5
 80024ca:	eb43 0901 	adc.w	r9, r3, r1
 80024ce:	f04f 0200 	mov.w	r2, #0
 80024d2:	f04f 0300 	mov.w	r3, #0
 80024d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024e2:	4690      	mov	r8, r2
 80024e4:	4699      	mov	r9, r3
 80024e6:	4623      	mov	r3, r4
 80024e8:	eb18 0303 	adds.w	r3, r8, r3
 80024ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80024f0:	462b      	mov	r3, r5
 80024f2:	eb49 0303 	adc.w	r3, r9, r3
 80024f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80024fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002506:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800250a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800250e:	460b      	mov	r3, r1
 8002510:	18db      	adds	r3, r3, r3
 8002512:	653b      	str	r3, [r7, #80]	; 0x50
 8002514:	4613      	mov	r3, r2
 8002516:	eb42 0303 	adc.w	r3, r2, r3
 800251a:	657b      	str	r3, [r7, #84]	; 0x54
 800251c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002520:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002524:	f7fd fea4 	bl	8000270 <__aeabi_uldivmod>
 8002528:	4602      	mov	r2, r0
 800252a:	460b      	mov	r3, r1
 800252c:	4b61      	ldr	r3, [pc, #388]	; (80026b4 <UART_SetConfig+0x2d4>)
 800252e:	fba3 2302 	umull	r2, r3, r3, r2
 8002532:	095b      	lsrs	r3, r3, #5
 8002534:	011c      	lsls	r4, r3, #4
 8002536:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800253a:	2200      	movs	r2, #0
 800253c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002540:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002544:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002548:	4642      	mov	r2, r8
 800254a:	464b      	mov	r3, r9
 800254c:	1891      	adds	r1, r2, r2
 800254e:	64b9      	str	r1, [r7, #72]	; 0x48
 8002550:	415b      	adcs	r3, r3
 8002552:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002554:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002558:	4641      	mov	r1, r8
 800255a:	eb12 0a01 	adds.w	sl, r2, r1
 800255e:	4649      	mov	r1, r9
 8002560:	eb43 0b01 	adc.w	fp, r3, r1
 8002564:	f04f 0200 	mov.w	r2, #0
 8002568:	f04f 0300 	mov.w	r3, #0
 800256c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002570:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002574:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002578:	4692      	mov	sl, r2
 800257a:	469b      	mov	fp, r3
 800257c:	4643      	mov	r3, r8
 800257e:	eb1a 0303 	adds.w	r3, sl, r3
 8002582:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002586:	464b      	mov	r3, r9
 8002588:	eb4b 0303 	adc.w	r3, fp, r3
 800258c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800259c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80025a0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80025a4:	460b      	mov	r3, r1
 80025a6:	18db      	adds	r3, r3, r3
 80025a8:	643b      	str	r3, [r7, #64]	; 0x40
 80025aa:	4613      	mov	r3, r2
 80025ac:	eb42 0303 	adc.w	r3, r2, r3
 80025b0:	647b      	str	r3, [r7, #68]	; 0x44
 80025b2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80025b6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80025ba:	f7fd fe59 	bl	8000270 <__aeabi_uldivmod>
 80025be:	4602      	mov	r2, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	4611      	mov	r1, r2
 80025c4:	4b3b      	ldr	r3, [pc, #236]	; (80026b4 <UART_SetConfig+0x2d4>)
 80025c6:	fba3 2301 	umull	r2, r3, r3, r1
 80025ca:	095b      	lsrs	r3, r3, #5
 80025cc:	2264      	movs	r2, #100	; 0x64
 80025ce:	fb02 f303 	mul.w	r3, r2, r3
 80025d2:	1acb      	subs	r3, r1, r3
 80025d4:	00db      	lsls	r3, r3, #3
 80025d6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80025da:	4b36      	ldr	r3, [pc, #216]	; (80026b4 <UART_SetConfig+0x2d4>)
 80025dc:	fba3 2302 	umull	r2, r3, r3, r2
 80025e0:	095b      	lsrs	r3, r3, #5
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80025e8:	441c      	add	r4, r3
 80025ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025ee:	2200      	movs	r2, #0
 80025f0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80025f4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80025f8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80025fc:	4642      	mov	r2, r8
 80025fe:	464b      	mov	r3, r9
 8002600:	1891      	adds	r1, r2, r2
 8002602:	63b9      	str	r1, [r7, #56]	; 0x38
 8002604:	415b      	adcs	r3, r3
 8002606:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002608:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800260c:	4641      	mov	r1, r8
 800260e:	1851      	adds	r1, r2, r1
 8002610:	6339      	str	r1, [r7, #48]	; 0x30
 8002612:	4649      	mov	r1, r9
 8002614:	414b      	adcs	r3, r1
 8002616:	637b      	str	r3, [r7, #52]	; 0x34
 8002618:	f04f 0200 	mov.w	r2, #0
 800261c:	f04f 0300 	mov.w	r3, #0
 8002620:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002624:	4659      	mov	r1, fp
 8002626:	00cb      	lsls	r3, r1, #3
 8002628:	4651      	mov	r1, sl
 800262a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800262e:	4651      	mov	r1, sl
 8002630:	00ca      	lsls	r2, r1, #3
 8002632:	4610      	mov	r0, r2
 8002634:	4619      	mov	r1, r3
 8002636:	4603      	mov	r3, r0
 8002638:	4642      	mov	r2, r8
 800263a:	189b      	adds	r3, r3, r2
 800263c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002640:	464b      	mov	r3, r9
 8002642:	460a      	mov	r2, r1
 8002644:	eb42 0303 	adc.w	r3, r2, r3
 8002648:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800264c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002658:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800265c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002660:	460b      	mov	r3, r1
 8002662:	18db      	adds	r3, r3, r3
 8002664:	62bb      	str	r3, [r7, #40]	; 0x28
 8002666:	4613      	mov	r3, r2
 8002668:	eb42 0303 	adc.w	r3, r2, r3
 800266c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800266e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002672:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002676:	f7fd fdfb 	bl	8000270 <__aeabi_uldivmod>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	4b0d      	ldr	r3, [pc, #52]	; (80026b4 <UART_SetConfig+0x2d4>)
 8002680:	fba3 1302 	umull	r1, r3, r3, r2
 8002684:	095b      	lsrs	r3, r3, #5
 8002686:	2164      	movs	r1, #100	; 0x64
 8002688:	fb01 f303 	mul.w	r3, r1, r3
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	3332      	adds	r3, #50	; 0x32
 8002692:	4a08      	ldr	r2, [pc, #32]	; (80026b4 <UART_SetConfig+0x2d4>)
 8002694:	fba2 2303 	umull	r2, r3, r2, r3
 8002698:	095b      	lsrs	r3, r3, #5
 800269a:	f003 0207 	and.w	r2, r3, #7
 800269e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4422      	add	r2, r4
 80026a6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80026a8:	e106      	b.n	80028b8 <UART_SetConfig+0x4d8>
 80026aa:	bf00      	nop
 80026ac:	40011000 	.word	0x40011000
 80026b0:	40011400 	.word	0x40011400
 80026b4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026bc:	2200      	movs	r2, #0
 80026be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80026c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80026c6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80026ca:	4642      	mov	r2, r8
 80026cc:	464b      	mov	r3, r9
 80026ce:	1891      	adds	r1, r2, r2
 80026d0:	6239      	str	r1, [r7, #32]
 80026d2:	415b      	adcs	r3, r3
 80026d4:	627b      	str	r3, [r7, #36]	; 0x24
 80026d6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80026da:	4641      	mov	r1, r8
 80026dc:	1854      	adds	r4, r2, r1
 80026de:	4649      	mov	r1, r9
 80026e0:	eb43 0501 	adc.w	r5, r3, r1
 80026e4:	f04f 0200 	mov.w	r2, #0
 80026e8:	f04f 0300 	mov.w	r3, #0
 80026ec:	00eb      	lsls	r3, r5, #3
 80026ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026f2:	00e2      	lsls	r2, r4, #3
 80026f4:	4614      	mov	r4, r2
 80026f6:	461d      	mov	r5, r3
 80026f8:	4643      	mov	r3, r8
 80026fa:	18e3      	adds	r3, r4, r3
 80026fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002700:	464b      	mov	r3, r9
 8002702:	eb45 0303 	adc.w	r3, r5, r3
 8002706:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800270a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	2200      	movs	r2, #0
 8002712:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002716:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800271a:	f04f 0200 	mov.w	r2, #0
 800271e:	f04f 0300 	mov.w	r3, #0
 8002722:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002726:	4629      	mov	r1, r5
 8002728:	008b      	lsls	r3, r1, #2
 800272a:	4621      	mov	r1, r4
 800272c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002730:	4621      	mov	r1, r4
 8002732:	008a      	lsls	r2, r1, #2
 8002734:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002738:	f7fd fd9a 	bl	8000270 <__aeabi_uldivmod>
 800273c:	4602      	mov	r2, r0
 800273e:	460b      	mov	r3, r1
 8002740:	4b60      	ldr	r3, [pc, #384]	; (80028c4 <UART_SetConfig+0x4e4>)
 8002742:	fba3 2302 	umull	r2, r3, r3, r2
 8002746:	095b      	lsrs	r3, r3, #5
 8002748:	011c      	lsls	r4, r3, #4
 800274a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800274e:	2200      	movs	r2, #0
 8002750:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002754:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002758:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800275c:	4642      	mov	r2, r8
 800275e:	464b      	mov	r3, r9
 8002760:	1891      	adds	r1, r2, r2
 8002762:	61b9      	str	r1, [r7, #24]
 8002764:	415b      	adcs	r3, r3
 8002766:	61fb      	str	r3, [r7, #28]
 8002768:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800276c:	4641      	mov	r1, r8
 800276e:	1851      	adds	r1, r2, r1
 8002770:	6139      	str	r1, [r7, #16]
 8002772:	4649      	mov	r1, r9
 8002774:	414b      	adcs	r3, r1
 8002776:	617b      	str	r3, [r7, #20]
 8002778:	f04f 0200 	mov.w	r2, #0
 800277c:	f04f 0300 	mov.w	r3, #0
 8002780:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002784:	4659      	mov	r1, fp
 8002786:	00cb      	lsls	r3, r1, #3
 8002788:	4651      	mov	r1, sl
 800278a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800278e:	4651      	mov	r1, sl
 8002790:	00ca      	lsls	r2, r1, #3
 8002792:	4610      	mov	r0, r2
 8002794:	4619      	mov	r1, r3
 8002796:	4603      	mov	r3, r0
 8002798:	4642      	mov	r2, r8
 800279a:	189b      	adds	r3, r3, r2
 800279c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80027a0:	464b      	mov	r3, r9
 80027a2:	460a      	mov	r2, r1
 80027a4:	eb42 0303 	adc.w	r3, r2, r3
 80027a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80027ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	67bb      	str	r3, [r7, #120]	; 0x78
 80027b6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80027b8:	f04f 0200 	mov.w	r2, #0
 80027bc:	f04f 0300 	mov.w	r3, #0
 80027c0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80027c4:	4649      	mov	r1, r9
 80027c6:	008b      	lsls	r3, r1, #2
 80027c8:	4641      	mov	r1, r8
 80027ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027ce:	4641      	mov	r1, r8
 80027d0:	008a      	lsls	r2, r1, #2
 80027d2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80027d6:	f7fd fd4b 	bl	8000270 <__aeabi_uldivmod>
 80027da:	4602      	mov	r2, r0
 80027dc:	460b      	mov	r3, r1
 80027de:	4611      	mov	r1, r2
 80027e0:	4b38      	ldr	r3, [pc, #224]	; (80028c4 <UART_SetConfig+0x4e4>)
 80027e2:	fba3 2301 	umull	r2, r3, r3, r1
 80027e6:	095b      	lsrs	r3, r3, #5
 80027e8:	2264      	movs	r2, #100	; 0x64
 80027ea:	fb02 f303 	mul.w	r3, r2, r3
 80027ee:	1acb      	subs	r3, r1, r3
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	3332      	adds	r3, #50	; 0x32
 80027f4:	4a33      	ldr	r2, [pc, #204]	; (80028c4 <UART_SetConfig+0x4e4>)
 80027f6:	fba2 2303 	umull	r2, r3, r2, r3
 80027fa:	095b      	lsrs	r3, r3, #5
 80027fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002800:	441c      	add	r4, r3
 8002802:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002806:	2200      	movs	r2, #0
 8002808:	673b      	str	r3, [r7, #112]	; 0x70
 800280a:	677a      	str	r2, [r7, #116]	; 0x74
 800280c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002810:	4642      	mov	r2, r8
 8002812:	464b      	mov	r3, r9
 8002814:	1891      	adds	r1, r2, r2
 8002816:	60b9      	str	r1, [r7, #8]
 8002818:	415b      	adcs	r3, r3
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002820:	4641      	mov	r1, r8
 8002822:	1851      	adds	r1, r2, r1
 8002824:	6039      	str	r1, [r7, #0]
 8002826:	4649      	mov	r1, r9
 8002828:	414b      	adcs	r3, r1
 800282a:	607b      	str	r3, [r7, #4]
 800282c:	f04f 0200 	mov.w	r2, #0
 8002830:	f04f 0300 	mov.w	r3, #0
 8002834:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002838:	4659      	mov	r1, fp
 800283a:	00cb      	lsls	r3, r1, #3
 800283c:	4651      	mov	r1, sl
 800283e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002842:	4651      	mov	r1, sl
 8002844:	00ca      	lsls	r2, r1, #3
 8002846:	4610      	mov	r0, r2
 8002848:	4619      	mov	r1, r3
 800284a:	4603      	mov	r3, r0
 800284c:	4642      	mov	r2, r8
 800284e:	189b      	adds	r3, r3, r2
 8002850:	66bb      	str	r3, [r7, #104]	; 0x68
 8002852:	464b      	mov	r3, r9
 8002854:	460a      	mov	r2, r1
 8002856:	eb42 0303 	adc.w	r3, r2, r3
 800285a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800285c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	663b      	str	r3, [r7, #96]	; 0x60
 8002866:	667a      	str	r2, [r7, #100]	; 0x64
 8002868:	f04f 0200 	mov.w	r2, #0
 800286c:	f04f 0300 	mov.w	r3, #0
 8002870:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002874:	4649      	mov	r1, r9
 8002876:	008b      	lsls	r3, r1, #2
 8002878:	4641      	mov	r1, r8
 800287a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800287e:	4641      	mov	r1, r8
 8002880:	008a      	lsls	r2, r1, #2
 8002882:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002886:	f7fd fcf3 	bl	8000270 <__aeabi_uldivmod>
 800288a:	4602      	mov	r2, r0
 800288c:	460b      	mov	r3, r1
 800288e:	4b0d      	ldr	r3, [pc, #52]	; (80028c4 <UART_SetConfig+0x4e4>)
 8002890:	fba3 1302 	umull	r1, r3, r3, r2
 8002894:	095b      	lsrs	r3, r3, #5
 8002896:	2164      	movs	r1, #100	; 0x64
 8002898:	fb01 f303 	mul.w	r3, r1, r3
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	011b      	lsls	r3, r3, #4
 80028a0:	3332      	adds	r3, #50	; 0x32
 80028a2:	4a08      	ldr	r2, [pc, #32]	; (80028c4 <UART_SetConfig+0x4e4>)
 80028a4:	fba2 2303 	umull	r2, r3, r2, r3
 80028a8:	095b      	lsrs	r3, r3, #5
 80028aa:	f003 020f 	and.w	r2, r3, #15
 80028ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4422      	add	r2, r4
 80028b6:	609a      	str	r2, [r3, #8]
}
 80028b8:	bf00      	nop
 80028ba:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80028be:	46bd      	mov	sp, r7
 80028c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028c4:	51eb851f 	.word	0x51eb851f

080028c8 <__NVIC_SetPriority>:
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	4603      	mov	r3, r0
 80028d0:	6039      	str	r1, [r7, #0]
 80028d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	db0a      	blt.n	80028f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	490c      	ldr	r1, [pc, #48]	; (8002914 <__NVIC_SetPriority+0x4c>)
 80028e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e6:	0112      	lsls	r2, r2, #4
 80028e8:	b2d2      	uxtb	r2, r2
 80028ea:	440b      	add	r3, r1
 80028ec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80028f0:	e00a      	b.n	8002908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	4908      	ldr	r1, [pc, #32]	; (8002918 <__NVIC_SetPriority+0x50>)
 80028f8:	79fb      	ldrb	r3, [r7, #7]
 80028fa:	f003 030f 	and.w	r3, r3, #15
 80028fe:	3b04      	subs	r3, #4
 8002900:	0112      	lsls	r2, r2, #4
 8002902:	b2d2      	uxtb	r2, r2
 8002904:	440b      	add	r3, r1
 8002906:	761a      	strb	r2, [r3, #24]
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	e000e100 	.word	0xe000e100
 8002918:	e000ed00 	.word	0xe000ed00

0800291c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8002920:	4b05      	ldr	r3, [pc, #20]	; (8002938 <SysTick_Handler+0x1c>)
 8002922:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002924:	f001 fcfe 	bl	8004324 <xTaskGetSchedulerState>
 8002928:	4603      	mov	r3, r0
 800292a:	2b01      	cmp	r3, #1
 800292c:	d001      	beq.n	8002932 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800292e:	f002 fae3 	bl	8004ef8 <xPortSysTickHandler>
  }
}
 8002932:	bf00      	nop
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	e000e010 	.word	0xe000e010

0800293c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002940:	2100      	movs	r1, #0
 8002942:	f06f 0004 	mvn.w	r0, #4
 8002946:	f7ff ffbf 	bl	80028c8 <__NVIC_SetPriority>
#endif
}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002956:	f3ef 8305 	mrs	r3, IPSR
 800295a:	603b      	str	r3, [r7, #0]
  return(result);
 800295c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800295e:	2b00      	cmp	r3, #0
 8002960:	d003      	beq.n	800296a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002962:	f06f 0305 	mvn.w	r3, #5
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	e00c      	b.n	8002984 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800296a:	4b0a      	ldr	r3, [pc, #40]	; (8002994 <osKernelInitialize+0x44>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d105      	bne.n	800297e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002972:	4b08      	ldr	r3, [pc, #32]	; (8002994 <osKernelInitialize+0x44>)
 8002974:	2201      	movs	r2, #1
 8002976:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002978:	2300      	movs	r3, #0
 800297a:	607b      	str	r3, [r7, #4]
 800297c:	e002      	b.n	8002984 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800297e:	f04f 33ff 	mov.w	r3, #4294967295
 8002982:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002984:	687b      	ldr	r3, [r7, #4]
}
 8002986:	4618      	mov	r0, r3
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	2000013c 	.word	0x2000013c

08002998 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800299e:	f3ef 8305 	mrs	r3, IPSR
 80029a2:	603b      	str	r3, [r7, #0]
  return(result);
 80029a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d003      	beq.n	80029b2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80029aa:	f06f 0305 	mvn.w	r3, #5
 80029ae:	607b      	str	r3, [r7, #4]
 80029b0:	e010      	b.n	80029d4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80029b2:	4b0b      	ldr	r3, [pc, #44]	; (80029e0 <osKernelStart+0x48>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d109      	bne.n	80029ce <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80029ba:	f7ff ffbf 	bl	800293c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80029be:	4b08      	ldr	r3, [pc, #32]	; (80029e0 <osKernelStart+0x48>)
 80029c0:	2202      	movs	r2, #2
 80029c2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80029c4:	f001 f866 	bl	8003a94 <vTaskStartScheduler>
      stat = osOK;
 80029c8:	2300      	movs	r3, #0
 80029ca:	607b      	str	r3, [r7, #4]
 80029cc:	e002      	b.n	80029d4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80029ce:	f04f 33ff 	mov.w	r3, #4294967295
 80029d2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80029d4:	687b      	ldr	r3, [r7, #4]
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3708      	adds	r7, #8
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	2000013c 	.word	0x2000013c

080029e4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b08e      	sub	sp, #56	; 0x38
 80029e8:	af04      	add	r7, sp, #16
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80029f0:	2300      	movs	r3, #0
 80029f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80029f4:	f3ef 8305 	mrs	r3, IPSR
 80029f8:	617b      	str	r3, [r7, #20]
  return(result);
 80029fa:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d17e      	bne.n	8002afe <osThreadNew+0x11a>
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d07b      	beq.n	8002afe <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002a06:	2380      	movs	r3, #128	; 0x80
 8002a08:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002a0a:	2318      	movs	r3, #24
 8002a0c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8002a12:	f04f 33ff 	mov.w	r3, #4294967295
 8002a16:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d045      	beq.n	8002aaa <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d002      	beq.n	8002a2c <osThreadNew+0x48>
        name = attr->name;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	699b      	ldr	r3, [r3, #24]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d002      	beq.n	8002a3a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	699b      	ldr	r3, [r3, #24]
 8002a38:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d008      	beq.n	8002a52 <osThreadNew+0x6e>
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	2b38      	cmp	r3, #56	; 0x38
 8002a44:	d805      	bhi.n	8002a52 <osThreadNew+0x6e>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f003 0301 	and.w	r3, r3, #1
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d001      	beq.n	8002a56 <osThreadNew+0x72>
        return (NULL);
 8002a52:	2300      	movs	r3, #0
 8002a54:	e054      	b.n	8002b00 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d003      	beq.n	8002a66 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	089b      	lsrs	r3, r3, #2
 8002a64:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d00e      	beq.n	8002a8c <osThreadNew+0xa8>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	2b5b      	cmp	r3, #91	; 0x5b
 8002a74:	d90a      	bls.n	8002a8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d006      	beq.n	8002a8c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	695b      	ldr	r3, [r3, #20]
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d002      	beq.n	8002a8c <osThreadNew+0xa8>
        mem = 1;
 8002a86:	2301      	movs	r3, #1
 8002a88:	61bb      	str	r3, [r7, #24]
 8002a8a:	e010      	b.n	8002aae <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d10c      	bne.n	8002aae <osThreadNew+0xca>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d108      	bne.n	8002aae <osThreadNew+0xca>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	691b      	ldr	r3, [r3, #16]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d104      	bne.n	8002aae <osThreadNew+0xca>
          mem = 0;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	61bb      	str	r3, [r7, #24]
 8002aa8:	e001      	b.n	8002aae <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d110      	bne.n	8002ad6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002ab8:	687a      	ldr	r2, [r7, #4]
 8002aba:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002abc:	9202      	str	r2, [sp, #8]
 8002abe:	9301      	str	r3, [sp, #4]
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	9300      	str	r3, [sp, #0]
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	6a3a      	ldr	r2, [r7, #32]
 8002ac8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002aca:	68f8      	ldr	r0, [r7, #12]
 8002acc:	f000 fe0c 	bl	80036e8 <xTaskCreateStatic>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	613b      	str	r3, [r7, #16]
 8002ad4:	e013      	b.n	8002afe <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d110      	bne.n	8002afe <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002adc:	6a3b      	ldr	r3, [r7, #32]
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	f107 0310 	add.w	r3, r7, #16
 8002ae4:	9301      	str	r3, [sp, #4]
 8002ae6:	69fb      	ldr	r3, [r7, #28]
 8002ae8:	9300      	str	r3, [sp, #0]
 8002aea:	68bb      	ldr	r3, [r7, #8]
 8002aec:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f000 fe57 	bl	80037a2 <xTaskCreate>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d001      	beq.n	8002afe <osThreadNew+0x11a>
            hTask = NULL;
 8002afa:	2300      	movs	r3, #0
 8002afc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002afe:	693b      	ldr	r3, [r7, #16]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3728      	adds	r7, #40	; 0x28
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b084      	sub	sp, #16
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b10:	f3ef 8305 	mrs	r3, IPSR
 8002b14:	60bb      	str	r3, [r7, #8]
  return(result);
 8002b16:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d003      	beq.n	8002b24 <osDelay+0x1c>
    stat = osErrorISR;
 8002b1c:	f06f 0305 	mvn.w	r3, #5
 8002b20:	60fb      	str	r3, [r7, #12]
 8002b22:	e007      	b.n	8002b34 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002b24:	2300      	movs	r3, #0
 8002b26:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d002      	beq.n	8002b34 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002b2e:	6878      	ldr	r0, [r7, #4]
 8002b30:	f000 ff7c 	bl	8003a2c <vTaskDelay>
    }
  }

  return (stat);
 8002b34:	68fb      	ldr	r3, [r7, #12]
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3710      	adds	r7, #16
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
	...

08002b40 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002b40:	b480      	push	{r7}
 8002b42:	b085      	sub	sp, #20
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	60b9      	str	r1, [r7, #8]
 8002b4a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	4a07      	ldr	r2, [pc, #28]	; (8002b6c <vApplicationGetIdleTaskMemory+0x2c>)
 8002b50:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	4a06      	ldr	r2, [pc, #24]	; (8002b70 <vApplicationGetIdleTaskMemory+0x30>)
 8002b56:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2280      	movs	r2, #128	; 0x80
 8002b5c:	601a      	str	r2, [r3, #0]
}
 8002b5e:	bf00      	nop
 8002b60:	3714      	adds	r7, #20
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	20000140 	.word	0x20000140
 8002b70:	2000019c 	.word	0x2000019c

08002b74 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002b74:	b480      	push	{r7}
 8002b76:	b085      	sub	sp, #20
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	4a07      	ldr	r2, [pc, #28]	; (8002ba0 <vApplicationGetTimerTaskMemory+0x2c>)
 8002b84:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	4a06      	ldr	r2, [pc, #24]	; (8002ba4 <vApplicationGetTimerTaskMemory+0x30>)
 8002b8a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b92:	601a      	str	r2, [r3, #0]
}
 8002b94:	bf00      	nop
 8002b96:	3714      	adds	r7, #20
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9e:	4770      	bx	lr
 8002ba0:	2000039c 	.word	0x2000039c
 8002ba4:	200003f8 	.word	0x200003f8

08002ba8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f103 0208 	add.w	r2, r3, #8
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f103 0208 	add.w	r2, r3, #8
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f103 0208 	add.w	r2, r3, #8
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002bdc:	bf00      	nop
 8002bde:	370c      	adds	r7, #12
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr

08002c02 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c02:	b480      	push	{r7}
 8002c04:	b085      	sub	sp, #20
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
 8002c0a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	68fa      	ldr	r2, [r7, #12]
 8002c16:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	689a      	ldr	r2, [r3, #8]
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	683a      	ldr	r2, [r7, #0]
 8002c26:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	683a      	ldr	r2, [r7, #0]
 8002c2c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	1c5a      	adds	r2, r3, #1
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	601a      	str	r2, [r3, #0]
}
 8002c3e:	bf00      	nop
 8002c40:	3714      	adds	r7, #20
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr

08002c4a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c4a:	b480      	push	{r7}
 8002c4c:	b085      	sub	sp, #20
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	6078      	str	r0, [r7, #4]
 8002c52:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c60:	d103      	bne.n	8002c6a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	60fb      	str	r3, [r7, #12]
 8002c68:	e00c      	b.n	8002c84 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	3308      	adds	r3, #8
 8002c6e:	60fb      	str	r3, [r7, #12]
 8002c70:	e002      	b.n	8002c78 <vListInsert+0x2e>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	68ba      	ldr	r2, [r7, #8]
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d2f6      	bcs.n	8002c72 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	685a      	ldr	r2, [r3, #4]
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	683a      	ldr	r2, [r7, #0]
 8002c92:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	68fa      	ldr	r2, [r7, #12]
 8002c98:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	683a      	ldr	r2, [r7, #0]
 8002c9e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	1c5a      	adds	r2, r3, #1
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	601a      	str	r2, [r3, #0]
}
 8002cb0:	bf00      	nop
 8002cb2:	3714      	adds	r7, #20
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	691b      	ldr	r3, [r3, #16]
 8002cc8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	6892      	ldr	r2, [r2, #8]
 8002cd2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	687a      	ldr	r2, [r7, #4]
 8002cda:	6852      	ldr	r2, [r2, #4]
 8002cdc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d103      	bne.n	8002cf0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	689a      	ldr	r2, [r3, #8]
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	1e5a      	subs	r2, r3, #1
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3714      	adds	r7, #20
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0e:	4770      	bx	lr

08002d10 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d10a      	bne.n	8002d3a <xQueueGenericReset+0x2a>
	__asm volatile
 8002d24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d28:	f383 8811 	msr	BASEPRI, r3
 8002d2c:	f3bf 8f6f 	isb	sy
 8002d30:	f3bf 8f4f 	dsb	sy
 8002d34:	60bb      	str	r3, [r7, #8]
}
 8002d36:	bf00      	nop
 8002d38:	e7fe      	b.n	8002d38 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002d3a:	f002 f84b 	bl	8004dd4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d46:	68f9      	ldr	r1, [r7, #12]
 8002d48:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002d4a:	fb01 f303 	mul.w	r3, r1, r3
 8002d4e:	441a      	add	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	2200      	movs	r2, #0
 8002d58:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	68f9      	ldr	r1, [r7, #12]
 8002d6e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002d70:	fb01 f303 	mul.w	r3, r1, r3
 8002d74:	441a      	add	r2, r3
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	22ff      	movs	r2, #255	; 0xff
 8002d7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	22ff      	movs	r2, #255	; 0xff
 8002d86:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d114      	bne.n	8002dba <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	691b      	ldr	r3, [r3, #16]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d01a      	beq.n	8002dce <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	3310      	adds	r3, #16
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f001 f903 	bl	8003fa8 <xTaskRemoveFromEventList>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d012      	beq.n	8002dce <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002da8:	4b0c      	ldr	r3, [pc, #48]	; (8002ddc <xQueueGenericReset+0xcc>)
 8002daa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	f3bf 8f4f 	dsb	sy
 8002db4:	f3bf 8f6f 	isb	sy
 8002db8:	e009      	b.n	8002dce <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	3310      	adds	r3, #16
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7ff fef2 	bl	8002ba8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	3324      	adds	r3, #36	; 0x24
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7ff feed 	bl	8002ba8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002dce:	f002 f831 	bl	8004e34 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002dd2:	2301      	movs	r3, #1
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3710      	adds	r7, #16
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	e000ed04 	.word	0xe000ed04

08002de0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b08e      	sub	sp, #56	; 0x38
 8002de4:	af02      	add	r7, sp, #8
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
 8002dec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d10a      	bne.n	8002e0a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002df8:	f383 8811 	msr	BASEPRI, r3
 8002dfc:	f3bf 8f6f 	isb	sy
 8002e00:	f3bf 8f4f 	dsb	sy
 8002e04:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e06:	bf00      	nop
 8002e08:	e7fe      	b.n	8002e08 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d10a      	bne.n	8002e26 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e14:	f383 8811 	msr	BASEPRI, r3
 8002e18:	f3bf 8f6f 	isb	sy
 8002e1c:	f3bf 8f4f 	dsb	sy
 8002e20:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002e22:	bf00      	nop
 8002e24:	e7fe      	b.n	8002e24 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d002      	beq.n	8002e32 <xQueueGenericCreateStatic+0x52>
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d001      	beq.n	8002e36 <xQueueGenericCreateStatic+0x56>
 8002e32:	2301      	movs	r3, #1
 8002e34:	e000      	b.n	8002e38 <xQueueGenericCreateStatic+0x58>
 8002e36:	2300      	movs	r3, #0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d10a      	bne.n	8002e52 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e40:	f383 8811 	msr	BASEPRI, r3
 8002e44:	f3bf 8f6f 	isb	sy
 8002e48:	f3bf 8f4f 	dsb	sy
 8002e4c:	623b      	str	r3, [r7, #32]
}
 8002e4e:	bf00      	nop
 8002e50:	e7fe      	b.n	8002e50 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d102      	bne.n	8002e5e <xQueueGenericCreateStatic+0x7e>
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d101      	bne.n	8002e62 <xQueueGenericCreateStatic+0x82>
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e000      	b.n	8002e64 <xQueueGenericCreateStatic+0x84>
 8002e62:	2300      	movs	r3, #0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d10a      	bne.n	8002e7e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002e68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e6c:	f383 8811 	msr	BASEPRI, r3
 8002e70:	f3bf 8f6f 	isb	sy
 8002e74:	f3bf 8f4f 	dsb	sy
 8002e78:	61fb      	str	r3, [r7, #28]
}
 8002e7a:	bf00      	nop
 8002e7c:	e7fe      	b.n	8002e7c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002e7e:	2350      	movs	r3, #80	; 0x50
 8002e80:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	2b50      	cmp	r3, #80	; 0x50
 8002e86:	d00a      	beq.n	8002e9e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e8c:	f383 8811 	msr	BASEPRI, r3
 8002e90:	f3bf 8f6f 	isb	sy
 8002e94:	f3bf 8f4f 	dsb	sy
 8002e98:	61bb      	str	r3, [r7, #24]
}
 8002e9a:	bf00      	nop
 8002e9c:	e7fe      	b.n	8002e9c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002e9e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002ea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00d      	beq.n	8002ec6 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002eb2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002eb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	68b9      	ldr	r1, [r7, #8]
 8002ec0:	68f8      	ldr	r0, [r7, #12]
 8002ec2:	f000 f805 	bl	8002ed0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	3730      	adds	r7, #48	; 0x30
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b084      	sub	sp, #16
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	60b9      	str	r1, [r7, #8]
 8002eda:	607a      	str	r2, [r7, #4]
 8002edc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d103      	bne.n	8002eec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	69ba      	ldr	r2, [r7, #24]
 8002ee8:	601a      	str	r2, [r3, #0]
 8002eea:	e002      	b.n	8002ef2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002ef2:	69bb      	ldr	r3, [r7, #24]
 8002ef4:	68fa      	ldr	r2, [r7, #12]
 8002ef6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	68ba      	ldr	r2, [r7, #8]
 8002efc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002efe:	2101      	movs	r1, #1
 8002f00:	69b8      	ldr	r0, [r7, #24]
 8002f02:	f7ff ff05 	bl	8002d10 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002f06:	69bb      	ldr	r3, [r7, #24]
 8002f08:	78fa      	ldrb	r2, [r7, #3]
 8002f0a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002f0e:	bf00      	nop
 8002f10:	3710      	adds	r7, #16
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bd80      	pop	{r7, pc}
	...

08002f18 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b08e      	sub	sp, #56	; 0x38
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	60f8      	str	r0, [r7, #12]
 8002f20:	60b9      	str	r1, [r7, #8]
 8002f22:	607a      	str	r2, [r7, #4]
 8002f24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002f26:	2300      	movs	r3, #0
 8002f28:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002f2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d10a      	bne.n	8002f4a <xQueueGenericSend+0x32>
	__asm volatile
 8002f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f38:	f383 8811 	msr	BASEPRI, r3
 8002f3c:	f3bf 8f6f 	isb	sy
 8002f40:	f3bf 8f4f 	dsb	sy
 8002f44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002f46:	bf00      	nop
 8002f48:	e7fe      	b.n	8002f48 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002f4a:	68bb      	ldr	r3, [r7, #8]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d103      	bne.n	8002f58 <xQueueGenericSend+0x40>
 8002f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d101      	bne.n	8002f5c <xQueueGenericSend+0x44>
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e000      	b.n	8002f5e <xQueueGenericSend+0x46>
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d10a      	bne.n	8002f78 <xQueueGenericSend+0x60>
	__asm volatile
 8002f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f66:	f383 8811 	msr	BASEPRI, r3
 8002f6a:	f3bf 8f6f 	isb	sy
 8002f6e:	f3bf 8f4f 	dsb	sy
 8002f72:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002f74:	bf00      	nop
 8002f76:	e7fe      	b.n	8002f76 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d103      	bne.n	8002f86 <xQueueGenericSend+0x6e>
 8002f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f82:	2b01      	cmp	r3, #1
 8002f84:	d101      	bne.n	8002f8a <xQueueGenericSend+0x72>
 8002f86:	2301      	movs	r3, #1
 8002f88:	e000      	b.n	8002f8c <xQueueGenericSend+0x74>
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d10a      	bne.n	8002fa6 <xQueueGenericSend+0x8e>
	__asm volatile
 8002f90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f94:	f383 8811 	msr	BASEPRI, r3
 8002f98:	f3bf 8f6f 	isb	sy
 8002f9c:	f3bf 8f4f 	dsb	sy
 8002fa0:	623b      	str	r3, [r7, #32]
}
 8002fa2:	bf00      	nop
 8002fa4:	e7fe      	b.n	8002fa4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002fa6:	f001 f9bd 	bl	8004324 <xTaskGetSchedulerState>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d102      	bne.n	8002fb6 <xQueueGenericSend+0x9e>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d101      	bne.n	8002fba <xQueueGenericSend+0xa2>
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e000      	b.n	8002fbc <xQueueGenericSend+0xa4>
 8002fba:	2300      	movs	r3, #0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10a      	bne.n	8002fd6 <xQueueGenericSend+0xbe>
	__asm volatile
 8002fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc4:	f383 8811 	msr	BASEPRI, r3
 8002fc8:	f3bf 8f6f 	isb	sy
 8002fcc:	f3bf 8f4f 	dsb	sy
 8002fd0:	61fb      	str	r3, [r7, #28]
}
 8002fd2:	bf00      	nop
 8002fd4:	e7fe      	b.n	8002fd4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002fd6:	f001 fefd 	bl	8004dd4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fdc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fe2:	429a      	cmp	r2, r3
 8002fe4:	d302      	bcc.n	8002fec <xQueueGenericSend+0xd4>
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d129      	bne.n	8003040 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	68b9      	ldr	r1, [r7, #8]
 8002ff0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ff2:	f000 fa0b 	bl	800340c <prvCopyDataToQueue>
 8002ff6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d010      	beq.n	8003022 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003002:	3324      	adds	r3, #36	; 0x24
 8003004:	4618      	mov	r0, r3
 8003006:	f000 ffcf 	bl	8003fa8 <xTaskRemoveFromEventList>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d013      	beq.n	8003038 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003010:	4b3f      	ldr	r3, [pc, #252]	; (8003110 <xQueueGenericSend+0x1f8>)
 8003012:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	f3bf 8f4f 	dsb	sy
 800301c:	f3bf 8f6f 	isb	sy
 8003020:	e00a      	b.n	8003038 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003024:	2b00      	cmp	r3, #0
 8003026:	d007      	beq.n	8003038 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003028:	4b39      	ldr	r3, [pc, #228]	; (8003110 <xQueueGenericSend+0x1f8>)
 800302a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800302e:	601a      	str	r2, [r3, #0]
 8003030:	f3bf 8f4f 	dsb	sy
 8003034:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003038:	f001 fefc 	bl	8004e34 <vPortExitCritical>
				return pdPASS;
 800303c:	2301      	movs	r3, #1
 800303e:	e063      	b.n	8003108 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d103      	bne.n	800304e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003046:	f001 fef5 	bl	8004e34 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800304a:	2300      	movs	r3, #0
 800304c:	e05c      	b.n	8003108 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800304e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003050:	2b00      	cmp	r3, #0
 8003052:	d106      	bne.n	8003062 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003054:	f107 0314 	add.w	r3, r7, #20
 8003058:	4618      	mov	r0, r3
 800305a:	f001 f809 	bl	8004070 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800305e:	2301      	movs	r3, #1
 8003060:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003062:	f001 fee7 	bl	8004e34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003066:	f000 fd7b 	bl	8003b60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800306a:	f001 feb3 	bl	8004dd4 <vPortEnterCritical>
 800306e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003070:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003074:	b25b      	sxtb	r3, r3
 8003076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800307a:	d103      	bne.n	8003084 <xQueueGenericSend+0x16c>
 800307c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800307e:	2200      	movs	r2, #0
 8003080:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003086:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800308a:	b25b      	sxtb	r3, r3
 800308c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003090:	d103      	bne.n	800309a <xQueueGenericSend+0x182>
 8003092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003094:	2200      	movs	r2, #0
 8003096:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800309a:	f001 fecb 	bl	8004e34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800309e:	1d3a      	adds	r2, r7, #4
 80030a0:	f107 0314 	add.w	r3, r7, #20
 80030a4:	4611      	mov	r1, r2
 80030a6:	4618      	mov	r0, r3
 80030a8:	f000 fff8 	bl	800409c <xTaskCheckForTimeOut>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d124      	bne.n	80030fc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80030b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80030b4:	f000 faa2 	bl	80035fc <prvIsQueueFull>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d018      	beq.n	80030f0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80030be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030c0:	3310      	adds	r3, #16
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	4611      	mov	r1, r2
 80030c6:	4618      	mov	r0, r3
 80030c8:	f000 ff1e 	bl	8003f08 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80030cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80030ce:	f000 fa2d 	bl	800352c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80030d2:	f000 fd53 	bl	8003b7c <xTaskResumeAll>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f47f af7c 	bne.w	8002fd6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80030de:	4b0c      	ldr	r3, [pc, #48]	; (8003110 <xQueueGenericSend+0x1f8>)
 80030e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030e4:	601a      	str	r2, [r3, #0]
 80030e6:	f3bf 8f4f 	dsb	sy
 80030ea:	f3bf 8f6f 	isb	sy
 80030ee:	e772      	b.n	8002fd6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80030f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80030f2:	f000 fa1b 	bl	800352c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80030f6:	f000 fd41 	bl	8003b7c <xTaskResumeAll>
 80030fa:	e76c      	b.n	8002fd6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80030fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80030fe:	f000 fa15 	bl	800352c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003102:	f000 fd3b 	bl	8003b7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003106:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003108:	4618      	mov	r0, r3
 800310a:	3738      	adds	r7, #56	; 0x38
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	e000ed04 	.word	0xe000ed04

08003114 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b090      	sub	sp, #64	; 0x40
 8003118:	af00      	add	r7, sp, #0
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
 8003120:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8003126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003128:	2b00      	cmp	r3, #0
 800312a:	d10a      	bne.n	8003142 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800312c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003130:	f383 8811 	msr	BASEPRI, r3
 8003134:	f3bf 8f6f 	isb	sy
 8003138:	f3bf 8f4f 	dsb	sy
 800313c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800313e:	bf00      	nop
 8003140:	e7fe      	b.n	8003140 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003142:	68bb      	ldr	r3, [r7, #8]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d103      	bne.n	8003150 <xQueueGenericSendFromISR+0x3c>
 8003148:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800314a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314c:	2b00      	cmp	r3, #0
 800314e:	d101      	bne.n	8003154 <xQueueGenericSendFromISR+0x40>
 8003150:	2301      	movs	r3, #1
 8003152:	e000      	b.n	8003156 <xQueueGenericSendFromISR+0x42>
 8003154:	2300      	movs	r3, #0
 8003156:	2b00      	cmp	r3, #0
 8003158:	d10a      	bne.n	8003170 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800315a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800315e:	f383 8811 	msr	BASEPRI, r3
 8003162:	f3bf 8f6f 	isb	sy
 8003166:	f3bf 8f4f 	dsb	sy
 800316a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800316c:	bf00      	nop
 800316e:	e7fe      	b.n	800316e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	2b02      	cmp	r3, #2
 8003174:	d103      	bne.n	800317e <xQueueGenericSendFromISR+0x6a>
 8003176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800317a:	2b01      	cmp	r3, #1
 800317c:	d101      	bne.n	8003182 <xQueueGenericSendFromISR+0x6e>
 800317e:	2301      	movs	r3, #1
 8003180:	e000      	b.n	8003184 <xQueueGenericSendFromISR+0x70>
 8003182:	2300      	movs	r3, #0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d10a      	bne.n	800319e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800318c:	f383 8811 	msr	BASEPRI, r3
 8003190:	f3bf 8f6f 	isb	sy
 8003194:	f3bf 8f4f 	dsb	sy
 8003198:	623b      	str	r3, [r7, #32]
}
 800319a:	bf00      	nop
 800319c:	e7fe      	b.n	800319c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800319e:	f001 fefb 	bl	8004f98 <vPortValidateInterruptPriority>
	__asm volatile
 80031a2:	f3ef 8211 	mrs	r2, BASEPRI
 80031a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031aa:	f383 8811 	msr	BASEPRI, r3
 80031ae:	f3bf 8f6f 	isb	sy
 80031b2:	f3bf 8f4f 	dsb	sy
 80031b6:	61fa      	str	r2, [r7, #28]
 80031b8:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80031ba:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80031bc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80031be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d302      	bcc.n	80031d0 <xQueueGenericSendFromISR+0xbc>
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d12f      	bne.n	8003230 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80031d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80031d6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80031da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031de:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80031e0:	683a      	ldr	r2, [r7, #0]
 80031e2:	68b9      	ldr	r1, [r7, #8]
 80031e4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80031e6:	f000 f911 	bl	800340c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80031ea:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80031ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f2:	d112      	bne.n	800321a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80031f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d016      	beq.n	800322a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031fe:	3324      	adds	r3, #36	; 0x24
 8003200:	4618      	mov	r0, r3
 8003202:	f000 fed1 	bl	8003fa8 <xTaskRemoveFromEventList>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d00e      	beq.n	800322a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00b      	beq.n	800322a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2201      	movs	r2, #1
 8003216:	601a      	str	r2, [r3, #0]
 8003218:	e007      	b.n	800322a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800321a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800321e:	3301      	adds	r3, #1
 8003220:	b2db      	uxtb	r3, r3
 8003222:	b25a      	sxtb	r2, r3
 8003224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003226:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800322a:	2301      	movs	r3, #1
 800322c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800322e:	e001      	b.n	8003234 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003230:	2300      	movs	r3, #0
 8003232:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003234:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003236:	617b      	str	r3, [r7, #20]
	__asm volatile
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	f383 8811 	msr	BASEPRI, r3
}
 800323e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003242:	4618      	mov	r0, r3
 8003244:	3740      	adds	r7, #64	; 0x40
 8003246:	46bd      	mov	sp, r7
 8003248:	bd80      	pop	{r7, pc}
	...

0800324c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800324c:	b580      	push	{r7, lr}
 800324e:	b08c      	sub	sp, #48	; 0x30
 8003250:	af00      	add	r7, sp, #0
 8003252:	60f8      	str	r0, [r7, #12]
 8003254:	60b9      	str	r1, [r7, #8]
 8003256:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003258:	2300      	movs	r3, #0
 800325a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003260:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003262:	2b00      	cmp	r3, #0
 8003264:	d10a      	bne.n	800327c <xQueueReceive+0x30>
	__asm volatile
 8003266:	f04f 0350 	mov.w	r3, #80	; 0x50
 800326a:	f383 8811 	msr	BASEPRI, r3
 800326e:	f3bf 8f6f 	isb	sy
 8003272:	f3bf 8f4f 	dsb	sy
 8003276:	623b      	str	r3, [r7, #32]
}
 8003278:	bf00      	nop
 800327a:	e7fe      	b.n	800327a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d103      	bne.n	800328a <xQueueReceive+0x3e>
 8003282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003284:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <xQueueReceive+0x42>
 800328a:	2301      	movs	r3, #1
 800328c:	e000      	b.n	8003290 <xQueueReceive+0x44>
 800328e:	2300      	movs	r3, #0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d10a      	bne.n	80032aa <xQueueReceive+0x5e>
	__asm volatile
 8003294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003298:	f383 8811 	msr	BASEPRI, r3
 800329c:	f3bf 8f6f 	isb	sy
 80032a0:	f3bf 8f4f 	dsb	sy
 80032a4:	61fb      	str	r3, [r7, #28]
}
 80032a6:	bf00      	nop
 80032a8:	e7fe      	b.n	80032a8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80032aa:	f001 f83b 	bl	8004324 <xTaskGetSchedulerState>
 80032ae:	4603      	mov	r3, r0
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d102      	bne.n	80032ba <xQueueReceive+0x6e>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d101      	bne.n	80032be <xQueueReceive+0x72>
 80032ba:	2301      	movs	r3, #1
 80032bc:	e000      	b.n	80032c0 <xQueueReceive+0x74>
 80032be:	2300      	movs	r3, #0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d10a      	bne.n	80032da <xQueueReceive+0x8e>
	__asm volatile
 80032c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032c8:	f383 8811 	msr	BASEPRI, r3
 80032cc:	f3bf 8f6f 	isb	sy
 80032d0:	f3bf 8f4f 	dsb	sy
 80032d4:	61bb      	str	r3, [r7, #24]
}
 80032d6:	bf00      	nop
 80032d8:	e7fe      	b.n	80032d8 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80032da:	f001 fd7b 	bl	8004dd4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80032de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e2:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80032e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d01f      	beq.n	800332a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80032ea:	68b9      	ldr	r1, [r7, #8]
 80032ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032ee:	f000 f8f7 	bl	80034e0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80032f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f4:	1e5a      	subs	r2, r3, #1
 80032f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032f8:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80032fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032fc:	691b      	ldr	r3, [r3, #16]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00f      	beq.n	8003322 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003304:	3310      	adds	r3, #16
 8003306:	4618      	mov	r0, r3
 8003308:	f000 fe4e 	bl	8003fa8 <xTaskRemoveFromEventList>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d007      	beq.n	8003322 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003312:	4b3d      	ldr	r3, [pc, #244]	; (8003408 <xQueueReceive+0x1bc>)
 8003314:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003318:	601a      	str	r2, [r3, #0]
 800331a:	f3bf 8f4f 	dsb	sy
 800331e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003322:	f001 fd87 	bl	8004e34 <vPortExitCritical>
				return pdPASS;
 8003326:	2301      	movs	r3, #1
 8003328:	e069      	b.n	80033fe <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d103      	bne.n	8003338 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003330:	f001 fd80 	bl	8004e34 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003334:	2300      	movs	r3, #0
 8003336:	e062      	b.n	80033fe <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800333a:	2b00      	cmp	r3, #0
 800333c:	d106      	bne.n	800334c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800333e:	f107 0310 	add.w	r3, r7, #16
 8003342:	4618      	mov	r0, r3
 8003344:	f000 fe94 	bl	8004070 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003348:	2301      	movs	r3, #1
 800334a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800334c:	f001 fd72 	bl	8004e34 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003350:	f000 fc06 	bl	8003b60 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003354:	f001 fd3e 	bl	8004dd4 <vPortEnterCritical>
 8003358:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800335a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800335e:	b25b      	sxtb	r3, r3
 8003360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003364:	d103      	bne.n	800336e <xQueueReceive+0x122>
 8003366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003368:	2200      	movs	r2, #0
 800336a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800336e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003370:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003374:	b25b      	sxtb	r3, r3
 8003376:	f1b3 3fff 	cmp.w	r3, #4294967295
 800337a:	d103      	bne.n	8003384 <xQueueReceive+0x138>
 800337c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800337e:	2200      	movs	r2, #0
 8003380:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003384:	f001 fd56 	bl	8004e34 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003388:	1d3a      	adds	r2, r7, #4
 800338a:	f107 0310 	add.w	r3, r7, #16
 800338e:	4611      	mov	r1, r2
 8003390:	4618      	mov	r0, r3
 8003392:	f000 fe83 	bl	800409c <xTaskCheckForTimeOut>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d123      	bne.n	80033e4 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800339c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800339e:	f000 f917 	bl	80035d0 <prvIsQueueEmpty>
 80033a2:	4603      	mov	r3, r0
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d017      	beq.n	80033d8 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80033a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033aa:	3324      	adds	r3, #36	; 0x24
 80033ac:	687a      	ldr	r2, [r7, #4]
 80033ae:	4611      	mov	r1, r2
 80033b0:	4618      	mov	r0, r3
 80033b2:	f000 fda9 	bl	8003f08 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80033b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033b8:	f000 f8b8 	bl	800352c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80033bc:	f000 fbde 	bl	8003b7c <xTaskResumeAll>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d189      	bne.n	80032da <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80033c6:	4b10      	ldr	r3, [pc, #64]	; (8003408 <xQueueReceive+0x1bc>)
 80033c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033cc:	601a      	str	r2, [r3, #0]
 80033ce:	f3bf 8f4f 	dsb	sy
 80033d2:	f3bf 8f6f 	isb	sy
 80033d6:	e780      	b.n	80032da <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80033d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033da:	f000 f8a7 	bl	800352c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80033de:	f000 fbcd 	bl	8003b7c <xTaskResumeAll>
 80033e2:	e77a      	b.n	80032da <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80033e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033e6:	f000 f8a1 	bl	800352c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80033ea:	f000 fbc7 	bl	8003b7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80033ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80033f0:	f000 f8ee 	bl	80035d0 <prvIsQueueEmpty>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	f43f af6f 	beq.w	80032da <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80033fc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3730      	adds	r7, #48	; 0x30
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop
 8003408:	e000ed04 	.word	0xe000ed04

0800340c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b086      	sub	sp, #24
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003418:	2300      	movs	r3, #0
 800341a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003420:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	2b00      	cmp	r3, #0
 8003428:	d10d      	bne.n	8003446 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d14d      	bne.n	80034ce <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	4618      	mov	r0, r3
 8003438:	f000 ff92 	bl	8004360 <xTaskPriorityDisinherit>
 800343c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	609a      	str	r2, [r3, #8]
 8003444:	e043      	b.n	80034ce <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d119      	bne.n	8003480 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6858      	ldr	r0, [r3, #4]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003454:	461a      	mov	r2, r3
 8003456:	68b9      	ldr	r1, [r7, #8]
 8003458:	f002 fa1c 	bl	8005894 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	685a      	ldr	r2, [r3, #4]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003464:	441a      	add	r2, r3
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	685a      	ldr	r2, [r3, #4]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	429a      	cmp	r2, r3
 8003474:	d32b      	bcc.n	80034ce <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	e026      	b.n	80034ce <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	68d8      	ldr	r0, [r3, #12]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003488:	461a      	mov	r2, r3
 800348a:	68b9      	ldr	r1, [r7, #8]
 800348c:	f002 fa02 	bl	8005894 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	68da      	ldr	r2, [r3, #12]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003498:	425b      	negs	r3, r3
 800349a:	441a      	add	r2, r3
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	68da      	ldr	r2, [r3, #12]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d207      	bcs.n	80034bc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	689a      	ldr	r2, [r3, #8]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b4:	425b      	negs	r3, r3
 80034b6:	441a      	add	r2, r3
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d105      	bne.n	80034ce <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d002      	beq.n	80034ce <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	1c5a      	adds	r2, r3, #1
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80034d6:	697b      	ldr	r3, [r7, #20]
}
 80034d8:	4618      	mov	r0, r3
 80034da:	3718      	adds	r7, #24
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d018      	beq.n	8003524 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fa:	441a      	add	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	68da      	ldr	r2, [r3, #12]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	689b      	ldr	r3, [r3, #8]
 8003508:	429a      	cmp	r2, r3
 800350a:	d303      	bcc.n	8003514 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	68d9      	ldr	r1, [r3, #12]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351c:	461a      	mov	r2, r3
 800351e:	6838      	ldr	r0, [r7, #0]
 8003520:	f002 f9b8 	bl	8005894 <memcpy>
	}
}
 8003524:	bf00      	nop
 8003526:	3708      	adds	r7, #8
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}

0800352c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003534:	f001 fc4e 	bl	8004dd4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800353e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003540:	e011      	b.n	8003566 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003546:	2b00      	cmp	r3, #0
 8003548:	d012      	beq.n	8003570 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	3324      	adds	r3, #36	; 0x24
 800354e:	4618      	mov	r0, r3
 8003550:	f000 fd2a 	bl	8003fa8 <xTaskRemoveFromEventList>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800355a:	f000 fe01 	bl	8004160 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800355e:	7bfb      	ldrb	r3, [r7, #15]
 8003560:	3b01      	subs	r3, #1
 8003562:	b2db      	uxtb	r3, r3
 8003564:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003566:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800356a:	2b00      	cmp	r3, #0
 800356c:	dce9      	bgt.n	8003542 <prvUnlockQueue+0x16>
 800356e:	e000      	b.n	8003572 <prvUnlockQueue+0x46>
					break;
 8003570:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	22ff      	movs	r2, #255	; 0xff
 8003576:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800357a:	f001 fc5b 	bl	8004e34 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800357e:	f001 fc29 	bl	8004dd4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003588:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800358a:	e011      	b.n	80035b0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	691b      	ldr	r3, [r3, #16]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d012      	beq.n	80035ba <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	3310      	adds	r3, #16
 8003598:	4618      	mov	r0, r3
 800359a:	f000 fd05 	bl	8003fa8 <xTaskRemoveFromEventList>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d001      	beq.n	80035a8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80035a4:	f000 fddc 	bl	8004160 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80035a8:	7bbb      	ldrb	r3, [r7, #14]
 80035aa:	3b01      	subs	r3, #1
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80035b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	dce9      	bgt.n	800358c <prvUnlockQueue+0x60>
 80035b8:	e000      	b.n	80035bc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80035ba:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	22ff      	movs	r2, #255	; 0xff
 80035c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80035c4:	f001 fc36 	bl	8004e34 <vPortExitCritical>
}
 80035c8:	bf00      	nop
 80035ca:	3710      	adds	r7, #16
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b084      	sub	sp, #16
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80035d8:	f001 fbfc 	bl	8004dd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d102      	bne.n	80035ea <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80035e4:	2301      	movs	r3, #1
 80035e6:	60fb      	str	r3, [r7, #12]
 80035e8:	e001      	b.n	80035ee <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80035ea:	2300      	movs	r3, #0
 80035ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80035ee:	f001 fc21 	bl	8004e34 <vPortExitCritical>

	return xReturn;
 80035f2:	68fb      	ldr	r3, [r7, #12]
}
 80035f4:	4618      	mov	r0, r3
 80035f6:	3710      	adds	r7, #16
 80035f8:	46bd      	mov	sp, r7
 80035fa:	bd80      	pop	{r7, pc}

080035fc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003604:	f001 fbe6 	bl	8004dd4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003610:	429a      	cmp	r2, r3
 8003612:	d102      	bne.n	800361a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003614:	2301      	movs	r3, #1
 8003616:	60fb      	str	r3, [r7, #12]
 8003618:	e001      	b.n	800361e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800361a:	2300      	movs	r3, #0
 800361c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800361e:	f001 fc09 	bl	8004e34 <vPortExitCritical>

	return xReturn;
 8003622:	68fb      	ldr	r3, [r7, #12]
}
 8003624:	4618      	mov	r0, r3
 8003626:	3710      	adds	r7, #16
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}

0800362c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003636:	2300      	movs	r3, #0
 8003638:	60fb      	str	r3, [r7, #12]
 800363a:	e014      	b.n	8003666 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800363c:	4a0f      	ldr	r2, [pc, #60]	; (800367c <vQueueAddToRegistry+0x50>)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d10b      	bne.n	8003660 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003648:	490c      	ldr	r1, [pc, #48]	; (800367c <vQueueAddToRegistry+0x50>)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	683a      	ldr	r2, [r7, #0]
 800364e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003652:	4a0a      	ldr	r2, [pc, #40]	; (800367c <vQueueAddToRegistry+0x50>)
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	4413      	add	r3, r2
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800365e:	e006      	b.n	800366e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	3301      	adds	r3, #1
 8003664:	60fb      	str	r3, [r7, #12]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2b07      	cmp	r3, #7
 800366a:	d9e7      	bls.n	800363c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800366c:	bf00      	nop
 800366e:	bf00      	nop
 8003670:	3714      	adds	r7, #20
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	200007f8 	.word	0x200007f8

08003680 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	60f8      	str	r0, [r7, #12]
 8003688:	60b9      	str	r1, [r7, #8]
 800368a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003690:	f001 fba0 	bl	8004dd4 <vPortEnterCritical>
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800369a:	b25b      	sxtb	r3, r3
 800369c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036a0:	d103      	bne.n	80036aa <vQueueWaitForMessageRestricted+0x2a>
 80036a2:	697b      	ldr	r3, [r7, #20]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80036b0:	b25b      	sxtb	r3, r3
 80036b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b6:	d103      	bne.n	80036c0 <vQueueWaitForMessageRestricted+0x40>
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	2200      	movs	r2, #0
 80036bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80036c0:	f001 fbb8 	bl	8004e34 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d106      	bne.n	80036da <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	3324      	adds	r3, #36	; 0x24
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	68b9      	ldr	r1, [r7, #8]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 fc3b 	bl	8003f50 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80036da:	6978      	ldr	r0, [r7, #20]
 80036dc:	f7ff ff26 	bl	800352c <prvUnlockQueue>
	}
 80036e0:	bf00      	nop
 80036e2:	3718      	adds	r7, #24
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}

080036e8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b08e      	sub	sp, #56	; 0x38
 80036ec:	af04      	add	r7, sp, #16
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
 80036f4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80036f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d10a      	bne.n	8003712 <xTaskCreateStatic+0x2a>
	__asm volatile
 80036fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003700:	f383 8811 	msr	BASEPRI, r3
 8003704:	f3bf 8f6f 	isb	sy
 8003708:	f3bf 8f4f 	dsb	sy
 800370c:	623b      	str	r3, [r7, #32]
}
 800370e:	bf00      	nop
 8003710:	e7fe      	b.n	8003710 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003714:	2b00      	cmp	r3, #0
 8003716:	d10a      	bne.n	800372e <xTaskCreateStatic+0x46>
	__asm volatile
 8003718:	f04f 0350 	mov.w	r3, #80	; 0x50
 800371c:	f383 8811 	msr	BASEPRI, r3
 8003720:	f3bf 8f6f 	isb	sy
 8003724:	f3bf 8f4f 	dsb	sy
 8003728:	61fb      	str	r3, [r7, #28]
}
 800372a:	bf00      	nop
 800372c:	e7fe      	b.n	800372c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800372e:	235c      	movs	r3, #92	; 0x5c
 8003730:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	2b5c      	cmp	r3, #92	; 0x5c
 8003736:	d00a      	beq.n	800374e <xTaskCreateStatic+0x66>
	__asm volatile
 8003738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800373c:	f383 8811 	msr	BASEPRI, r3
 8003740:	f3bf 8f6f 	isb	sy
 8003744:	f3bf 8f4f 	dsb	sy
 8003748:	61bb      	str	r3, [r7, #24]
}
 800374a:	bf00      	nop
 800374c:	e7fe      	b.n	800374c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800374e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003752:	2b00      	cmp	r3, #0
 8003754:	d01e      	beq.n	8003794 <xTaskCreateStatic+0xac>
 8003756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003758:	2b00      	cmp	r3, #0
 800375a:	d01b      	beq.n	8003794 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800375c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800375e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003762:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003764:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003768:	2202      	movs	r2, #2
 800376a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800376e:	2300      	movs	r3, #0
 8003770:	9303      	str	r3, [sp, #12]
 8003772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003774:	9302      	str	r3, [sp, #8]
 8003776:	f107 0314 	add.w	r3, r7, #20
 800377a:	9301      	str	r3, [sp, #4]
 800377c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800377e:	9300      	str	r3, [sp, #0]
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	68b9      	ldr	r1, [r7, #8]
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 f850 	bl	800382c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800378c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800378e:	f000 f8dd 	bl	800394c <prvAddNewTaskToReadyList>
 8003792:	e001      	b.n	8003798 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003794:	2300      	movs	r3, #0
 8003796:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003798:	697b      	ldr	r3, [r7, #20]
	}
 800379a:	4618      	mov	r0, r3
 800379c:	3728      	adds	r7, #40	; 0x28
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	b08c      	sub	sp, #48	; 0x30
 80037a6:	af04      	add	r7, sp, #16
 80037a8:	60f8      	str	r0, [r7, #12]
 80037aa:	60b9      	str	r1, [r7, #8]
 80037ac:	603b      	str	r3, [r7, #0]
 80037ae:	4613      	mov	r3, r2
 80037b0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80037b2:	88fb      	ldrh	r3, [r7, #6]
 80037b4:	009b      	lsls	r3, r3, #2
 80037b6:	4618      	mov	r0, r3
 80037b8:	f001 fc2e 	bl	8005018 <pvPortMalloc>
 80037bc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d00e      	beq.n	80037e2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80037c4:	205c      	movs	r0, #92	; 0x5c
 80037c6:	f001 fc27 	bl	8005018 <pvPortMalloc>
 80037ca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d003      	beq.n	80037da <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	697a      	ldr	r2, [r7, #20]
 80037d6:	631a      	str	r2, [r3, #48]	; 0x30
 80037d8:	e005      	b.n	80037e6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80037da:	6978      	ldr	r0, [r7, #20]
 80037dc:	f001 fce8 	bl	80051b0 <vPortFree>
 80037e0:	e001      	b.n	80037e6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80037e2:	2300      	movs	r3, #0
 80037e4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d017      	beq.n	800381c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80037f4:	88fa      	ldrh	r2, [r7, #6]
 80037f6:	2300      	movs	r3, #0
 80037f8:	9303      	str	r3, [sp, #12]
 80037fa:	69fb      	ldr	r3, [r7, #28]
 80037fc:	9302      	str	r3, [sp, #8]
 80037fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003800:	9301      	str	r3, [sp, #4]
 8003802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003804:	9300      	str	r3, [sp, #0]
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	68b9      	ldr	r1, [r7, #8]
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f000 f80e 	bl	800382c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003810:	69f8      	ldr	r0, [r7, #28]
 8003812:	f000 f89b 	bl	800394c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003816:	2301      	movs	r3, #1
 8003818:	61bb      	str	r3, [r7, #24]
 800381a:	e002      	b.n	8003822 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800381c:	f04f 33ff 	mov.w	r3, #4294967295
 8003820:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003822:	69bb      	ldr	r3, [r7, #24]
	}
 8003824:	4618      	mov	r0, r3
 8003826:	3720      	adds	r7, #32
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b088      	sub	sp, #32
 8003830:	af00      	add	r7, sp, #0
 8003832:	60f8      	str	r0, [r7, #12]
 8003834:	60b9      	str	r1, [r7, #8]
 8003836:	607a      	str	r2, [r7, #4]
 8003838:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800383a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800383c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	461a      	mov	r2, r3
 8003844:	21a5      	movs	r1, #165	; 0xa5
 8003846:	f001 ff9c 	bl	8005782 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800384a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800384c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003854:	3b01      	subs	r3, #1
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	4413      	add	r3, r2
 800385a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	f023 0307 	bic.w	r3, r3, #7
 8003862:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	f003 0307 	and.w	r3, r3, #7
 800386a:	2b00      	cmp	r3, #0
 800386c:	d00a      	beq.n	8003884 <prvInitialiseNewTask+0x58>
	__asm volatile
 800386e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003872:	f383 8811 	msr	BASEPRI, r3
 8003876:	f3bf 8f6f 	isb	sy
 800387a:	f3bf 8f4f 	dsb	sy
 800387e:	617b      	str	r3, [r7, #20]
}
 8003880:	bf00      	nop
 8003882:	e7fe      	b.n	8003882 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003884:	68bb      	ldr	r3, [r7, #8]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d01f      	beq.n	80038ca <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800388a:	2300      	movs	r3, #0
 800388c:	61fb      	str	r3, [r7, #28]
 800388e:	e012      	b.n	80038b6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003890:	68ba      	ldr	r2, [r7, #8]
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	4413      	add	r3, r2
 8003896:	7819      	ldrb	r1, [r3, #0]
 8003898:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	4413      	add	r3, r2
 800389e:	3334      	adds	r3, #52	; 0x34
 80038a0:	460a      	mov	r2, r1
 80038a2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80038a4:	68ba      	ldr	r2, [r7, #8]
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	4413      	add	r3, r2
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d006      	beq.n	80038be <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	3301      	adds	r3, #1
 80038b4:	61fb      	str	r3, [r7, #28]
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	2b0f      	cmp	r3, #15
 80038ba:	d9e9      	bls.n	8003890 <prvInitialiseNewTask+0x64>
 80038bc:	e000      	b.n	80038c0 <prvInitialiseNewTask+0x94>
			{
				break;
 80038be:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80038c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038c2:	2200      	movs	r2, #0
 80038c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038c8:	e003      	b.n	80038d2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80038ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80038d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038d4:	2b37      	cmp	r3, #55	; 0x37
 80038d6:	d901      	bls.n	80038dc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80038d8:	2337      	movs	r3, #55	; 0x37
 80038da:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80038dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038e0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80038e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038e6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80038e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038ea:	2200      	movs	r2, #0
 80038ec:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80038ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038f0:	3304      	adds	r3, #4
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7ff f978 	bl	8002be8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80038f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038fa:	3318      	adds	r3, #24
 80038fc:	4618      	mov	r0, r3
 80038fe:	f7ff f973 	bl	8002be8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003904:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003906:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800390a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800390e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003910:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003912:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003914:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003916:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003918:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800391a:	2200      	movs	r2, #0
 800391c:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800391e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003920:	2200      	movs	r2, #0
 8003922:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003926:	683a      	ldr	r2, [r7, #0]
 8003928:	68f9      	ldr	r1, [r7, #12]
 800392a:	69b8      	ldr	r0, [r7, #24]
 800392c:	f001 f928 	bl	8004b80 <pxPortInitialiseStack>
 8003930:	4602      	mov	r2, r0
 8003932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003934:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003938:	2b00      	cmp	r3, #0
 800393a:	d002      	beq.n	8003942 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800393c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800393e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003940:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003942:	bf00      	nop
 8003944:	3720      	adds	r7, #32
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
	...

0800394c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003954:	f001 fa3e 	bl	8004dd4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003958:	4b2d      	ldr	r3, [pc, #180]	; (8003a10 <prvAddNewTaskToReadyList+0xc4>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	3301      	adds	r3, #1
 800395e:	4a2c      	ldr	r2, [pc, #176]	; (8003a10 <prvAddNewTaskToReadyList+0xc4>)
 8003960:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003962:	4b2c      	ldr	r3, [pc, #176]	; (8003a14 <prvAddNewTaskToReadyList+0xc8>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d109      	bne.n	800397e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800396a:	4a2a      	ldr	r2, [pc, #168]	; (8003a14 <prvAddNewTaskToReadyList+0xc8>)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003970:	4b27      	ldr	r3, [pc, #156]	; (8003a10 <prvAddNewTaskToReadyList+0xc4>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2b01      	cmp	r3, #1
 8003976:	d110      	bne.n	800399a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003978:	f000 fc16 	bl	80041a8 <prvInitialiseTaskLists>
 800397c:	e00d      	b.n	800399a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800397e:	4b26      	ldr	r3, [pc, #152]	; (8003a18 <prvAddNewTaskToReadyList+0xcc>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d109      	bne.n	800399a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003986:	4b23      	ldr	r3, [pc, #140]	; (8003a14 <prvAddNewTaskToReadyList+0xc8>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003990:	429a      	cmp	r2, r3
 8003992:	d802      	bhi.n	800399a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003994:	4a1f      	ldr	r2, [pc, #124]	; (8003a14 <prvAddNewTaskToReadyList+0xc8>)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800399a:	4b20      	ldr	r3, [pc, #128]	; (8003a1c <prvAddNewTaskToReadyList+0xd0>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	3301      	adds	r3, #1
 80039a0:	4a1e      	ldr	r2, [pc, #120]	; (8003a1c <prvAddNewTaskToReadyList+0xd0>)
 80039a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80039a4:	4b1d      	ldr	r3, [pc, #116]	; (8003a1c <prvAddNewTaskToReadyList+0xd0>)
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039b0:	4b1b      	ldr	r3, [pc, #108]	; (8003a20 <prvAddNewTaskToReadyList+0xd4>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d903      	bls.n	80039c0 <prvAddNewTaskToReadyList+0x74>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039bc:	4a18      	ldr	r2, [pc, #96]	; (8003a20 <prvAddNewTaskToReadyList+0xd4>)
 80039be:	6013      	str	r3, [r2, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c4:	4613      	mov	r3, r2
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	4413      	add	r3, r2
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	4a15      	ldr	r2, [pc, #84]	; (8003a24 <prvAddNewTaskToReadyList+0xd8>)
 80039ce:	441a      	add	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	3304      	adds	r3, #4
 80039d4:	4619      	mov	r1, r3
 80039d6:	4610      	mov	r0, r2
 80039d8:	f7ff f913 	bl	8002c02 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80039dc:	f001 fa2a 	bl	8004e34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80039e0:	4b0d      	ldr	r3, [pc, #52]	; (8003a18 <prvAddNewTaskToReadyList+0xcc>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00e      	beq.n	8003a06 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80039e8:	4b0a      	ldr	r3, [pc, #40]	; (8003a14 <prvAddNewTaskToReadyList+0xc8>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d207      	bcs.n	8003a06 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80039f6:	4b0c      	ldr	r3, [pc, #48]	; (8003a28 <prvAddNewTaskToReadyList+0xdc>)
 80039f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	f3bf 8f4f 	dsb	sy
 8003a02:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003a06:	bf00      	nop
 8003a08:	3708      	adds	r7, #8
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	bf00      	nop
 8003a10:	20000d0c 	.word	0x20000d0c
 8003a14:	20000838 	.word	0x20000838
 8003a18:	20000d18 	.word	0x20000d18
 8003a1c:	20000d28 	.word	0x20000d28
 8003a20:	20000d14 	.word	0x20000d14
 8003a24:	2000083c 	.word	0x2000083c
 8003a28:	e000ed04 	.word	0xe000ed04

08003a2c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003a34:	2300      	movs	r3, #0
 8003a36:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d017      	beq.n	8003a6e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003a3e:	4b13      	ldr	r3, [pc, #76]	; (8003a8c <vTaskDelay+0x60>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00a      	beq.n	8003a5c <vTaskDelay+0x30>
	__asm volatile
 8003a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a4a:	f383 8811 	msr	BASEPRI, r3
 8003a4e:	f3bf 8f6f 	isb	sy
 8003a52:	f3bf 8f4f 	dsb	sy
 8003a56:	60bb      	str	r3, [r7, #8]
}
 8003a58:	bf00      	nop
 8003a5a:	e7fe      	b.n	8003a5a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003a5c:	f000 f880 	bl	8003b60 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003a60:	2100      	movs	r1, #0
 8003a62:	6878      	ldr	r0, [r7, #4]
 8003a64:	f000 fcea 	bl	800443c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003a68:	f000 f888 	bl	8003b7c <xTaskResumeAll>
 8003a6c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d107      	bne.n	8003a84 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003a74:	4b06      	ldr	r3, [pc, #24]	; (8003a90 <vTaskDelay+0x64>)
 8003a76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	f3bf 8f4f 	dsb	sy
 8003a80:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003a84:	bf00      	nop
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	20000d34 	.word	0x20000d34
 8003a90:	e000ed04 	.word	0xe000ed04

08003a94 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b08a      	sub	sp, #40	; 0x28
 8003a98:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003aa2:	463a      	mov	r2, r7
 8003aa4:	1d39      	adds	r1, r7, #4
 8003aa6:	f107 0308 	add.w	r3, r7, #8
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7ff f848 	bl	8002b40 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003ab0:	6839      	ldr	r1, [r7, #0]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	68ba      	ldr	r2, [r7, #8]
 8003ab6:	9202      	str	r2, [sp, #8]
 8003ab8:	9301      	str	r3, [sp, #4]
 8003aba:	2300      	movs	r3, #0
 8003abc:	9300      	str	r3, [sp, #0]
 8003abe:	2300      	movs	r3, #0
 8003ac0:	460a      	mov	r2, r1
 8003ac2:	4921      	ldr	r1, [pc, #132]	; (8003b48 <vTaskStartScheduler+0xb4>)
 8003ac4:	4821      	ldr	r0, [pc, #132]	; (8003b4c <vTaskStartScheduler+0xb8>)
 8003ac6:	f7ff fe0f 	bl	80036e8 <xTaskCreateStatic>
 8003aca:	4603      	mov	r3, r0
 8003acc:	4a20      	ldr	r2, [pc, #128]	; (8003b50 <vTaskStartScheduler+0xbc>)
 8003ace:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003ad0:	4b1f      	ldr	r3, [pc, #124]	; (8003b50 <vTaskStartScheduler+0xbc>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d002      	beq.n	8003ade <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	617b      	str	r3, [r7, #20]
 8003adc:	e001      	b.n	8003ae2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003ade:	2300      	movs	r3, #0
 8003ae0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d102      	bne.n	8003aee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003ae8:	f000 fcfc 	bl	80044e4 <xTimerCreateTimerTask>
 8003aec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003aee:	697b      	ldr	r3, [r7, #20]
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d116      	bne.n	8003b22 <vTaskStartScheduler+0x8e>
	__asm volatile
 8003af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af8:	f383 8811 	msr	BASEPRI, r3
 8003afc:	f3bf 8f6f 	isb	sy
 8003b00:	f3bf 8f4f 	dsb	sy
 8003b04:	613b      	str	r3, [r7, #16]
}
 8003b06:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003b08:	4b12      	ldr	r3, [pc, #72]	; (8003b54 <vTaskStartScheduler+0xc0>)
 8003b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b0e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003b10:	4b11      	ldr	r3, [pc, #68]	; (8003b58 <vTaskStartScheduler+0xc4>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003b16:	4b11      	ldr	r3, [pc, #68]	; (8003b5c <vTaskStartScheduler+0xc8>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003b1c:	f001 f8b8 	bl	8004c90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003b20:	e00e      	b.n	8003b40 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003b22:	697b      	ldr	r3, [r7, #20]
 8003b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b28:	d10a      	bne.n	8003b40 <vTaskStartScheduler+0xac>
	__asm volatile
 8003b2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b2e:	f383 8811 	msr	BASEPRI, r3
 8003b32:	f3bf 8f6f 	isb	sy
 8003b36:	f3bf 8f4f 	dsb	sy
 8003b3a:	60fb      	str	r3, [r7, #12]
}
 8003b3c:	bf00      	nop
 8003b3e:	e7fe      	b.n	8003b3e <vTaskStartScheduler+0xaa>
}
 8003b40:	bf00      	nop
 8003b42:	3718      	adds	r7, #24
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	080062b8 	.word	0x080062b8
 8003b4c:	08004179 	.word	0x08004179
 8003b50:	20000d30 	.word	0x20000d30
 8003b54:	20000d2c 	.word	0x20000d2c
 8003b58:	20000d18 	.word	0x20000d18
 8003b5c:	20000d10 	.word	0x20000d10

08003b60 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003b64:	4b04      	ldr	r3, [pc, #16]	; (8003b78 <vTaskSuspendAll+0x18>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	4a03      	ldr	r2, [pc, #12]	; (8003b78 <vTaskSuspendAll+0x18>)
 8003b6c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003b6e:	bf00      	nop
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr
 8003b78:	20000d34 	.word	0x20000d34

08003b7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003b82:	2300      	movs	r3, #0
 8003b84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003b86:	2300      	movs	r3, #0
 8003b88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003b8a:	4b42      	ldr	r3, [pc, #264]	; (8003c94 <xTaskResumeAll+0x118>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d10a      	bne.n	8003ba8 <xTaskResumeAll+0x2c>
	__asm volatile
 8003b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b96:	f383 8811 	msr	BASEPRI, r3
 8003b9a:	f3bf 8f6f 	isb	sy
 8003b9e:	f3bf 8f4f 	dsb	sy
 8003ba2:	603b      	str	r3, [r7, #0]
}
 8003ba4:	bf00      	nop
 8003ba6:	e7fe      	b.n	8003ba6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003ba8:	f001 f914 	bl	8004dd4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003bac:	4b39      	ldr	r3, [pc, #228]	; (8003c94 <xTaskResumeAll+0x118>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	3b01      	subs	r3, #1
 8003bb2:	4a38      	ldr	r2, [pc, #224]	; (8003c94 <xTaskResumeAll+0x118>)
 8003bb4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bb6:	4b37      	ldr	r3, [pc, #220]	; (8003c94 <xTaskResumeAll+0x118>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d162      	bne.n	8003c84 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003bbe:	4b36      	ldr	r3, [pc, #216]	; (8003c98 <xTaskResumeAll+0x11c>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d05e      	beq.n	8003c84 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003bc6:	e02f      	b.n	8003c28 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bc8:	4b34      	ldr	r3, [pc, #208]	; (8003c9c <xTaskResumeAll+0x120>)
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	68db      	ldr	r3, [r3, #12]
 8003bce:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	3318      	adds	r3, #24
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	f7ff f871 	bl	8002cbc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	3304      	adds	r3, #4
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7ff f86c 	bl	8002cbc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be8:	4b2d      	ldr	r3, [pc, #180]	; (8003ca0 <xTaskResumeAll+0x124>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d903      	bls.n	8003bf8 <xTaskResumeAll+0x7c>
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf4:	4a2a      	ldr	r2, [pc, #168]	; (8003ca0 <xTaskResumeAll+0x124>)
 8003bf6:	6013      	str	r3, [r2, #0]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	009b      	lsls	r3, r3, #2
 8003c00:	4413      	add	r3, r2
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	4a27      	ldr	r2, [pc, #156]	; (8003ca4 <xTaskResumeAll+0x128>)
 8003c06:	441a      	add	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	3304      	adds	r3, #4
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	4610      	mov	r0, r2
 8003c10:	f7fe fff7 	bl	8002c02 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c18:	4b23      	ldr	r3, [pc, #140]	; (8003ca8 <xTaskResumeAll+0x12c>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d302      	bcc.n	8003c28 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003c22:	4b22      	ldr	r3, [pc, #136]	; (8003cac <xTaskResumeAll+0x130>)
 8003c24:	2201      	movs	r2, #1
 8003c26:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003c28:	4b1c      	ldr	r3, [pc, #112]	; (8003c9c <xTaskResumeAll+0x120>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d1cb      	bne.n	8003bc8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003c36:	f000 fb55 	bl	80042e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003c3a:	4b1d      	ldr	r3, [pc, #116]	; (8003cb0 <xTaskResumeAll+0x134>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d010      	beq.n	8003c68 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003c46:	f000 f847 	bl	8003cd8 <xTaskIncrementTick>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d002      	beq.n	8003c56 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003c50:	4b16      	ldr	r3, [pc, #88]	; (8003cac <xTaskResumeAll+0x130>)
 8003c52:	2201      	movs	r2, #1
 8003c54:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	3b01      	subs	r3, #1
 8003c5a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1f1      	bne.n	8003c46 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003c62:	4b13      	ldr	r3, [pc, #76]	; (8003cb0 <xTaskResumeAll+0x134>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003c68:	4b10      	ldr	r3, [pc, #64]	; (8003cac <xTaskResumeAll+0x130>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d009      	beq.n	8003c84 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003c70:	2301      	movs	r3, #1
 8003c72:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003c74:	4b0f      	ldr	r3, [pc, #60]	; (8003cb4 <xTaskResumeAll+0x138>)
 8003c76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c7a:	601a      	str	r2, [r3, #0]
 8003c7c:	f3bf 8f4f 	dsb	sy
 8003c80:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003c84:	f001 f8d6 	bl	8004e34 <vPortExitCritical>

	return xAlreadyYielded;
 8003c88:	68bb      	ldr	r3, [r7, #8]
}
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	3710      	adds	r7, #16
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	20000d34 	.word	0x20000d34
 8003c98:	20000d0c 	.word	0x20000d0c
 8003c9c:	20000ccc 	.word	0x20000ccc
 8003ca0:	20000d14 	.word	0x20000d14
 8003ca4:	2000083c 	.word	0x2000083c
 8003ca8:	20000838 	.word	0x20000838
 8003cac:	20000d20 	.word	0x20000d20
 8003cb0:	20000d1c 	.word	0x20000d1c
 8003cb4:	e000ed04 	.word	0xe000ed04

08003cb8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003cbe:	4b05      	ldr	r3, [pc, #20]	; (8003cd4 <xTaskGetTickCount+0x1c>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003cc4:	687b      	ldr	r3, [r7, #4]
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	370c      	adds	r7, #12
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	20000d10 	.word	0x20000d10

08003cd8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b086      	sub	sp, #24
 8003cdc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ce2:	4b4f      	ldr	r3, [pc, #316]	; (8003e20 <xTaskIncrementTick+0x148>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	f040 808f 	bne.w	8003e0a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003cec:	4b4d      	ldr	r3, [pc, #308]	; (8003e24 <xTaskIncrementTick+0x14c>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003cf4:	4a4b      	ldr	r2, [pc, #300]	; (8003e24 <xTaskIncrementTick+0x14c>)
 8003cf6:	693b      	ldr	r3, [r7, #16]
 8003cf8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d120      	bne.n	8003d42 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003d00:	4b49      	ldr	r3, [pc, #292]	; (8003e28 <xTaskIncrementTick+0x150>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00a      	beq.n	8003d20 <xTaskIncrementTick+0x48>
	__asm volatile
 8003d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d0e:	f383 8811 	msr	BASEPRI, r3
 8003d12:	f3bf 8f6f 	isb	sy
 8003d16:	f3bf 8f4f 	dsb	sy
 8003d1a:	603b      	str	r3, [r7, #0]
}
 8003d1c:	bf00      	nop
 8003d1e:	e7fe      	b.n	8003d1e <xTaskIncrementTick+0x46>
 8003d20:	4b41      	ldr	r3, [pc, #260]	; (8003e28 <xTaskIncrementTick+0x150>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	60fb      	str	r3, [r7, #12]
 8003d26:	4b41      	ldr	r3, [pc, #260]	; (8003e2c <xTaskIncrementTick+0x154>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a3f      	ldr	r2, [pc, #252]	; (8003e28 <xTaskIncrementTick+0x150>)
 8003d2c:	6013      	str	r3, [r2, #0]
 8003d2e:	4a3f      	ldr	r2, [pc, #252]	; (8003e2c <xTaskIncrementTick+0x154>)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6013      	str	r3, [r2, #0]
 8003d34:	4b3e      	ldr	r3, [pc, #248]	; (8003e30 <xTaskIncrementTick+0x158>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	3301      	adds	r3, #1
 8003d3a:	4a3d      	ldr	r2, [pc, #244]	; (8003e30 <xTaskIncrementTick+0x158>)
 8003d3c:	6013      	str	r3, [r2, #0]
 8003d3e:	f000 fad1 	bl	80042e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003d42:	4b3c      	ldr	r3, [pc, #240]	; (8003e34 <xTaskIncrementTick+0x15c>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d349      	bcc.n	8003de0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d4c:	4b36      	ldr	r3, [pc, #216]	; (8003e28 <xTaskIncrementTick+0x150>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d104      	bne.n	8003d60 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d56:	4b37      	ldr	r3, [pc, #220]	; (8003e34 <xTaskIncrementTick+0x15c>)
 8003d58:	f04f 32ff 	mov.w	r2, #4294967295
 8003d5c:	601a      	str	r2, [r3, #0]
					break;
 8003d5e:	e03f      	b.n	8003de0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d60:	4b31      	ldr	r3, [pc, #196]	; (8003e28 <xTaskIncrementTick+0x150>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003d70:	693a      	ldr	r2, [r7, #16]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d203      	bcs.n	8003d80 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003d78:	4a2e      	ldr	r2, [pc, #184]	; (8003e34 <xTaskIncrementTick+0x15c>)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003d7e:	e02f      	b.n	8003de0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	3304      	adds	r3, #4
 8003d84:	4618      	mov	r0, r3
 8003d86:	f7fe ff99 	bl	8002cbc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d004      	beq.n	8003d9c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	3318      	adds	r3, #24
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7fe ff90 	bl	8002cbc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003da0:	4b25      	ldr	r3, [pc, #148]	; (8003e38 <xTaskIncrementTick+0x160>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d903      	bls.n	8003db0 <xTaskIncrementTick+0xd8>
 8003da8:	68bb      	ldr	r3, [r7, #8]
 8003daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dac:	4a22      	ldr	r2, [pc, #136]	; (8003e38 <xTaskIncrementTick+0x160>)
 8003dae:	6013      	str	r3, [r2, #0]
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db4:	4613      	mov	r3, r2
 8003db6:	009b      	lsls	r3, r3, #2
 8003db8:	4413      	add	r3, r2
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	4a1f      	ldr	r2, [pc, #124]	; (8003e3c <xTaskIncrementTick+0x164>)
 8003dbe:	441a      	add	r2, r3
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	3304      	adds	r3, #4
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	4610      	mov	r0, r2
 8003dc8:	f7fe ff1b 	bl	8002c02 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dd0:	4b1b      	ldr	r3, [pc, #108]	; (8003e40 <xTaskIncrementTick+0x168>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d3b8      	bcc.n	8003d4c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003dde:	e7b5      	b.n	8003d4c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003de0:	4b17      	ldr	r3, [pc, #92]	; (8003e40 <xTaskIncrementTick+0x168>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de6:	4915      	ldr	r1, [pc, #84]	; (8003e3c <xTaskIncrementTick+0x164>)
 8003de8:	4613      	mov	r3, r2
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	4413      	add	r3, r2
 8003dee:	009b      	lsls	r3, r3, #2
 8003df0:	440b      	add	r3, r1
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d901      	bls.n	8003dfc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003dfc:	4b11      	ldr	r3, [pc, #68]	; (8003e44 <xTaskIncrementTick+0x16c>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d007      	beq.n	8003e14 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003e04:	2301      	movs	r3, #1
 8003e06:	617b      	str	r3, [r7, #20]
 8003e08:	e004      	b.n	8003e14 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003e0a:	4b0f      	ldr	r3, [pc, #60]	; (8003e48 <xTaskIncrementTick+0x170>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	3301      	adds	r3, #1
 8003e10:	4a0d      	ldr	r2, [pc, #52]	; (8003e48 <xTaskIncrementTick+0x170>)
 8003e12:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003e14:	697b      	ldr	r3, [r7, #20]
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3718      	adds	r7, #24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	20000d34 	.word	0x20000d34
 8003e24:	20000d10 	.word	0x20000d10
 8003e28:	20000cc4 	.word	0x20000cc4
 8003e2c:	20000cc8 	.word	0x20000cc8
 8003e30:	20000d24 	.word	0x20000d24
 8003e34:	20000d2c 	.word	0x20000d2c
 8003e38:	20000d14 	.word	0x20000d14
 8003e3c:	2000083c 	.word	0x2000083c
 8003e40:	20000838 	.word	0x20000838
 8003e44:	20000d20 	.word	0x20000d20
 8003e48:	20000d1c 	.word	0x20000d1c

08003e4c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b085      	sub	sp, #20
 8003e50:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003e52:	4b28      	ldr	r3, [pc, #160]	; (8003ef4 <vTaskSwitchContext+0xa8>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d003      	beq.n	8003e62 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003e5a:	4b27      	ldr	r3, [pc, #156]	; (8003ef8 <vTaskSwitchContext+0xac>)
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003e60:	e041      	b.n	8003ee6 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8003e62:	4b25      	ldr	r3, [pc, #148]	; (8003ef8 <vTaskSwitchContext+0xac>)
 8003e64:	2200      	movs	r2, #0
 8003e66:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e68:	4b24      	ldr	r3, [pc, #144]	; (8003efc <vTaskSwitchContext+0xb0>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	60fb      	str	r3, [r7, #12]
 8003e6e:	e010      	b.n	8003e92 <vTaskSwitchContext+0x46>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d10a      	bne.n	8003e8c <vTaskSwitchContext+0x40>
	__asm volatile
 8003e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e7a:	f383 8811 	msr	BASEPRI, r3
 8003e7e:	f3bf 8f6f 	isb	sy
 8003e82:	f3bf 8f4f 	dsb	sy
 8003e86:	607b      	str	r3, [r7, #4]
}
 8003e88:	bf00      	nop
 8003e8a:	e7fe      	b.n	8003e8a <vTaskSwitchContext+0x3e>
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	60fb      	str	r3, [r7, #12]
 8003e92:	491b      	ldr	r1, [pc, #108]	; (8003f00 <vTaskSwitchContext+0xb4>)
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	4613      	mov	r3, r2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	4413      	add	r3, r2
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	440b      	add	r3, r1
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d0e4      	beq.n	8003e70 <vTaskSwitchContext+0x24>
 8003ea6:	68fa      	ldr	r2, [r7, #12]
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	4413      	add	r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	4a13      	ldr	r2, [pc, #76]	; (8003f00 <vTaskSwitchContext+0xb4>)
 8003eb2:	4413      	add	r3, r2
 8003eb4:	60bb      	str	r3, [r7, #8]
 8003eb6:	68bb      	ldr	r3, [r7, #8]
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	605a      	str	r2, [r3, #4]
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	685a      	ldr	r2, [r3, #4]
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	3308      	adds	r3, #8
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d104      	bne.n	8003ed6 <vTaskSwitchContext+0x8a>
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	685a      	ldr	r2, [r3, #4]
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	605a      	str	r2, [r3, #4]
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	4a09      	ldr	r2, [pc, #36]	; (8003f04 <vTaskSwitchContext+0xb8>)
 8003ede:	6013      	str	r3, [r2, #0]
 8003ee0:	4a06      	ldr	r2, [pc, #24]	; (8003efc <vTaskSwitchContext+0xb0>)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6013      	str	r3, [r2, #0]
}
 8003ee6:	bf00      	nop
 8003ee8:	3714      	adds	r7, #20
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	20000d34 	.word	0x20000d34
 8003ef8:	20000d20 	.word	0x20000d20
 8003efc:	20000d14 	.word	0x20000d14
 8003f00:	2000083c 	.word	0x2000083c
 8003f04:	20000838 	.word	0x20000838

08003f08 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d10a      	bne.n	8003f2e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003f18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f1c:	f383 8811 	msr	BASEPRI, r3
 8003f20:	f3bf 8f6f 	isb	sy
 8003f24:	f3bf 8f4f 	dsb	sy
 8003f28:	60fb      	str	r3, [r7, #12]
}
 8003f2a:	bf00      	nop
 8003f2c:	e7fe      	b.n	8003f2c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f2e:	4b07      	ldr	r3, [pc, #28]	; (8003f4c <vTaskPlaceOnEventList+0x44>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	3318      	adds	r3, #24
 8003f34:	4619      	mov	r1, r3
 8003f36:	6878      	ldr	r0, [r7, #4]
 8003f38:	f7fe fe87 	bl	8002c4a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003f3c:	2101      	movs	r1, #1
 8003f3e:	6838      	ldr	r0, [r7, #0]
 8003f40:	f000 fa7c 	bl	800443c <prvAddCurrentTaskToDelayedList>
}
 8003f44:	bf00      	nop
 8003f46:	3710      	adds	r7, #16
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	20000838 	.word	0x20000838

08003f50 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b086      	sub	sp, #24
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	60f8      	str	r0, [r7, #12]
 8003f58:	60b9      	str	r1, [r7, #8]
 8003f5a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d10a      	bne.n	8003f78 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f66:	f383 8811 	msr	BASEPRI, r3
 8003f6a:	f3bf 8f6f 	isb	sy
 8003f6e:	f3bf 8f4f 	dsb	sy
 8003f72:	617b      	str	r3, [r7, #20]
}
 8003f74:	bf00      	nop
 8003f76:	e7fe      	b.n	8003f76 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f78:	4b0a      	ldr	r3, [pc, #40]	; (8003fa4 <vTaskPlaceOnEventListRestricted+0x54>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	3318      	adds	r3, #24
 8003f7e:	4619      	mov	r1, r3
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f7fe fe3e 	bl	8002c02 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d002      	beq.n	8003f92 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003f8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003f90:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	68b8      	ldr	r0, [r7, #8]
 8003f96:	f000 fa51 	bl	800443c <prvAddCurrentTaskToDelayedList>
	}
 8003f9a:	bf00      	nop
 8003f9c:	3718      	adds	r7, #24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	20000838 	.word	0x20000838

08003fa8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d10a      	bne.n	8003fd4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fc2:	f383 8811 	msr	BASEPRI, r3
 8003fc6:	f3bf 8f6f 	isb	sy
 8003fca:	f3bf 8f4f 	dsb	sy
 8003fce:	60fb      	str	r3, [r7, #12]
}
 8003fd0:	bf00      	nop
 8003fd2:	e7fe      	b.n	8003fd2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	3318      	adds	r3, #24
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f7fe fe6f 	bl	8002cbc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003fde:	4b1e      	ldr	r3, [pc, #120]	; (8004058 <xTaskRemoveFromEventList+0xb0>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d11d      	bne.n	8004022 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	3304      	adds	r3, #4
 8003fea:	4618      	mov	r0, r3
 8003fec:	f7fe fe66 	bl	8002cbc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ff4:	4b19      	ldr	r3, [pc, #100]	; (800405c <xTaskRemoveFromEventList+0xb4>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d903      	bls.n	8004004 <xTaskRemoveFromEventList+0x5c>
 8003ffc:	693b      	ldr	r3, [r7, #16]
 8003ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004000:	4a16      	ldr	r2, [pc, #88]	; (800405c <xTaskRemoveFromEventList+0xb4>)
 8004002:	6013      	str	r3, [r2, #0]
 8004004:	693b      	ldr	r3, [r7, #16]
 8004006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004008:	4613      	mov	r3, r2
 800400a:	009b      	lsls	r3, r3, #2
 800400c:	4413      	add	r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	4a13      	ldr	r2, [pc, #76]	; (8004060 <xTaskRemoveFromEventList+0xb8>)
 8004012:	441a      	add	r2, r3
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	3304      	adds	r3, #4
 8004018:	4619      	mov	r1, r3
 800401a:	4610      	mov	r0, r2
 800401c:	f7fe fdf1 	bl	8002c02 <vListInsertEnd>
 8004020:	e005      	b.n	800402e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	3318      	adds	r3, #24
 8004026:	4619      	mov	r1, r3
 8004028:	480e      	ldr	r0, [pc, #56]	; (8004064 <xTaskRemoveFromEventList+0xbc>)
 800402a:	f7fe fdea 	bl	8002c02 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004032:	4b0d      	ldr	r3, [pc, #52]	; (8004068 <xTaskRemoveFromEventList+0xc0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004038:	429a      	cmp	r2, r3
 800403a:	d905      	bls.n	8004048 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800403c:	2301      	movs	r3, #1
 800403e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004040:	4b0a      	ldr	r3, [pc, #40]	; (800406c <xTaskRemoveFromEventList+0xc4>)
 8004042:	2201      	movs	r2, #1
 8004044:	601a      	str	r2, [r3, #0]
 8004046:	e001      	b.n	800404c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004048:	2300      	movs	r3, #0
 800404a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800404c:	697b      	ldr	r3, [r7, #20]
}
 800404e:	4618      	mov	r0, r3
 8004050:	3718      	adds	r7, #24
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	20000d34 	.word	0x20000d34
 800405c:	20000d14 	.word	0x20000d14
 8004060:	2000083c 	.word	0x2000083c
 8004064:	20000ccc 	.word	0x20000ccc
 8004068:	20000838 	.word	0x20000838
 800406c:	20000d20 	.word	0x20000d20

08004070 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004078:	4b06      	ldr	r3, [pc, #24]	; (8004094 <vTaskInternalSetTimeOutState+0x24>)
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004080:	4b05      	ldr	r3, [pc, #20]	; (8004098 <vTaskInternalSetTimeOutState+0x28>)
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	605a      	str	r2, [r3, #4]
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr
 8004094:	20000d24 	.word	0x20000d24
 8004098:	20000d10 	.word	0x20000d10

0800409c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b088      	sub	sp, #32
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d10a      	bne.n	80040c2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80040ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040b0:	f383 8811 	msr	BASEPRI, r3
 80040b4:	f3bf 8f6f 	isb	sy
 80040b8:	f3bf 8f4f 	dsb	sy
 80040bc:	613b      	str	r3, [r7, #16]
}
 80040be:	bf00      	nop
 80040c0:	e7fe      	b.n	80040c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d10a      	bne.n	80040de <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80040c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040cc:	f383 8811 	msr	BASEPRI, r3
 80040d0:	f3bf 8f6f 	isb	sy
 80040d4:	f3bf 8f4f 	dsb	sy
 80040d8:	60fb      	str	r3, [r7, #12]
}
 80040da:	bf00      	nop
 80040dc:	e7fe      	b.n	80040dc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80040de:	f000 fe79 	bl	8004dd4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80040e2:	4b1d      	ldr	r3, [pc, #116]	; (8004158 <xTaskCheckForTimeOut+0xbc>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	69ba      	ldr	r2, [r7, #24]
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040fa:	d102      	bne.n	8004102 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80040fc:	2300      	movs	r3, #0
 80040fe:	61fb      	str	r3, [r7, #28]
 8004100:	e023      	b.n	800414a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681a      	ldr	r2, [r3, #0]
 8004106:	4b15      	ldr	r3, [pc, #84]	; (800415c <xTaskCheckForTimeOut+0xc0>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	429a      	cmp	r2, r3
 800410c:	d007      	beq.n	800411e <xTaskCheckForTimeOut+0x82>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	69ba      	ldr	r2, [r7, #24]
 8004114:	429a      	cmp	r2, r3
 8004116:	d302      	bcc.n	800411e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004118:	2301      	movs	r3, #1
 800411a:	61fb      	str	r3, [r7, #28]
 800411c:	e015      	b.n	800414a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	429a      	cmp	r2, r3
 8004126:	d20b      	bcs.n	8004140 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	1ad2      	subs	r2, r2, r3
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f7ff ff9b 	bl	8004070 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800413a:	2300      	movs	r3, #0
 800413c:	61fb      	str	r3, [r7, #28]
 800413e:	e004      	b.n	800414a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	2200      	movs	r2, #0
 8004144:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004146:	2301      	movs	r3, #1
 8004148:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800414a:	f000 fe73 	bl	8004e34 <vPortExitCritical>

	return xReturn;
 800414e:	69fb      	ldr	r3, [r7, #28]
}
 8004150:	4618      	mov	r0, r3
 8004152:	3720      	adds	r7, #32
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}
 8004158:	20000d10 	.word	0x20000d10
 800415c:	20000d24 	.word	0x20000d24

08004160 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004160:	b480      	push	{r7}
 8004162:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004164:	4b03      	ldr	r3, [pc, #12]	; (8004174 <vTaskMissedYield+0x14>)
 8004166:	2201      	movs	r2, #1
 8004168:	601a      	str	r2, [r3, #0]
}
 800416a:	bf00      	nop
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr
 8004174:	20000d20 	.word	0x20000d20

08004178 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004180:	f000 f852 	bl	8004228 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004184:	4b06      	ldr	r3, [pc, #24]	; (80041a0 <prvIdleTask+0x28>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	2b01      	cmp	r3, #1
 800418a:	d9f9      	bls.n	8004180 <prvIdleTask+0x8>
			{
				taskYIELD();
 800418c:	4b05      	ldr	r3, [pc, #20]	; (80041a4 <prvIdleTask+0x2c>)
 800418e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004192:	601a      	str	r2, [r3, #0]
 8004194:	f3bf 8f4f 	dsb	sy
 8004198:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800419c:	e7f0      	b.n	8004180 <prvIdleTask+0x8>
 800419e:	bf00      	nop
 80041a0:	2000083c 	.word	0x2000083c
 80041a4:	e000ed04 	.word	0xe000ed04

080041a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041ae:	2300      	movs	r3, #0
 80041b0:	607b      	str	r3, [r7, #4]
 80041b2:	e00c      	b.n	80041ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	4613      	mov	r3, r2
 80041b8:	009b      	lsls	r3, r3, #2
 80041ba:	4413      	add	r3, r2
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	4a12      	ldr	r2, [pc, #72]	; (8004208 <prvInitialiseTaskLists+0x60>)
 80041c0:	4413      	add	r3, r2
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7fe fcf0 	bl	8002ba8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	3301      	adds	r3, #1
 80041cc:	607b      	str	r3, [r7, #4]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b37      	cmp	r3, #55	; 0x37
 80041d2:	d9ef      	bls.n	80041b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80041d4:	480d      	ldr	r0, [pc, #52]	; (800420c <prvInitialiseTaskLists+0x64>)
 80041d6:	f7fe fce7 	bl	8002ba8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80041da:	480d      	ldr	r0, [pc, #52]	; (8004210 <prvInitialiseTaskLists+0x68>)
 80041dc:	f7fe fce4 	bl	8002ba8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80041e0:	480c      	ldr	r0, [pc, #48]	; (8004214 <prvInitialiseTaskLists+0x6c>)
 80041e2:	f7fe fce1 	bl	8002ba8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80041e6:	480c      	ldr	r0, [pc, #48]	; (8004218 <prvInitialiseTaskLists+0x70>)
 80041e8:	f7fe fcde 	bl	8002ba8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80041ec:	480b      	ldr	r0, [pc, #44]	; (800421c <prvInitialiseTaskLists+0x74>)
 80041ee:	f7fe fcdb 	bl	8002ba8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80041f2:	4b0b      	ldr	r3, [pc, #44]	; (8004220 <prvInitialiseTaskLists+0x78>)
 80041f4:	4a05      	ldr	r2, [pc, #20]	; (800420c <prvInitialiseTaskLists+0x64>)
 80041f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80041f8:	4b0a      	ldr	r3, [pc, #40]	; (8004224 <prvInitialiseTaskLists+0x7c>)
 80041fa:	4a05      	ldr	r2, [pc, #20]	; (8004210 <prvInitialiseTaskLists+0x68>)
 80041fc:	601a      	str	r2, [r3, #0]
}
 80041fe:	bf00      	nop
 8004200:	3708      	adds	r7, #8
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}
 8004206:	bf00      	nop
 8004208:	2000083c 	.word	0x2000083c
 800420c:	20000c9c 	.word	0x20000c9c
 8004210:	20000cb0 	.word	0x20000cb0
 8004214:	20000ccc 	.word	0x20000ccc
 8004218:	20000ce0 	.word	0x20000ce0
 800421c:	20000cf8 	.word	0x20000cf8
 8004220:	20000cc4 	.word	0x20000cc4
 8004224:	20000cc8 	.word	0x20000cc8

08004228 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800422e:	e019      	b.n	8004264 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004230:	f000 fdd0 	bl	8004dd4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004234:	4b10      	ldr	r3, [pc, #64]	; (8004278 <prvCheckTasksWaitingTermination+0x50>)
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	3304      	adds	r3, #4
 8004240:	4618      	mov	r0, r3
 8004242:	f7fe fd3b 	bl	8002cbc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004246:	4b0d      	ldr	r3, [pc, #52]	; (800427c <prvCheckTasksWaitingTermination+0x54>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	3b01      	subs	r3, #1
 800424c:	4a0b      	ldr	r2, [pc, #44]	; (800427c <prvCheckTasksWaitingTermination+0x54>)
 800424e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004250:	4b0b      	ldr	r3, [pc, #44]	; (8004280 <prvCheckTasksWaitingTermination+0x58>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	3b01      	subs	r3, #1
 8004256:	4a0a      	ldr	r2, [pc, #40]	; (8004280 <prvCheckTasksWaitingTermination+0x58>)
 8004258:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800425a:	f000 fdeb 	bl	8004e34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f000 f810 	bl	8004284 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004264:	4b06      	ldr	r3, [pc, #24]	; (8004280 <prvCheckTasksWaitingTermination+0x58>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1e1      	bne.n	8004230 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800426c:	bf00      	nop
 800426e:	bf00      	nop
 8004270:	3708      	adds	r7, #8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	20000ce0 	.word	0x20000ce0
 800427c:	20000d0c 	.word	0x20000d0c
 8004280:	20000cf4 	.word	0x20000cf4

08004284 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004292:	2b00      	cmp	r3, #0
 8004294:	d108      	bne.n	80042a8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429a:	4618      	mov	r0, r3
 800429c:	f000 ff88 	bl	80051b0 <vPortFree>
				vPortFree( pxTCB );
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 ff85 	bl	80051b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80042a6:	e018      	b.n	80042da <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d103      	bne.n	80042ba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 ff7c 	bl	80051b0 <vPortFree>
	}
 80042b8:	e00f      	b.n	80042da <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d00a      	beq.n	80042da <prvDeleteTCB+0x56>
	__asm volatile
 80042c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042c8:	f383 8811 	msr	BASEPRI, r3
 80042cc:	f3bf 8f6f 	isb	sy
 80042d0:	f3bf 8f4f 	dsb	sy
 80042d4:	60fb      	str	r3, [r7, #12]
}
 80042d6:	bf00      	nop
 80042d8:	e7fe      	b.n	80042d8 <prvDeleteTCB+0x54>
	}
 80042da:	bf00      	nop
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
	...

080042e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80042ea:	4b0c      	ldr	r3, [pc, #48]	; (800431c <prvResetNextTaskUnblockTime+0x38>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d104      	bne.n	80042fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80042f4:	4b0a      	ldr	r3, [pc, #40]	; (8004320 <prvResetNextTaskUnblockTime+0x3c>)
 80042f6:	f04f 32ff 	mov.w	r2, #4294967295
 80042fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80042fc:	e008      	b.n	8004310 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042fe:	4b07      	ldr	r3, [pc, #28]	; (800431c <prvResetNextTaskUnblockTime+0x38>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	68db      	ldr	r3, [r3, #12]
 8004306:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	4a04      	ldr	r2, [pc, #16]	; (8004320 <prvResetNextTaskUnblockTime+0x3c>)
 800430e:	6013      	str	r3, [r2, #0]
}
 8004310:	bf00      	nop
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr
 800431c:	20000cc4 	.word	0x20000cc4
 8004320:	20000d2c 	.word	0x20000d2c

08004324 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800432a:	4b0b      	ldr	r3, [pc, #44]	; (8004358 <xTaskGetSchedulerState+0x34>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d102      	bne.n	8004338 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004332:	2301      	movs	r3, #1
 8004334:	607b      	str	r3, [r7, #4]
 8004336:	e008      	b.n	800434a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004338:	4b08      	ldr	r3, [pc, #32]	; (800435c <xTaskGetSchedulerState+0x38>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d102      	bne.n	8004346 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004340:	2302      	movs	r3, #2
 8004342:	607b      	str	r3, [r7, #4]
 8004344:	e001      	b.n	800434a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004346:	2300      	movs	r3, #0
 8004348:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800434a:	687b      	ldr	r3, [r7, #4]
	}
 800434c:	4618      	mov	r0, r3
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr
 8004358:	20000d18 	.word	0x20000d18
 800435c:	20000d34 	.word	0x20000d34

08004360 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004360:	b580      	push	{r7, lr}
 8004362:	b086      	sub	sp, #24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800436c:	2300      	movs	r3, #0
 800436e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d056      	beq.n	8004424 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004376:	4b2e      	ldr	r3, [pc, #184]	; (8004430 <xTaskPriorityDisinherit+0xd0>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	693a      	ldr	r2, [r7, #16]
 800437c:	429a      	cmp	r2, r3
 800437e:	d00a      	beq.n	8004396 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004380:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004384:	f383 8811 	msr	BASEPRI, r3
 8004388:	f3bf 8f6f 	isb	sy
 800438c:	f3bf 8f4f 	dsb	sy
 8004390:	60fb      	str	r3, [r7, #12]
}
 8004392:	bf00      	nop
 8004394:	e7fe      	b.n	8004394 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800439a:	2b00      	cmp	r3, #0
 800439c:	d10a      	bne.n	80043b4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800439e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a2:	f383 8811 	msr	BASEPRI, r3
 80043a6:	f3bf 8f6f 	isb	sy
 80043aa:	f3bf 8f4f 	dsb	sy
 80043ae:	60bb      	str	r3, [r7, #8]
}
 80043b0:	bf00      	nop
 80043b2:	e7fe      	b.n	80043b2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043b8:	1e5a      	subs	r2, r3, #1
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80043be:	693b      	ldr	r3, [r7, #16]
 80043c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d02c      	beq.n	8004424 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d128      	bne.n	8004424 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043d2:	693b      	ldr	r3, [r7, #16]
 80043d4:	3304      	adds	r3, #4
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fe fc70 	bl	8002cbc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043f4:	4b0f      	ldr	r3, [pc, #60]	; (8004434 <xTaskPriorityDisinherit+0xd4>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d903      	bls.n	8004404 <xTaskPriorityDisinherit+0xa4>
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004400:	4a0c      	ldr	r2, [pc, #48]	; (8004434 <xTaskPriorityDisinherit+0xd4>)
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004408:	4613      	mov	r3, r2
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	4413      	add	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4a09      	ldr	r2, [pc, #36]	; (8004438 <xTaskPriorityDisinherit+0xd8>)
 8004412:	441a      	add	r2, r3
 8004414:	693b      	ldr	r3, [r7, #16]
 8004416:	3304      	adds	r3, #4
 8004418:	4619      	mov	r1, r3
 800441a:	4610      	mov	r0, r2
 800441c:	f7fe fbf1 	bl	8002c02 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004420:	2301      	movs	r3, #1
 8004422:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004424:	697b      	ldr	r3, [r7, #20]
	}
 8004426:	4618      	mov	r0, r3
 8004428:	3718      	adds	r7, #24
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	20000838 	.word	0x20000838
 8004434:	20000d14 	.word	0x20000d14
 8004438:	2000083c 	.word	0x2000083c

0800443c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b084      	sub	sp, #16
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004446:	4b21      	ldr	r3, [pc, #132]	; (80044cc <prvAddCurrentTaskToDelayedList+0x90>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800444c:	4b20      	ldr	r3, [pc, #128]	; (80044d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	3304      	adds	r3, #4
 8004452:	4618      	mov	r0, r3
 8004454:	f7fe fc32 	bl	8002cbc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800445e:	d10a      	bne.n	8004476 <prvAddCurrentTaskToDelayedList+0x3a>
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d007      	beq.n	8004476 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004466:	4b1a      	ldr	r3, [pc, #104]	; (80044d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	3304      	adds	r3, #4
 800446c:	4619      	mov	r1, r3
 800446e:	4819      	ldr	r0, [pc, #100]	; (80044d4 <prvAddCurrentTaskToDelayedList+0x98>)
 8004470:	f7fe fbc7 	bl	8002c02 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004474:	e026      	b.n	80044c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004476:	68fa      	ldr	r2, [r7, #12]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4413      	add	r3, r2
 800447c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800447e:	4b14      	ldr	r3, [pc, #80]	; (80044d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68ba      	ldr	r2, [r7, #8]
 8004484:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	429a      	cmp	r2, r3
 800448c:	d209      	bcs.n	80044a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800448e:	4b12      	ldr	r3, [pc, #72]	; (80044d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	4b0f      	ldr	r3, [pc, #60]	; (80044d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	3304      	adds	r3, #4
 8004498:	4619      	mov	r1, r3
 800449a:	4610      	mov	r0, r2
 800449c:	f7fe fbd5 	bl	8002c4a <vListInsert>
}
 80044a0:	e010      	b.n	80044c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044a2:	4b0e      	ldr	r3, [pc, #56]	; (80044dc <prvAddCurrentTaskToDelayedList+0xa0>)
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	4b0a      	ldr	r3, [pc, #40]	; (80044d0 <prvAddCurrentTaskToDelayedList+0x94>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	3304      	adds	r3, #4
 80044ac:	4619      	mov	r1, r3
 80044ae:	4610      	mov	r0, r2
 80044b0:	f7fe fbcb 	bl	8002c4a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80044b4:	4b0a      	ldr	r3, [pc, #40]	; (80044e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68ba      	ldr	r2, [r7, #8]
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d202      	bcs.n	80044c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80044be:	4a08      	ldr	r2, [pc, #32]	; (80044e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	6013      	str	r3, [r2, #0]
}
 80044c4:	bf00      	nop
 80044c6:	3710      	adds	r7, #16
 80044c8:	46bd      	mov	sp, r7
 80044ca:	bd80      	pop	{r7, pc}
 80044cc:	20000d10 	.word	0x20000d10
 80044d0:	20000838 	.word	0x20000838
 80044d4:	20000cf8 	.word	0x20000cf8
 80044d8:	20000cc8 	.word	0x20000cc8
 80044dc:	20000cc4 	.word	0x20000cc4
 80044e0:	20000d2c 	.word	0x20000d2c

080044e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b08a      	sub	sp, #40	; 0x28
 80044e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80044ea:	2300      	movs	r3, #0
 80044ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80044ee:	f000 fb07 	bl	8004b00 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80044f2:	4b1c      	ldr	r3, [pc, #112]	; (8004564 <xTimerCreateTimerTask+0x80>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d021      	beq.n	800453e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80044fa:	2300      	movs	r3, #0
 80044fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80044fe:	2300      	movs	r3, #0
 8004500:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004502:	1d3a      	adds	r2, r7, #4
 8004504:	f107 0108 	add.w	r1, r7, #8
 8004508:	f107 030c 	add.w	r3, r7, #12
 800450c:	4618      	mov	r0, r3
 800450e:	f7fe fb31 	bl	8002b74 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004512:	6879      	ldr	r1, [r7, #4]
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	9202      	str	r2, [sp, #8]
 800451a:	9301      	str	r3, [sp, #4]
 800451c:	2302      	movs	r3, #2
 800451e:	9300      	str	r3, [sp, #0]
 8004520:	2300      	movs	r3, #0
 8004522:	460a      	mov	r2, r1
 8004524:	4910      	ldr	r1, [pc, #64]	; (8004568 <xTimerCreateTimerTask+0x84>)
 8004526:	4811      	ldr	r0, [pc, #68]	; (800456c <xTimerCreateTimerTask+0x88>)
 8004528:	f7ff f8de 	bl	80036e8 <xTaskCreateStatic>
 800452c:	4603      	mov	r3, r0
 800452e:	4a10      	ldr	r2, [pc, #64]	; (8004570 <xTimerCreateTimerTask+0x8c>)
 8004530:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004532:	4b0f      	ldr	r3, [pc, #60]	; (8004570 <xTimerCreateTimerTask+0x8c>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d001      	beq.n	800453e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800453a:	2301      	movs	r3, #1
 800453c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10a      	bne.n	800455a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004548:	f383 8811 	msr	BASEPRI, r3
 800454c:	f3bf 8f6f 	isb	sy
 8004550:	f3bf 8f4f 	dsb	sy
 8004554:	613b      	str	r3, [r7, #16]
}
 8004556:	bf00      	nop
 8004558:	e7fe      	b.n	8004558 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800455a:	697b      	ldr	r3, [r7, #20]
}
 800455c:	4618      	mov	r0, r3
 800455e:	3718      	adds	r7, #24
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}
 8004564:	20000d68 	.word	0x20000d68
 8004568:	080062c0 	.word	0x080062c0
 800456c:	080046a9 	.word	0x080046a9
 8004570:	20000d6c 	.word	0x20000d6c

08004574 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b08a      	sub	sp, #40	; 0x28
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]
 8004580:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004582:	2300      	movs	r3, #0
 8004584:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d10a      	bne.n	80045a2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800458c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004590:	f383 8811 	msr	BASEPRI, r3
 8004594:	f3bf 8f6f 	isb	sy
 8004598:	f3bf 8f4f 	dsb	sy
 800459c:	623b      	str	r3, [r7, #32]
}
 800459e:	bf00      	nop
 80045a0:	e7fe      	b.n	80045a0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80045a2:	4b1a      	ldr	r3, [pc, #104]	; (800460c <xTimerGenericCommand+0x98>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d02a      	beq.n	8004600 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	2b05      	cmp	r3, #5
 80045ba:	dc18      	bgt.n	80045ee <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80045bc:	f7ff feb2 	bl	8004324 <xTaskGetSchedulerState>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d109      	bne.n	80045da <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80045c6:	4b11      	ldr	r3, [pc, #68]	; (800460c <xTimerGenericCommand+0x98>)
 80045c8:	6818      	ldr	r0, [r3, #0]
 80045ca:	f107 0110 	add.w	r1, r7, #16
 80045ce:	2300      	movs	r3, #0
 80045d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045d2:	f7fe fca1 	bl	8002f18 <xQueueGenericSend>
 80045d6:	6278      	str	r0, [r7, #36]	; 0x24
 80045d8:	e012      	b.n	8004600 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80045da:	4b0c      	ldr	r3, [pc, #48]	; (800460c <xTimerGenericCommand+0x98>)
 80045dc:	6818      	ldr	r0, [r3, #0]
 80045de:	f107 0110 	add.w	r1, r7, #16
 80045e2:	2300      	movs	r3, #0
 80045e4:	2200      	movs	r2, #0
 80045e6:	f7fe fc97 	bl	8002f18 <xQueueGenericSend>
 80045ea:	6278      	str	r0, [r7, #36]	; 0x24
 80045ec:	e008      	b.n	8004600 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80045ee:	4b07      	ldr	r3, [pc, #28]	; (800460c <xTimerGenericCommand+0x98>)
 80045f0:	6818      	ldr	r0, [r3, #0]
 80045f2:	f107 0110 	add.w	r1, r7, #16
 80045f6:	2300      	movs	r3, #0
 80045f8:	683a      	ldr	r2, [r7, #0]
 80045fa:	f7fe fd8b 	bl	8003114 <xQueueGenericSendFromISR>
 80045fe:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004602:	4618      	mov	r0, r3
 8004604:	3728      	adds	r7, #40	; 0x28
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	20000d68 	.word	0x20000d68

08004610 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b088      	sub	sp, #32
 8004614:	af02      	add	r7, sp, #8
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800461a:	4b22      	ldr	r3, [pc, #136]	; (80046a4 <prvProcessExpiredTimer+0x94>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	3304      	adds	r3, #4
 8004628:	4618      	mov	r0, r3
 800462a:	f7fe fb47 	bl	8002cbc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004634:	f003 0304 	and.w	r3, r3, #4
 8004638:	2b00      	cmp	r3, #0
 800463a:	d022      	beq.n	8004682 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	699a      	ldr	r2, [r3, #24]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	18d1      	adds	r1, r2, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	6978      	ldr	r0, [r7, #20]
 800464a:	f000 f8d1 	bl	80047f0 <prvInsertTimerInActiveList>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d01f      	beq.n	8004694 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004654:	2300      	movs	r3, #0
 8004656:	9300      	str	r3, [sp, #0]
 8004658:	2300      	movs	r3, #0
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	2100      	movs	r1, #0
 800465e:	6978      	ldr	r0, [r7, #20]
 8004660:	f7ff ff88 	bl	8004574 <xTimerGenericCommand>
 8004664:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d113      	bne.n	8004694 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800466c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004670:	f383 8811 	msr	BASEPRI, r3
 8004674:	f3bf 8f6f 	isb	sy
 8004678:	f3bf 8f4f 	dsb	sy
 800467c:	60fb      	str	r3, [r7, #12]
}
 800467e:	bf00      	nop
 8004680:	e7fe      	b.n	8004680 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004682:	697b      	ldr	r3, [r7, #20]
 8004684:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004688:	f023 0301 	bic.w	r3, r3, #1
 800468c:	b2da      	uxtb	r2, r3
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	6a1b      	ldr	r3, [r3, #32]
 8004698:	6978      	ldr	r0, [r7, #20]
 800469a:	4798      	blx	r3
}
 800469c:	bf00      	nop
 800469e:	3718      	adds	r7, #24
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	20000d60 	.word	0x20000d60

080046a8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80046b0:	f107 0308 	add.w	r3, r7, #8
 80046b4:	4618      	mov	r0, r3
 80046b6:	f000 f857 	bl	8004768 <prvGetNextExpireTime>
 80046ba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	4619      	mov	r1, r3
 80046c0:	68f8      	ldr	r0, [r7, #12]
 80046c2:	f000 f803 	bl	80046cc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80046c6:	f000 f8d5 	bl	8004874 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80046ca:	e7f1      	b.n	80046b0 <prvTimerTask+0x8>

080046cc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b084      	sub	sp, #16
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80046d6:	f7ff fa43 	bl	8003b60 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80046da:	f107 0308 	add.w	r3, r7, #8
 80046de:	4618      	mov	r0, r3
 80046e0:	f000 f866 	bl	80047b0 <prvSampleTimeNow>
 80046e4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d130      	bne.n	800474e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10a      	bne.n	8004708 <prvProcessTimerOrBlockTask+0x3c>
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d806      	bhi.n	8004708 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80046fa:	f7ff fa3f 	bl	8003b7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80046fe:	68f9      	ldr	r1, [r7, #12]
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f7ff ff85 	bl	8004610 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004706:	e024      	b.n	8004752 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d008      	beq.n	8004720 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800470e:	4b13      	ldr	r3, [pc, #76]	; (800475c <prvProcessTimerOrBlockTask+0x90>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d101      	bne.n	800471c <prvProcessTimerOrBlockTask+0x50>
 8004718:	2301      	movs	r3, #1
 800471a:	e000      	b.n	800471e <prvProcessTimerOrBlockTask+0x52>
 800471c:	2300      	movs	r3, #0
 800471e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004720:	4b0f      	ldr	r3, [pc, #60]	; (8004760 <prvProcessTimerOrBlockTask+0x94>)
 8004722:	6818      	ldr	r0, [r3, #0]
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	683a      	ldr	r2, [r7, #0]
 800472c:	4619      	mov	r1, r3
 800472e:	f7fe ffa7 	bl	8003680 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004732:	f7ff fa23 	bl	8003b7c <xTaskResumeAll>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d10a      	bne.n	8004752 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800473c:	4b09      	ldr	r3, [pc, #36]	; (8004764 <prvProcessTimerOrBlockTask+0x98>)
 800473e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004742:	601a      	str	r2, [r3, #0]
 8004744:	f3bf 8f4f 	dsb	sy
 8004748:	f3bf 8f6f 	isb	sy
}
 800474c:	e001      	b.n	8004752 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800474e:	f7ff fa15 	bl	8003b7c <xTaskResumeAll>
}
 8004752:	bf00      	nop
 8004754:	3710      	adds	r7, #16
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	20000d64 	.word	0x20000d64
 8004760:	20000d68 	.word	0x20000d68
 8004764:	e000ed04 	.word	0xe000ed04

08004768 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004768:	b480      	push	{r7}
 800476a:	b085      	sub	sp, #20
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004770:	4b0e      	ldr	r3, [pc, #56]	; (80047ac <prvGetNextExpireTime+0x44>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d101      	bne.n	800477e <prvGetNextExpireTime+0x16>
 800477a:	2201      	movs	r2, #1
 800477c:	e000      	b.n	8004780 <prvGetNextExpireTime+0x18>
 800477e:	2200      	movs	r2, #0
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d105      	bne.n	8004798 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800478c:	4b07      	ldr	r3, [pc, #28]	; (80047ac <prvGetNextExpireTime+0x44>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	68db      	ldr	r3, [r3, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	60fb      	str	r3, [r7, #12]
 8004796:	e001      	b.n	800479c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004798:	2300      	movs	r3, #0
 800479a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800479c:	68fb      	ldr	r3, [r7, #12]
}
 800479e:	4618      	mov	r0, r3
 80047a0:	3714      	adds	r7, #20
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	20000d60 	.word	0x20000d60

080047b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80047b8:	f7ff fa7e 	bl	8003cb8 <xTaskGetTickCount>
 80047bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80047be:	4b0b      	ldr	r3, [pc, #44]	; (80047ec <prvSampleTimeNow+0x3c>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	d205      	bcs.n	80047d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80047c8:	f000 f936 	bl	8004a38 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	601a      	str	r2, [r3, #0]
 80047d2:	e002      	b.n	80047da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80047da:	4a04      	ldr	r2, [pc, #16]	; (80047ec <prvSampleTimeNow+0x3c>)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80047e0:	68fb      	ldr	r3, [r7, #12]
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3710      	adds	r7, #16
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	20000d70 	.word	0x20000d70

080047f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	60b9      	str	r1, [r7, #8]
 80047fa:	607a      	str	r2, [r7, #4]
 80047fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80047fe:	2300      	movs	r3, #0
 8004800:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	68ba      	ldr	r2, [r7, #8]
 8004806:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800480e:	68ba      	ldr	r2, [r7, #8]
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	429a      	cmp	r2, r3
 8004814:	d812      	bhi.n	800483c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	1ad2      	subs	r2, r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	429a      	cmp	r2, r3
 8004822:	d302      	bcc.n	800482a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004824:	2301      	movs	r3, #1
 8004826:	617b      	str	r3, [r7, #20]
 8004828:	e01b      	b.n	8004862 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800482a:	4b10      	ldr	r3, [pc, #64]	; (800486c <prvInsertTimerInActiveList+0x7c>)
 800482c:	681a      	ldr	r2, [r3, #0]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	3304      	adds	r3, #4
 8004832:	4619      	mov	r1, r3
 8004834:	4610      	mov	r0, r2
 8004836:	f7fe fa08 	bl	8002c4a <vListInsert>
 800483a:	e012      	b.n	8004862 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	429a      	cmp	r2, r3
 8004842:	d206      	bcs.n	8004852 <prvInsertTimerInActiveList+0x62>
 8004844:	68ba      	ldr	r2, [r7, #8]
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	429a      	cmp	r2, r3
 800484a:	d302      	bcc.n	8004852 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800484c:	2301      	movs	r3, #1
 800484e:	617b      	str	r3, [r7, #20]
 8004850:	e007      	b.n	8004862 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004852:	4b07      	ldr	r3, [pc, #28]	; (8004870 <prvInsertTimerInActiveList+0x80>)
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	3304      	adds	r3, #4
 800485a:	4619      	mov	r1, r3
 800485c:	4610      	mov	r0, r2
 800485e:	f7fe f9f4 	bl	8002c4a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004862:	697b      	ldr	r3, [r7, #20]
}
 8004864:	4618      	mov	r0, r3
 8004866:	3718      	adds	r7, #24
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}
 800486c:	20000d64 	.word	0x20000d64
 8004870:	20000d60 	.word	0x20000d60

08004874 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b08e      	sub	sp, #56	; 0x38
 8004878:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800487a:	e0ca      	b.n	8004a12 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2b00      	cmp	r3, #0
 8004880:	da18      	bge.n	80048b4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004882:	1d3b      	adds	r3, r7, #4
 8004884:	3304      	adds	r3, #4
 8004886:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800488a:	2b00      	cmp	r3, #0
 800488c:	d10a      	bne.n	80048a4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800488e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004892:	f383 8811 	msr	BASEPRI, r3
 8004896:	f3bf 8f6f 	isb	sy
 800489a:	f3bf 8f4f 	dsb	sy
 800489e:	61fb      	str	r3, [r7, #28]
}
 80048a0:	bf00      	nop
 80048a2:	e7fe      	b.n	80048a2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80048a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048aa:	6850      	ldr	r0, [r2, #4]
 80048ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048ae:	6892      	ldr	r2, [r2, #8]
 80048b0:	4611      	mov	r1, r2
 80048b2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	f2c0 80ab 	blt.w	8004a12 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80048c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d004      	beq.n	80048d2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80048c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ca:	3304      	adds	r3, #4
 80048cc:	4618      	mov	r0, r3
 80048ce:	f7fe f9f5 	bl	8002cbc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80048d2:	463b      	mov	r3, r7
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7ff ff6b 	bl	80047b0 <prvSampleTimeNow>
 80048da:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2b09      	cmp	r3, #9
 80048e0:	f200 8096 	bhi.w	8004a10 <prvProcessReceivedCommands+0x19c>
 80048e4:	a201      	add	r2, pc, #4	; (adr r2, 80048ec <prvProcessReceivedCommands+0x78>)
 80048e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048ea:	bf00      	nop
 80048ec:	08004915 	.word	0x08004915
 80048f0:	08004915 	.word	0x08004915
 80048f4:	08004915 	.word	0x08004915
 80048f8:	08004989 	.word	0x08004989
 80048fc:	0800499d 	.word	0x0800499d
 8004900:	080049e7 	.word	0x080049e7
 8004904:	08004915 	.word	0x08004915
 8004908:	08004915 	.word	0x08004915
 800490c:	08004989 	.word	0x08004989
 8004910:	0800499d 	.word	0x0800499d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004914:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004916:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800491a:	f043 0301 	orr.w	r3, r3, #1
 800491e:	b2da      	uxtb	r2, r3
 8004920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004922:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492a:	699b      	ldr	r3, [r3, #24]
 800492c:	18d1      	adds	r1, r2, r3
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004932:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004934:	f7ff ff5c 	bl	80047f0 <prvInsertTimerInActiveList>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d069      	beq.n	8004a12 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800493e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004940:	6a1b      	ldr	r3, [r3, #32]
 8004942:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004944:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004948:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800494c:	f003 0304 	and.w	r3, r3, #4
 8004950:	2b00      	cmp	r3, #0
 8004952:	d05e      	beq.n	8004a12 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004954:	68ba      	ldr	r2, [r7, #8]
 8004956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	441a      	add	r2, r3
 800495c:	2300      	movs	r3, #0
 800495e:	9300      	str	r3, [sp, #0]
 8004960:	2300      	movs	r3, #0
 8004962:	2100      	movs	r1, #0
 8004964:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004966:	f7ff fe05 	bl	8004574 <xTimerGenericCommand>
 800496a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800496c:	6a3b      	ldr	r3, [r7, #32]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d14f      	bne.n	8004a12 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004972:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004976:	f383 8811 	msr	BASEPRI, r3
 800497a:	f3bf 8f6f 	isb	sy
 800497e:	f3bf 8f4f 	dsb	sy
 8004982:	61bb      	str	r3, [r7, #24]
}
 8004984:	bf00      	nop
 8004986:	e7fe      	b.n	8004986 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800498a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800498e:	f023 0301 	bic.w	r3, r3, #1
 8004992:	b2da      	uxtb	r2, r3
 8004994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004996:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800499a:	e03a      	b.n	8004a12 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800499c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049a2:	f043 0301 	orr.w	r3, r3, #1
 80049a6:	b2da      	uxtb	r2, r3
 80049a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80049b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d10a      	bne.n	80049d2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80049bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049c0:	f383 8811 	msr	BASEPRI, r3
 80049c4:	f3bf 8f6f 	isb	sy
 80049c8:	f3bf 8f4f 	dsb	sy
 80049cc:	617b      	str	r3, [r7, #20]
}
 80049ce:	bf00      	nop
 80049d0:	e7fe      	b.n	80049d0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80049d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d4:	699a      	ldr	r2, [r3, #24]
 80049d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d8:	18d1      	adds	r1, r2, r3
 80049da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049e0:	f7ff ff06 	bl	80047f0 <prvInsertTimerInActiveList>
					break;
 80049e4:	e015      	b.n	8004a12 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80049e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d103      	bne.n	80049fc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80049f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80049f6:	f000 fbdb 	bl	80051b0 <vPortFree>
 80049fa:	e00a      	b.n	8004a12 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80049fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a02:	f023 0301 	bic.w	r3, r3, #1
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004a0e:	e000      	b.n	8004a12 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8004a10:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004a12:	4b08      	ldr	r3, [pc, #32]	; (8004a34 <prvProcessReceivedCommands+0x1c0>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	1d39      	adds	r1, r7, #4
 8004a18:	2200      	movs	r2, #0
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7fe fc16 	bl	800324c <xQueueReceive>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f47f af2a 	bne.w	800487c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004a28:	bf00      	nop
 8004a2a:	bf00      	nop
 8004a2c:	3730      	adds	r7, #48	; 0x30
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	20000d68 	.word	0x20000d68

08004a38 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b088      	sub	sp, #32
 8004a3c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004a3e:	e048      	b.n	8004ad2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004a40:	4b2d      	ldr	r3, [pc, #180]	; (8004af8 <prvSwitchTimerLists+0xc0>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68db      	ldr	r3, [r3, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a4a:	4b2b      	ldr	r3, [pc, #172]	; (8004af8 <prvSwitchTimerLists+0xc0>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	68db      	ldr	r3, [r3, #12]
 8004a52:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	3304      	adds	r3, #4
 8004a58:	4618      	mov	r0, r3
 8004a5a:	f7fe f92f 	bl	8002cbc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6a1b      	ldr	r3, [r3, #32]
 8004a62:	68f8      	ldr	r0, [r7, #12]
 8004a64:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a6c:	f003 0304 	and.w	r3, r3, #4
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d02e      	beq.n	8004ad2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	699b      	ldr	r3, [r3, #24]
 8004a78:	693a      	ldr	r2, [r7, #16]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004a7e:	68ba      	ldr	r2, [r7, #8]
 8004a80:	693b      	ldr	r3, [r7, #16]
 8004a82:	429a      	cmp	r2, r3
 8004a84:	d90e      	bls.n	8004aa4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004a92:	4b19      	ldr	r3, [pc, #100]	; (8004af8 <prvSwitchTimerLists+0xc0>)
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	3304      	adds	r3, #4
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	4610      	mov	r0, r2
 8004a9e:	f7fe f8d4 	bl	8002c4a <vListInsert>
 8004aa2:	e016      	b.n	8004ad2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	9300      	str	r3, [sp, #0]
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	693a      	ldr	r2, [r7, #16]
 8004aac:	2100      	movs	r1, #0
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f7ff fd60 	bl	8004574 <xTimerGenericCommand>
 8004ab4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d10a      	bne.n	8004ad2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ac0:	f383 8811 	msr	BASEPRI, r3
 8004ac4:	f3bf 8f6f 	isb	sy
 8004ac8:	f3bf 8f4f 	dsb	sy
 8004acc:	603b      	str	r3, [r7, #0]
}
 8004ace:	bf00      	nop
 8004ad0:	e7fe      	b.n	8004ad0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004ad2:	4b09      	ldr	r3, [pc, #36]	; (8004af8 <prvSwitchTimerLists+0xc0>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d1b1      	bne.n	8004a40 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004adc:	4b06      	ldr	r3, [pc, #24]	; (8004af8 <prvSwitchTimerLists+0xc0>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004ae2:	4b06      	ldr	r3, [pc, #24]	; (8004afc <prvSwitchTimerLists+0xc4>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a04      	ldr	r2, [pc, #16]	; (8004af8 <prvSwitchTimerLists+0xc0>)
 8004ae8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004aea:	4a04      	ldr	r2, [pc, #16]	; (8004afc <prvSwitchTimerLists+0xc4>)
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	6013      	str	r3, [r2, #0]
}
 8004af0:	bf00      	nop
 8004af2:	3718      	adds	r7, #24
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	20000d60 	.word	0x20000d60
 8004afc:	20000d64 	.word	0x20000d64

08004b00 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b082      	sub	sp, #8
 8004b04:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004b06:	f000 f965 	bl	8004dd4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004b0a:	4b15      	ldr	r3, [pc, #84]	; (8004b60 <prvCheckForValidListAndQueue+0x60>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d120      	bne.n	8004b54 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004b12:	4814      	ldr	r0, [pc, #80]	; (8004b64 <prvCheckForValidListAndQueue+0x64>)
 8004b14:	f7fe f848 	bl	8002ba8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004b18:	4813      	ldr	r0, [pc, #76]	; (8004b68 <prvCheckForValidListAndQueue+0x68>)
 8004b1a:	f7fe f845 	bl	8002ba8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004b1e:	4b13      	ldr	r3, [pc, #76]	; (8004b6c <prvCheckForValidListAndQueue+0x6c>)
 8004b20:	4a10      	ldr	r2, [pc, #64]	; (8004b64 <prvCheckForValidListAndQueue+0x64>)
 8004b22:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004b24:	4b12      	ldr	r3, [pc, #72]	; (8004b70 <prvCheckForValidListAndQueue+0x70>)
 8004b26:	4a10      	ldr	r2, [pc, #64]	; (8004b68 <prvCheckForValidListAndQueue+0x68>)
 8004b28:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	9300      	str	r3, [sp, #0]
 8004b2e:	4b11      	ldr	r3, [pc, #68]	; (8004b74 <prvCheckForValidListAndQueue+0x74>)
 8004b30:	4a11      	ldr	r2, [pc, #68]	; (8004b78 <prvCheckForValidListAndQueue+0x78>)
 8004b32:	2110      	movs	r1, #16
 8004b34:	200a      	movs	r0, #10
 8004b36:	f7fe f953 	bl	8002de0 <xQueueGenericCreateStatic>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	4a08      	ldr	r2, [pc, #32]	; (8004b60 <prvCheckForValidListAndQueue+0x60>)
 8004b3e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004b40:	4b07      	ldr	r3, [pc, #28]	; (8004b60 <prvCheckForValidListAndQueue+0x60>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d005      	beq.n	8004b54 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004b48:	4b05      	ldr	r3, [pc, #20]	; (8004b60 <prvCheckForValidListAndQueue+0x60>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	490b      	ldr	r1, [pc, #44]	; (8004b7c <prvCheckForValidListAndQueue+0x7c>)
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f7fe fd6c 	bl	800362c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004b54:	f000 f96e 	bl	8004e34 <vPortExitCritical>
}
 8004b58:	bf00      	nop
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	bd80      	pop	{r7, pc}
 8004b5e:	bf00      	nop
 8004b60:	20000d68 	.word	0x20000d68
 8004b64:	20000d38 	.word	0x20000d38
 8004b68:	20000d4c 	.word	0x20000d4c
 8004b6c:	20000d60 	.word	0x20000d60
 8004b70:	20000d64 	.word	0x20000d64
 8004b74:	20000e14 	.word	0x20000e14
 8004b78:	20000d74 	.word	0x20000d74
 8004b7c:	080062c8 	.word	0x080062c8

08004b80 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004b80:	b480      	push	{r7}
 8004b82:	b085      	sub	sp, #20
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	3b04      	subs	r3, #4
 8004b90:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004b98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	3b04      	subs	r3, #4
 8004b9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	f023 0201 	bic.w	r2, r3, #1
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	3b04      	subs	r3, #4
 8004bae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004bb0:	4a0c      	ldr	r2, [pc, #48]	; (8004be4 <pxPortInitialiseStack+0x64>)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	3b14      	subs	r3, #20
 8004bba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	3b04      	subs	r3, #4
 8004bc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f06f 0202 	mvn.w	r2, #2
 8004bce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	3b20      	subs	r3, #32
 8004bd4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3714      	adds	r7, #20
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr
 8004be4:	08004be9 	.word	0x08004be9

08004be8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004be8:	b480      	push	{r7}
 8004bea:	b085      	sub	sp, #20
 8004bec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004bf2:	4b12      	ldr	r3, [pc, #72]	; (8004c3c <prvTaskExitError+0x54>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bfa:	d00a      	beq.n	8004c12 <prvTaskExitError+0x2a>
	__asm volatile
 8004bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c00:	f383 8811 	msr	BASEPRI, r3
 8004c04:	f3bf 8f6f 	isb	sy
 8004c08:	f3bf 8f4f 	dsb	sy
 8004c0c:	60fb      	str	r3, [r7, #12]
}
 8004c0e:	bf00      	nop
 8004c10:	e7fe      	b.n	8004c10 <prvTaskExitError+0x28>
	__asm volatile
 8004c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c16:	f383 8811 	msr	BASEPRI, r3
 8004c1a:	f3bf 8f6f 	isb	sy
 8004c1e:	f3bf 8f4f 	dsb	sy
 8004c22:	60bb      	str	r3, [r7, #8]
}
 8004c24:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004c26:	bf00      	nop
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d0fc      	beq.n	8004c28 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004c2e:	bf00      	nop
 8004c30:	bf00      	nop
 8004c32:	3714      	adds	r7, #20
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr
 8004c3c:	2000000c 	.word	0x2000000c

08004c40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004c40:	4b07      	ldr	r3, [pc, #28]	; (8004c60 <pxCurrentTCBConst2>)
 8004c42:	6819      	ldr	r1, [r3, #0]
 8004c44:	6808      	ldr	r0, [r1, #0]
 8004c46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c4a:	f380 8809 	msr	PSP, r0
 8004c4e:	f3bf 8f6f 	isb	sy
 8004c52:	f04f 0000 	mov.w	r0, #0
 8004c56:	f380 8811 	msr	BASEPRI, r0
 8004c5a:	4770      	bx	lr
 8004c5c:	f3af 8000 	nop.w

08004c60 <pxCurrentTCBConst2>:
 8004c60:	20000838 	.word	0x20000838
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004c64:	bf00      	nop
 8004c66:	bf00      	nop

08004c68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004c68:	4808      	ldr	r0, [pc, #32]	; (8004c8c <prvPortStartFirstTask+0x24>)
 8004c6a:	6800      	ldr	r0, [r0, #0]
 8004c6c:	6800      	ldr	r0, [r0, #0]
 8004c6e:	f380 8808 	msr	MSP, r0
 8004c72:	f04f 0000 	mov.w	r0, #0
 8004c76:	f380 8814 	msr	CONTROL, r0
 8004c7a:	b662      	cpsie	i
 8004c7c:	b661      	cpsie	f
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	df00      	svc	0
 8004c88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004c8a:	bf00      	nop
 8004c8c:	e000ed08 	.word	0xe000ed08

08004c90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b086      	sub	sp, #24
 8004c94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004c96:	4b46      	ldr	r3, [pc, #280]	; (8004db0 <xPortStartScheduler+0x120>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a46      	ldr	r2, [pc, #280]	; (8004db4 <xPortStartScheduler+0x124>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d10a      	bne.n	8004cb6 <xPortStartScheduler+0x26>
	__asm volatile
 8004ca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ca4:	f383 8811 	msr	BASEPRI, r3
 8004ca8:	f3bf 8f6f 	isb	sy
 8004cac:	f3bf 8f4f 	dsb	sy
 8004cb0:	613b      	str	r3, [r7, #16]
}
 8004cb2:	bf00      	nop
 8004cb4:	e7fe      	b.n	8004cb4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004cb6:	4b3e      	ldr	r3, [pc, #248]	; (8004db0 <xPortStartScheduler+0x120>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a3f      	ldr	r2, [pc, #252]	; (8004db8 <xPortStartScheduler+0x128>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d10a      	bne.n	8004cd6 <xPortStartScheduler+0x46>
	__asm volatile
 8004cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cc4:	f383 8811 	msr	BASEPRI, r3
 8004cc8:	f3bf 8f6f 	isb	sy
 8004ccc:	f3bf 8f4f 	dsb	sy
 8004cd0:	60fb      	str	r3, [r7, #12]
}
 8004cd2:	bf00      	nop
 8004cd4:	e7fe      	b.n	8004cd4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004cd6:	4b39      	ldr	r3, [pc, #228]	; (8004dbc <xPortStartScheduler+0x12c>)
 8004cd8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	781b      	ldrb	r3, [r3, #0]
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	22ff      	movs	r2, #255	; 0xff
 8004ce6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004cf0:	78fb      	ldrb	r3, [r7, #3]
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004cf8:	b2da      	uxtb	r2, r3
 8004cfa:	4b31      	ldr	r3, [pc, #196]	; (8004dc0 <xPortStartScheduler+0x130>)
 8004cfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004cfe:	4b31      	ldr	r3, [pc, #196]	; (8004dc4 <xPortStartScheduler+0x134>)
 8004d00:	2207      	movs	r2, #7
 8004d02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004d04:	e009      	b.n	8004d1a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004d06:	4b2f      	ldr	r3, [pc, #188]	; (8004dc4 <xPortStartScheduler+0x134>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	4a2d      	ldr	r2, [pc, #180]	; (8004dc4 <xPortStartScheduler+0x134>)
 8004d0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004d10:	78fb      	ldrb	r3, [r7, #3]
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	005b      	lsls	r3, r3, #1
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004d1a:	78fb      	ldrb	r3, [r7, #3]
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d22:	2b80      	cmp	r3, #128	; 0x80
 8004d24:	d0ef      	beq.n	8004d06 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004d26:	4b27      	ldr	r3, [pc, #156]	; (8004dc4 <xPortStartScheduler+0x134>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f1c3 0307 	rsb	r3, r3, #7
 8004d2e:	2b04      	cmp	r3, #4
 8004d30:	d00a      	beq.n	8004d48 <xPortStartScheduler+0xb8>
	__asm volatile
 8004d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d36:	f383 8811 	msr	BASEPRI, r3
 8004d3a:	f3bf 8f6f 	isb	sy
 8004d3e:	f3bf 8f4f 	dsb	sy
 8004d42:	60bb      	str	r3, [r7, #8]
}
 8004d44:	bf00      	nop
 8004d46:	e7fe      	b.n	8004d46 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004d48:	4b1e      	ldr	r3, [pc, #120]	; (8004dc4 <xPortStartScheduler+0x134>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	021b      	lsls	r3, r3, #8
 8004d4e:	4a1d      	ldr	r2, [pc, #116]	; (8004dc4 <xPortStartScheduler+0x134>)
 8004d50:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004d52:	4b1c      	ldr	r3, [pc, #112]	; (8004dc4 <xPortStartScheduler+0x134>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004d5a:	4a1a      	ldr	r2, [pc, #104]	; (8004dc4 <xPortStartScheduler+0x134>)
 8004d5c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	b2da      	uxtb	r2, r3
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004d66:	4b18      	ldr	r3, [pc, #96]	; (8004dc8 <xPortStartScheduler+0x138>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a17      	ldr	r2, [pc, #92]	; (8004dc8 <xPortStartScheduler+0x138>)
 8004d6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004d70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004d72:	4b15      	ldr	r3, [pc, #84]	; (8004dc8 <xPortStartScheduler+0x138>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	4a14      	ldr	r2, [pc, #80]	; (8004dc8 <xPortStartScheduler+0x138>)
 8004d78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004d7c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004d7e:	f000 f8dd 	bl	8004f3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004d82:	4b12      	ldr	r3, [pc, #72]	; (8004dcc <xPortStartScheduler+0x13c>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004d88:	f000 f8fc 	bl	8004f84 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004d8c:	4b10      	ldr	r3, [pc, #64]	; (8004dd0 <xPortStartScheduler+0x140>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	4a0f      	ldr	r2, [pc, #60]	; (8004dd0 <xPortStartScheduler+0x140>)
 8004d92:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004d96:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004d98:	f7ff ff66 	bl	8004c68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004d9c:	f7ff f856 	bl	8003e4c <vTaskSwitchContext>
	prvTaskExitError();
 8004da0:	f7ff ff22 	bl	8004be8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3718      	adds	r7, #24
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	e000ed00 	.word	0xe000ed00
 8004db4:	410fc271 	.word	0x410fc271
 8004db8:	410fc270 	.word	0x410fc270
 8004dbc:	e000e400 	.word	0xe000e400
 8004dc0:	20000e64 	.word	0x20000e64
 8004dc4:	20000e68 	.word	0x20000e68
 8004dc8:	e000ed20 	.word	0xe000ed20
 8004dcc:	2000000c 	.word	0x2000000c
 8004dd0:	e000ef34 	.word	0xe000ef34

08004dd4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
	__asm volatile
 8004dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dde:	f383 8811 	msr	BASEPRI, r3
 8004de2:	f3bf 8f6f 	isb	sy
 8004de6:	f3bf 8f4f 	dsb	sy
 8004dea:	607b      	str	r3, [r7, #4]
}
 8004dec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004dee:	4b0f      	ldr	r3, [pc, #60]	; (8004e2c <vPortEnterCritical+0x58>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	3301      	adds	r3, #1
 8004df4:	4a0d      	ldr	r2, [pc, #52]	; (8004e2c <vPortEnterCritical+0x58>)
 8004df6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004df8:	4b0c      	ldr	r3, [pc, #48]	; (8004e2c <vPortEnterCritical+0x58>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d10f      	bne.n	8004e20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004e00:	4b0b      	ldr	r3, [pc, #44]	; (8004e30 <vPortEnterCritical+0x5c>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00a      	beq.n	8004e20 <vPortEnterCritical+0x4c>
	__asm volatile
 8004e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e0e:	f383 8811 	msr	BASEPRI, r3
 8004e12:	f3bf 8f6f 	isb	sy
 8004e16:	f3bf 8f4f 	dsb	sy
 8004e1a:	603b      	str	r3, [r7, #0]
}
 8004e1c:	bf00      	nop
 8004e1e:	e7fe      	b.n	8004e1e <vPortEnterCritical+0x4a>
	}
}
 8004e20:	bf00      	nop
 8004e22:	370c      	adds	r7, #12
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr
 8004e2c:	2000000c 	.word	0x2000000c
 8004e30:	e000ed04 	.word	0xe000ed04

08004e34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004e34:	b480      	push	{r7}
 8004e36:	b083      	sub	sp, #12
 8004e38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004e3a:	4b12      	ldr	r3, [pc, #72]	; (8004e84 <vPortExitCritical+0x50>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d10a      	bne.n	8004e58 <vPortExitCritical+0x24>
	__asm volatile
 8004e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e46:	f383 8811 	msr	BASEPRI, r3
 8004e4a:	f3bf 8f6f 	isb	sy
 8004e4e:	f3bf 8f4f 	dsb	sy
 8004e52:	607b      	str	r3, [r7, #4]
}
 8004e54:	bf00      	nop
 8004e56:	e7fe      	b.n	8004e56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004e58:	4b0a      	ldr	r3, [pc, #40]	; (8004e84 <vPortExitCritical+0x50>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	4a09      	ldr	r2, [pc, #36]	; (8004e84 <vPortExitCritical+0x50>)
 8004e60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004e62:	4b08      	ldr	r3, [pc, #32]	; (8004e84 <vPortExitCritical+0x50>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d105      	bne.n	8004e76 <vPortExitCritical+0x42>
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	f383 8811 	msr	BASEPRI, r3
}
 8004e74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004e76:	bf00      	nop
 8004e78:	370c      	adds	r7, #12
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e80:	4770      	bx	lr
 8004e82:	bf00      	nop
 8004e84:	2000000c 	.word	0x2000000c
	...

08004e90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004e90:	f3ef 8009 	mrs	r0, PSP
 8004e94:	f3bf 8f6f 	isb	sy
 8004e98:	4b15      	ldr	r3, [pc, #84]	; (8004ef0 <pxCurrentTCBConst>)
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	f01e 0f10 	tst.w	lr, #16
 8004ea0:	bf08      	it	eq
 8004ea2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004ea6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eaa:	6010      	str	r0, [r2, #0]
 8004eac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004eb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004eb4:	f380 8811 	msr	BASEPRI, r0
 8004eb8:	f3bf 8f4f 	dsb	sy
 8004ebc:	f3bf 8f6f 	isb	sy
 8004ec0:	f7fe ffc4 	bl	8003e4c <vTaskSwitchContext>
 8004ec4:	f04f 0000 	mov.w	r0, #0
 8004ec8:	f380 8811 	msr	BASEPRI, r0
 8004ecc:	bc09      	pop	{r0, r3}
 8004ece:	6819      	ldr	r1, [r3, #0]
 8004ed0:	6808      	ldr	r0, [r1, #0]
 8004ed2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ed6:	f01e 0f10 	tst.w	lr, #16
 8004eda:	bf08      	it	eq
 8004edc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004ee0:	f380 8809 	msr	PSP, r0
 8004ee4:	f3bf 8f6f 	isb	sy
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	f3af 8000 	nop.w

08004ef0 <pxCurrentTCBConst>:
 8004ef0:	20000838 	.word	0x20000838
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004ef4:	bf00      	nop
 8004ef6:	bf00      	nop

08004ef8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
	__asm volatile
 8004efe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f02:	f383 8811 	msr	BASEPRI, r3
 8004f06:	f3bf 8f6f 	isb	sy
 8004f0a:	f3bf 8f4f 	dsb	sy
 8004f0e:	607b      	str	r3, [r7, #4]
}
 8004f10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004f12:	f7fe fee1 	bl	8003cd8 <xTaskIncrementTick>
 8004f16:	4603      	mov	r3, r0
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d003      	beq.n	8004f24 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004f1c:	4b06      	ldr	r3, [pc, #24]	; (8004f38 <xPortSysTickHandler+0x40>)
 8004f1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f22:	601a      	str	r2, [r3, #0]
 8004f24:	2300      	movs	r3, #0
 8004f26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	f383 8811 	msr	BASEPRI, r3
}
 8004f2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004f30:	bf00      	nop
 8004f32:	3708      	adds	r7, #8
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}
 8004f38:	e000ed04 	.word	0xe000ed04

08004f3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004f40:	4b0b      	ldr	r3, [pc, #44]	; (8004f70 <vPortSetupTimerInterrupt+0x34>)
 8004f42:	2200      	movs	r2, #0
 8004f44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004f46:	4b0b      	ldr	r3, [pc, #44]	; (8004f74 <vPortSetupTimerInterrupt+0x38>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004f4c:	4b0a      	ldr	r3, [pc, #40]	; (8004f78 <vPortSetupTimerInterrupt+0x3c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a0a      	ldr	r2, [pc, #40]	; (8004f7c <vPortSetupTimerInterrupt+0x40>)
 8004f52:	fba2 2303 	umull	r2, r3, r2, r3
 8004f56:	099b      	lsrs	r3, r3, #6
 8004f58:	4a09      	ldr	r2, [pc, #36]	; (8004f80 <vPortSetupTimerInterrupt+0x44>)
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004f5e:	4b04      	ldr	r3, [pc, #16]	; (8004f70 <vPortSetupTimerInterrupt+0x34>)
 8004f60:	2207      	movs	r2, #7
 8004f62:	601a      	str	r2, [r3, #0]
}
 8004f64:	bf00      	nop
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop
 8004f70:	e000e010 	.word	0xe000e010
 8004f74:	e000e018 	.word	0xe000e018
 8004f78:	20000000 	.word	0x20000000
 8004f7c:	10624dd3 	.word	0x10624dd3
 8004f80:	e000e014 	.word	0xe000e014

08004f84 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004f84:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004f94 <vPortEnableVFP+0x10>
 8004f88:	6801      	ldr	r1, [r0, #0]
 8004f8a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004f8e:	6001      	str	r1, [r0, #0]
 8004f90:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004f92:	bf00      	nop
 8004f94:	e000ed88 	.word	0xe000ed88

08004f98 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004f98:	b480      	push	{r7}
 8004f9a:	b085      	sub	sp, #20
 8004f9c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004f9e:	f3ef 8305 	mrs	r3, IPSR
 8004fa2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2b0f      	cmp	r3, #15
 8004fa8:	d914      	bls.n	8004fd4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004faa:	4a17      	ldr	r2, [pc, #92]	; (8005008 <vPortValidateInterruptPriority+0x70>)
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	4413      	add	r3, r2
 8004fb0:	781b      	ldrb	r3, [r3, #0]
 8004fb2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004fb4:	4b15      	ldr	r3, [pc, #84]	; (800500c <vPortValidateInterruptPriority+0x74>)
 8004fb6:	781b      	ldrb	r3, [r3, #0]
 8004fb8:	7afa      	ldrb	r2, [r7, #11]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	d20a      	bcs.n	8004fd4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc2:	f383 8811 	msr	BASEPRI, r3
 8004fc6:	f3bf 8f6f 	isb	sy
 8004fca:	f3bf 8f4f 	dsb	sy
 8004fce:	607b      	str	r3, [r7, #4]
}
 8004fd0:	bf00      	nop
 8004fd2:	e7fe      	b.n	8004fd2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004fd4:	4b0e      	ldr	r3, [pc, #56]	; (8005010 <vPortValidateInterruptPriority+0x78>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004fdc:	4b0d      	ldr	r3, [pc, #52]	; (8005014 <vPortValidateInterruptPriority+0x7c>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d90a      	bls.n	8004ffa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fe8:	f383 8811 	msr	BASEPRI, r3
 8004fec:	f3bf 8f6f 	isb	sy
 8004ff0:	f3bf 8f4f 	dsb	sy
 8004ff4:	603b      	str	r3, [r7, #0]
}
 8004ff6:	bf00      	nop
 8004ff8:	e7fe      	b.n	8004ff8 <vPortValidateInterruptPriority+0x60>
	}
 8004ffa:	bf00      	nop
 8004ffc:	3714      	adds	r7, #20
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	e000e3f0 	.word	0xe000e3f0
 800500c:	20000e64 	.word	0x20000e64
 8005010:	e000ed0c 	.word	0xe000ed0c
 8005014:	20000e68 	.word	0x20000e68

08005018 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b08a      	sub	sp, #40	; 0x28
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005020:	2300      	movs	r3, #0
 8005022:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005024:	f7fe fd9c 	bl	8003b60 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005028:	4b5b      	ldr	r3, [pc, #364]	; (8005198 <pvPortMalloc+0x180>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d101      	bne.n	8005034 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005030:	f000 f920 	bl	8005274 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005034:	4b59      	ldr	r3, [pc, #356]	; (800519c <pvPortMalloc+0x184>)
 8005036:	681a      	ldr	r2, [r3, #0]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4013      	ands	r3, r2
 800503c:	2b00      	cmp	r3, #0
 800503e:	f040 8093 	bne.w	8005168 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b00      	cmp	r3, #0
 8005046:	d01d      	beq.n	8005084 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005048:	2208      	movs	r2, #8
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4413      	add	r3, r2
 800504e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f003 0307 	and.w	r3, r3, #7
 8005056:	2b00      	cmp	r3, #0
 8005058:	d014      	beq.n	8005084 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f023 0307 	bic.w	r3, r3, #7
 8005060:	3308      	adds	r3, #8
 8005062:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f003 0307 	and.w	r3, r3, #7
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00a      	beq.n	8005084 <pvPortMalloc+0x6c>
	__asm volatile
 800506e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005072:	f383 8811 	msr	BASEPRI, r3
 8005076:	f3bf 8f6f 	isb	sy
 800507a:	f3bf 8f4f 	dsb	sy
 800507e:	617b      	str	r3, [r7, #20]
}
 8005080:	bf00      	nop
 8005082:	e7fe      	b.n	8005082 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d06e      	beq.n	8005168 <pvPortMalloc+0x150>
 800508a:	4b45      	ldr	r3, [pc, #276]	; (80051a0 <pvPortMalloc+0x188>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	429a      	cmp	r2, r3
 8005092:	d869      	bhi.n	8005168 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005094:	4b43      	ldr	r3, [pc, #268]	; (80051a4 <pvPortMalloc+0x18c>)
 8005096:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005098:	4b42      	ldr	r3, [pc, #264]	; (80051a4 <pvPortMalloc+0x18c>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800509e:	e004      	b.n	80050aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80050a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80050a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80050aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d903      	bls.n	80050bc <pvPortMalloc+0xa4>
 80050b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d1f1      	bne.n	80050a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80050bc:	4b36      	ldr	r3, [pc, #216]	; (8005198 <pvPortMalloc+0x180>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d050      	beq.n	8005168 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80050c6:	6a3b      	ldr	r3, [r7, #32]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2208      	movs	r2, #8
 80050cc:	4413      	add	r3, r2
 80050ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80050d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	6a3b      	ldr	r3, [r7, #32]
 80050d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80050d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050da:	685a      	ldr	r2, [r3, #4]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	1ad2      	subs	r2, r2, r3
 80050e0:	2308      	movs	r3, #8
 80050e2:	005b      	lsls	r3, r3, #1
 80050e4:	429a      	cmp	r2, r3
 80050e6:	d91f      	bls.n	8005128 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80050e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	4413      	add	r3, r2
 80050ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80050f0:	69bb      	ldr	r3, [r7, #24]
 80050f2:	f003 0307 	and.w	r3, r3, #7
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d00a      	beq.n	8005110 <pvPortMalloc+0xf8>
	__asm volatile
 80050fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050fe:	f383 8811 	msr	BASEPRI, r3
 8005102:	f3bf 8f6f 	isb	sy
 8005106:	f3bf 8f4f 	dsb	sy
 800510a:	613b      	str	r3, [r7, #16]
}
 800510c:	bf00      	nop
 800510e:	e7fe      	b.n	800510e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005112:	685a      	ldr	r2, [r3, #4]
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	1ad2      	subs	r2, r2, r3
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800511c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005122:	69b8      	ldr	r0, [r7, #24]
 8005124:	f000 f908 	bl	8005338 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005128:	4b1d      	ldr	r3, [pc, #116]	; (80051a0 <pvPortMalloc+0x188>)
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	4a1b      	ldr	r2, [pc, #108]	; (80051a0 <pvPortMalloc+0x188>)
 8005134:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005136:	4b1a      	ldr	r3, [pc, #104]	; (80051a0 <pvPortMalloc+0x188>)
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	4b1b      	ldr	r3, [pc, #108]	; (80051a8 <pvPortMalloc+0x190>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	429a      	cmp	r2, r3
 8005140:	d203      	bcs.n	800514a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005142:	4b17      	ldr	r3, [pc, #92]	; (80051a0 <pvPortMalloc+0x188>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a18      	ldr	r2, [pc, #96]	; (80051a8 <pvPortMalloc+0x190>)
 8005148:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800514a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800514c:	685a      	ldr	r2, [r3, #4]
 800514e:	4b13      	ldr	r3, [pc, #76]	; (800519c <pvPortMalloc+0x184>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	431a      	orrs	r2, r3
 8005154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005156:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800515a:	2200      	movs	r2, #0
 800515c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800515e:	4b13      	ldr	r3, [pc, #76]	; (80051ac <pvPortMalloc+0x194>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	3301      	adds	r3, #1
 8005164:	4a11      	ldr	r2, [pc, #68]	; (80051ac <pvPortMalloc+0x194>)
 8005166:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005168:	f7fe fd08 	bl	8003b7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	f003 0307 	and.w	r3, r3, #7
 8005172:	2b00      	cmp	r3, #0
 8005174:	d00a      	beq.n	800518c <pvPortMalloc+0x174>
	__asm volatile
 8005176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800517a:	f383 8811 	msr	BASEPRI, r3
 800517e:	f3bf 8f6f 	isb	sy
 8005182:	f3bf 8f4f 	dsb	sy
 8005186:	60fb      	str	r3, [r7, #12]
}
 8005188:	bf00      	nop
 800518a:	e7fe      	b.n	800518a <pvPortMalloc+0x172>
	return pvReturn;
 800518c:	69fb      	ldr	r3, [r7, #28]
}
 800518e:	4618      	mov	r0, r3
 8005190:	3728      	adds	r7, #40	; 0x28
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	20004a74 	.word	0x20004a74
 800519c:	20004a88 	.word	0x20004a88
 80051a0:	20004a78 	.word	0x20004a78
 80051a4:	20004a6c 	.word	0x20004a6c
 80051a8:	20004a7c 	.word	0x20004a7c
 80051ac:	20004a80 	.word	0x20004a80

080051b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b086      	sub	sp, #24
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d04d      	beq.n	800525e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80051c2:	2308      	movs	r3, #8
 80051c4:	425b      	negs	r3, r3
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	4413      	add	r3, r2
 80051ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	685a      	ldr	r2, [r3, #4]
 80051d4:	4b24      	ldr	r3, [pc, #144]	; (8005268 <vPortFree+0xb8>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4013      	ands	r3, r2
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d10a      	bne.n	80051f4 <vPortFree+0x44>
	__asm volatile
 80051de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e2:	f383 8811 	msr	BASEPRI, r3
 80051e6:	f3bf 8f6f 	isb	sy
 80051ea:	f3bf 8f4f 	dsb	sy
 80051ee:	60fb      	str	r3, [r7, #12]
}
 80051f0:	bf00      	nop
 80051f2:	e7fe      	b.n	80051f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d00a      	beq.n	8005212 <vPortFree+0x62>
	__asm volatile
 80051fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005200:	f383 8811 	msr	BASEPRI, r3
 8005204:	f3bf 8f6f 	isb	sy
 8005208:	f3bf 8f4f 	dsb	sy
 800520c:	60bb      	str	r3, [r7, #8]
}
 800520e:	bf00      	nop
 8005210:	e7fe      	b.n	8005210 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	685a      	ldr	r2, [r3, #4]
 8005216:	4b14      	ldr	r3, [pc, #80]	; (8005268 <vPortFree+0xb8>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4013      	ands	r3, r2
 800521c:	2b00      	cmp	r3, #0
 800521e:	d01e      	beq.n	800525e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d11a      	bne.n	800525e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	685a      	ldr	r2, [r3, #4]
 800522c:	4b0e      	ldr	r3, [pc, #56]	; (8005268 <vPortFree+0xb8>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	43db      	mvns	r3, r3
 8005232:	401a      	ands	r2, r3
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005238:	f7fe fc92 	bl	8003b60 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	685a      	ldr	r2, [r3, #4]
 8005240:	4b0a      	ldr	r3, [pc, #40]	; (800526c <vPortFree+0xbc>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4413      	add	r3, r2
 8005246:	4a09      	ldr	r2, [pc, #36]	; (800526c <vPortFree+0xbc>)
 8005248:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800524a:	6938      	ldr	r0, [r7, #16]
 800524c:	f000 f874 	bl	8005338 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005250:	4b07      	ldr	r3, [pc, #28]	; (8005270 <vPortFree+0xc0>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	3301      	adds	r3, #1
 8005256:	4a06      	ldr	r2, [pc, #24]	; (8005270 <vPortFree+0xc0>)
 8005258:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800525a:	f7fe fc8f 	bl	8003b7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800525e:	bf00      	nop
 8005260:	3718      	adds	r7, #24
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	20004a88 	.word	0x20004a88
 800526c:	20004a78 	.word	0x20004a78
 8005270:	20004a84 	.word	0x20004a84

08005274 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005274:	b480      	push	{r7}
 8005276:	b085      	sub	sp, #20
 8005278:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800527a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800527e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005280:	4b27      	ldr	r3, [pc, #156]	; (8005320 <prvHeapInit+0xac>)
 8005282:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f003 0307 	and.w	r3, r3, #7
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00c      	beq.n	80052a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	3307      	adds	r3, #7
 8005292:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f023 0307 	bic.w	r3, r3, #7
 800529a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	4a1f      	ldr	r2, [pc, #124]	; (8005320 <prvHeapInit+0xac>)
 80052a4:	4413      	add	r3, r2
 80052a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80052ac:	4a1d      	ldr	r2, [pc, #116]	; (8005324 <prvHeapInit+0xb0>)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80052b2:	4b1c      	ldr	r3, [pc, #112]	; (8005324 <prvHeapInit+0xb0>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	68ba      	ldr	r2, [r7, #8]
 80052bc:	4413      	add	r3, r2
 80052be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80052c0:	2208      	movs	r2, #8
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	1a9b      	subs	r3, r3, r2
 80052c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f023 0307 	bic.w	r3, r3, #7
 80052ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	4a15      	ldr	r2, [pc, #84]	; (8005328 <prvHeapInit+0xb4>)
 80052d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80052d6:	4b14      	ldr	r3, [pc, #80]	; (8005328 <prvHeapInit+0xb4>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2200      	movs	r2, #0
 80052dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80052de:	4b12      	ldr	r3, [pc, #72]	; (8005328 <prvHeapInit+0xb4>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2200      	movs	r2, #0
 80052e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	68fa      	ldr	r2, [r7, #12]
 80052ee:	1ad2      	subs	r2, r2, r3
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80052f4:	4b0c      	ldr	r3, [pc, #48]	; (8005328 <prvHeapInit+0xb4>)
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	4a0a      	ldr	r2, [pc, #40]	; (800532c <prvHeapInit+0xb8>)
 8005302:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	4a09      	ldr	r2, [pc, #36]	; (8005330 <prvHeapInit+0xbc>)
 800530a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800530c:	4b09      	ldr	r3, [pc, #36]	; (8005334 <prvHeapInit+0xc0>)
 800530e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005312:	601a      	str	r2, [r3, #0]
}
 8005314:	bf00      	nop
 8005316:	3714      	adds	r7, #20
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr
 8005320:	20000e6c 	.word	0x20000e6c
 8005324:	20004a6c 	.word	0x20004a6c
 8005328:	20004a74 	.word	0x20004a74
 800532c:	20004a7c 	.word	0x20004a7c
 8005330:	20004a78 	.word	0x20004a78
 8005334:	20004a88 	.word	0x20004a88

08005338 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005338:	b480      	push	{r7}
 800533a:	b085      	sub	sp, #20
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005340:	4b28      	ldr	r3, [pc, #160]	; (80053e4 <prvInsertBlockIntoFreeList+0xac>)
 8005342:	60fb      	str	r3, [r7, #12]
 8005344:	e002      	b.n	800534c <prvInsertBlockIntoFreeList+0x14>
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	60fb      	str	r3, [r7, #12]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	429a      	cmp	r2, r3
 8005354:	d8f7      	bhi.n	8005346 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	68ba      	ldr	r2, [r7, #8]
 8005360:	4413      	add	r3, r2
 8005362:	687a      	ldr	r2, [r7, #4]
 8005364:	429a      	cmp	r2, r3
 8005366:	d108      	bne.n	800537a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	685a      	ldr	r2, [r3, #4]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	441a      	add	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	68ba      	ldr	r2, [r7, #8]
 8005384:	441a      	add	r2, r3
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	429a      	cmp	r2, r3
 800538c:	d118      	bne.n	80053c0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	4b15      	ldr	r3, [pc, #84]	; (80053e8 <prvInsertBlockIntoFreeList+0xb0>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	429a      	cmp	r2, r3
 8005398:	d00d      	beq.n	80053b6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685a      	ldr	r2, [r3, #4]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	441a      	add	r2, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	601a      	str	r2, [r3, #0]
 80053b4:	e008      	b.n	80053c8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80053b6:	4b0c      	ldr	r3, [pc, #48]	; (80053e8 <prvInsertBlockIntoFreeList+0xb0>)
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	601a      	str	r2, [r3, #0]
 80053be:	e003      	b.n	80053c8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d002      	beq.n	80053d6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80053d6:	bf00      	nop
 80053d8:	3714      	adds	r7, #20
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	20004a6c 	.word	0x20004a6c
 80053e8:	20004a74 	.word	0x20004a74

080053ec <malloc>:
 80053ec:	4b02      	ldr	r3, [pc, #8]	; (80053f8 <malloc+0xc>)
 80053ee:	4601      	mov	r1, r0
 80053f0:	6818      	ldr	r0, [r3, #0]
 80053f2:	f000 b823 	b.w	800543c <_malloc_r>
 80053f6:	bf00      	nop
 80053f8:	20000068 	.word	0x20000068

080053fc <sbrk_aligned>:
 80053fc:	b570      	push	{r4, r5, r6, lr}
 80053fe:	4e0e      	ldr	r6, [pc, #56]	; (8005438 <sbrk_aligned+0x3c>)
 8005400:	460c      	mov	r4, r1
 8005402:	6831      	ldr	r1, [r6, #0]
 8005404:	4605      	mov	r5, r0
 8005406:	b911      	cbnz	r1, 800540e <sbrk_aligned+0x12>
 8005408:	f000 f9f8 	bl	80057fc <_sbrk_r>
 800540c:	6030      	str	r0, [r6, #0]
 800540e:	4621      	mov	r1, r4
 8005410:	4628      	mov	r0, r5
 8005412:	f000 f9f3 	bl	80057fc <_sbrk_r>
 8005416:	1c43      	adds	r3, r0, #1
 8005418:	d00a      	beq.n	8005430 <sbrk_aligned+0x34>
 800541a:	1cc4      	adds	r4, r0, #3
 800541c:	f024 0403 	bic.w	r4, r4, #3
 8005420:	42a0      	cmp	r0, r4
 8005422:	d007      	beq.n	8005434 <sbrk_aligned+0x38>
 8005424:	1a21      	subs	r1, r4, r0
 8005426:	4628      	mov	r0, r5
 8005428:	f000 f9e8 	bl	80057fc <_sbrk_r>
 800542c:	3001      	adds	r0, #1
 800542e:	d101      	bne.n	8005434 <sbrk_aligned+0x38>
 8005430:	f04f 34ff 	mov.w	r4, #4294967295
 8005434:	4620      	mov	r0, r4
 8005436:	bd70      	pop	{r4, r5, r6, pc}
 8005438:	20004a90 	.word	0x20004a90

0800543c <_malloc_r>:
 800543c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005440:	1ccd      	adds	r5, r1, #3
 8005442:	f025 0503 	bic.w	r5, r5, #3
 8005446:	3508      	adds	r5, #8
 8005448:	2d0c      	cmp	r5, #12
 800544a:	bf38      	it	cc
 800544c:	250c      	movcc	r5, #12
 800544e:	2d00      	cmp	r5, #0
 8005450:	4607      	mov	r7, r0
 8005452:	db01      	blt.n	8005458 <_malloc_r+0x1c>
 8005454:	42a9      	cmp	r1, r5
 8005456:	d905      	bls.n	8005464 <_malloc_r+0x28>
 8005458:	230c      	movs	r3, #12
 800545a:	603b      	str	r3, [r7, #0]
 800545c:	2600      	movs	r6, #0
 800545e:	4630      	mov	r0, r6
 8005460:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005464:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005538 <_malloc_r+0xfc>
 8005468:	f000 f868 	bl	800553c <__malloc_lock>
 800546c:	f8d8 3000 	ldr.w	r3, [r8]
 8005470:	461c      	mov	r4, r3
 8005472:	bb5c      	cbnz	r4, 80054cc <_malloc_r+0x90>
 8005474:	4629      	mov	r1, r5
 8005476:	4638      	mov	r0, r7
 8005478:	f7ff ffc0 	bl	80053fc <sbrk_aligned>
 800547c:	1c43      	adds	r3, r0, #1
 800547e:	4604      	mov	r4, r0
 8005480:	d155      	bne.n	800552e <_malloc_r+0xf2>
 8005482:	f8d8 4000 	ldr.w	r4, [r8]
 8005486:	4626      	mov	r6, r4
 8005488:	2e00      	cmp	r6, #0
 800548a:	d145      	bne.n	8005518 <_malloc_r+0xdc>
 800548c:	2c00      	cmp	r4, #0
 800548e:	d048      	beq.n	8005522 <_malloc_r+0xe6>
 8005490:	6823      	ldr	r3, [r4, #0]
 8005492:	4631      	mov	r1, r6
 8005494:	4638      	mov	r0, r7
 8005496:	eb04 0903 	add.w	r9, r4, r3
 800549a:	f000 f9af 	bl	80057fc <_sbrk_r>
 800549e:	4581      	cmp	r9, r0
 80054a0:	d13f      	bne.n	8005522 <_malloc_r+0xe6>
 80054a2:	6821      	ldr	r1, [r4, #0]
 80054a4:	1a6d      	subs	r5, r5, r1
 80054a6:	4629      	mov	r1, r5
 80054a8:	4638      	mov	r0, r7
 80054aa:	f7ff ffa7 	bl	80053fc <sbrk_aligned>
 80054ae:	3001      	adds	r0, #1
 80054b0:	d037      	beq.n	8005522 <_malloc_r+0xe6>
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	442b      	add	r3, r5
 80054b6:	6023      	str	r3, [r4, #0]
 80054b8:	f8d8 3000 	ldr.w	r3, [r8]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d038      	beq.n	8005532 <_malloc_r+0xf6>
 80054c0:	685a      	ldr	r2, [r3, #4]
 80054c2:	42a2      	cmp	r2, r4
 80054c4:	d12b      	bne.n	800551e <_malloc_r+0xe2>
 80054c6:	2200      	movs	r2, #0
 80054c8:	605a      	str	r2, [r3, #4]
 80054ca:	e00f      	b.n	80054ec <_malloc_r+0xb0>
 80054cc:	6822      	ldr	r2, [r4, #0]
 80054ce:	1b52      	subs	r2, r2, r5
 80054d0:	d41f      	bmi.n	8005512 <_malloc_r+0xd6>
 80054d2:	2a0b      	cmp	r2, #11
 80054d4:	d917      	bls.n	8005506 <_malloc_r+0xca>
 80054d6:	1961      	adds	r1, r4, r5
 80054d8:	42a3      	cmp	r3, r4
 80054da:	6025      	str	r5, [r4, #0]
 80054dc:	bf18      	it	ne
 80054de:	6059      	strne	r1, [r3, #4]
 80054e0:	6863      	ldr	r3, [r4, #4]
 80054e2:	bf08      	it	eq
 80054e4:	f8c8 1000 	streq.w	r1, [r8]
 80054e8:	5162      	str	r2, [r4, r5]
 80054ea:	604b      	str	r3, [r1, #4]
 80054ec:	4638      	mov	r0, r7
 80054ee:	f104 060b 	add.w	r6, r4, #11
 80054f2:	f000 f829 	bl	8005548 <__malloc_unlock>
 80054f6:	f026 0607 	bic.w	r6, r6, #7
 80054fa:	1d23      	adds	r3, r4, #4
 80054fc:	1af2      	subs	r2, r6, r3
 80054fe:	d0ae      	beq.n	800545e <_malloc_r+0x22>
 8005500:	1b9b      	subs	r3, r3, r6
 8005502:	50a3      	str	r3, [r4, r2]
 8005504:	e7ab      	b.n	800545e <_malloc_r+0x22>
 8005506:	42a3      	cmp	r3, r4
 8005508:	6862      	ldr	r2, [r4, #4]
 800550a:	d1dd      	bne.n	80054c8 <_malloc_r+0x8c>
 800550c:	f8c8 2000 	str.w	r2, [r8]
 8005510:	e7ec      	b.n	80054ec <_malloc_r+0xb0>
 8005512:	4623      	mov	r3, r4
 8005514:	6864      	ldr	r4, [r4, #4]
 8005516:	e7ac      	b.n	8005472 <_malloc_r+0x36>
 8005518:	4634      	mov	r4, r6
 800551a:	6876      	ldr	r6, [r6, #4]
 800551c:	e7b4      	b.n	8005488 <_malloc_r+0x4c>
 800551e:	4613      	mov	r3, r2
 8005520:	e7cc      	b.n	80054bc <_malloc_r+0x80>
 8005522:	230c      	movs	r3, #12
 8005524:	603b      	str	r3, [r7, #0]
 8005526:	4638      	mov	r0, r7
 8005528:	f000 f80e 	bl	8005548 <__malloc_unlock>
 800552c:	e797      	b.n	800545e <_malloc_r+0x22>
 800552e:	6025      	str	r5, [r4, #0]
 8005530:	e7dc      	b.n	80054ec <_malloc_r+0xb0>
 8005532:	605b      	str	r3, [r3, #4]
 8005534:	deff      	udf	#255	; 0xff
 8005536:	bf00      	nop
 8005538:	20004a8c 	.word	0x20004a8c

0800553c <__malloc_lock>:
 800553c:	4801      	ldr	r0, [pc, #4]	; (8005544 <__malloc_lock+0x8>)
 800553e:	f7fb bba3 	b.w	8000c88 <__retarget_lock_acquire_recursive>
 8005542:	bf00      	nop
 8005544:	2000012c 	.word	0x2000012c

08005548 <__malloc_unlock>:
 8005548:	4801      	ldr	r0, [pc, #4]	; (8005550 <__malloc_unlock+0x8>)
 800554a:	f7fb bbb1 	b.w	8000cb0 <__retarget_lock_release_recursive>
 800554e:	bf00      	nop
 8005550:	2000012c 	.word	0x2000012c

08005554 <std>:
 8005554:	2300      	movs	r3, #0
 8005556:	b510      	push	{r4, lr}
 8005558:	4604      	mov	r4, r0
 800555a:	e9c0 3300 	strd	r3, r3, [r0]
 800555e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005562:	6083      	str	r3, [r0, #8]
 8005564:	8181      	strh	r1, [r0, #12]
 8005566:	6643      	str	r3, [r0, #100]	; 0x64
 8005568:	81c2      	strh	r2, [r0, #14]
 800556a:	6183      	str	r3, [r0, #24]
 800556c:	4619      	mov	r1, r3
 800556e:	2208      	movs	r2, #8
 8005570:	305c      	adds	r0, #92	; 0x5c
 8005572:	f000 f906 	bl	8005782 <memset>
 8005576:	4b0d      	ldr	r3, [pc, #52]	; (80055ac <std+0x58>)
 8005578:	6263      	str	r3, [r4, #36]	; 0x24
 800557a:	4b0d      	ldr	r3, [pc, #52]	; (80055b0 <std+0x5c>)
 800557c:	62a3      	str	r3, [r4, #40]	; 0x28
 800557e:	4b0d      	ldr	r3, [pc, #52]	; (80055b4 <std+0x60>)
 8005580:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005582:	4b0d      	ldr	r3, [pc, #52]	; (80055b8 <std+0x64>)
 8005584:	6323      	str	r3, [r4, #48]	; 0x30
 8005586:	4b0d      	ldr	r3, [pc, #52]	; (80055bc <std+0x68>)
 8005588:	6224      	str	r4, [r4, #32]
 800558a:	429c      	cmp	r4, r3
 800558c:	d006      	beq.n	800559c <std+0x48>
 800558e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005592:	4294      	cmp	r4, r2
 8005594:	d002      	beq.n	800559c <std+0x48>
 8005596:	33d0      	adds	r3, #208	; 0xd0
 8005598:	429c      	cmp	r4, r3
 800559a:	d105      	bne.n	80055a8 <std+0x54>
 800559c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80055a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055a4:	f7fb bb4a 	b.w	8000c3c <__retarget_lock_init_recursive>
 80055a8:	bd10      	pop	{r4, pc}
 80055aa:	bf00      	nop
 80055ac:	080056fd 	.word	0x080056fd
 80055b0:	0800571f 	.word	0x0800571f
 80055b4:	08005757 	.word	0x08005757
 80055b8:	0800577b 	.word	0x0800577b
 80055bc:	20004a94 	.word	0x20004a94

080055c0 <stdio_exit_handler>:
 80055c0:	4a02      	ldr	r2, [pc, #8]	; (80055cc <stdio_exit_handler+0xc>)
 80055c2:	4903      	ldr	r1, [pc, #12]	; (80055d0 <stdio_exit_handler+0x10>)
 80055c4:	4803      	ldr	r0, [pc, #12]	; (80055d4 <stdio_exit_handler+0x14>)
 80055c6:	f000 b869 	b.w	800569c <_fwalk_sglue>
 80055ca:	bf00      	nop
 80055cc:	20000010 	.word	0x20000010
 80055d0:	08005ffd 	.word	0x08005ffd
 80055d4:	2000001c 	.word	0x2000001c

080055d8 <cleanup_stdio>:
 80055d8:	6841      	ldr	r1, [r0, #4]
 80055da:	4b0c      	ldr	r3, [pc, #48]	; (800560c <cleanup_stdio+0x34>)
 80055dc:	4299      	cmp	r1, r3
 80055de:	b510      	push	{r4, lr}
 80055e0:	4604      	mov	r4, r0
 80055e2:	d001      	beq.n	80055e8 <cleanup_stdio+0x10>
 80055e4:	f000 fd0a 	bl	8005ffc <_fflush_r>
 80055e8:	68a1      	ldr	r1, [r4, #8]
 80055ea:	4b09      	ldr	r3, [pc, #36]	; (8005610 <cleanup_stdio+0x38>)
 80055ec:	4299      	cmp	r1, r3
 80055ee:	d002      	beq.n	80055f6 <cleanup_stdio+0x1e>
 80055f0:	4620      	mov	r0, r4
 80055f2:	f000 fd03 	bl	8005ffc <_fflush_r>
 80055f6:	68e1      	ldr	r1, [r4, #12]
 80055f8:	4b06      	ldr	r3, [pc, #24]	; (8005614 <cleanup_stdio+0x3c>)
 80055fa:	4299      	cmp	r1, r3
 80055fc:	d004      	beq.n	8005608 <cleanup_stdio+0x30>
 80055fe:	4620      	mov	r0, r4
 8005600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005604:	f000 bcfa 	b.w	8005ffc <_fflush_r>
 8005608:	bd10      	pop	{r4, pc}
 800560a:	bf00      	nop
 800560c:	20004a94 	.word	0x20004a94
 8005610:	20004afc 	.word	0x20004afc
 8005614:	20004b64 	.word	0x20004b64

08005618 <global_stdio_init.part.0>:
 8005618:	b510      	push	{r4, lr}
 800561a:	4b0b      	ldr	r3, [pc, #44]	; (8005648 <global_stdio_init.part.0+0x30>)
 800561c:	4c0b      	ldr	r4, [pc, #44]	; (800564c <global_stdio_init.part.0+0x34>)
 800561e:	4a0c      	ldr	r2, [pc, #48]	; (8005650 <global_stdio_init.part.0+0x38>)
 8005620:	601a      	str	r2, [r3, #0]
 8005622:	4620      	mov	r0, r4
 8005624:	2200      	movs	r2, #0
 8005626:	2104      	movs	r1, #4
 8005628:	f7ff ff94 	bl	8005554 <std>
 800562c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005630:	2201      	movs	r2, #1
 8005632:	2109      	movs	r1, #9
 8005634:	f7ff ff8e 	bl	8005554 <std>
 8005638:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800563c:	2202      	movs	r2, #2
 800563e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005642:	2112      	movs	r1, #18
 8005644:	f7ff bf86 	b.w	8005554 <std>
 8005648:	20004bcc 	.word	0x20004bcc
 800564c:	20004a94 	.word	0x20004a94
 8005650:	080055c1 	.word	0x080055c1

08005654 <__sfp_lock_acquire>:
 8005654:	4801      	ldr	r0, [pc, #4]	; (800565c <__sfp_lock_acquire+0x8>)
 8005656:	f7fb bb17 	b.w	8000c88 <__retarget_lock_acquire_recursive>
 800565a:	bf00      	nop
 800565c:	20000120 	.word	0x20000120

08005660 <__sfp_lock_release>:
 8005660:	4801      	ldr	r0, [pc, #4]	; (8005668 <__sfp_lock_release+0x8>)
 8005662:	f7fb bb25 	b.w	8000cb0 <__retarget_lock_release_recursive>
 8005666:	bf00      	nop
 8005668:	20000120 	.word	0x20000120

0800566c <__sinit>:
 800566c:	b510      	push	{r4, lr}
 800566e:	4604      	mov	r4, r0
 8005670:	f7ff fff0 	bl	8005654 <__sfp_lock_acquire>
 8005674:	6a23      	ldr	r3, [r4, #32]
 8005676:	b11b      	cbz	r3, 8005680 <__sinit+0x14>
 8005678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800567c:	f7ff bff0 	b.w	8005660 <__sfp_lock_release>
 8005680:	4b04      	ldr	r3, [pc, #16]	; (8005694 <__sinit+0x28>)
 8005682:	6223      	str	r3, [r4, #32]
 8005684:	4b04      	ldr	r3, [pc, #16]	; (8005698 <__sinit+0x2c>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1f5      	bne.n	8005678 <__sinit+0xc>
 800568c:	f7ff ffc4 	bl	8005618 <global_stdio_init.part.0>
 8005690:	e7f2      	b.n	8005678 <__sinit+0xc>
 8005692:	bf00      	nop
 8005694:	080055d9 	.word	0x080055d9
 8005698:	20004bcc 	.word	0x20004bcc

0800569c <_fwalk_sglue>:
 800569c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056a0:	4607      	mov	r7, r0
 80056a2:	4688      	mov	r8, r1
 80056a4:	4614      	mov	r4, r2
 80056a6:	2600      	movs	r6, #0
 80056a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056ac:	f1b9 0901 	subs.w	r9, r9, #1
 80056b0:	d505      	bpl.n	80056be <_fwalk_sglue+0x22>
 80056b2:	6824      	ldr	r4, [r4, #0]
 80056b4:	2c00      	cmp	r4, #0
 80056b6:	d1f7      	bne.n	80056a8 <_fwalk_sglue+0xc>
 80056b8:	4630      	mov	r0, r6
 80056ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056be:	89ab      	ldrh	r3, [r5, #12]
 80056c0:	2b01      	cmp	r3, #1
 80056c2:	d907      	bls.n	80056d4 <_fwalk_sglue+0x38>
 80056c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80056c8:	3301      	adds	r3, #1
 80056ca:	d003      	beq.n	80056d4 <_fwalk_sglue+0x38>
 80056cc:	4629      	mov	r1, r5
 80056ce:	4638      	mov	r0, r7
 80056d0:	47c0      	blx	r8
 80056d2:	4306      	orrs	r6, r0
 80056d4:	3568      	adds	r5, #104	; 0x68
 80056d6:	e7e9      	b.n	80056ac <_fwalk_sglue+0x10>

080056d8 <iprintf>:
 80056d8:	b40f      	push	{r0, r1, r2, r3}
 80056da:	b507      	push	{r0, r1, r2, lr}
 80056dc:	4906      	ldr	r1, [pc, #24]	; (80056f8 <iprintf+0x20>)
 80056de:	ab04      	add	r3, sp, #16
 80056e0:	6808      	ldr	r0, [r1, #0]
 80056e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80056e6:	6881      	ldr	r1, [r0, #8]
 80056e8:	9301      	str	r3, [sp, #4]
 80056ea:	f000 f957 	bl	800599c <_vfiprintf_r>
 80056ee:	b003      	add	sp, #12
 80056f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80056f4:	b004      	add	sp, #16
 80056f6:	4770      	bx	lr
 80056f8:	20000068 	.word	0x20000068

080056fc <__sread>:
 80056fc:	b510      	push	{r4, lr}
 80056fe:	460c      	mov	r4, r1
 8005700:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005704:	f000 f868 	bl	80057d8 <_read_r>
 8005708:	2800      	cmp	r0, #0
 800570a:	bfab      	itete	ge
 800570c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800570e:	89a3      	ldrhlt	r3, [r4, #12]
 8005710:	181b      	addge	r3, r3, r0
 8005712:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005716:	bfac      	ite	ge
 8005718:	6563      	strge	r3, [r4, #84]	; 0x54
 800571a:	81a3      	strhlt	r3, [r4, #12]
 800571c:	bd10      	pop	{r4, pc}

0800571e <__swrite>:
 800571e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005722:	461f      	mov	r7, r3
 8005724:	898b      	ldrh	r3, [r1, #12]
 8005726:	05db      	lsls	r3, r3, #23
 8005728:	4605      	mov	r5, r0
 800572a:	460c      	mov	r4, r1
 800572c:	4616      	mov	r6, r2
 800572e:	d505      	bpl.n	800573c <__swrite+0x1e>
 8005730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005734:	2302      	movs	r3, #2
 8005736:	2200      	movs	r2, #0
 8005738:	f000 f83c 	bl	80057b4 <_lseek_r>
 800573c:	89a3      	ldrh	r3, [r4, #12]
 800573e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005742:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005746:	81a3      	strh	r3, [r4, #12]
 8005748:	4632      	mov	r2, r6
 800574a:	463b      	mov	r3, r7
 800574c:	4628      	mov	r0, r5
 800574e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005752:	f000 b863 	b.w	800581c <_write_r>

08005756 <__sseek>:
 8005756:	b510      	push	{r4, lr}
 8005758:	460c      	mov	r4, r1
 800575a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800575e:	f000 f829 	bl	80057b4 <_lseek_r>
 8005762:	1c43      	adds	r3, r0, #1
 8005764:	89a3      	ldrh	r3, [r4, #12]
 8005766:	bf15      	itete	ne
 8005768:	6560      	strne	r0, [r4, #84]	; 0x54
 800576a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800576e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005772:	81a3      	strheq	r3, [r4, #12]
 8005774:	bf18      	it	ne
 8005776:	81a3      	strhne	r3, [r4, #12]
 8005778:	bd10      	pop	{r4, pc}

0800577a <__sclose>:
 800577a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800577e:	f000 b809 	b.w	8005794 <_close_r>

08005782 <memset>:
 8005782:	4402      	add	r2, r0
 8005784:	4603      	mov	r3, r0
 8005786:	4293      	cmp	r3, r2
 8005788:	d100      	bne.n	800578c <memset+0xa>
 800578a:	4770      	bx	lr
 800578c:	f803 1b01 	strb.w	r1, [r3], #1
 8005790:	e7f9      	b.n	8005786 <memset+0x4>
	...

08005794 <_close_r>:
 8005794:	b538      	push	{r3, r4, r5, lr}
 8005796:	4d06      	ldr	r5, [pc, #24]	; (80057b0 <_close_r+0x1c>)
 8005798:	2300      	movs	r3, #0
 800579a:	4604      	mov	r4, r0
 800579c:	4608      	mov	r0, r1
 800579e:	602b      	str	r3, [r5, #0]
 80057a0:	f7fb f92b 	bl	80009fa <_close>
 80057a4:	1c43      	adds	r3, r0, #1
 80057a6:	d102      	bne.n	80057ae <_close_r+0x1a>
 80057a8:	682b      	ldr	r3, [r5, #0]
 80057aa:	b103      	cbz	r3, 80057ae <_close_r+0x1a>
 80057ac:	6023      	str	r3, [r4, #0]
 80057ae:	bd38      	pop	{r3, r4, r5, pc}
 80057b0:	20004bd0 	.word	0x20004bd0

080057b4 <_lseek_r>:
 80057b4:	b538      	push	{r3, r4, r5, lr}
 80057b6:	4d07      	ldr	r5, [pc, #28]	; (80057d4 <_lseek_r+0x20>)
 80057b8:	4604      	mov	r4, r0
 80057ba:	4608      	mov	r0, r1
 80057bc:	4611      	mov	r1, r2
 80057be:	2200      	movs	r2, #0
 80057c0:	602a      	str	r2, [r5, #0]
 80057c2:	461a      	mov	r2, r3
 80057c4:	f7fb f940 	bl	8000a48 <_lseek>
 80057c8:	1c43      	adds	r3, r0, #1
 80057ca:	d102      	bne.n	80057d2 <_lseek_r+0x1e>
 80057cc:	682b      	ldr	r3, [r5, #0]
 80057ce:	b103      	cbz	r3, 80057d2 <_lseek_r+0x1e>
 80057d0:	6023      	str	r3, [r4, #0]
 80057d2:	bd38      	pop	{r3, r4, r5, pc}
 80057d4:	20004bd0 	.word	0x20004bd0

080057d8 <_read_r>:
 80057d8:	b538      	push	{r3, r4, r5, lr}
 80057da:	4d07      	ldr	r5, [pc, #28]	; (80057f8 <_read_r+0x20>)
 80057dc:	4604      	mov	r4, r0
 80057de:	4608      	mov	r0, r1
 80057e0:	4611      	mov	r1, r2
 80057e2:	2200      	movs	r2, #0
 80057e4:	602a      	str	r2, [r5, #0]
 80057e6:	461a      	mov	r2, r3
 80057e8:	f7fb f8ea 	bl	80009c0 <_read>
 80057ec:	1c43      	adds	r3, r0, #1
 80057ee:	d102      	bne.n	80057f6 <_read_r+0x1e>
 80057f0:	682b      	ldr	r3, [r5, #0]
 80057f2:	b103      	cbz	r3, 80057f6 <_read_r+0x1e>
 80057f4:	6023      	str	r3, [r4, #0]
 80057f6:	bd38      	pop	{r3, r4, r5, pc}
 80057f8:	20004bd0 	.word	0x20004bd0

080057fc <_sbrk_r>:
 80057fc:	b538      	push	{r3, r4, r5, lr}
 80057fe:	4d06      	ldr	r5, [pc, #24]	; (8005818 <_sbrk_r+0x1c>)
 8005800:	2300      	movs	r3, #0
 8005802:	4604      	mov	r4, r0
 8005804:	4608      	mov	r0, r1
 8005806:	602b      	str	r3, [r5, #0]
 8005808:	f7fb f92c 	bl	8000a64 <_sbrk>
 800580c:	1c43      	adds	r3, r0, #1
 800580e:	d102      	bne.n	8005816 <_sbrk_r+0x1a>
 8005810:	682b      	ldr	r3, [r5, #0]
 8005812:	b103      	cbz	r3, 8005816 <_sbrk_r+0x1a>
 8005814:	6023      	str	r3, [r4, #0]
 8005816:	bd38      	pop	{r3, r4, r5, pc}
 8005818:	20004bd0 	.word	0x20004bd0

0800581c <_write_r>:
 800581c:	b538      	push	{r3, r4, r5, lr}
 800581e:	4d07      	ldr	r5, [pc, #28]	; (800583c <_write_r+0x20>)
 8005820:	4604      	mov	r4, r0
 8005822:	4608      	mov	r0, r1
 8005824:	4611      	mov	r1, r2
 8005826:	2200      	movs	r2, #0
 8005828:	602a      	str	r2, [r5, #0]
 800582a:	461a      	mov	r2, r3
 800582c:	f7fa fed2 	bl	80005d4 <_write>
 8005830:	1c43      	adds	r3, r0, #1
 8005832:	d102      	bne.n	800583a <_write_r+0x1e>
 8005834:	682b      	ldr	r3, [r5, #0]
 8005836:	b103      	cbz	r3, 800583a <_write_r+0x1e>
 8005838:	6023      	str	r3, [r4, #0]
 800583a:	bd38      	pop	{r3, r4, r5, pc}
 800583c:	20004bd0 	.word	0x20004bd0

08005840 <__errno>:
 8005840:	4b01      	ldr	r3, [pc, #4]	; (8005848 <__errno+0x8>)
 8005842:	6818      	ldr	r0, [r3, #0]
 8005844:	4770      	bx	lr
 8005846:	bf00      	nop
 8005848:	20000068 	.word	0x20000068

0800584c <__libc_init_array>:
 800584c:	b570      	push	{r4, r5, r6, lr}
 800584e:	4d0d      	ldr	r5, [pc, #52]	; (8005884 <__libc_init_array+0x38>)
 8005850:	4c0d      	ldr	r4, [pc, #52]	; (8005888 <__libc_init_array+0x3c>)
 8005852:	1b64      	subs	r4, r4, r5
 8005854:	10a4      	asrs	r4, r4, #2
 8005856:	2600      	movs	r6, #0
 8005858:	42a6      	cmp	r6, r4
 800585a:	d109      	bne.n	8005870 <__libc_init_array+0x24>
 800585c:	4d0b      	ldr	r5, [pc, #44]	; (800588c <__libc_init_array+0x40>)
 800585e:	4c0c      	ldr	r4, [pc, #48]	; (8005890 <__libc_init_array+0x44>)
 8005860:	f000 fd0e 	bl	8006280 <_init>
 8005864:	1b64      	subs	r4, r4, r5
 8005866:	10a4      	asrs	r4, r4, #2
 8005868:	2600      	movs	r6, #0
 800586a:	42a6      	cmp	r6, r4
 800586c:	d105      	bne.n	800587a <__libc_init_array+0x2e>
 800586e:	bd70      	pop	{r4, r5, r6, pc}
 8005870:	f855 3b04 	ldr.w	r3, [r5], #4
 8005874:	4798      	blx	r3
 8005876:	3601      	adds	r6, #1
 8005878:	e7ee      	b.n	8005858 <__libc_init_array+0xc>
 800587a:	f855 3b04 	ldr.w	r3, [r5], #4
 800587e:	4798      	blx	r3
 8005880:	3601      	adds	r6, #1
 8005882:	e7f2      	b.n	800586a <__libc_init_array+0x1e>
 8005884:	08006348 	.word	0x08006348
 8005888:	08006348 	.word	0x08006348
 800588c:	08006348 	.word	0x08006348
 8005890:	0800634c 	.word	0x0800634c

08005894 <memcpy>:
 8005894:	440a      	add	r2, r1
 8005896:	4291      	cmp	r1, r2
 8005898:	f100 33ff 	add.w	r3, r0, #4294967295
 800589c:	d100      	bne.n	80058a0 <memcpy+0xc>
 800589e:	4770      	bx	lr
 80058a0:	b510      	push	{r4, lr}
 80058a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058aa:	4291      	cmp	r1, r2
 80058ac:	d1f9      	bne.n	80058a2 <memcpy+0xe>
 80058ae:	bd10      	pop	{r4, pc}

080058b0 <_free_r>:
 80058b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80058b2:	2900      	cmp	r1, #0
 80058b4:	d044      	beq.n	8005940 <_free_r+0x90>
 80058b6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058ba:	9001      	str	r0, [sp, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	f1a1 0404 	sub.w	r4, r1, #4
 80058c2:	bfb8      	it	lt
 80058c4:	18e4      	addlt	r4, r4, r3
 80058c6:	f7ff fe39 	bl	800553c <__malloc_lock>
 80058ca:	4a1e      	ldr	r2, [pc, #120]	; (8005944 <_free_r+0x94>)
 80058cc:	9801      	ldr	r0, [sp, #4]
 80058ce:	6813      	ldr	r3, [r2, #0]
 80058d0:	b933      	cbnz	r3, 80058e0 <_free_r+0x30>
 80058d2:	6063      	str	r3, [r4, #4]
 80058d4:	6014      	str	r4, [r2, #0]
 80058d6:	b003      	add	sp, #12
 80058d8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80058dc:	f7ff be34 	b.w	8005548 <__malloc_unlock>
 80058e0:	42a3      	cmp	r3, r4
 80058e2:	d908      	bls.n	80058f6 <_free_r+0x46>
 80058e4:	6825      	ldr	r5, [r4, #0]
 80058e6:	1961      	adds	r1, r4, r5
 80058e8:	428b      	cmp	r3, r1
 80058ea:	bf01      	itttt	eq
 80058ec:	6819      	ldreq	r1, [r3, #0]
 80058ee:	685b      	ldreq	r3, [r3, #4]
 80058f0:	1949      	addeq	r1, r1, r5
 80058f2:	6021      	streq	r1, [r4, #0]
 80058f4:	e7ed      	b.n	80058d2 <_free_r+0x22>
 80058f6:	461a      	mov	r2, r3
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	b10b      	cbz	r3, 8005900 <_free_r+0x50>
 80058fc:	42a3      	cmp	r3, r4
 80058fe:	d9fa      	bls.n	80058f6 <_free_r+0x46>
 8005900:	6811      	ldr	r1, [r2, #0]
 8005902:	1855      	adds	r5, r2, r1
 8005904:	42a5      	cmp	r5, r4
 8005906:	d10b      	bne.n	8005920 <_free_r+0x70>
 8005908:	6824      	ldr	r4, [r4, #0]
 800590a:	4421      	add	r1, r4
 800590c:	1854      	adds	r4, r2, r1
 800590e:	42a3      	cmp	r3, r4
 8005910:	6011      	str	r1, [r2, #0]
 8005912:	d1e0      	bne.n	80058d6 <_free_r+0x26>
 8005914:	681c      	ldr	r4, [r3, #0]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	6053      	str	r3, [r2, #4]
 800591a:	440c      	add	r4, r1
 800591c:	6014      	str	r4, [r2, #0]
 800591e:	e7da      	b.n	80058d6 <_free_r+0x26>
 8005920:	d902      	bls.n	8005928 <_free_r+0x78>
 8005922:	230c      	movs	r3, #12
 8005924:	6003      	str	r3, [r0, #0]
 8005926:	e7d6      	b.n	80058d6 <_free_r+0x26>
 8005928:	6825      	ldr	r5, [r4, #0]
 800592a:	1961      	adds	r1, r4, r5
 800592c:	428b      	cmp	r3, r1
 800592e:	bf04      	itt	eq
 8005930:	6819      	ldreq	r1, [r3, #0]
 8005932:	685b      	ldreq	r3, [r3, #4]
 8005934:	6063      	str	r3, [r4, #4]
 8005936:	bf04      	itt	eq
 8005938:	1949      	addeq	r1, r1, r5
 800593a:	6021      	streq	r1, [r4, #0]
 800593c:	6054      	str	r4, [r2, #4]
 800593e:	e7ca      	b.n	80058d6 <_free_r+0x26>
 8005940:	b003      	add	sp, #12
 8005942:	bd30      	pop	{r4, r5, pc}
 8005944:	20004a8c 	.word	0x20004a8c

08005948 <__sfputc_r>:
 8005948:	6893      	ldr	r3, [r2, #8]
 800594a:	3b01      	subs	r3, #1
 800594c:	2b00      	cmp	r3, #0
 800594e:	b410      	push	{r4}
 8005950:	6093      	str	r3, [r2, #8]
 8005952:	da08      	bge.n	8005966 <__sfputc_r+0x1e>
 8005954:	6994      	ldr	r4, [r2, #24]
 8005956:	42a3      	cmp	r3, r4
 8005958:	db01      	blt.n	800595e <__sfputc_r+0x16>
 800595a:	290a      	cmp	r1, #10
 800595c:	d103      	bne.n	8005966 <__sfputc_r+0x1e>
 800595e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005962:	f000 bb73 	b.w	800604c <__swbuf_r>
 8005966:	6813      	ldr	r3, [r2, #0]
 8005968:	1c58      	adds	r0, r3, #1
 800596a:	6010      	str	r0, [r2, #0]
 800596c:	7019      	strb	r1, [r3, #0]
 800596e:	4608      	mov	r0, r1
 8005970:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005974:	4770      	bx	lr

08005976 <__sfputs_r>:
 8005976:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005978:	4606      	mov	r6, r0
 800597a:	460f      	mov	r7, r1
 800597c:	4614      	mov	r4, r2
 800597e:	18d5      	adds	r5, r2, r3
 8005980:	42ac      	cmp	r4, r5
 8005982:	d101      	bne.n	8005988 <__sfputs_r+0x12>
 8005984:	2000      	movs	r0, #0
 8005986:	e007      	b.n	8005998 <__sfputs_r+0x22>
 8005988:	f814 1b01 	ldrb.w	r1, [r4], #1
 800598c:	463a      	mov	r2, r7
 800598e:	4630      	mov	r0, r6
 8005990:	f7ff ffda 	bl	8005948 <__sfputc_r>
 8005994:	1c43      	adds	r3, r0, #1
 8005996:	d1f3      	bne.n	8005980 <__sfputs_r+0xa>
 8005998:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800599c <_vfiprintf_r>:
 800599c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059a0:	460d      	mov	r5, r1
 80059a2:	b09d      	sub	sp, #116	; 0x74
 80059a4:	4614      	mov	r4, r2
 80059a6:	4698      	mov	r8, r3
 80059a8:	4606      	mov	r6, r0
 80059aa:	b118      	cbz	r0, 80059b4 <_vfiprintf_r+0x18>
 80059ac:	6a03      	ldr	r3, [r0, #32]
 80059ae:	b90b      	cbnz	r3, 80059b4 <_vfiprintf_r+0x18>
 80059b0:	f7ff fe5c 	bl	800566c <__sinit>
 80059b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059b6:	07d9      	lsls	r1, r3, #31
 80059b8:	d405      	bmi.n	80059c6 <_vfiprintf_r+0x2a>
 80059ba:	89ab      	ldrh	r3, [r5, #12]
 80059bc:	059a      	lsls	r2, r3, #22
 80059be:	d402      	bmi.n	80059c6 <_vfiprintf_r+0x2a>
 80059c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059c2:	f7fb f961 	bl	8000c88 <__retarget_lock_acquire_recursive>
 80059c6:	89ab      	ldrh	r3, [r5, #12]
 80059c8:	071b      	lsls	r3, r3, #28
 80059ca:	d501      	bpl.n	80059d0 <_vfiprintf_r+0x34>
 80059cc:	692b      	ldr	r3, [r5, #16]
 80059ce:	b99b      	cbnz	r3, 80059f8 <_vfiprintf_r+0x5c>
 80059d0:	4629      	mov	r1, r5
 80059d2:	4630      	mov	r0, r6
 80059d4:	f000 fb78 	bl	80060c8 <__swsetup_r>
 80059d8:	b170      	cbz	r0, 80059f8 <_vfiprintf_r+0x5c>
 80059da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80059dc:	07dc      	lsls	r4, r3, #31
 80059de:	d504      	bpl.n	80059ea <_vfiprintf_r+0x4e>
 80059e0:	f04f 30ff 	mov.w	r0, #4294967295
 80059e4:	b01d      	add	sp, #116	; 0x74
 80059e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059ea:	89ab      	ldrh	r3, [r5, #12]
 80059ec:	0598      	lsls	r0, r3, #22
 80059ee:	d4f7      	bmi.n	80059e0 <_vfiprintf_r+0x44>
 80059f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059f2:	f7fb f95d 	bl	8000cb0 <__retarget_lock_release_recursive>
 80059f6:	e7f3      	b.n	80059e0 <_vfiprintf_r+0x44>
 80059f8:	2300      	movs	r3, #0
 80059fa:	9309      	str	r3, [sp, #36]	; 0x24
 80059fc:	2320      	movs	r3, #32
 80059fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a02:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a06:	2330      	movs	r3, #48	; 0x30
 8005a08:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005bbc <_vfiprintf_r+0x220>
 8005a0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a10:	f04f 0901 	mov.w	r9, #1
 8005a14:	4623      	mov	r3, r4
 8005a16:	469a      	mov	sl, r3
 8005a18:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a1c:	b10a      	cbz	r2, 8005a22 <_vfiprintf_r+0x86>
 8005a1e:	2a25      	cmp	r2, #37	; 0x25
 8005a20:	d1f9      	bne.n	8005a16 <_vfiprintf_r+0x7a>
 8005a22:	ebba 0b04 	subs.w	fp, sl, r4
 8005a26:	d00b      	beq.n	8005a40 <_vfiprintf_r+0xa4>
 8005a28:	465b      	mov	r3, fp
 8005a2a:	4622      	mov	r2, r4
 8005a2c:	4629      	mov	r1, r5
 8005a2e:	4630      	mov	r0, r6
 8005a30:	f7ff ffa1 	bl	8005976 <__sfputs_r>
 8005a34:	3001      	adds	r0, #1
 8005a36:	f000 80a9 	beq.w	8005b8c <_vfiprintf_r+0x1f0>
 8005a3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a3c:	445a      	add	r2, fp
 8005a3e:	9209      	str	r2, [sp, #36]	; 0x24
 8005a40:	f89a 3000 	ldrb.w	r3, [sl]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f000 80a1 	beq.w	8005b8c <_vfiprintf_r+0x1f0>
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	f04f 32ff 	mov.w	r2, #4294967295
 8005a50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a54:	f10a 0a01 	add.w	sl, sl, #1
 8005a58:	9304      	str	r3, [sp, #16]
 8005a5a:	9307      	str	r3, [sp, #28]
 8005a5c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a60:	931a      	str	r3, [sp, #104]	; 0x68
 8005a62:	4654      	mov	r4, sl
 8005a64:	2205      	movs	r2, #5
 8005a66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a6a:	4854      	ldr	r0, [pc, #336]	; (8005bbc <_vfiprintf_r+0x220>)
 8005a6c:	f7fa fbb0 	bl	80001d0 <memchr>
 8005a70:	9a04      	ldr	r2, [sp, #16]
 8005a72:	b9d8      	cbnz	r0, 8005aac <_vfiprintf_r+0x110>
 8005a74:	06d1      	lsls	r1, r2, #27
 8005a76:	bf44      	itt	mi
 8005a78:	2320      	movmi	r3, #32
 8005a7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a7e:	0713      	lsls	r3, r2, #28
 8005a80:	bf44      	itt	mi
 8005a82:	232b      	movmi	r3, #43	; 0x2b
 8005a84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a88:	f89a 3000 	ldrb.w	r3, [sl]
 8005a8c:	2b2a      	cmp	r3, #42	; 0x2a
 8005a8e:	d015      	beq.n	8005abc <_vfiprintf_r+0x120>
 8005a90:	9a07      	ldr	r2, [sp, #28]
 8005a92:	4654      	mov	r4, sl
 8005a94:	2000      	movs	r0, #0
 8005a96:	f04f 0c0a 	mov.w	ip, #10
 8005a9a:	4621      	mov	r1, r4
 8005a9c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005aa0:	3b30      	subs	r3, #48	; 0x30
 8005aa2:	2b09      	cmp	r3, #9
 8005aa4:	d94d      	bls.n	8005b42 <_vfiprintf_r+0x1a6>
 8005aa6:	b1b0      	cbz	r0, 8005ad6 <_vfiprintf_r+0x13a>
 8005aa8:	9207      	str	r2, [sp, #28]
 8005aaa:	e014      	b.n	8005ad6 <_vfiprintf_r+0x13a>
 8005aac:	eba0 0308 	sub.w	r3, r0, r8
 8005ab0:	fa09 f303 	lsl.w	r3, r9, r3
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	9304      	str	r3, [sp, #16]
 8005ab8:	46a2      	mov	sl, r4
 8005aba:	e7d2      	b.n	8005a62 <_vfiprintf_r+0xc6>
 8005abc:	9b03      	ldr	r3, [sp, #12]
 8005abe:	1d19      	adds	r1, r3, #4
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	9103      	str	r1, [sp, #12]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	bfbb      	ittet	lt
 8005ac8:	425b      	neglt	r3, r3
 8005aca:	f042 0202 	orrlt.w	r2, r2, #2
 8005ace:	9307      	strge	r3, [sp, #28]
 8005ad0:	9307      	strlt	r3, [sp, #28]
 8005ad2:	bfb8      	it	lt
 8005ad4:	9204      	strlt	r2, [sp, #16]
 8005ad6:	7823      	ldrb	r3, [r4, #0]
 8005ad8:	2b2e      	cmp	r3, #46	; 0x2e
 8005ada:	d10c      	bne.n	8005af6 <_vfiprintf_r+0x15a>
 8005adc:	7863      	ldrb	r3, [r4, #1]
 8005ade:	2b2a      	cmp	r3, #42	; 0x2a
 8005ae0:	d134      	bne.n	8005b4c <_vfiprintf_r+0x1b0>
 8005ae2:	9b03      	ldr	r3, [sp, #12]
 8005ae4:	1d1a      	adds	r2, r3, #4
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	9203      	str	r2, [sp, #12]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	bfb8      	it	lt
 8005aee:	f04f 33ff 	movlt.w	r3, #4294967295
 8005af2:	3402      	adds	r4, #2
 8005af4:	9305      	str	r3, [sp, #20]
 8005af6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005bcc <_vfiprintf_r+0x230>
 8005afa:	7821      	ldrb	r1, [r4, #0]
 8005afc:	2203      	movs	r2, #3
 8005afe:	4650      	mov	r0, sl
 8005b00:	f7fa fb66 	bl	80001d0 <memchr>
 8005b04:	b138      	cbz	r0, 8005b16 <_vfiprintf_r+0x17a>
 8005b06:	9b04      	ldr	r3, [sp, #16]
 8005b08:	eba0 000a 	sub.w	r0, r0, sl
 8005b0c:	2240      	movs	r2, #64	; 0x40
 8005b0e:	4082      	lsls	r2, r0
 8005b10:	4313      	orrs	r3, r2
 8005b12:	3401      	adds	r4, #1
 8005b14:	9304      	str	r3, [sp, #16]
 8005b16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b1a:	4829      	ldr	r0, [pc, #164]	; (8005bc0 <_vfiprintf_r+0x224>)
 8005b1c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b20:	2206      	movs	r2, #6
 8005b22:	f7fa fb55 	bl	80001d0 <memchr>
 8005b26:	2800      	cmp	r0, #0
 8005b28:	d03f      	beq.n	8005baa <_vfiprintf_r+0x20e>
 8005b2a:	4b26      	ldr	r3, [pc, #152]	; (8005bc4 <_vfiprintf_r+0x228>)
 8005b2c:	bb1b      	cbnz	r3, 8005b76 <_vfiprintf_r+0x1da>
 8005b2e:	9b03      	ldr	r3, [sp, #12]
 8005b30:	3307      	adds	r3, #7
 8005b32:	f023 0307 	bic.w	r3, r3, #7
 8005b36:	3308      	adds	r3, #8
 8005b38:	9303      	str	r3, [sp, #12]
 8005b3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b3c:	443b      	add	r3, r7
 8005b3e:	9309      	str	r3, [sp, #36]	; 0x24
 8005b40:	e768      	b.n	8005a14 <_vfiprintf_r+0x78>
 8005b42:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b46:	460c      	mov	r4, r1
 8005b48:	2001      	movs	r0, #1
 8005b4a:	e7a6      	b.n	8005a9a <_vfiprintf_r+0xfe>
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	3401      	adds	r4, #1
 8005b50:	9305      	str	r3, [sp, #20]
 8005b52:	4619      	mov	r1, r3
 8005b54:	f04f 0c0a 	mov.w	ip, #10
 8005b58:	4620      	mov	r0, r4
 8005b5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b5e:	3a30      	subs	r2, #48	; 0x30
 8005b60:	2a09      	cmp	r2, #9
 8005b62:	d903      	bls.n	8005b6c <_vfiprintf_r+0x1d0>
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d0c6      	beq.n	8005af6 <_vfiprintf_r+0x15a>
 8005b68:	9105      	str	r1, [sp, #20]
 8005b6a:	e7c4      	b.n	8005af6 <_vfiprintf_r+0x15a>
 8005b6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b70:	4604      	mov	r4, r0
 8005b72:	2301      	movs	r3, #1
 8005b74:	e7f0      	b.n	8005b58 <_vfiprintf_r+0x1bc>
 8005b76:	ab03      	add	r3, sp, #12
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	462a      	mov	r2, r5
 8005b7c:	4b12      	ldr	r3, [pc, #72]	; (8005bc8 <_vfiprintf_r+0x22c>)
 8005b7e:	a904      	add	r1, sp, #16
 8005b80:	4630      	mov	r0, r6
 8005b82:	f3af 8000 	nop.w
 8005b86:	4607      	mov	r7, r0
 8005b88:	1c78      	adds	r0, r7, #1
 8005b8a:	d1d6      	bne.n	8005b3a <_vfiprintf_r+0x19e>
 8005b8c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b8e:	07d9      	lsls	r1, r3, #31
 8005b90:	d405      	bmi.n	8005b9e <_vfiprintf_r+0x202>
 8005b92:	89ab      	ldrh	r3, [r5, #12]
 8005b94:	059a      	lsls	r2, r3, #22
 8005b96:	d402      	bmi.n	8005b9e <_vfiprintf_r+0x202>
 8005b98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b9a:	f7fb f889 	bl	8000cb0 <__retarget_lock_release_recursive>
 8005b9e:	89ab      	ldrh	r3, [r5, #12]
 8005ba0:	065b      	lsls	r3, r3, #25
 8005ba2:	f53f af1d 	bmi.w	80059e0 <_vfiprintf_r+0x44>
 8005ba6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ba8:	e71c      	b.n	80059e4 <_vfiprintf_r+0x48>
 8005baa:	ab03      	add	r3, sp, #12
 8005bac:	9300      	str	r3, [sp, #0]
 8005bae:	462a      	mov	r2, r5
 8005bb0:	4b05      	ldr	r3, [pc, #20]	; (8005bc8 <_vfiprintf_r+0x22c>)
 8005bb2:	a904      	add	r1, sp, #16
 8005bb4:	4630      	mov	r0, r6
 8005bb6:	f000 f879 	bl	8005cac <_printf_i>
 8005bba:	e7e4      	b.n	8005b86 <_vfiprintf_r+0x1ea>
 8005bbc:	0800630c 	.word	0x0800630c
 8005bc0:	08006316 	.word	0x08006316
 8005bc4:	00000000 	.word	0x00000000
 8005bc8:	08005977 	.word	0x08005977
 8005bcc:	08006312 	.word	0x08006312

08005bd0 <_printf_common>:
 8005bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bd4:	4616      	mov	r6, r2
 8005bd6:	4699      	mov	r9, r3
 8005bd8:	688a      	ldr	r2, [r1, #8]
 8005bda:	690b      	ldr	r3, [r1, #16]
 8005bdc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005be0:	4293      	cmp	r3, r2
 8005be2:	bfb8      	it	lt
 8005be4:	4613      	movlt	r3, r2
 8005be6:	6033      	str	r3, [r6, #0]
 8005be8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005bec:	4607      	mov	r7, r0
 8005bee:	460c      	mov	r4, r1
 8005bf0:	b10a      	cbz	r2, 8005bf6 <_printf_common+0x26>
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	6033      	str	r3, [r6, #0]
 8005bf6:	6823      	ldr	r3, [r4, #0]
 8005bf8:	0699      	lsls	r1, r3, #26
 8005bfa:	bf42      	ittt	mi
 8005bfc:	6833      	ldrmi	r3, [r6, #0]
 8005bfe:	3302      	addmi	r3, #2
 8005c00:	6033      	strmi	r3, [r6, #0]
 8005c02:	6825      	ldr	r5, [r4, #0]
 8005c04:	f015 0506 	ands.w	r5, r5, #6
 8005c08:	d106      	bne.n	8005c18 <_printf_common+0x48>
 8005c0a:	f104 0a19 	add.w	sl, r4, #25
 8005c0e:	68e3      	ldr	r3, [r4, #12]
 8005c10:	6832      	ldr	r2, [r6, #0]
 8005c12:	1a9b      	subs	r3, r3, r2
 8005c14:	42ab      	cmp	r3, r5
 8005c16:	dc26      	bgt.n	8005c66 <_printf_common+0x96>
 8005c18:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005c1c:	1e13      	subs	r3, r2, #0
 8005c1e:	6822      	ldr	r2, [r4, #0]
 8005c20:	bf18      	it	ne
 8005c22:	2301      	movne	r3, #1
 8005c24:	0692      	lsls	r2, r2, #26
 8005c26:	d42b      	bmi.n	8005c80 <_printf_common+0xb0>
 8005c28:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c2c:	4649      	mov	r1, r9
 8005c2e:	4638      	mov	r0, r7
 8005c30:	47c0      	blx	r8
 8005c32:	3001      	adds	r0, #1
 8005c34:	d01e      	beq.n	8005c74 <_printf_common+0xa4>
 8005c36:	6823      	ldr	r3, [r4, #0]
 8005c38:	6922      	ldr	r2, [r4, #16]
 8005c3a:	f003 0306 	and.w	r3, r3, #6
 8005c3e:	2b04      	cmp	r3, #4
 8005c40:	bf02      	ittt	eq
 8005c42:	68e5      	ldreq	r5, [r4, #12]
 8005c44:	6833      	ldreq	r3, [r6, #0]
 8005c46:	1aed      	subeq	r5, r5, r3
 8005c48:	68a3      	ldr	r3, [r4, #8]
 8005c4a:	bf0c      	ite	eq
 8005c4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c50:	2500      	movne	r5, #0
 8005c52:	4293      	cmp	r3, r2
 8005c54:	bfc4      	itt	gt
 8005c56:	1a9b      	subgt	r3, r3, r2
 8005c58:	18ed      	addgt	r5, r5, r3
 8005c5a:	2600      	movs	r6, #0
 8005c5c:	341a      	adds	r4, #26
 8005c5e:	42b5      	cmp	r5, r6
 8005c60:	d11a      	bne.n	8005c98 <_printf_common+0xc8>
 8005c62:	2000      	movs	r0, #0
 8005c64:	e008      	b.n	8005c78 <_printf_common+0xa8>
 8005c66:	2301      	movs	r3, #1
 8005c68:	4652      	mov	r2, sl
 8005c6a:	4649      	mov	r1, r9
 8005c6c:	4638      	mov	r0, r7
 8005c6e:	47c0      	blx	r8
 8005c70:	3001      	adds	r0, #1
 8005c72:	d103      	bne.n	8005c7c <_printf_common+0xac>
 8005c74:	f04f 30ff 	mov.w	r0, #4294967295
 8005c78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c7c:	3501      	adds	r5, #1
 8005c7e:	e7c6      	b.n	8005c0e <_printf_common+0x3e>
 8005c80:	18e1      	adds	r1, r4, r3
 8005c82:	1c5a      	adds	r2, r3, #1
 8005c84:	2030      	movs	r0, #48	; 0x30
 8005c86:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c8a:	4422      	add	r2, r4
 8005c8c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c90:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c94:	3302      	adds	r3, #2
 8005c96:	e7c7      	b.n	8005c28 <_printf_common+0x58>
 8005c98:	2301      	movs	r3, #1
 8005c9a:	4622      	mov	r2, r4
 8005c9c:	4649      	mov	r1, r9
 8005c9e:	4638      	mov	r0, r7
 8005ca0:	47c0      	blx	r8
 8005ca2:	3001      	adds	r0, #1
 8005ca4:	d0e6      	beq.n	8005c74 <_printf_common+0xa4>
 8005ca6:	3601      	adds	r6, #1
 8005ca8:	e7d9      	b.n	8005c5e <_printf_common+0x8e>
	...

08005cac <_printf_i>:
 8005cac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005cb0:	7e0f      	ldrb	r7, [r1, #24]
 8005cb2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005cb4:	2f78      	cmp	r7, #120	; 0x78
 8005cb6:	4691      	mov	r9, r2
 8005cb8:	4680      	mov	r8, r0
 8005cba:	460c      	mov	r4, r1
 8005cbc:	469a      	mov	sl, r3
 8005cbe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005cc2:	d807      	bhi.n	8005cd4 <_printf_i+0x28>
 8005cc4:	2f62      	cmp	r7, #98	; 0x62
 8005cc6:	d80a      	bhi.n	8005cde <_printf_i+0x32>
 8005cc8:	2f00      	cmp	r7, #0
 8005cca:	f000 80d4 	beq.w	8005e76 <_printf_i+0x1ca>
 8005cce:	2f58      	cmp	r7, #88	; 0x58
 8005cd0:	f000 80c0 	beq.w	8005e54 <_printf_i+0x1a8>
 8005cd4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cd8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005cdc:	e03a      	b.n	8005d54 <_printf_i+0xa8>
 8005cde:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005ce2:	2b15      	cmp	r3, #21
 8005ce4:	d8f6      	bhi.n	8005cd4 <_printf_i+0x28>
 8005ce6:	a101      	add	r1, pc, #4	; (adr r1, 8005cec <_printf_i+0x40>)
 8005ce8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005cec:	08005d45 	.word	0x08005d45
 8005cf0:	08005d59 	.word	0x08005d59
 8005cf4:	08005cd5 	.word	0x08005cd5
 8005cf8:	08005cd5 	.word	0x08005cd5
 8005cfc:	08005cd5 	.word	0x08005cd5
 8005d00:	08005cd5 	.word	0x08005cd5
 8005d04:	08005d59 	.word	0x08005d59
 8005d08:	08005cd5 	.word	0x08005cd5
 8005d0c:	08005cd5 	.word	0x08005cd5
 8005d10:	08005cd5 	.word	0x08005cd5
 8005d14:	08005cd5 	.word	0x08005cd5
 8005d18:	08005e5d 	.word	0x08005e5d
 8005d1c:	08005d85 	.word	0x08005d85
 8005d20:	08005e17 	.word	0x08005e17
 8005d24:	08005cd5 	.word	0x08005cd5
 8005d28:	08005cd5 	.word	0x08005cd5
 8005d2c:	08005e7f 	.word	0x08005e7f
 8005d30:	08005cd5 	.word	0x08005cd5
 8005d34:	08005d85 	.word	0x08005d85
 8005d38:	08005cd5 	.word	0x08005cd5
 8005d3c:	08005cd5 	.word	0x08005cd5
 8005d40:	08005e1f 	.word	0x08005e1f
 8005d44:	682b      	ldr	r3, [r5, #0]
 8005d46:	1d1a      	adds	r2, r3, #4
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	602a      	str	r2, [r5, #0]
 8005d4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d54:	2301      	movs	r3, #1
 8005d56:	e09f      	b.n	8005e98 <_printf_i+0x1ec>
 8005d58:	6820      	ldr	r0, [r4, #0]
 8005d5a:	682b      	ldr	r3, [r5, #0]
 8005d5c:	0607      	lsls	r7, r0, #24
 8005d5e:	f103 0104 	add.w	r1, r3, #4
 8005d62:	6029      	str	r1, [r5, #0]
 8005d64:	d501      	bpl.n	8005d6a <_printf_i+0xbe>
 8005d66:	681e      	ldr	r6, [r3, #0]
 8005d68:	e003      	b.n	8005d72 <_printf_i+0xc6>
 8005d6a:	0646      	lsls	r6, r0, #25
 8005d6c:	d5fb      	bpl.n	8005d66 <_printf_i+0xba>
 8005d6e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005d72:	2e00      	cmp	r6, #0
 8005d74:	da03      	bge.n	8005d7e <_printf_i+0xd2>
 8005d76:	232d      	movs	r3, #45	; 0x2d
 8005d78:	4276      	negs	r6, r6
 8005d7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d7e:	485a      	ldr	r0, [pc, #360]	; (8005ee8 <_printf_i+0x23c>)
 8005d80:	230a      	movs	r3, #10
 8005d82:	e012      	b.n	8005daa <_printf_i+0xfe>
 8005d84:	682b      	ldr	r3, [r5, #0]
 8005d86:	6820      	ldr	r0, [r4, #0]
 8005d88:	1d19      	adds	r1, r3, #4
 8005d8a:	6029      	str	r1, [r5, #0]
 8005d8c:	0605      	lsls	r5, r0, #24
 8005d8e:	d501      	bpl.n	8005d94 <_printf_i+0xe8>
 8005d90:	681e      	ldr	r6, [r3, #0]
 8005d92:	e002      	b.n	8005d9a <_printf_i+0xee>
 8005d94:	0641      	lsls	r1, r0, #25
 8005d96:	d5fb      	bpl.n	8005d90 <_printf_i+0xe4>
 8005d98:	881e      	ldrh	r6, [r3, #0]
 8005d9a:	4853      	ldr	r0, [pc, #332]	; (8005ee8 <_printf_i+0x23c>)
 8005d9c:	2f6f      	cmp	r7, #111	; 0x6f
 8005d9e:	bf0c      	ite	eq
 8005da0:	2308      	moveq	r3, #8
 8005da2:	230a      	movne	r3, #10
 8005da4:	2100      	movs	r1, #0
 8005da6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005daa:	6865      	ldr	r5, [r4, #4]
 8005dac:	60a5      	str	r5, [r4, #8]
 8005dae:	2d00      	cmp	r5, #0
 8005db0:	bfa2      	ittt	ge
 8005db2:	6821      	ldrge	r1, [r4, #0]
 8005db4:	f021 0104 	bicge.w	r1, r1, #4
 8005db8:	6021      	strge	r1, [r4, #0]
 8005dba:	b90e      	cbnz	r6, 8005dc0 <_printf_i+0x114>
 8005dbc:	2d00      	cmp	r5, #0
 8005dbe:	d04b      	beq.n	8005e58 <_printf_i+0x1ac>
 8005dc0:	4615      	mov	r5, r2
 8005dc2:	fbb6 f1f3 	udiv	r1, r6, r3
 8005dc6:	fb03 6711 	mls	r7, r3, r1, r6
 8005dca:	5dc7      	ldrb	r7, [r0, r7]
 8005dcc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005dd0:	4637      	mov	r7, r6
 8005dd2:	42bb      	cmp	r3, r7
 8005dd4:	460e      	mov	r6, r1
 8005dd6:	d9f4      	bls.n	8005dc2 <_printf_i+0x116>
 8005dd8:	2b08      	cmp	r3, #8
 8005dda:	d10b      	bne.n	8005df4 <_printf_i+0x148>
 8005ddc:	6823      	ldr	r3, [r4, #0]
 8005dde:	07de      	lsls	r6, r3, #31
 8005de0:	d508      	bpl.n	8005df4 <_printf_i+0x148>
 8005de2:	6923      	ldr	r3, [r4, #16]
 8005de4:	6861      	ldr	r1, [r4, #4]
 8005de6:	4299      	cmp	r1, r3
 8005de8:	bfde      	ittt	le
 8005dea:	2330      	movle	r3, #48	; 0x30
 8005dec:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005df0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005df4:	1b52      	subs	r2, r2, r5
 8005df6:	6122      	str	r2, [r4, #16]
 8005df8:	f8cd a000 	str.w	sl, [sp]
 8005dfc:	464b      	mov	r3, r9
 8005dfe:	aa03      	add	r2, sp, #12
 8005e00:	4621      	mov	r1, r4
 8005e02:	4640      	mov	r0, r8
 8005e04:	f7ff fee4 	bl	8005bd0 <_printf_common>
 8005e08:	3001      	adds	r0, #1
 8005e0a:	d14a      	bne.n	8005ea2 <_printf_i+0x1f6>
 8005e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e10:	b004      	add	sp, #16
 8005e12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e16:	6823      	ldr	r3, [r4, #0]
 8005e18:	f043 0320 	orr.w	r3, r3, #32
 8005e1c:	6023      	str	r3, [r4, #0]
 8005e1e:	4833      	ldr	r0, [pc, #204]	; (8005eec <_printf_i+0x240>)
 8005e20:	2778      	movs	r7, #120	; 0x78
 8005e22:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005e26:	6823      	ldr	r3, [r4, #0]
 8005e28:	6829      	ldr	r1, [r5, #0]
 8005e2a:	061f      	lsls	r7, r3, #24
 8005e2c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005e30:	d402      	bmi.n	8005e38 <_printf_i+0x18c>
 8005e32:	065f      	lsls	r7, r3, #25
 8005e34:	bf48      	it	mi
 8005e36:	b2b6      	uxthmi	r6, r6
 8005e38:	07df      	lsls	r7, r3, #31
 8005e3a:	bf48      	it	mi
 8005e3c:	f043 0320 	orrmi.w	r3, r3, #32
 8005e40:	6029      	str	r1, [r5, #0]
 8005e42:	bf48      	it	mi
 8005e44:	6023      	strmi	r3, [r4, #0]
 8005e46:	b91e      	cbnz	r6, 8005e50 <_printf_i+0x1a4>
 8005e48:	6823      	ldr	r3, [r4, #0]
 8005e4a:	f023 0320 	bic.w	r3, r3, #32
 8005e4e:	6023      	str	r3, [r4, #0]
 8005e50:	2310      	movs	r3, #16
 8005e52:	e7a7      	b.n	8005da4 <_printf_i+0xf8>
 8005e54:	4824      	ldr	r0, [pc, #144]	; (8005ee8 <_printf_i+0x23c>)
 8005e56:	e7e4      	b.n	8005e22 <_printf_i+0x176>
 8005e58:	4615      	mov	r5, r2
 8005e5a:	e7bd      	b.n	8005dd8 <_printf_i+0x12c>
 8005e5c:	682b      	ldr	r3, [r5, #0]
 8005e5e:	6826      	ldr	r6, [r4, #0]
 8005e60:	6961      	ldr	r1, [r4, #20]
 8005e62:	1d18      	adds	r0, r3, #4
 8005e64:	6028      	str	r0, [r5, #0]
 8005e66:	0635      	lsls	r5, r6, #24
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	d501      	bpl.n	8005e70 <_printf_i+0x1c4>
 8005e6c:	6019      	str	r1, [r3, #0]
 8005e6e:	e002      	b.n	8005e76 <_printf_i+0x1ca>
 8005e70:	0670      	lsls	r0, r6, #25
 8005e72:	d5fb      	bpl.n	8005e6c <_printf_i+0x1c0>
 8005e74:	8019      	strh	r1, [r3, #0]
 8005e76:	2300      	movs	r3, #0
 8005e78:	6123      	str	r3, [r4, #16]
 8005e7a:	4615      	mov	r5, r2
 8005e7c:	e7bc      	b.n	8005df8 <_printf_i+0x14c>
 8005e7e:	682b      	ldr	r3, [r5, #0]
 8005e80:	1d1a      	adds	r2, r3, #4
 8005e82:	602a      	str	r2, [r5, #0]
 8005e84:	681d      	ldr	r5, [r3, #0]
 8005e86:	6862      	ldr	r2, [r4, #4]
 8005e88:	2100      	movs	r1, #0
 8005e8a:	4628      	mov	r0, r5
 8005e8c:	f7fa f9a0 	bl	80001d0 <memchr>
 8005e90:	b108      	cbz	r0, 8005e96 <_printf_i+0x1ea>
 8005e92:	1b40      	subs	r0, r0, r5
 8005e94:	6060      	str	r0, [r4, #4]
 8005e96:	6863      	ldr	r3, [r4, #4]
 8005e98:	6123      	str	r3, [r4, #16]
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ea0:	e7aa      	b.n	8005df8 <_printf_i+0x14c>
 8005ea2:	6923      	ldr	r3, [r4, #16]
 8005ea4:	462a      	mov	r2, r5
 8005ea6:	4649      	mov	r1, r9
 8005ea8:	4640      	mov	r0, r8
 8005eaa:	47d0      	blx	sl
 8005eac:	3001      	adds	r0, #1
 8005eae:	d0ad      	beq.n	8005e0c <_printf_i+0x160>
 8005eb0:	6823      	ldr	r3, [r4, #0]
 8005eb2:	079b      	lsls	r3, r3, #30
 8005eb4:	d413      	bmi.n	8005ede <_printf_i+0x232>
 8005eb6:	68e0      	ldr	r0, [r4, #12]
 8005eb8:	9b03      	ldr	r3, [sp, #12]
 8005eba:	4298      	cmp	r0, r3
 8005ebc:	bfb8      	it	lt
 8005ebe:	4618      	movlt	r0, r3
 8005ec0:	e7a6      	b.n	8005e10 <_printf_i+0x164>
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	4632      	mov	r2, r6
 8005ec6:	4649      	mov	r1, r9
 8005ec8:	4640      	mov	r0, r8
 8005eca:	47d0      	blx	sl
 8005ecc:	3001      	adds	r0, #1
 8005ece:	d09d      	beq.n	8005e0c <_printf_i+0x160>
 8005ed0:	3501      	adds	r5, #1
 8005ed2:	68e3      	ldr	r3, [r4, #12]
 8005ed4:	9903      	ldr	r1, [sp, #12]
 8005ed6:	1a5b      	subs	r3, r3, r1
 8005ed8:	42ab      	cmp	r3, r5
 8005eda:	dcf2      	bgt.n	8005ec2 <_printf_i+0x216>
 8005edc:	e7eb      	b.n	8005eb6 <_printf_i+0x20a>
 8005ede:	2500      	movs	r5, #0
 8005ee0:	f104 0619 	add.w	r6, r4, #25
 8005ee4:	e7f5      	b.n	8005ed2 <_printf_i+0x226>
 8005ee6:	bf00      	nop
 8005ee8:	0800631d 	.word	0x0800631d
 8005eec:	0800632e 	.word	0x0800632e

08005ef0 <__sflush_r>:
 8005ef0:	898a      	ldrh	r2, [r1, #12]
 8005ef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ef6:	4605      	mov	r5, r0
 8005ef8:	0710      	lsls	r0, r2, #28
 8005efa:	460c      	mov	r4, r1
 8005efc:	d458      	bmi.n	8005fb0 <__sflush_r+0xc0>
 8005efe:	684b      	ldr	r3, [r1, #4]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	dc05      	bgt.n	8005f10 <__sflush_r+0x20>
 8005f04:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	dc02      	bgt.n	8005f10 <__sflush_r+0x20>
 8005f0a:	2000      	movs	r0, #0
 8005f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f12:	2e00      	cmp	r6, #0
 8005f14:	d0f9      	beq.n	8005f0a <__sflush_r+0x1a>
 8005f16:	2300      	movs	r3, #0
 8005f18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005f1c:	682f      	ldr	r7, [r5, #0]
 8005f1e:	6a21      	ldr	r1, [r4, #32]
 8005f20:	602b      	str	r3, [r5, #0]
 8005f22:	d032      	beq.n	8005f8a <__sflush_r+0x9a>
 8005f24:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005f26:	89a3      	ldrh	r3, [r4, #12]
 8005f28:	075a      	lsls	r2, r3, #29
 8005f2a:	d505      	bpl.n	8005f38 <__sflush_r+0x48>
 8005f2c:	6863      	ldr	r3, [r4, #4]
 8005f2e:	1ac0      	subs	r0, r0, r3
 8005f30:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005f32:	b10b      	cbz	r3, 8005f38 <__sflush_r+0x48>
 8005f34:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005f36:	1ac0      	subs	r0, r0, r3
 8005f38:	2300      	movs	r3, #0
 8005f3a:	4602      	mov	r2, r0
 8005f3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005f3e:	6a21      	ldr	r1, [r4, #32]
 8005f40:	4628      	mov	r0, r5
 8005f42:	47b0      	blx	r6
 8005f44:	1c43      	adds	r3, r0, #1
 8005f46:	89a3      	ldrh	r3, [r4, #12]
 8005f48:	d106      	bne.n	8005f58 <__sflush_r+0x68>
 8005f4a:	6829      	ldr	r1, [r5, #0]
 8005f4c:	291d      	cmp	r1, #29
 8005f4e:	d82b      	bhi.n	8005fa8 <__sflush_r+0xb8>
 8005f50:	4a29      	ldr	r2, [pc, #164]	; (8005ff8 <__sflush_r+0x108>)
 8005f52:	410a      	asrs	r2, r1
 8005f54:	07d6      	lsls	r6, r2, #31
 8005f56:	d427      	bmi.n	8005fa8 <__sflush_r+0xb8>
 8005f58:	2200      	movs	r2, #0
 8005f5a:	6062      	str	r2, [r4, #4]
 8005f5c:	04d9      	lsls	r1, r3, #19
 8005f5e:	6922      	ldr	r2, [r4, #16]
 8005f60:	6022      	str	r2, [r4, #0]
 8005f62:	d504      	bpl.n	8005f6e <__sflush_r+0x7e>
 8005f64:	1c42      	adds	r2, r0, #1
 8005f66:	d101      	bne.n	8005f6c <__sflush_r+0x7c>
 8005f68:	682b      	ldr	r3, [r5, #0]
 8005f6a:	b903      	cbnz	r3, 8005f6e <__sflush_r+0x7e>
 8005f6c:	6560      	str	r0, [r4, #84]	; 0x54
 8005f6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f70:	602f      	str	r7, [r5, #0]
 8005f72:	2900      	cmp	r1, #0
 8005f74:	d0c9      	beq.n	8005f0a <__sflush_r+0x1a>
 8005f76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f7a:	4299      	cmp	r1, r3
 8005f7c:	d002      	beq.n	8005f84 <__sflush_r+0x94>
 8005f7e:	4628      	mov	r0, r5
 8005f80:	f7ff fc96 	bl	80058b0 <_free_r>
 8005f84:	2000      	movs	r0, #0
 8005f86:	6360      	str	r0, [r4, #52]	; 0x34
 8005f88:	e7c0      	b.n	8005f0c <__sflush_r+0x1c>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	4628      	mov	r0, r5
 8005f8e:	47b0      	blx	r6
 8005f90:	1c41      	adds	r1, r0, #1
 8005f92:	d1c8      	bne.n	8005f26 <__sflush_r+0x36>
 8005f94:	682b      	ldr	r3, [r5, #0]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d0c5      	beq.n	8005f26 <__sflush_r+0x36>
 8005f9a:	2b1d      	cmp	r3, #29
 8005f9c:	d001      	beq.n	8005fa2 <__sflush_r+0xb2>
 8005f9e:	2b16      	cmp	r3, #22
 8005fa0:	d101      	bne.n	8005fa6 <__sflush_r+0xb6>
 8005fa2:	602f      	str	r7, [r5, #0]
 8005fa4:	e7b1      	b.n	8005f0a <__sflush_r+0x1a>
 8005fa6:	89a3      	ldrh	r3, [r4, #12]
 8005fa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fac:	81a3      	strh	r3, [r4, #12]
 8005fae:	e7ad      	b.n	8005f0c <__sflush_r+0x1c>
 8005fb0:	690f      	ldr	r7, [r1, #16]
 8005fb2:	2f00      	cmp	r7, #0
 8005fb4:	d0a9      	beq.n	8005f0a <__sflush_r+0x1a>
 8005fb6:	0793      	lsls	r3, r2, #30
 8005fb8:	680e      	ldr	r6, [r1, #0]
 8005fba:	bf08      	it	eq
 8005fbc:	694b      	ldreq	r3, [r1, #20]
 8005fbe:	600f      	str	r7, [r1, #0]
 8005fc0:	bf18      	it	ne
 8005fc2:	2300      	movne	r3, #0
 8005fc4:	eba6 0807 	sub.w	r8, r6, r7
 8005fc8:	608b      	str	r3, [r1, #8]
 8005fca:	f1b8 0f00 	cmp.w	r8, #0
 8005fce:	dd9c      	ble.n	8005f0a <__sflush_r+0x1a>
 8005fd0:	6a21      	ldr	r1, [r4, #32]
 8005fd2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005fd4:	4643      	mov	r3, r8
 8005fd6:	463a      	mov	r2, r7
 8005fd8:	4628      	mov	r0, r5
 8005fda:	47b0      	blx	r6
 8005fdc:	2800      	cmp	r0, #0
 8005fde:	dc06      	bgt.n	8005fee <__sflush_r+0xfe>
 8005fe0:	89a3      	ldrh	r3, [r4, #12]
 8005fe2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005fe6:	81a3      	strh	r3, [r4, #12]
 8005fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fec:	e78e      	b.n	8005f0c <__sflush_r+0x1c>
 8005fee:	4407      	add	r7, r0
 8005ff0:	eba8 0800 	sub.w	r8, r8, r0
 8005ff4:	e7e9      	b.n	8005fca <__sflush_r+0xda>
 8005ff6:	bf00      	nop
 8005ff8:	dfbffffe 	.word	0xdfbffffe

08005ffc <_fflush_r>:
 8005ffc:	b538      	push	{r3, r4, r5, lr}
 8005ffe:	690b      	ldr	r3, [r1, #16]
 8006000:	4605      	mov	r5, r0
 8006002:	460c      	mov	r4, r1
 8006004:	b913      	cbnz	r3, 800600c <_fflush_r+0x10>
 8006006:	2500      	movs	r5, #0
 8006008:	4628      	mov	r0, r5
 800600a:	bd38      	pop	{r3, r4, r5, pc}
 800600c:	b118      	cbz	r0, 8006016 <_fflush_r+0x1a>
 800600e:	6a03      	ldr	r3, [r0, #32]
 8006010:	b90b      	cbnz	r3, 8006016 <_fflush_r+0x1a>
 8006012:	f7ff fb2b 	bl	800566c <__sinit>
 8006016:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d0f3      	beq.n	8006006 <_fflush_r+0xa>
 800601e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006020:	07d0      	lsls	r0, r2, #31
 8006022:	d404      	bmi.n	800602e <_fflush_r+0x32>
 8006024:	0599      	lsls	r1, r3, #22
 8006026:	d402      	bmi.n	800602e <_fflush_r+0x32>
 8006028:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800602a:	f7fa fe2d 	bl	8000c88 <__retarget_lock_acquire_recursive>
 800602e:	4628      	mov	r0, r5
 8006030:	4621      	mov	r1, r4
 8006032:	f7ff ff5d 	bl	8005ef0 <__sflush_r>
 8006036:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006038:	07da      	lsls	r2, r3, #31
 800603a:	4605      	mov	r5, r0
 800603c:	d4e4      	bmi.n	8006008 <_fflush_r+0xc>
 800603e:	89a3      	ldrh	r3, [r4, #12]
 8006040:	059b      	lsls	r3, r3, #22
 8006042:	d4e1      	bmi.n	8006008 <_fflush_r+0xc>
 8006044:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006046:	f7fa fe33 	bl	8000cb0 <__retarget_lock_release_recursive>
 800604a:	e7dd      	b.n	8006008 <_fflush_r+0xc>

0800604c <__swbuf_r>:
 800604c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800604e:	460e      	mov	r6, r1
 8006050:	4614      	mov	r4, r2
 8006052:	4605      	mov	r5, r0
 8006054:	b118      	cbz	r0, 800605e <__swbuf_r+0x12>
 8006056:	6a03      	ldr	r3, [r0, #32]
 8006058:	b90b      	cbnz	r3, 800605e <__swbuf_r+0x12>
 800605a:	f7ff fb07 	bl	800566c <__sinit>
 800605e:	69a3      	ldr	r3, [r4, #24]
 8006060:	60a3      	str	r3, [r4, #8]
 8006062:	89a3      	ldrh	r3, [r4, #12]
 8006064:	071a      	lsls	r2, r3, #28
 8006066:	d525      	bpl.n	80060b4 <__swbuf_r+0x68>
 8006068:	6923      	ldr	r3, [r4, #16]
 800606a:	b31b      	cbz	r3, 80060b4 <__swbuf_r+0x68>
 800606c:	6823      	ldr	r3, [r4, #0]
 800606e:	6922      	ldr	r2, [r4, #16]
 8006070:	1a98      	subs	r0, r3, r2
 8006072:	6963      	ldr	r3, [r4, #20]
 8006074:	b2f6      	uxtb	r6, r6
 8006076:	4283      	cmp	r3, r0
 8006078:	4637      	mov	r7, r6
 800607a:	dc04      	bgt.n	8006086 <__swbuf_r+0x3a>
 800607c:	4621      	mov	r1, r4
 800607e:	4628      	mov	r0, r5
 8006080:	f7ff ffbc 	bl	8005ffc <_fflush_r>
 8006084:	b9e0      	cbnz	r0, 80060c0 <__swbuf_r+0x74>
 8006086:	68a3      	ldr	r3, [r4, #8]
 8006088:	3b01      	subs	r3, #1
 800608a:	60a3      	str	r3, [r4, #8]
 800608c:	6823      	ldr	r3, [r4, #0]
 800608e:	1c5a      	adds	r2, r3, #1
 8006090:	6022      	str	r2, [r4, #0]
 8006092:	701e      	strb	r6, [r3, #0]
 8006094:	6962      	ldr	r2, [r4, #20]
 8006096:	1c43      	adds	r3, r0, #1
 8006098:	429a      	cmp	r2, r3
 800609a:	d004      	beq.n	80060a6 <__swbuf_r+0x5a>
 800609c:	89a3      	ldrh	r3, [r4, #12]
 800609e:	07db      	lsls	r3, r3, #31
 80060a0:	d506      	bpl.n	80060b0 <__swbuf_r+0x64>
 80060a2:	2e0a      	cmp	r6, #10
 80060a4:	d104      	bne.n	80060b0 <__swbuf_r+0x64>
 80060a6:	4621      	mov	r1, r4
 80060a8:	4628      	mov	r0, r5
 80060aa:	f7ff ffa7 	bl	8005ffc <_fflush_r>
 80060ae:	b938      	cbnz	r0, 80060c0 <__swbuf_r+0x74>
 80060b0:	4638      	mov	r0, r7
 80060b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060b4:	4621      	mov	r1, r4
 80060b6:	4628      	mov	r0, r5
 80060b8:	f000 f806 	bl	80060c8 <__swsetup_r>
 80060bc:	2800      	cmp	r0, #0
 80060be:	d0d5      	beq.n	800606c <__swbuf_r+0x20>
 80060c0:	f04f 37ff 	mov.w	r7, #4294967295
 80060c4:	e7f4      	b.n	80060b0 <__swbuf_r+0x64>
	...

080060c8 <__swsetup_r>:
 80060c8:	b538      	push	{r3, r4, r5, lr}
 80060ca:	4b2a      	ldr	r3, [pc, #168]	; (8006174 <__swsetup_r+0xac>)
 80060cc:	4605      	mov	r5, r0
 80060ce:	6818      	ldr	r0, [r3, #0]
 80060d0:	460c      	mov	r4, r1
 80060d2:	b118      	cbz	r0, 80060dc <__swsetup_r+0x14>
 80060d4:	6a03      	ldr	r3, [r0, #32]
 80060d6:	b90b      	cbnz	r3, 80060dc <__swsetup_r+0x14>
 80060d8:	f7ff fac8 	bl	800566c <__sinit>
 80060dc:	89a3      	ldrh	r3, [r4, #12]
 80060de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060e2:	0718      	lsls	r0, r3, #28
 80060e4:	d422      	bmi.n	800612c <__swsetup_r+0x64>
 80060e6:	06d9      	lsls	r1, r3, #27
 80060e8:	d407      	bmi.n	80060fa <__swsetup_r+0x32>
 80060ea:	2309      	movs	r3, #9
 80060ec:	602b      	str	r3, [r5, #0]
 80060ee:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060f2:	81a3      	strh	r3, [r4, #12]
 80060f4:	f04f 30ff 	mov.w	r0, #4294967295
 80060f8:	e034      	b.n	8006164 <__swsetup_r+0x9c>
 80060fa:	0758      	lsls	r0, r3, #29
 80060fc:	d512      	bpl.n	8006124 <__swsetup_r+0x5c>
 80060fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006100:	b141      	cbz	r1, 8006114 <__swsetup_r+0x4c>
 8006102:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006106:	4299      	cmp	r1, r3
 8006108:	d002      	beq.n	8006110 <__swsetup_r+0x48>
 800610a:	4628      	mov	r0, r5
 800610c:	f7ff fbd0 	bl	80058b0 <_free_r>
 8006110:	2300      	movs	r3, #0
 8006112:	6363      	str	r3, [r4, #52]	; 0x34
 8006114:	89a3      	ldrh	r3, [r4, #12]
 8006116:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800611a:	81a3      	strh	r3, [r4, #12]
 800611c:	2300      	movs	r3, #0
 800611e:	6063      	str	r3, [r4, #4]
 8006120:	6923      	ldr	r3, [r4, #16]
 8006122:	6023      	str	r3, [r4, #0]
 8006124:	89a3      	ldrh	r3, [r4, #12]
 8006126:	f043 0308 	orr.w	r3, r3, #8
 800612a:	81a3      	strh	r3, [r4, #12]
 800612c:	6923      	ldr	r3, [r4, #16]
 800612e:	b94b      	cbnz	r3, 8006144 <__swsetup_r+0x7c>
 8006130:	89a3      	ldrh	r3, [r4, #12]
 8006132:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006136:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800613a:	d003      	beq.n	8006144 <__swsetup_r+0x7c>
 800613c:	4621      	mov	r1, r4
 800613e:	4628      	mov	r0, r5
 8006140:	f000 f840 	bl	80061c4 <__smakebuf_r>
 8006144:	89a0      	ldrh	r0, [r4, #12]
 8006146:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800614a:	f010 0301 	ands.w	r3, r0, #1
 800614e:	d00a      	beq.n	8006166 <__swsetup_r+0x9e>
 8006150:	2300      	movs	r3, #0
 8006152:	60a3      	str	r3, [r4, #8]
 8006154:	6963      	ldr	r3, [r4, #20]
 8006156:	425b      	negs	r3, r3
 8006158:	61a3      	str	r3, [r4, #24]
 800615a:	6923      	ldr	r3, [r4, #16]
 800615c:	b943      	cbnz	r3, 8006170 <__swsetup_r+0xa8>
 800615e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006162:	d1c4      	bne.n	80060ee <__swsetup_r+0x26>
 8006164:	bd38      	pop	{r3, r4, r5, pc}
 8006166:	0781      	lsls	r1, r0, #30
 8006168:	bf58      	it	pl
 800616a:	6963      	ldrpl	r3, [r4, #20]
 800616c:	60a3      	str	r3, [r4, #8]
 800616e:	e7f4      	b.n	800615a <__swsetup_r+0x92>
 8006170:	2000      	movs	r0, #0
 8006172:	e7f7      	b.n	8006164 <__swsetup_r+0x9c>
 8006174:	20000068 	.word	0x20000068

08006178 <__swhatbuf_r>:
 8006178:	b570      	push	{r4, r5, r6, lr}
 800617a:	460c      	mov	r4, r1
 800617c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006180:	2900      	cmp	r1, #0
 8006182:	b096      	sub	sp, #88	; 0x58
 8006184:	4615      	mov	r5, r2
 8006186:	461e      	mov	r6, r3
 8006188:	da0d      	bge.n	80061a6 <__swhatbuf_r+0x2e>
 800618a:	89a3      	ldrh	r3, [r4, #12]
 800618c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8006190:	f04f 0100 	mov.w	r1, #0
 8006194:	bf0c      	ite	eq
 8006196:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800619a:	2340      	movne	r3, #64	; 0x40
 800619c:	2000      	movs	r0, #0
 800619e:	6031      	str	r1, [r6, #0]
 80061a0:	602b      	str	r3, [r5, #0]
 80061a2:	b016      	add	sp, #88	; 0x58
 80061a4:	bd70      	pop	{r4, r5, r6, pc}
 80061a6:	466a      	mov	r2, sp
 80061a8:	f000 f848 	bl	800623c <_fstat_r>
 80061ac:	2800      	cmp	r0, #0
 80061ae:	dbec      	blt.n	800618a <__swhatbuf_r+0x12>
 80061b0:	9901      	ldr	r1, [sp, #4]
 80061b2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80061b6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80061ba:	4259      	negs	r1, r3
 80061bc:	4159      	adcs	r1, r3
 80061be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80061c2:	e7eb      	b.n	800619c <__swhatbuf_r+0x24>

080061c4 <__smakebuf_r>:
 80061c4:	898b      	ldrh	r3, [r1, #12]
 80061c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80061c8:	079d      	lsls	r5, r3, #30
 80061ca:	4606      	mov	r6, r0
 80061cc:	460c      	mov	r4, r1
 80061ce:	d507      	bpl.n	80061e0 <__smakebuf_r+0x1c>
 80061d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80061d4:	6023      	str	r3, [r4, #0]
 80061d6:	6123      	str	r3, [r4, #16]
 80061d8:	2301      	movs	r3, #1
 80061da:	6163      	str	r3, [r4, #20]
 80061dc:	b002      	add	sp, #8
 80061de:	bd70      	pop	{r4, r5, r6, pc}
 80061e0:	ab01      	add	r3, sp, #4
 80061e2:	466a      	mov	r2, sp
 80061e4:	f7ff ffc8 	bl	8006178 <__swhatbuf_r>
 80061e8:	9900      	ldr	r1, [sp, #0]
 80061ea:	4605      	mov	r5, r0
 80061ec:	4630      	mov	r0, r6
 80061ee:	f7ff f925 	bl	800543c <_malloc_r>
 80061f2:	b948      	cbnz	r0, 8006208 <__smakebuf_r+0x44>
 80061f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061f8:	059a      	lsls	r2, r3, #22
 80061fa:	d4ef      	bmi.n	80061dc <__smakebuf_r+0x18>
 80061fc:	f023 0303 	bic.w	r3, r3, #3
 8006200:	f043 0302 	orr.w	r3, r3, #2
 8006204:	81a3      	strh	r3, [r4, #12]
 8006206:	e7e3      	b.n	80061d0 <__smakebuf_r+0xc>
 8006208:	89a3      	ldrh	r3, [r4, #12]
 800620a:	6020      	str	r0, [r4, #0]
 800620c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006210:	81a3      	strh	r3, [r4, #12]
 8006212:	9b00      	ldr	r3, [sp, #0]
 8006214:	6163      	str	r3, [r4, #20]
 8006216:	9b01      	ldr	r3, [sp, #4]
 8006218:	6120      	str	r0, [r4, #16]
 800621a:	b15b      	cbz	r3, 8006234 <__smakebuf_r+0x70>
 800621c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006220:	4630      	mov	r0, r6
 8006222:	f000 f81d 	bl	8006260 <_isatty_r>
 8006226:	b128      	cbz	r0, 8006234 <__smakebuf_r+0x70>
 8006228:	89a3      	ldrh	r3, [r4, #12]
 800622a:	f023 0303 	bic.w	r3, r3, #3
 800622e:	f043 0301 	orr.w	r3, r3, #1
 8006232:	81a3      	strh	r3, [r4, #12]
 8006234:	89a3      	ldrh	r3, [r4, #12]
 8006236:	431d      	orrs	r5, r3
 8006238:	81a5      	strh	r5, [r4, #12]
 800623a:	e7cf      	b.n	80061dc <__smakebuf_r+0x18>

0800623c <_fstat_r>:
 800623c:	b538      	push	{r3, r4, r5, lr}
 800623e:	4d07      	ldr	r5, [pc, #28]	; (800625c <_fstat_r+0x20>)
 8006240:	2300      	movs	r3, #0
 8006242:	4604      	mov	r4, r0
 8006244:	4608      	mov	r0, r1
 8006246:	4611      	mov	r1, r2
 8006248:	602b      	str	r3, [r5, #0]
 800624a:	f7fa fbe2 	bl	8000a12 <_fstat>
 800624e:	1c43      	adds	r3, r0, #1
 8006250:	d102      	bne.n	8006258 <_fstat_r+0x1c>
 8006252:	682b      	ldr	r3, [r5, #0]
 8006254:	b103      	cbz	r3, 8006258 <_fstat_r+0x1c>
 8006256:	6023      	str	r3, [r4, #0]
 8006258:	bd38      	pop	{r3, r4, r5, pc}
 800625a:	bf00      	nop
 800625c:	20004bd0 	.word	0x20004bd0

08006260 <_isatty_r>:
 8006260:	b538      	push	{r3, r4, r5, lr}
 8006262:	4d06      	ldr	r5, [pc, #24]	; (800627c <_isatty_r+0x1c>)
 8006264:	2300      	movs	r3, #0
 8006266:	4604      	mov	r4, r0
 8006268:	4608      	mov	r0, r1
 800626a:	602b      	str	r3, [r5, #0]
 800626c:	f7fa fbe1 	bl	8000a32 <_isatty>
 8006270:	1c43      	adds	r3, r0, #1
 8006272:	d102      	bne.n	800627a <_isatty_r+0x1a>
 8006274:	682b      	ldr	r3, [r5, #0]
 8006276:	b103      	cbz	r3, 800627a <_isatty_r+0x1a>
 8006278:	6023      	str	r3, [r4, #0]
 800627a:	bd38      	pop	{r3, r4, r5, pc}
 800627c:	20004bd0 	.word	0x20004bd0

08006280 <_init>:
 8006280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006282:	bf00      	nop
 8006284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006286:	bc08      	pop	{r3}
 8006288:	469e      	mov	lr, r3
 800628a:	4770      	bx	lr

0800628c <_fini>:
 800628c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800628e:	bf00      	nop
 8006290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006292:	bc08      	pop	{r3}
 8006294:	469e      	mov	lr, r3
 8006296:	4770      	bx	lr
