
===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _38048_ (falling edge-triggered flip-flop clocked by clk)
Endpoint: soc.core.sram.ram512x32.RAM00
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                         15.00   15.00   clock clk (fall edge)
                          0.00   15.00   clock source latency
                  2.00    0.00   15.00 v clock_core (in)
     1    0.05                           clock_core (net)
                  2.00    0.00   15.00 v input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.15    0.64   15.64 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.08                           net1 (net)
                  0.15    0.01   15.65 v wire1628/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.17    0.27   15.93 v wire1628/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     3    0.18                           net1628 (net)
                  0.21    0.05   15.98 v _21550_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.47    0.34   16.31 ^ _21550_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.47    0.00   16.32 ^ _21562_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.47    1.01   17.32 v _21562_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.47    0.03   17.36 v clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.55   17.91 v clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   17.91 v clkbuf_1_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.27   18.18 v clkbuf_1_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_1_0_clock_ctrl.core_clk (net)
                  0.12    0.00   18.18 v clkbuf_1_1_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.34    0.42   18.61 v clkbuf_1_1_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.14                           clknet_1_1_1_clock_ctrl.core_clk (net)
                  0.34    0.02   18.62 v clkbuf_2_2_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.35   18.98 v clkbuf_2_2_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_2_0_clock_ctrl.core_clk (net)
                  0.15    0.00   18.98 v clkbuf_2_2_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.34   19.32 v clkbuf_2_2_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_2_2_1_clock_ctrl.core_clk (net)
                  0.20    0.00   19.32 v clkbuf_3_5_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.30   19.62 v clkbuf_3_5_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_3_5_0_clock_ctrl.core_clk (net)
                  0.14    0.00   19.63 v clkbuf_3_5_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.25   19.88 v clkbuf_3_5_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_5_1_clock_ctrl.core_clk (net)
                  0.10    0.00   19.88 v clkbuf_3_5_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.33   20.21 v clkbuf_3_5_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_3_5_2_clock_ctrl.core_clk (net)
                  0.20    0.00   20.21 v clkbuf_4_10_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.20    0.35   20.56 v clkbuf_4_10_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_10_0_clock_ctrl.core_clk (net)
                  0.20    0.00   20.56 v clkbuf_5_21_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.31   20.87 v clkbuf_5_21_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.04                           clknet_5_21_0_clock_ctrl.core_clk (net)
                  0.15    0.00   20.87 v clkbuf_6_43_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.17    0.31   21.18 v clkbuf_6_43_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_43_0_clock_ctrl.core_clk (net)
                  0.17    0.00   21.18 v clkbuf_7_87_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  1.08    0.92   22.10 v clkbuf_7_87_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    15    0.50                           clknet_7_87_0_clock_ctrl.core_clk (net)
                  1.08    0.01   22.11 v clkbuf_leaf_1180_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.11    0.45   22.56 v clkbuf_leaf_1180_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.01                           clknet_leaf_1180_clock_ctrl.core_clk (net)
                  0.11    0.00   22.56 v _38048_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
                  0.25    0.81   23.37 v _38048_/Q (gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1)
     1    0.02                           clock_ctrl.reset_delay[0] (net)
                  0.25    0.00   23.37 v _21841_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
                  1.06    0.70   24.07 ^ _21841_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_4)
     2    0.13                           clock_ctrl.resetb_sync (net)
                  1.06    0.01   24.09 ^ _21842_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
                  0.49    0.38   24.47 v _21842_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_8)
     3    0.14                           mgmt_buffers.user_reset (net)
                  0.49    0.00   24.47 v wire1259/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                  1.54    1.22   25.69 v wire1259/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
     8    0.38                           net1259 (net)
                  1.56    0.12   25.81 v wire1258/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.43    1.38   27.19 v wire1258/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     2    0.18                           net1258 (net)
                  1.43    0.03   27.22 v soc.core.sram.ram512x32.RAM00/CEN (gf180_ram_512x8_wrapper)
                                 27.22   data arrival time

                         30.00   30.00   clock clk (rise edge)
                          0.00   30.00   clock source latency
                  1.00    0.00   30.00 ^ clock_core (in)
     1    0.05                           clock_core (net)
                  1.00    0.00   30.00 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__buf_20)
                  0.13    0.24   30.24 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__buf_20)
     1    0.08                           net1 (net)
                  0.13    0.01   30.25 ^ wire1628/I (gf180mcu_fd_sc_mcu7t5v0__buf_12)
                  0.26    0.25   30.50 ^ wire1628/Z (gf180mcu_fd_sc_mcu7t5v0__buf_12)
     3    0.18                           net1628 (net)
                  0.29    0.05   30.55 ^ _21550_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                  0.27    0.21   30.75 v _21550_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     2    0.03                           _09485_ (net)
                  0.27    0.00   30.75 v _21562_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                  1.76    1.06   31.81 ^ _21562_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     1    0.20                           clock_ctrl.core_clk (net)
                  1.76    0.03   31.85 ^ clkbuf_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.16    0.42   32.27 ^ clkbuf_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     2    0.06                           clknet_0_clock_ctrl.core_clk (net)
                  0.16    0.00   32.27 ^ clkbuf_1_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.12    0.25   32.52 ^ clkbuf_1_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_1_0_0_clock_ctrl.core_clk (net)
                  0.12    0.00   32.52 ^ clkbuf_1_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.29    0.34   32.87 ^ clkbuf_1_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.13                           clknet_1_0_1_clock_ctrl.core_clk (net)
                  0.29    0.02   32.88 ^ clkbuf_2_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.14    0.29   33.17 ^ clkbuf_2_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.04                           clknet_2_0_0_clock_ctrl.core_clk (net)
                  0.14    0.00   33.17 ^ clkbuf_2_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30   33.48 ^ clkbuf_2_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_2_0_1_clock_ctrl.core_clk (net)
                  0.21    0.00   33.48 ^ clkbuf_3_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.13    0.26   33.74 ^ clkbuf_3_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.03                           clknet_3_0_0_clock_ctrl.core_clk (net)
                  0.13    0.00   33.74 ^ clkbuf_3_0_1_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.10    0.22   33.97 ^ clkbuf_3_0_1_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     1    0.02                           clknet_3_0_1_clock_ctrl.core_clk (net)
                  0.10    0.00   33.97 ^ clkbuf_3_0_2_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.21    0.30   34.26 ^ clkbuf_3_0_2_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.08                           clknet_3_0_2_clock_ctrl.core_clk (net)
                  0.21    0.00   34.27 ^ clkbuf_4_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.19    0.30   34.57 ^ clkbuf_4_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.07                           clknet_4_0_0_clock_ctrl.core_clk (net)
                  0.19    0.00   34.57 ^ clkbuf_5_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.28   34.85 ^ clkbuf_5_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_5_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   34.85 ^ clkbuf_6_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.15    0.27   35.11 ^ clkbuf_6_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
     2    0.05                           clknet_6_0_0_clock_ctrl.core_clk (net)
                  0.15    0.00   35.11 ^ clkbuf_7_0_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.92    0.70   35.81 ^ clkbuf_7_0_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    15    0.44                           clknet_7_0_0_clock_ctrl.core_clk (net)
                  0.92    0.01   35.83 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
                  0.30    0.47   36.30 ^ clkbuf_opt_1_0_clock_ctrl.core_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_20)
     1    0.31                           clknet_opt_1_0_clock_ctrl.core_clk (net)
                  0.30    0.01   36.31 ^ soc.core.sram.ram512x32.RAM00/CLK (gf180_ram_512x8_wrapper)
                         -0.10   36.21   clock uncertainty
                          0.22   36.43   clock reconvergence pessimism
                         -0.61   35.82   library setup time
                                 35.82   data required time
-----------------------------------------------------------------------------
                                 35.82   data required time
                                -27.22   data arrival time
-----------------------------------------------------------------------------
                                  8.60   slack (MET)


Startpoint: _38842_ (rising edge-triggered flip-flop clocked by hk_serial_clk)
Endpoint: _38832_ (falling edge-triggered flip-flop clocked by hk_serial_clk)
Path Group: hk_serial_clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock hk_serial_clk (rise edge)
                          0.00    0.00   clock source latency
                  0.63    0.00    0.00 ^ housekeeping/serial_clock (housekeeping)
     3    0.14                           gpio_control_bidir_1[0].serial_clock (net)
                  0.63    0.00    0.00 ^ fanout1359/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.95    0.73    0.73 ^ fanout1359/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.23                           net1359 (net)
                  0.96    0.04    0.77 ^ wire1361/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.11    0.99    1.76 ^ wire1361/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.13                           net1361 (net)
                  1.11    0.02    1.78 ^ wire1360/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.92    0.71    2.48 ^ wire1360/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.23                           net1360 (net)
                  0.94    0.07    2.55 ^ gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.41    2.96 ^ gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.39    0.01    2.97 ^ gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.42    0.41    3.37 ^ gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[0].serial_clock (net)
                  0.42    0.01    3.38 ^ gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.24    0.40    3.78 ^ gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.24    0.01    3.79 ^ gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.39    0.37    4.16 ^ gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.39    0.01    4.17 ^ gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.71    0.58    4.75 ^ gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.71    0.02    4.77 ^ _38842_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.45    1.82    6.58 ^ _38842_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.09                           gpio_control_in_2[13].shift_register[9] (net)
                  1.45    0.01    6.59 ^ _38832_/D (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                                  6.59   data arrival time

                         30.00   30.00   clock hk_serial_clk (fall edge)
                          0.00   30.00   clock source latency
                  0.39    0.00   30.00 v housekeeping/serial_clock (housekeeping)
     3    0.14                           gpio_control_bidir_1[0].serial_clock (net)
                  0.39    0.00   30.00 v fanout1359/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.57    0.57   30.57 v fanout1359/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    11    0.23                           net1359 (net)
                  0.58    0.04   30.61 v wire1361/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                  1.06    0.91   31.52 v wire1361/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     3    0.13                           net1361 (net)
                  1.06    0.02   31.54 v wire1360/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.56    0.70   32.24 v wire1360/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.23                           net1360 (net)
                  0.58    0.06   32.30 v gpio_control_bidir_2[2].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.25    0.43   32.73 v gpio_control_bidir_2[2].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_bidir_2[1].serial_clock (net)
                  0.25    0.01   32.73 v gpio_control_bidir_2[1].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.26    0.35   33.08 v gpio_control_bidir_2[1].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.10                           gpio_control_bidir_2[0].serial_clock (net)
                  0.26    0.01   33.09 v gpio_control_bidir_2[0].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
                  0.25    0.38   33.47 v gpio_control_bidir_2[0].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)
    12    0.10                           gpio_control_bidir_2[0].serial_clock_out (net)
                  0.25    0.01   33.48 v gpio_control_in_2[15].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.24    0.34   33.82 v gpio_control_in_2[15].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.09                           gpio_control_in_2[14].serial_clock (net)
                  0.24    0.01   33.83 v gpio_control_in_2[14].BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_4)
                  0.43    0.45   34.27 v gpio_control_in_2[14].BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_4)
    12    0.17                           gpio_control_in_2[13].serial_clock (net)
                  0.43    0.03   34.30 v _38832_/CLKN (gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1)
                         -0.10   34.20   clock uncertainty
                          0.33   34.53   clock reconvergence pessimism
                         -0.26   34.27   library setup time
                                 34.27   data required time
-----------------------------------------------------------------------------
                                 34.27   data required time
                                 -6.59   data arrival time
-----------------------------------------------------------------------------
                                 27.68   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
