Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 20 -L xil_defaultlib -L xbip_utils_v3_0_13 -L c_reg_fd_v12_0_9 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_9 -L xbip_dsp48_addsub_v3_0_9 -L xbip_addsub_v3_0_9 -L c_addsub_v12_0_18 -L c_gate_bit_v12_0_9 -L c_compare_v12_0_9 -L xbip_counter_v3_0_9 -L c_counter_binary_v12_0_19 -L c_mux_bit_v12_0_9 -L c_mux_bus_v12_0_9 -L c_shift_ram_v12_0_17 -L axi_utils_v2_0_9 -L viterbi_v9_1_17 -L blk_mem_gen_v8_4_8 -L xlslice_v1_0_4 -L xbip_bram18k_v3_0_9 -L mult_gen_v12_0_21 -L floating_point_v7_0_23 -L xbip_dsp48_mult_v3_0_9 -L xbip_dsp48_multadd_v3_0_9 -L div_gen_v5_1_22 -L cmpy_v6_0_24 -L xfft_v9_1_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dot11_tb_behav xil_defaultlib.dot11_tb xil_defaultlib.glbl -log elaborate.log 
Using 20 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9380] size mismatch in mixed-language port association of VHDL port 'm_axis_data_tdata' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/ofdm_decoder.v:110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'power_trigger' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/dot11_tb.v:546]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'min_signal_len_th' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/dot11_tb.v:554]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'max_signal_len_th' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/dot11_tb.v:555]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dc_running_sum_th' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/dot11_tb.v:556]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'equalizer_monitor_enable' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/dot11_tb.v:559]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'small_eq_out_counter_th' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/dot11_tb.v:560]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'threshold_scale' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/dot11_tb.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/dot11.v:189]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'data_out' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/sync_short.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'delay_ctl' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/sync_short.v:129]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'state' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/dot11.v:394]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/sync_long.v:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'phase' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/sync_long.v:187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/equalizer.v:246]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/equalizer.v:252]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/equalizer.v:288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/equalizer.v:294]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ena' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/deinterleave.v:135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enb' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/deinterleave.v:141]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'web' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/deinterleave.v:142]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dib' [D:/Data/RASentinel/owifi/openwifi-hw/ip/openofdm_rx/verilog/deinterleave.v:144]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_13.xbip_utils_v3_0_13_pkg
Compiling package div_gen_v5_1_22.div_gen_v5_1_22_viv_comp
Compiling package xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv_comp
Compiling package axi_utils_v2_0_9.axi_utils_v2_0_9_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_9.global_util_pkg
Compiling package axi_utils_v2_0_9.axi_utils_comps
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_9.xbip_bram18k_v3_0_9_pkg
Compiling package div_gen_v5_1_22.div_gen_pkg
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package div_gen_v5_1_22.pkg_addsub
Compiling package cmpy_v6_0_24.cmpy_v6_0_24_viv_comp
Compiling package mult_gen_v12_0_21.mult_gen_v12_0_21_pkg
Compiling package cmpy_v6_0_24.cmpy_v6_0_24_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xfft_v9_1_12.xfft_v9_1_12_viv_comp
Compiling package floating_point_v7_0_23.floating_point_v7_0_23_consts
Compiling package floating_point_v7_0_23.floating_point_v7_0_23_exp_table...
Compiling package floating_point_v7_0_23.floating_point_v7_0_23_pkg
Compiling package xfft_v9_1_12.pkg
Compiling package xfft_v9_1_12.xfft_v9_1_12_axi_pkg
Compiling package xbip_addsub_v3_0_9.xbip_addsub_v3_0_9_viv_comp
Compiling package c_addsub_v12_0_18.c_addsub_v12_0_18_pkg
Compiling package c_addsub_v12_0_18.c_addsub_v12_0_18_pkg_legacy
Compiling package c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv_comp
Compiling package c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_pkg
Compiling package c_mux_bit_v12_0_9.c_mux_bit_v12_0_9_viv_comp
Compiling package xfft_v9_1_12.quarter_sin_tw_table
Compiling package xfft_v9_1_12.quarter2_sin_tw_table
Compiling package mult_gen_v12_0_21.dsp_pkg
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package viterbi_v9_1_17.viterbi_v9_1_17_pkg
Compiling package viterbi_v9_1_17.viterbi_v9_1_17_viv_comp
Compiling package c_counter_binary_v12_0_19.c_counter_binary_v12_0_19_viv_co...
Compiling package xbip_counter_v3_0_9.xbip_counter_v3_0_9_viv_comp
Compiling package xbip_counter_v3_0_9.xbip_counter_v3_0_9_pkg
Compiling package c_counter_binary_v12_0_19.c_counter_binary_v12_0_19_pkg
Compiling package c_compare_v12_0_9.c_compare_v12_0_9_viv_comp
Compiling package c_compare_v12_0_9.pkg_compare_v12_0
Compiling package c_gate_bit_v12_0_9.c_gate_bit_v12_0_9_viv_comp
Compiling package c_gate_bit_v12_0_9.pkg_gate_bit_v12_0
Compiling package c_addsub_v12_0_18.c_addsub_v12_0_18_viv_comp
Compiling package c_mux_bit_v12_0_9.c_mux_bit_v12_0_9_pkg
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=6...
Compiling module xil_defaultlib.running_sum_dual_ch(DATA_WIDTH0=...
Compiling module xil_defaultlib.signal_watchdog_default
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.rot_lut
Compiling module xil_defaultlib.delayT(DATA_WIDTH=1,DELAY=2)
Compiling architecture synth of entity div_gen_v5_1_22.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_22.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_22.c_twos_comp_viv [\c_twos_comp_viv(c_width=24,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_22.cmp2s_v [\cmp2s_v(c_bus_width=24,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity div_gen_v5_1_22.c_addsub_lut6 [\c_addsub_lut6(c_width=25,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_22.c_addsub_viv [\c_addsub_viv(c_a_width=25,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_22.addsubreg_v [\addsubreg_v(c_bus_width=25,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_22.c_addsub_lut6 [\c_addsub_lut6(c_width=25,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_22.c_addsub_viv [\c_addsub_viv(c_a_width=25,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_22.addsubreg_v [\addsubreg_v(c_bus_width=25,c_ai...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_width=22...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_width=20...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_width=18...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_width=16...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_width=14...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_width=12...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_width=10...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_width=8)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_width=6)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_width=4)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_width=2)...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_sinit_va...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_22.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_22.c_twos_comp_viv [\c_twos_comp_viv(c_width=24,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_22.cmp2s_v [\cmp2s_v(c_bus_width=24,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_22.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_22.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_22.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_22.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_9.xbip_pipe_v3_0_9_viv [\xbip_pipe_v3_0_9_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_22.div_gen_v5_1_22_viv [\div_gen_v5_1_22_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_22.div_gen_v5_1_22 [\div_gen_v5_1_22(c_xdevicefamily...]
Compiling architecture div_gen_div_gen_0_0_arch of entity xil_defaultlib.div_gen_div_gen_0_0 [div_gen_div_gen_0_0_default]
Compiling module xlslice_v1_0_4.xlslice_v1_0_4_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.div_gen_xlslice_0_0
Compiling module xil_defaultlib.div_gen
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.delayT(DATA_WIDTH=3,DELAY=37)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.atan_lut
Compiling module xil_defaultlib.phase_default
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_v6_0_24_synth [\cmpy_v6_0_24_synth(c_xdevicefam...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_v6_0_24_viv [\cmpy_v6_0_24_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_v6_0_24 [\cmpy_v6_0_24(c_xdevicefamily="z...]
Compiling architecture complex_multiplier_arch of entity xil_defaultlib.complex_multiplier [complex_multiplier_default]
Compiling module xil_defaultlib.complex_mult
Compiling module xil_defaultlib.complex_to_mag_sq
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xil_defaultlib.mv_avg(DATA_WIDTH=33,LOG2_AVG_LE...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=3...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=3...
Compiling module xil_defaultlib.fifo_sample_delay(DATA_WIDTH=32,...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=1...
Compiling module xil_defaultlib.mv_avg_dual_ch(DATA_WIDTH0=32,DA...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=6...
Compiling module xil_defaultlib.mv_avg_dual_ch(DATA_WIDTH0=32,DA...
Compiling module xil_defaultlib.complex_to_mag(DATA_WIDTH=32)
Compiling module xil_defaultlib.sync_short_default
Compiling module xil_defaultlib.delayT(DATA_WIDTH=1,DELAY=5)
Compiling module xil_defaultlib.stage_mult
Compiling module xil_defaultlib.ram_2port(AWIDTH=8)
Compiling module xil_defaultlib.delayT(DELAY=4)
Compiling module xil_defaultlib.delayT(DATA_WIDTH=1,DELAY=4)
Compiling module xil_defaultlib.rotate_default
Compiling module xil_defaultlib.delayT(DATA_WIDTH=1,DELAY=10)
Compiling architecture xilinx of entity xfft_v9_1_12.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_12.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.sub_byp [\sub_byp(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_bf [\r22_bf(c_xdevicefamily="zynq",c...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_1_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.twgen_distmem [\twgen_distmem(theta_width=5,pip...]
Compiling architecture xilinx of entity xfft_v9_1_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_24.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_v6_0_24_synth [\cmpy_v6_0_24_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_12.cmpy [\cmpy(c_xdevicefamily="zynq",a_w...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity xfft_v9_1_12.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=20...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_1_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_12.twgen_distmem [\twgen_distmem(theta_width=3,pip...]
Compiling architecture xilinx of entity xfft_v9_1_12.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=22,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.op_resize [\op_resize(ai_width=21,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_21.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_24.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_24.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_24.cmpy_v6_0_24_synth [\cmpy_v6_0_24_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_12.cmpy [\cmpy(c_xdevicefamily="zynq",a_w...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_1_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_12.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=23...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_pe [\r22_pe(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_12.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_busy [\r22_busy(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_1_12.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_12.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_12.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_12.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_12.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_12.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_12.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_12.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_legacy [\c_shift_ram_v12_0_17_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_17.c_shift_ram_v12_0_17_viv [\c_shift_ram_v12_0_17_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_12.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_12.xfft_v9_1_12_d [\xfft_v9_1_12_d(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_1_12.xfft_v9_1_12_core [\xfft_v9_1_12_core(c_xdevicefami...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_srl_fifo [\glb_srl_fifo(width=1,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_ifx_slave [\glb_ifx_slave(width=1,has_uvpro...]
Compiling architecture synth of entity xfft_v9_1_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_12.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_srl_fifo [\glb_srl_fifo(width=47,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_9.glb_ifx_master [\glb_ifx_master(width=47,afull_t...]
Compiling architecture synth of entity xfft_v9_1_12.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_12.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture synth of entity xfft_v9_1_12.xfft_v9_1_12_viv [\xfft_v9_1_12_viv(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_1_12.xfft_v9_1_12 [\xfft_v9_1_12(c_xdevicefamily="z...]
Compiling architecture xfft_v9_arch of entity xil_defaultlib.xfft_v9 [xfft_v9_default]
Compiling module xil_defaultlib.sync_long_default
Compiling module xil_defaultlib.ram_2port(AWIDTH=6)
Compiling module xil_defaultlib.calc_mean
Compiling module xil_defaultlib.equalizer_default
Compiling module xil_defaultlib.delayT(DATA_WIDTH=33,DELAY=9)
Compiling module xil_defaultlib.demodulate_default
Compiling module xil_defaultlib.ram_2port(DWIDTH=16,AWIDTH=6)
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_output_stage(...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_softecc_outpu...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8_mem_module(C_...
Compiling module blk_mem_gen_v8_4_8.blk_mem_gen_v8_4_8(C_FAMILY="zyn...
Compiling module xil_defaultlib.deinter_lut
Compiling module xil_defaultlib.delayT(DATA_WIDTH=23,DELAY=2)
Compiling module xil_defaultlib.deinterleave
Compiling architecture ram64x1s_v of entity unisim.RAM64X1S [\RAM64X1S(init="1000000000000000...]
Compiling architecture xilinx of entity viterbi_v9_1_17.glb_preg_slv [\glb_preg_slv(c_width=3)\]
Compiling architecture xilinx of entity viterbi_v9_1_17.glb_preg_slv [\glb_preg_slv(c_width=2)\]
Compiling architecture xilinx of entity viterbi_v9_1_17.glb_preg_slv [\glb_preg_slv(c_width=7,c_latenc...]
Compiling architecture xilinx of entity viterbi_v9_1_17.glb_preg_slv [\glb_preg_slv(c_width=6)\]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.acs_mc [\acs_mc(c_family="zynq",c_xdevic...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_gate_basic [\vit_gate_basic(c_gate_type=0,c_...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_gate_basic [\vit_gate_basic(c_gate_type=0,c_...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_gate_basic [\vit_gate_basic(c_gate_type=0,c_...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_gate_basic [\vit_gate_basic(c_gate_type=0,c_...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_gate_bit [\vit_gate_bit(c_gate_type=0,c_re...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_mux [\vit_mux(c_width=3)\]
Compiling architecture synth of entity viterbi_v9_1_17.comp_mux2 [\comp_mux2(c_family="zynq",c_wid...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_mux [vit_mux_default]
Compiling architecture synth of entity viterbi_v9_1_17.best_state [\best_state(c_family="zynq",c_xd...]
Compiling architecture xilinx of entity viterbi_v9_1_17.glb_preg_slv [\glb_preg_slv(c_width=64)\]
Compiling architecture synth of entity viterbi_v9_1_17.vit_block_mem [\vit_block_mem(c_elaboration_dir...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_distributed_mem [\vit_distributed_mem(c_addr_widt...]
Compiling architecture synth of entity c_compare_v12_0_9.c_compare_v12_0_9_viv [\c_compare_v12_0_9_viv(c_family=...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_compare [\vit_compare(c_family="zynq",c_w...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_counter [\vit_counter(c_family="zynq",c_x...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_distributed_mem [\vit_distributed_mem(c_addr_widt...]
Compiling architecture xilinx of entity viterbi_v9_1_17.glb_preg_slv [\glb_preg_slv(c_latency=3)\]
Compiling architecture synth of entity viterbi_v9_1_17.vit_mux [\vit_mux(c_width=6)\]
Compiling architecture synth of entity c_mux_bit_v12_0_9.c_mux_bit_v12_0_9_viv [\c_mux_bit_v12_0_9_viv(c_family=...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_mux_bit [\vit_mux_bit(c_family="zynq",c_x...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_mux [\vit_mux(c_width=64)\]
Compiling architecture synth of entity viterbi_v9_1_17.tb_decode_mc [\tb_decode_mc(c_family="zynq",c_...]
Compiling architecture struct of entity c_compare_v12_0_9.c_compare_eq_ne [\c_compare_eq_ne(c_family="zynq"...]
Compiling architecture synth of entity c_compare_v12_0_9.c_compare_v12_0_9_viv [\c_compare_v12_0_9_viv(c_family=...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_compare [\vit_compare(c_family="zynq",c_w...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=4,...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_19.c_counter_binary_v12_0_19_legacy [\c_counter_binary_v12_0_19_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_19.c_counter_binary_v12_0_19_viv [\c_counter_binary_v12_0_19_viv(c...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_counter_binary [\vit_counter_binary(c_family="zy...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_counter [\vit_counter(c_family="zynq",c_x...]
Compiling architecture struct of entity c_compare_v12_0_9.c_compare_eq_ne [\c_compare_eq_ne(c_family="zynq"...]
Compiling architecture synth of entity c_compare_v12_0_9.c_compare_v12_0_9_viv [\c_compare_v12_0_9_viv(c_family=...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_compare [\vit_compare(c_family="zynq",c_w...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=6,...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_19.c_counter_binary_v12_0_19_legacy [\c_counter_binary_v12_0_19_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_19.c_counter_binary_v12_0_19_viv [\c_counter_binary_v12_0_19_viv(c...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_counter_binary [\vit_counter_binary(c_family="zy...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_counter [\vit_counter(c_family="zynq",c_x...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_distributed_mem [\vit_distributed_mem(c_addr_widt...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_distributed_mem [\vit_distributed_mem(c_addr_widt...]
Compiling architecture xilinx of entity viterbi_v9_1_17.glb_preg_slv [\glb_preg_slv(c_width=4,c_latenc...]
Compiling architecture xilinx of entity viterbi_v9_1_17.glb_preg_slv [\glb_preg_slv(c_width=4,c_latenc...]
Compiling architecture xilinx of entity viterbi_v9_1_17.glb_preg_slv [\glb_preg_slv(c_width=2,c_latenc...]
Compiling architecture struct of entity c_compare_v12_0_9.c_compare_eq_ne [\c_compare_eq_ne(c_family="zynq"...]
Compiling architecture synth of entity c_compare_v12_0_9.c_compare_v12_0_9_viv [\c_compare_v12_0_9_viv(c_family=...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_compare [\vit_compare(c_family="zynq",c_w...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=2,...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_19.c_counter_binary_v12_0_19_legacy [\c_counter_binary_v12_0_19_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_19.c_counter_binary_v12_0_19_viv [\c_counter_binary_v12_0_19_viv(c...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_counter_binary [\vit_counter_binary(c_family="zy...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_counter [\vit_counter(c_family="zynq",c_x...]
Compiling architecture struct of entity c_mux_bit_v12_0_9.c_mux_bit_4to1 [\c_mux_bit_4to1(c_sync_priority=...]
Compiling architecture synth of entity c_mux_bit_v12_0_9.c_mux_bit_v12_0_9_viv [\c_mux_bit_v12_0_9_viv(c_family=...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_mux_bit [\vit_mux_bit(c_family="zynq",c_x...]
Compiling architecture synth of entity viterbi_v9_1_17.tb2p_rom [\tb2p_rom(c_component_name="vite...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_viv [\c_addsub_v12_0_18_viv(c_a_width...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_addsub [\vit_addsub(c_width=3,c_out_widt...]
Compiling architecture xilinx of entity viterbi_v9_1_17.glb_preg_slv [\glb_preg_slv(c_width=4)\]
Compiling architecture synth of entity viterbi_v9_1_17.bmu [\bmu(c_family="zynq",c_xdevicefa...]
Compiling architecture synth of entity viterbi_v9_1_17.viterbi_dec_par [\viterbi_dec_par(c_component_nam...]
Compiling architecture xilinx of entity viterbi_v9_1_17.glb_preg_slv [glb_preg_slv_default]
Compiling architecture synth of entity c_gate_bit_v12_0_9.c_gate_bit_tile [\c_gate_bit_tile(c_width_in=2,ci...]
Compiling architecture synth of entity c_gate_bit_v12_0_9.c_gate_bit_tier [\c_gate_bit_tier(c_width_in=2,c_...]
Compiling architecture synth of entity c_gate_bit_v12_0_9.c_gate_bit_v12_0_9_viv [\c_gate_bit_v12_0_9_viv(c_has_o=...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_sync_pri...]
Compiling architecture struct of entity c_compare_v12_0_9.c_compare_eq_ne [\c_compare_eq_ne(c_family="zynq"...]
Compiling architecture synth of entity c_compare_v12_0_9.c_compare_v12_0_9_viv [\c_compare_v12_0_9_viv(c_family=...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_compare [\vit_compare(c_family="zynq",c_w...]
Compiling architecture structural of entity c_reg_fd_v12_0_9.c_reg_fd_v12_0_9_viv [\c_reg_fd_v12_0_9_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_18.c_addsub_v12_0_18_lut6_legacy [\c_addsub_v12_0_18_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_fabric_legacy [\c_addsub_v12_0_18_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_18.c_addsub_v12_0_18_legacy [\c_addsub_v12_0_18_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_19.c_counter_binary_v12_0_19_legacy [\c_counter_binary_v12_0_19_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_19.c_counter_binary_v12_0_19_viv [\c_counter_binary_v12_0_19_viv(c...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_counter_binary [\vit_counter_binary(c_family="zy...]
Compiling architecture synth of entity viterbi_v9_1_17.vit_counter [\vit_counter(c_family="zynq",c_x...]
Compiling architecture synth of entity viterbi_v9_1_17.gen_ce [\gen_ce(c_has_ce=1,c_has_nd=0)\]
Compiling architecture synth of entity viterbi_v9_1_17.vit_par_np [\vit_par_np(c_family="zynq",c_xd...]
Compiling architecture synth of entity viterbi_v9_1_17.control [\control(c_family="zynq",c_xdevi...]
Compiling architecture synth of entity viterbi_v9_1_17.data_format [\data_format(c_dual_decoder=0,c_...]
Compiling architecture synth of entity viterbi_v9_1_17.viterbi_decoder [\viterbi_decoder(c_component_nam...]
Compiling architecture synth of entity viterbi_v9_1_17.viterbi_v9_1_17_main [\viterbi_v9_1_17_main(c_has_eras...]
Compiling architecture synth of entity viterbi_v9_1_17.viterbi_axi_wrapper [\viterbi_axi_wrapper(c_evaluatio...]
Compiling architecture synth of entity viterbi_v9_1_17.viterbi_v9_1_17_viv [\viterbi_v9_1_17_viv(c_has_s_axi...]
Compiling architecture xilinx of entity viterbi_v9_1_17.viterbi_v9_1_17 [\viterbi_v9_1_17(c_has_s_axis_da...]
Compiling architecture viterbi_v7_0_arch of entity xil_defaultlib.viterbi_v7_0 [viterbi_v7_0_default]
Compiling module xil_defaultlib.descramble
Compiling module xil_defaultlib.bits_to_bytes
Compiling module xil_defaultlib.ofdm_decoder
Compiling module xil_defaultlib.ht_sig_crc
Compiling module xil_defaultlib.crc32
Compiling module xil_defaultlib.phy_len_calculation_default
Compiling module xil_defaultlib.dot11_default
Compiling module xil_defaultlib.dot11_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot dot11_tb_behav
