#ifndef __MESSAGGI__
#define __MESSAGGI__

#define RT_ICW_TA 0xF800
#define RT_ICW_PAR 0x0400
#define RT_ICW_MOD 512 //0b1000000000
#define RT_ICW_BIT 256 //0b100000000  
#define RT_ICW_HSS 128 //0b10000000  
#define RT_ICW_LWD 64 //0b1000000
#define RT_ICW_MON 32 //0b100000
#define RT_ICW_TS 15 //0b1111
#define RT_ISW_RE 4096 //0b1000000000000  
#define RT_ISW_MR 2048 //0b100000000000   
#define RT_ISW_SPI 1024 //0b10000000000   
#define RT_ISW_LWT 512 //0b1000000000
#define RT_ISW_HST 256 //0b100000000
#define RT_ISW_BMR 128 //0b10000000
#define RT_ISW_PCB 64 //0b1000000
#define RT_ISW_STC 32 //0b100000   
#define RT_ISW_STE 16 //0b10000
#define RT_ISW_UEX 8 //0b1000
#define RT_ISW_AB 4 //0b100  
#define RT_ISW_TR 2 //0b10
#define RT_ISW_AMD 1 //0b1
#define RT_IMW_TBW 8192 //0b10000000000000
#define RT_IMW_SYW 2048 //0b100000000000
#define RT_IMW_TVW 1024 //0b10000000000
#define RT_IMW_RRT 512 //0b1000000000
#define RT_IMW_OTF 256 //0b100000000
#define RT_IMW_ITF 128 //0b10000000
#define RT_IMW_OSH 64 //0b1000000
#define RT_IMW_SH 32 //0b100000
#define RT_IMW_IST 16 //0b10000
#define RT_IMW_SY 4 //0b100 
#define RT_IMW_DBA 2 //0b10
#define RT_MIW_TM 32768 //0b1000000000000000
#define RT_MIW_RM 16384 //0b100000000000000
#define RT_MIW_TBW 8192 //0b10000000000000
#define RT_MIW_TLC 4096 //0b1000000000000
#define RT_MIW_SYW 2048 //0b100000000000 
#define RT_MIW_TVW 1024 //0b10000000000
#define RT_MIW_RRT 512 //0b1000000000
#define RT_MIW_OTF 256 //0b100000000
#define RT_MIW_ITF 128 //0b10000000
#define RT_MIW_OSH 64 //0b1000000
#define RT_MIW_SH 32 //0b100000
#define RT_MIW_IST 16 //0b10000
#define RT_MIW_TSW 8 //0b1000
#define RT_MIW_SY 4 //0b100
#define RT_MIW_DBA 2 //0b10
#define RT_MIW_ERE 1 //0b1
#define RT_EBW_WCL 32768 //0b1000000000000000
#define RT_EBW_WCH 16384 //0b100000000000000
#define RT_EBW_SYN 8192 //0b10000000000000
#define RT_EBW_PER 4096 //0b1000000000000
#define RT_EBW_ZCR 2048 //0b100000000000
#define RT_EBW_INM 1024 //0b10000000000
#define RT_EBW_GAP 512 //0b1000000000
#define RT_EBW_NOR 256 //0b100000000
#define RT_EBW_TAR 128 //0b10000000
#define RT_EBW_SLP 64 //0b1000000
#define RT_EBW_SSF 16 //0b10000
#define RT_EBW_INF 8 //0b1000
#define RT_EBW_TPA 4 //0b100
#define RT_EBW_SEQ 2 //0b10
#define RT_EBW_DMA 1 //0b1
#define RT_CW_TA 63488 //0b1111100000000000
#define RT_CW_TR 1024 //0b10000000000
#define RT_CW_SA 992 //0b1111100000
#define RT_CW_WC 31 //0b11111
#define RT_SCW_LS_MRE 32768 //0b1000000000000000
#define RT_SCW_LS_RCI 16384 //0b100000000000000
#define RT_SCW_LS_ERI 8192 //0b10000000000000
#define RT_SCW_LS_EDB 4096 //0b1000000000000
#define RT_SCW_LS_SIL 2048 //0b100000000000
#define RT_SCW_LS_MDI 1024 //0b10000000000
#define RT_SCW_LS_RCN 512 //0b1000000000
#define RT_SCW_LS_WC 31 //0b11111
#define RT_SCW_HS_MRE 32768 //0b1000000000000000
#define RT_SCW_HS_RCI 16384 //0b100000000000000
#define RT_SCW_HS_ERI 8192 //0b10000000000000
#define RT_SCW_HS_SIL 2048 //0b100000000000
#define RT_SCW_HS_MDI 1024 //0b10000000000
#define RT_SCW_HS_RCN 512 //0b1000000000
#define RT_SCW_HS_WC 31 //0b11111
#define RT_STR_SRQ 256 //0b100000000
#define RT_STR_BSY 8 //0b1000
#define RT_STR_SSF 4 //0b100
#define RT_STR_DBA 2 //0b10
#define RT_STR_TF 1 //0b1


#define BC_ICW_MOD 512 //0b1000000000
#define BC_ICW_BIT 256 //0b100000000
#define BC_ICW_HSS 128 //0b10000000
#define BC_ICW_DBE 64  //0b1000000
#define BC_ICW_TVE 32  //0b100000
#define BC_ICW_COE 16  //0b10000
#define BC_ICW_TS 15   //0b1111
#define BC_EBW_WCL 32768   //0b1000000000000000
#define BC_EBW_WCH 16384   //0b100000000000000
#define BC_EBW_SYN 8192    //0b10000000000000
#define BC_EBW_PER 4096    //0b1000000000000
#define BC_EBW_ZCR 2048    //0b100000000000
#define BC_EBW_INM 1024    //0b10000000000
#define BC_EBW_GAP 512     //0b1000000000
#define BC_EBW_NOR 256     //0b100000000
#define BC_EBW_TAR 128     //0b10000000
#define BC_EBW_SLP 64      //0b1000000
#define BC_EBW_ILR 32      //0b100000
#define BC_EBW_ILC 16      //0b10000
#define BC_EBW_RWC 8       //0b1000
#define BC_EBW_TMC 4       //0b100
#define BC_EBW_SEQ 2       //0b10
#define BC_EBW_DMA 1       //0b1
#define BC_ISW_IIN 32768   //0b1000000000000000
#define BC_ISW_PIN 16384   //0b100000000000000
#define BC_ISW_HIN 8192    //0b10000000000000
#define BC_ISW_RE 4096     //0b1000000000000
#define BC_ISW_ZCR 2048    //0b100000000000
#define BC_ISW_INM 1024    //0b10000000000
#define BC_ISW_GAP 512     //0b1000000000
#define BC_ISW_NOR 256     //0b100000000
#define BC_ISW_TAR 128     //0b10000000
#define BC_ISW_SLP 64      //0b1000000
#define BC_ISW_ILR 32      //0b100000
#define BC_ISW_ILC 16      //0b10000
#define BC_ISW_RWC 8       //0b1000
#define BC_ISW_TMC 4       //0b100
#define BC_ISW_SEQ 2       //0b10
#define BC_ISW_DMA 1       //0b1
#endif

