lab_v_1_0_core_logic_0_0.v,verilog,xil_defaultlib,../../../bd/lab_v_1_0/ip/lab_v_1_0_core_logic_0_0/sim/lab_v_1_0_core_logic_0_0.v,
lab_v_1_0_graphic_controller_0_0.v,verilog,xil_defaultlib,../../../bd/lab_v_1_0/ip/lab_v_1_0_graphic_controller_0_0/sim/lab_v_1_0_graphic_controller_0_0.v,
lab_v_1_0.v,verilog,xil_defaultlib,../../../bd/lab_v_1_0/sim/lab_v_1_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
