INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/totuka/countup/countup.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
WARNING: [VRFC 10-1315] redeclaration of ansi port led is not allowed [C:/Users/totuka/countup/countup.srcs/sources_1/new/count.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/totuka/countup/countup.srcs/sim_1/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
