
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.042394                       # Number of seconds simulated
sim_ticks                                 42394277000                       # Number of ticks simulated
final_tick                               36665346012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  44396                       # Simulator instruction rate (inst/s)
host_op_rate                                    67154                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18821485                       # Simulator tick rate (ticks/s)
host_mem_usage                                2379640                       # Number of bytes of host memory used
host_seconds                                  2252.44                       # Real time elapsed on the host
sim_insts                                   100000007                       # Number of instructions simulated
sim_ops                                     151260809                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst        21504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data        91136                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst                64                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data               128                       # Number of bytes read from this memory
system.physmem.bytes_read::total               112832                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst        21504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21568                       # Number of instructions bytes read from this memory
system.physmem.num_reads::switch_cpus.inst          336                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         1424                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst                  1                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                  2                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1763                       # Number of read requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst       507238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      2149724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst                 1510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                 3019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 2661491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst       507238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            1510                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             508748                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst       507238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      2149724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                1510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data                3019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                2661491                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                 42394268                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         13065023                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     13065023                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       609532                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups      11899020                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits         11610641                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS                0                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      7500394                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              116935171                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            13065023                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11610641                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              26723442                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         2334990                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        6443610                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           7295459                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         32298                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     42388171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      4.168154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.675659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         17864250     42.14%     42.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           196580      0.46%     42.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           282135      0.67%     43.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           322731      0.76%     44.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           291798      0.69%     44.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           420057      0.99%     45.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1525656      3.60%     49.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          9349724     22.06%     71.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12135240     28.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     42388171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.308179                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.758278                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         12348848                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4362361                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          21922782                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       2033461                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        1720717                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts      172376228                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles        1720717                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         14743960                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          118216                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          21547622                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       4257654                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      169365324                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         20653                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24351                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       2290280                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         3505                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands    209796492                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     379846425                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    207012752                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    172833673                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     186809721                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         22986678                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          24121647                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     19163752                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     11138611                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       426905                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      2566065                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          163918012                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         160651837                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       134025                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     12626112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     14630687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     42388171                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.790016                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.265368                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4227550      9.97%      9.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      7151649     16.87%     26.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1394765      3.29%     30.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2843274      6.71%     36.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8063489     19.02%     55.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7323359     17.28%     73.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      6920969     16.33%     89.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      3920657      9.25%     98.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       542459      1.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     42388171                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           35061     72.64%     72.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     72.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           722      1.50%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     74.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           5127     10.62%     84.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          7356     15.24%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       440778      0.27%      0.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     108482077     67.53%     67.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     67.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     22247609     13.85%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     18938888     11.79%     93.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     10542485      6.56%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      160651837                       # Type of FU issued
system.switch_cpus.iq.rate                   3.789471                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               48266                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000300                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    262395913                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    120665642                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    108355779                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    101478216                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     55883281                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     49709829                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      109515442                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        50743883                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       279186                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1337329                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2756                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4863                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       756167                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        1720717                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           18563                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles           692                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    163918012                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       801400                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      19163752                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     11138611                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents            113                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents           190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         4863                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       570280                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        92342                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       662622                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     158531517                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      18384098                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2120313                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             28855405                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         11777859                       # Number of branches executed
system.switch_cpus.iew.exec_stores           10471307                       # Number of stores executed
system.switch_cpus.iew.exec_rate             3.739456                       # Inst execution rate
system.switch_cpus.iew.wb_sent              158182739                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             158065608                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         124768231                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         179714830                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               3.728466                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.694257                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     12657241                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       609533                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     40667454                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.719456                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.265625                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8775279     21.58%     21.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9963725     24.50%     46.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       968363      2.38%     48.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1692533      4.16%     52.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1001359      2.46%     55.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2207713      5.43%     60.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3353562      8.25%     68.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      2521981      6.20%     74.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     10182939     25.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     40667454                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps      151260802                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               28208855                       # Number of memory references committed
system.switch_cpus.commit.loads              17826415                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           11313686                       # Number of branches committed
system.switch_cpus.commit.fp_insts           49136206                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         129915074                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      10182939                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            194402558                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           329561179                       # The number of ROB writes
system.switch_cpus.timesIdled                     193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    6097                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps             151260802                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000003                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.423943                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.423943                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.358810                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.358810                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        226536375                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       157083946                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          73629659                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         38978141                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        52608051                       # number of misc regfile reads
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        552.766365                       # Cycle average of tags in use
system.l2.total_refs                               29                       # Total number of references to valid blocks.
system.l2.sampled_refs                            939                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.030884                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            80.356095                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst     321.619710                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     147.790561                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               1.000000                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data               2.000000                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.002452                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.009815                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.004510                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.000061                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.016869                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data           28                       # number of ReadReq hits
system.l2.ReadReq_hits::total                      28                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              395                       # number of Writeback hits
system.l2.Writeback_hits::total                   395                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    13                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data            41                       # number of demand (read+write) hits
system.l2.demand_hits::total                       41                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data           41                       # number of overall hits
system.l2.overall_hits::total                      41                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          336                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          222                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.inst                  1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                  2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   561                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1202                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          336                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1424                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.inst                   1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                   2                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1763                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          336                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1424                       # number of overall misses
system.l2.overall_misses::cpu.inst                  1                       # number of overall misses
system.l2.overall_misses::cpu.data                  2                       # number of overall misses
system.l2.overall_misses::total                  1763                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     17638000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     11862500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        29500500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     62648000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      62648000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     17638000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     74510500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         92148500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     17638000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     74510500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        92148500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          336                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data          250                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.inst                1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data                2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 589                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          395                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               395                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         1215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1215                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          336                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         1465                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.inst                 1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data                 2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1804                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          336                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         1465                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.inst                1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data                2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1804                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.888000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.952462                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.989300                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989300                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.972014                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.977273                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.972014                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.977273                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 52494.047619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 53434.684685                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52585.561497                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 52119.800333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52119.800333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 52494.047619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 52324.789326                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52268.009075                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 52494.047619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 52324.789326                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52268.009075                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::switch_cpus.inst          336                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          222                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              558                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1202                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          336                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1760                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          336                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1760                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     13606000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      9198500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     22804500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     48224000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     48224000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     13606000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     57422500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     71028500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     13606000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     57422500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     71028500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.888000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.989300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989300                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.972014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.975610                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.972014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.975610                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 40494.047619                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 41434.684685                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40868.279570                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 40119.800333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40119.800333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 40494.047619                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 40324.789326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40357.102273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 40494.047619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 40324.789326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40357.102273                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.numCycles                               10                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           4                       # Number of instructions committed
system.cpu.committedOps                             7                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      2                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_fp_insts                             2                       # number of float instructions
system.cpu.num_int_register_reads                  12                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 11                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   2                       # number of times the floating registers were written
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                         10                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                322.619615                       # Cycle average of tags in use
system.cpu.icache.total_refs                  7295045                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    337                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               21647.017804                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst   321.619615                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst       1.000000                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.628163                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.001953                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.630116                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      7295038                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::cpu.inst            7                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7295045                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      7295038                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::cpu.inst             7                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7295045                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      7295038                       # number of overall hits
system.cpu.icache.overall_hits::cpu.inst            7                       # number of overall hits
system.cpu.icache.overall_hits::total         7295045                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          421                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           422                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          421                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            422                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          421                       # number of overall misses
system.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total           422                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     22199000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22199000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     22199000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22199000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     22199000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22199000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      7295459                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::cpu.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7295467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      7295459                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::cpu.inst            8                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7295467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      7295459                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst            8                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7295467                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000058                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000058                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000058                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.125000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000058                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000058                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.125000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 52729.216152                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52604.265403                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 52729.216152                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52604.265403                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 52729.216152                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52604.265403                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           85                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           85                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           85                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     18312000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18312000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     18312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18312000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     18312000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18312000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        54500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        54500                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        54500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        54500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        54500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        54500                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    443                       # number of replacements
system.cpu.dcache.tagsinuse                589.643332                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 28484099                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1467                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               19416.563736                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           36661727130000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   587.643333                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data       2.000000                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.573870                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.001953                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.575824                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data     18102875                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18102875                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     10381224                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10381224                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     28484099                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         28484099                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     28484099                       # number of overall hits
system.cpu.dcache.overall_hits::total        28484099                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data          793                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           795                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data         1215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1215                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data         2008                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2010                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data         2008                       # number of overall misses
system.cpu.dcache.overall_misses::cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total          2010                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data     37076500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37076500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     68853000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     68853000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    105929500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    105929500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    105929500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    105929500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     18103668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     18103670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     10382439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10382439                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     28486107                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     28486109                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     28486107                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     28486109                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000044                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000070                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000070                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 46754.728878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46637.106918                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56669.135802                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56669.135802                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 52753.735060                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52701.243781                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 52753.735060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52701.243781                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           41                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          395                       # number of writebacks
system.cpu.dcache.writebacks::total               395                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data          543                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          543                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data          543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data          543                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          543                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data          250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          250                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         1215                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1215                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         1465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1465                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         1465                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1465                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data     12647500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12647500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     65208000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     65208000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data     77855500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     77855500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data     77855500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     77855500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000117                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000051                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data        50590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        50590                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 53669.135802                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53669.135802                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 53143.686007                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53143.686007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 53143.686007                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53143.686007                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
