{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492355421161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492355421162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 17 00:10:20 2017 " "Processing started: Mon Apr 17 00:10:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492355421162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492355421162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off msxbus_simple -c msxbus_simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off msxbus_simple -c msxbus_simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492355421163 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1492355422212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.vhd 3 1 " "Found 3 design units, including 1 entities, in source file sram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_pkg " "Found design unit 1: sram_pkg" {  } { { "sram_controller.vhd" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/sram_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492355423240 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sram_controller-beh_component " "Found design unit 2: sram_controller-beh_component" {  } { { "sram_controller.vhd" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/sram_controller.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492355423240 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_controller " "Found entity 1: sram_controller" {  } { { "sram_controller.vhd" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/sram_controller.vhd" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492355423240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492355423240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(89) " "Verilog HDL warning at msxbus_simple.v(89): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492355423248 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(106) " "Verilog HDL warning at msxbus_simple.v(106): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 106 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492355423249 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(118) " "Verilog HDL warning at msxbus_simple.v(118): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 118 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492355423249 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "msxbus_simple.v(145) " "Verilog HDL warning at msxbus_simple.v(145): extended using \"x\" or \"z\"" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1492355423249 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "msxbus_simple.v(157) " "Verilog HDL information at msxbus_simple.v(157): always construct contains both blocking and non-blocking assignments" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1492355423249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLTSL sltsl msxbus_simple.v(32) " "Verilog HDL Declaration information at msxbus_simple.v(32): object \"SLTSL\" differs only in case from object \"sltsl\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492355423249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MODE mode msxbus_simple.v(16) " "Verilog HDL Declaration information at msxbus_simple.v(16): object \"MODE\" differs only in case from object \"mode\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492355423250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MCLK mclk msxbus_simple.v(36) " "Verilog HDL Declaration information at msxbus_simple.v(36): object \"MCLK\" differs only in case from object \"mclk\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492355423250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset msxbus_simple.v(30) " "Verilog HDL Declaration information at msxbus_simple.v(30): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1492355423250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msxbus_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file msxbus_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 msxbus_simple " "Found entity 1: msxbus_simple" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492355423251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492355423251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "msxbus_simple " "Elaborating entity \"msxbus_simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492355423331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata msxbus_simple.v(40) " "Verilog HDL or VHDL warning at msxbus_simple.v(40): object \"wdata\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492355423334 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready1 msxbus_simple.v(42) " "Verilog HDL or VHDL warning at msxbus_simple.v(42): object \"ready1\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492355423334 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mready0 msxbus_simple.v(42) " "Verilog HDL or VHDL warning at msxbus_simple.v(42): object \"mready0\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492355423335 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mready1 msxbus_simple.v(42) " "Verilog HDL or VHDL warning at msxbus_simple.v(42): object \"mready1\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492355423335 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr0 msxbus_simple.v(44) " "Verilog HDL or VHDL warning at msxbus_simple.v(44): object \"wr0\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492355423335 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd0 msxbus_simple.v(44) " "Verilog HDL or VHDL warning at msxbus_simple.v(44): object \"rd0\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492355423335 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iorq0 msxbus_simple.v(44) " "Verilog HDL or VHDL warning at msxbus_simple.v(44): object \"iorq0\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492355423335 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mreq0 msxbus_simple.v(44) " "Verilog HDL or VHDL warning at msxbus_simple.v(44): object \"mreq0\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492355423336 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt msxbus_simple.v(47) " "Verilog HDL or VHDL warning at msxbus_simple.v(47): object \"cnt\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492355423336 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timeout msxbus_simple.v(49) " "Verilog HDL or VHDL warning at msxbus_simple.v(49): object \"timeout\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492355423336 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "slt msxbus_simple.v(52) " "Verilog HDL or VHDL warning at msxbus_simple.v(52): object \"slt\" assigned a value but never read" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1492355423336 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 msxbus_simple.v(127) " "Verilog HDL assignment warning at msxbus_simple.v(127): truncated value with size 32 to match size of target (13)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492355423339 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 msxbus_simple.v(132) " "Verilog HDL assignment warning at msxbus_simple.v(132): truncated value with size 32 to match size of target (1)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492355423340 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 msxbus_simple.v(133) " "Verilog HDL assignment warning at msxbus_simple.v(133): truncated value with size 32 to match size of target (1)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1492355423341 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "READY msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"READY\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423343 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cycle msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"cycle\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423343 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mio msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"mio\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423344 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rw msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"rw\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423344 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MREQ msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"MREQ\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423345 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IORQ msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"IORQ\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423345 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RD msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"RD\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423345 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WR msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"WR\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423345 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MD msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"MD\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423346 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423346 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SLTSL msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"SLTSL\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423346 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CS1 msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"CS1\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423347 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CS2 msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"CS2\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423347 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CS12 msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"CS12\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423347 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDR msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423347 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset msxbus_simple.v(87) " "Verilog HDL Always Construct warning at msxbus_simple.v(87): inferring latch(es) for variable \"reset\", which holds its previous value in one or more paths through the always construct" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1492355423348 "|msxbus_simple"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RFSH msxbus_simple.v(36) " "Output port \"RFSH\" at msxbus_simple.v(36) has no driver" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1492355423350 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset msxbus_simple.v(87) " "Inferred latch for \"reset\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423351 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[0\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[0\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423351 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[1\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[1\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423352 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[2\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[2\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423352 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[3\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[3\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423352 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[4\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[4\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423353 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[5\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[5\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423353 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[6\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[6\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423353 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[7\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[7\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423353 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[8\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[8\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423354 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[9\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[9\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423354 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[10\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[10\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423354 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[11\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[11\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423355 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[12\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[12\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423355 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[13\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[13\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423355 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[14\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[14\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423356 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[15\] msxbus_simple.v(87) " "Inferred latch for \"ADDR\[15\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423356 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS12 msxbus_simple.v(87) " "Inferred latch for \"CS12\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423356 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS2 msxbus_simple.v(87) " "Inferred latch for \"CS2\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423356 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS1 msxbus_simple.v(87) " "Inferred latch for \"CS1\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423357 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLTSL\[0\] msxbus_simple.v(87) " "Inferred latch for \"SLTSL\[0\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423357 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLTSL\[1\] msxbus_simple.v(87) " "Inferred latch for \"SLTSL\[1\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423357 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] msxbus_simple.v(87) " "Inferred latch for \"DATA\[0\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423357 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] msxbus_simple.v(87) " "Inferred latch for \"DATA\[1\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423358 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] msxbus_simple.v(87) " "Inferred latch for \"DATA\[2\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423358 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] msxbus_simple.v(87) " "Inferred latch for \"DATA\[3\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423358 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] msxbus_simple.v(87) " "Inferred latch for \"DATA\[4\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423359 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] msxbus_simple.v(87) " "Inferred latch for \"DATA\[5\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423359 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] msxbus_simple.v(87) " "Inferred latch for \"DATA\[6\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423359 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] msxbus_simple.v(87) " "Inferred latch for \"DATA\[7\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423359 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[0\] msxbus_simple.v(87) " "Inferred latch for \"MD\[0\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423360 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[1\] msxbus_simple.v(87) " "Inferred latch for \"MD\[1\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423360 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[2\] msxbus_simple.v(87) " "Inferred latch for \"MD\[2\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423360 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[3\] msxbus_simple.v(87) " "Inferred latch for \"MD\[3\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423361 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[4\] msxbus_simple.v(87) " "Inferred latch for \"MD\[4\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423361 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[5\] msxbus_simple.v(87) " "Inferred latch for \"MD\[5\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423361 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[6\] msxbus_simple.v(87) " "Inferred latch for \"MD\[6\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423361 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[7\] msxbus_simple.v(87) " "Inferred latch for \"MD\[7\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423362 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[8\] msxbus_simple.v(87) " "Inferred latch for \"MD\[8\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423362 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[9\] msxbus_simple.v(87) " "Inferred latch for \"MD\[9\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423362 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[10\] msxbus_simple.v(87) " "Inferred latch for \"MD\[10\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423363 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[11\] msxbus_simple.v(87) " "Inferred latch for \"MD\[11\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423363 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[12\] msxbus_simple.v(87) " "Inferred latch for \"MD\[12\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423363 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[13\] msxbus_simple.v(87) " "Inferred latch for \"MD\[13\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423363 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[14\] msxbus_simple.v(87) " "Inferred latch for \"MD\[14\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423364 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[15\] msxbus_simple.v(87) " "Inferred latch for \"MD\[15\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423364 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[16\] msxbus_simple.v(87) " "Inferred latch for \"MD\[16\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423364 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[17\] msxbus_simple.v(87) " "Inferred latch for \"MD\[17\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423364 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[18\] msxbus_simple.v(87) " "Inferred latch for \"MD\[18\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423364 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[19\] msxbus_simple.v(87) " "Inferred latch for \"MD\[19\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423365 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MD\[20\] msxbus_simple.v(87) " "Inferred latch for \"MD\[20\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423365 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WR msxbus_simple.v(87) " "Inferred latch for \"WR\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423365 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD msxbus_simple.v(87) " "Inferred latch for \"RD\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423365 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IORQ msxbus_simple.v(87) " "Inferred latch for \"IORQ\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423366 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MREQ msxbus_simple.v(87) " "Inferred latch for \"MREQ\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423366 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rw msxbus_simple.v(87) " "Inferred latch for \"rw\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423366 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mio msxbus_simple.v(87) " "Inferred latch for \"mio\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423366 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[0\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[0\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423367 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[1\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[1\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423367 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[2\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[2\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423367 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[3\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[3\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423367 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[4\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[4\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423368 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[5\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[5\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423368 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[6\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[6\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423368 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[7\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[7\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423368 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[8\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[8\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423369 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[9\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[9\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423369 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[10\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[10\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423369 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[11\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[11\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423369 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cycle\[12\] msxbus_simple.v(87) " "Inferred latch for \"cycle\[12\]\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423370 "|msxbus_simple"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READY msxbus_simple.v(87) " "Inferred latch for \"READY\" at msxbus_simple.v(87)" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1492355423370 "|msxbus_simple"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "READY\$latch " "Latch READY\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355423999 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355423999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[5\] " "Latch cycle\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424000 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[6\] " "Latch cycle\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424000 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[7\] " "Latch cycle\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424000 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[8\] " "Latch cycle\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424001 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[9\] " "Latch cycle\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424001 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[10\] " "Latch cycle\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424001 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[11\] " "Latch cycle\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424001 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424001 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[12\] " "Latch cycle\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424002 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[2\] " "Latch cycle\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424002 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[3\] " "Latch cycle\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424002 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424002 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[4\] " "Latch cycle\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424003 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[1\] " "Latch cycle\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424003 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "WR_922 " "Latch WR_922 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rw " "Ports D and ENA on the latch are fed by the same signal rw" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424003 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424003 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cycle\[0\] " "Latch cycle\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424004 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MD\[0\]_622 " "Latch MD\[0\]_622 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MODE\[1\] " "Ports D and ENA on the latch are fed by the same signal MODE\[1\]" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424004 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATA\[0\]_481 " "Latch DATA\[0\]_481 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rw " "Ports D and ENA on the latch are fed by the same signal rw" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1492355424004 ""}  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 87 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1492355424004 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RESET VCC " "Pin \"RESET\" is stuck at VCC" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492355424056 "|msxbus_simple|RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "SWOUT GND " "Pin \"SWOUT\" is stuck at GND" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492355424056 "|msxbus_simple|SWOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "RFSH GND " "Pin \"RFSH\" is stuck at GND" {  } { { "msxbus_simple.v" "" { Text "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/msxbus_simple.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1492355424056 "|msxbus_simple|RFSH"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1492355424056 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492355424155 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492355424155 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "29 " "Implemented 29 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1492355424155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492355424155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492355424155 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/output_files/msxbus_simple.map.smsg " "Generated suppressed messages file C:/msys64/home/anson/msx-cart/msxbuspcb_simple/altera/output_files/msxbus_simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1492355424283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492355424321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 17 00:10:24 2017 " "Processing ended: Mon Apr 17 00:10:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492355424321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492355424321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492355424321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492355424321 ""}
