[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676741 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676741 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676741 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12695826 heartbeat IPC: 1.109 cumulative IPC: 1.109 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22667324 heartbeat IPC: 1.003 cumulative IPC: 1.053 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33678244 heartbeat IPC: 0.9082 cumulative IPC: 1 (Simulation time: 00 hr 03 min 10 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38882435 cumulative IPC: 1.029 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38882435 cumulative IPC: 1.029 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.029 instructions: 40000000 cycles: 38882435
CPU 0 Branch Prediction Accuracy: 96.23% MPKI: 10.53 Average ROB Occupancy at Mispredict: 36.75
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.986
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457630 HIT:     419906 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457630 HIT:     419906 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685249 HIT:     467418 MISS:     217831 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359617 HIT:     291916 MISS:      67701 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96863 HIT:       6409 MISS:      90454 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142886 HIT:     142562 MISS:        324 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85883 HIT:      26531 MISS:      59352 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6627050 HIT:    6542269 MISS:      84781 MSHR_MERGE:      27668
cpu0->cpu0_L1I LOAD         ACCESS:    6627050 HIT:    6542269 MISS:      84781 MSHR_MERGE:      27668
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.71 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13131602 HIT:   12118177 MISS:    1013425 MSHR_MERGE:     528168
cpu0->cpu0_L1D LOAD         ACCESS:    8046135 HIT:    7516716 MISS:     529419 MSHR_MERGE:     226910
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991840 HIT:    4595237 MISS:     396603 MSHR_MERGE:     299738
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93627 HIT:       6224 MISS:      87403 MSHR_MERGE:       1520
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.75 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5676999 HIT:    5565050 MISS:     111949 MSHR_MERGE:      50777
cpu0->cpu0_ITLB LOAD         ACCESS:    5676999 HIT:    5565050 MISS:     111949 MSHR_MERGE:      50777
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.424 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12431917 HIT:   11712365 MISS:     719552 MSHR_MERGE:     323094
cpu0->cpu0_DTLB LOAD         ACCESS:   12431917 HIT:   11712365 MISS:     719552 MSHR_MERGE:     323094
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.07 cycles
cpu0->LLC TOTAL        ACCESS:     335502 HIT:     194480 MISS:     141022 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67701 HIT:      36667 MISS:      31034 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90454 HIT:      10893 MISS:      79561 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117995 HIT:     117914 MISS:         81 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59352 HIT:      29006 MISS:      30346 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1330
  ROW_BUFFER_MISS:     139603
  AVG DBUS CONGESTED CYCLE: 11.43
Channel 0 WQ ROW_BUFFER_HIT:      11175
  ROW_BUFFER_MISS:      73837
  FULL:          0
Channel 0 REFRESHES ISSUED:       3240
