#! 
:ivl_version "13.0 (devel)" "(s20221226-540-gcbdaa865a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "c:\Users\patog\DOWNLO~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "c:\Users\patog\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "c:\Users\patog\DOWNLO~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "c:\Users\patog\DOWNLO~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "c:\Users\patog\DOWNLO~1\OSS-CA~1\lib\ivl\va_math.vpi";
S_0000021203e8dc80 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0000021203f4c950_0 .var "btn", 0 0;
v0000021203f4c590_0 .var "clk", 0 0;
v0000021203f4c450_0 .net "led", 5 0, v0000021203e8e040_0;  1 drivers
v0000021203f4c4f0_0 .var "uart_rx", 0 0;
v0000021203f4c630_0 .net "uart_tx", 0 0, L_0000021203ee9880;  1 drivers
S_0000021203e8de10 .scope module, "u" "top" 2 8, 3 3 0, S_0000021203e8dc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "uart_rx";
    .port_info 2 /OUTPUT 1 "uart_tx";
    .port_info 3 /OUTPUT 6 "led";
    .port_info 4 /INPUT 1 "btn1";
P_0000021203ea66e0 .param/l "DELAY_FRAMES" 0 3 5, C4<00001000>;
P_0000021203ea6718 .param/l "HALF_DELAY_WAIT" 1 3 15, C4<00000000000000000000000000000100>;
P_0000021203ea6750 .param/l "MEMORY_LENGTH" 1 3 40, +C4<00000000000000000000000000001100>;
P_0000021203ea6788 .param/l "RX_STATE_IDLE" 1 3 24, +C4<00000000000000000000000000000000>;
P_0000021203ea67c0 .param/l "RX_STATE_READ" 1 3 27, +C4<00000000000000000000000000000011>;
P_0000021203ea67f8 .param/l "RX_STATE_READ_WAIT" 1 3 26, +C4<00000000000000000000000000000010>;
P_0000021203ea6830 .param/l "RX_STATE_START_BIT" 1 3 25, +C4<00000000000000000000000000000001>;
P_0000021203ea6868 .param/l "RX_STATE_STOP_BIT" 1 3 28, +C4<00000000000000000000000000000101>;
P_0000021203ea68a0 .param/l "TX_STATE_DEBOUNCE" 1 3 62, +C4<00000000000000000000000000000100>;
P_0000021203ea68d8 .param/l "TX_STATE_IDLE" 1 3 58, +C4<00000000000000000000000000000000>;
P_0000021203ea6910 .param/l "TX_STATE_START_BIT" 1 3 59, +C4<00000000000000000000000000000001>;
P_0000021203ea6948 .param/l "TX_STATE_STOP_BIT" 1 3 61, +C4<00000000000000000000000000000011>;
P_0000021203ea6980 .param/l "TX_STATE_WRITE" 1 3 60, +C4<00000000000000000000000000000010>;
L_0000021203ee9880 .functor BUFZ 1, v0000021203f4c130_0, C4<0>, C4<0>, C4<0>;
v0000021203e8af40_0 .net "btn1", 0 0, v0000021203f4c950_0;  1 drivers
v0000021203ed1a80_0 .var "byteReady", 0 0;
v0000021203e8ace0_0 .net "clk", 0 0, v0000021203f4c590_0;  1 drivers
v0000021203e8ad80_0 .var "dataIn", 7 0;
v0000021203e8dfa0_0 .var "dataOut", 7 0;
v0000021203e8e040_0 .var "led", 5 0;
v0000021203ea69c0_0 .var "rxBitNumber", 2 0;
v0000021203ea6a60_0 .var "rxCounter", 12 0;
v0000021203ea6b00_0 .var "rxState", 3 0;
v0000021203f4c3b0 .array "testMemory", 0 11, 7 0;
v0000021203f4cc70_0 .var "txBitNumber", 2 0;
v0000021203f4c6d0_0 .var "txByteCounter", 3 0;
v0000021203f4cbd0_0 .var "txCounter", 24 0;
v0000021203f4c130_0 .var "txPinRegister", 0 0;
v0000021203f4cef0_0 .var "txState", 3 0;
v0000021203f4cf90_0 .net "uart_rx", 0 0, v0000021203f4c4f0_0;  1 drivers
v0000021203f4ce50_0 .net "uart_tx", 0 0, L_0000021203ee9880;  alias, 1 drivers
E_0000021203ecd6c0 .event posedge, v0000021203e8ace0_0;
    .scope S_0000021203e8de10;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021203ea6b00_0, 0, 4;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0000021203ea6a60_0, 0, 13;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021203ea69c0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021203e8ad80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021203ed1a80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021203f4cef0_0, 0, 4;
    %pushi/vec4 0, 0, 25;
    %store/vec4 v0000021203f4cbd0_0, 0, 25;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021203e8dfa0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021203f4c130_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021203f4cc70_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000021203f4c6d0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0000021203e8de10;
T_1 ;
    %pushi/vec4 104, 0, 8; draw_string_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021203f4c3b0, 4, 0;
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021203f4c3b0, 4, 0;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021203f4c3b0, 4, 0;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021203f4c3b0, 4, 0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021203f4c3b0, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021203f4c3b0, 4, 0;
    %pushi/vec4 119, 0, 8; draw_string_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021203f4c3b0, 4, 0;
    %pushi/vec4 111, 0, 8; draw_string_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021203f4c3b0, 4, 0;
    %pushi/vec4 114, 0, 8; draw_string_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021203f4c3b0, 4, 0;
    %pushi/vec4 108, 0, 8; draw_string_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021203f4c3b0, 4, 0;
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021203f4c3b0, 4, 0;
    %pushi/vec4 32, 0, 8; draw_string_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000021203f4c3b0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0000021203e8de10;
T_2 ;
    %wait E_0000021203ecd6c0;
    %load/vec4 v0000021203f4cef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0000021203e8af40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021203f4cef0_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000021203f4cbd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021203f4c6d0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021203f4c130_0, 0;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021203f4c130_0, 0;
    %load/vec4 v0000021203f4cbd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021203f4cef0_0, 0;
    %load/vec4 v0000021203f4c6d0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000021203f4c3b0, 4;
    %assign/vec4 v0000021203e8dfa0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021203f4cc70_0, 0;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000021203f4cbd0_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000021203f4cbd0_0;
    %addi 1, 0, 25;
    %assign/vec4 v0000021203f4cbd0_0, 0;
T_2.9 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0000021203e8dfa0_0;
    %load/vec4 v0000021203f4cc70_0;
    %part/u 1;
    %assign/vec4 v0000021203f4c130_0, 0;
    %load/vec4 v0000021203f4cbd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0000021203f4cc70_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021203f4cef0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021203f4cef0_0, 0;
    %load/vec4 v0000021203f4cc70_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021203f4cc70_0, 0;
T_2.13 ;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000021203f4cbd0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000021203f4cbd0_0;
    %addi 1, 0, 25;
    %assign/vec4 v0000021203f4cbd0_0, 0;
T_2.11 ;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021203f4c130_0, 0;
    %load/vec4 v0000021203f4cbd0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0000021203f4c6d0_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021203f4cef0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v0000021203f4c6d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021203f4c6d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021203f4cef0_0, 0;
T_2.17 ;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0000021203f4cbd0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000021203f4cbd0_0;
    %addi 1, 0, 25;
    %assign/vec4 v0000021203f4cbd0_0, 0;
T_2.15 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000021203f4cbd0_0;
    %cmpi/e 262143, 0, 25;
    %jmp/0xz  T_2.18, 4;
    %load/vec4 v0000021203e8af40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021203f4cef0_0, 0;
T_2.20 ;
    %jmp T_2.19;
T_2.18 ;
    %load/vec4 v0000021203f4cbd0_0;
    %addi 1, 0, 25;
    %assign/vec4 v0000021203f4cbd0_0, 0;
T_2.19 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021203e8de10;
T_3 ;
    %wait E_0000021203ecd6c0;
    %load/vec4 v0000021203ed1a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000021203e8ad80_0;
    %parti/s 6, 0, 2;
    %inv;
    %assign/vec4 v0000021203e8e040_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021203e8de10;
T_4 ;
    %wait E_0000021203ecd6c0;
    %load/vec4 v0000021203ea6b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0000021203f4cf90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021203ea6b00_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v0000021203ea6a60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000021203ea69c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021203ed1a80_0, 0;
T_4.6 ;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0000021203ea6a60_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021203ea6b00_0, 0;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v0000021203ea6a60_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000021203ea6a60_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000021203ea6a60_0, 0;
T_4.9 ;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0000021203ea6a60_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000021203ea6a60_0, 0;
    %load/vec4 v0000021203ea6a60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021203ea6b00_0, 0;
T_4.10 ;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 1, 0, 13;
    %assign/vec4 v0000021203ea6a60_0, 0;
    %load/vec4 v0000021203f4cf90_0;
    %load/vec4 v0000021203e8ad80_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000021203e8ad80_0, 0;
    %load/vec4 v0000021203ea69c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000021203ea69c0_0, 0;
    %load/vec4 v0000021203ea69c0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021203ea6b00_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021203ea6b00_0, 0;
T_4.13 ;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000021203ea6a60_0;
    %addi 1, 0, 13;
    %assign/vec4 v0000021203ea6a60_0, 0;
    %load/vec4 v0000021203ea6a60_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021203ea6b00_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v0000021203ea6a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021203ed1a80_0, 0;
T_4.14 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021203e8dc80;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021203f4c590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021203f4c4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021203f4c950_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000021203e8dc80;
T_6 ;
    %delay 1, 0;
    %load/vec4 v0000021203f4c590_0;
    %inv;
    %store/vec4 v0000021203f4c590_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0000021203e8dc80;
T_7 ;
    %vpi_call 2 20 "$display", "Starting UART RX" {0 0 0};
    %vpi_call 2 21 "$monitor", "LED Value %b", v0000021203f4c450_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021203f4c4f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021203f4c4f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021203f4c4f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021203f4c4f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021203f4c4f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021203f4c4f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021203f4c4f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021203f4c4f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021203f4c4f0_0, 0, 1;
    %delay 16, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021203f4c4f0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000021203e8dc80;
T_8 ;
    %vpi_call 2 35 "$dumpfile", "uart.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000021203e8dc80 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "c:\Users\patog\OneDrive\Documents\fpga\vscode\diy-oscilloscope\uart_tb.v";
    "c:\Users\patog\OneDrive\Documents\fpga\vscode\diy-oscilloscope\uart.v";
