// Seed: 1707466407
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_2.id_9 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd25
) (
    output tri1 id_0,
    output wor id_1,
    output supply0 id_2,
    input supply0 _id_3,
    output wire id_4
);
  wire id_6;
  ;
  logic [+  id_3  !=  -1 : -1] id_7, id_8;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_8
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd75,
    parameter id_3 = 32'd55
) (
    id_1,
    _id_2,
    _id_3,
    id_4
);
  output wire id_4;
  inout wire _id_3;
  input wire _id_2;
  output wire id_1;
  supply0 id_5 = 1 ? id_3 : -1'b0;
  assign id_4 = id_3;
  final $clog2(57);
  ;
  logic id_6;
  wire [~  id_3  ==  id_2 : 1] id_7 = -1;
  assign id_4 = id_3;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7
  );
  id_8(
      id_5, id_5 != 1, 1'b0, id_6, id_6
  );
  wor [id_3 : -1] id_9 = -1'b0;
endmodule
