OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 24 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
detailed_route -output_drc ./reports/asap7/deflection-bft/base/5_route_drc.rpt -output_maze ./results/asap7/deflection-bft/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   bft
Die area:                 ( 0 0 ) ( 70257 70257 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     15351
Number of terminals:      1330
Number of snets:          2
Number of nets:           14651

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 236.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 287463.
[INFO DRT-0033] V1 shape region query size = 474058.
[INFO DRT-0033] M2 shape region query size = 11510.
[INFO DRT-0033] V2 shape region query size = 9555.
[INFO DRT-0033] M3 shape region query size = 9555.
[INFO DRT-0033] V3 shape region query size = 6370.
[INFO DRT-0033] M4 shape region query size = 6879.
[INFO DRT-0033] V4 shape region query size = 6370.
[INFO DRT-0033] M5 shape region query size = 4370.
[INFO DRT-0033] V5 shape region query size = 676.
[INFO DRT-0033] M6 shape region query size = 364.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1400 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 236 unique inst patterns.
[INFO DRT-0084]   Complete 9325 groups.
#scanned instances     = 15351
#unique  instances     = 236
#stdCellGenAp          = 6719
#stdCellValidPlanarAp  = 4
#stdCellValidViaAp     = 5607
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 44874
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:29, elapsed time = 00:00:11, memory = 396.99 (MB), peak = 396.99 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     111161

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 130 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 130 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 40138.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 34935.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 17942.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 1826.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 904.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 4.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 2.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 426.43 (MB), peak = 426.43 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 58986 vertical wires in 3 frboxes and 36765 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 5882 vertical wires in 3 frboxes and 9362 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 792.32 (MB), peak = 792.32 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.51 (MB), peak = 792.51 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2888.38 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:02, memory = 3367.16 (MB).
    Completing 30% with 443 violations.
    elapsed time = 00:00:04, memory = 3413.63 (MB).
    Completing 40% with 443 violations.
    elapsed time = 00:00:06, memory = 3680.08 (MB).
    Completing 50% with 443 violations.
    elapsed time = 00:00:07, memory = 2807.22 (MB).
    Completing 60% with 891 violations.
    elapsed time = 00:00:10, memory = 3998.92 (MB).
    Completing 70% with 891 violations.
    elapsed time = 00:00:12, memory = 3963.63 (MB).
    Completing 80% with 1205 violations.
    elapsed time = 00:00:14, memory = 4180.78 (MB).
    Completing 90% with 1205 violations.
    elapsed time = 00:00:16, memory = 4241.43 (MB).
    Completing 100% with 1525 violations.
    elapsed time = 00:00:18, memory = 2464.15 (MB).
[INFO DRT-0199]   Number of violations = 2755.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5
CutSpcTbl            0      0      0      0      9      0      6      0
EOL                  0    144      0      9      0      4      0      6
Metal Spacing      138     33      0    120      0      3      0     10
Recheck              0    856      0    350      0     21      0      3
Short                0    119      2     27      0      1      1      6
eolKeepOut           0    840      0     25      0     20      0      2
[INFO DRT-0267] cpu time = 00:04:32, elapsed time = 00:00:19, memory = 2929.52 (MB), peak = 4447.68 (MB)
Total wire length = 46816 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16683 um.
Total wire length on LAYER M3 = 22130 um.
Total wire length on LAYER M4 = 6360 um.
Total wire length on LAYER M5 = 1591 um.
Total wire length on LAYER M6 = 3 um.
Total wire length on LAYER M7 = 47 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 120385.
Up-via summary (total 120385):

-----------------
 Active         0
     M1     45853
     M2     66227
     M3      7105
     M4      1183
     M5        13
     M6         4
     M7         0
     M8         0
     M9         0
-----------------
       120385


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2755 violations.
    elapsed time = 00:00:01, memory = 4833.84 (MB).
    Completing 20% with 2755 violations.
    elapsed time = 00:00:03, memory = 4653.37 (MB).
    Completing 30% with 2003 violations.
    elapsed time = 00:00:04, memory = 4370.48 (MB).
    Completing 40% with 2003 violations.
    elapsed time = 00:00:06, memory = 4951.59 (MB).
    Completing 50% with 2003 violations.
    elapsed time = 00:00:08, memory = 3687.80 (MB).
    Completing 60% with 1492 violations.
    elapsed time = 00:00:10, memory = 4869.95 (MB).
    Completing 70% with 1492 violations.
    elapsed time = 00:00:12, memory = 5012.18 (MB).
    Completing 80% with 791 violations.
    elapsed time = 00:00:13, memory = 4824.36 (MB).
    Completing 90% with 791 violations.
    elapsed time = 00:00:16, memory = 5001.31 (MB).
    Completing 100% with 251 violations.
    elapsed time = 00:00:18, memory = 3094.01 (MB).
[INFO DRT-0199]   Number of violations = 251.
Viol/Layer          M1     M2     M3     V4
CutSpcTbl            0      0      0      1
EOL                  0     23      0      0
Metal Spacing       29      3     34      0
Short                0     10      4      0
eolKeepOut           0    147      0      0
[INFO DRT-0267] cpu time = 00:04:37, elapsed time = 00:00:18, memory = 3097.01 (MB), peak = 5126.65 (MB)
Total wire length = 46513 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16383 um.
Total wire length on LAYER M3 = 21989 um.
Total wire length on LAYER M4 = 6478 um.
Total wire length on LAYER M5 = 1611 um.
Total wire length on LAYER M6 = 2 um.
Total wire length on LAYER M7 = 47 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 117624.
Up-via summary (total 117624):

-----------------
 Active         0
     M1     45849
     M2     63445
     M3      7088
     M4      1229
     M5         9
     M6         4
     M7         0
     M8         0
     M9         0
-----------------
       117624


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 251 violations.
    elapsed time = 00:00:00, memory = 3097.01 (MB).
    Completing 20% with 251 violations.
    elapsed time = 00:00:01, memory = 4860.51 (MB).
    Completing 30% with 220 violations.
    elapsed time = 00:00:02, memory = 3097.74 (MB).
    Completing 40% with 220 violations.
    elapsed time = 00:00:02, memory = 5027.30 (MB).
    Completing 50% with 220 violations.
    elapsed time = 00:00:03, memory = 3097.61 (MB).
    Completing 60% with 191 violations.
    elapsed time = 00:00:04, memory = 3097.61 (MB).
    Completing 70% with 191 violations.
    elapsed time = 00:00:04, memory = 4750.52 (MB).
    Completing 80% with 183 violations.
    elapsed time = 00:00:05, memory = 3097.76 (MB).
    Completing 90% with 183 violations.
    elapsed time = 00:00:05, memory = 3103.57 (MB).
    Completing 100% with 170 violations.
    elapsed time = 00:00:07, memory = 3092.27 (MB).
[INFO DRT-0199]   Number of violations = 170.
Viol/Layer          M1     M2     M3     M4
EOL                  0     21      0      1
Metal Spacing        8      4     20      0
Short                0     15      5      0
eolKeepOut           0     93      0      3
[INFO DRT-0267] cpu time = 00:01:48, elapsed time = 00:00:08, memory = 3092.27 (MB), peak = 5126.65 (MB)
Total wire length = 46470 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16347 um.
Total wire length on LAYER M3 = 21975 um.
Total wire length on LAYER M4 = 6479 um.
Total wire length on LAYER M5 = 1617 um.
Total wire length on LAYER M6 = 2 um.
Total wire length on LAYER M7 = 47 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 117390.
Up-via summary (total 117390):

-----------------
 Active         0
     M1     45849
     M2     63229
     M3      7062
     M4      1235
     M5        11
     M6         4
     M7         0
     M8         0
     M9         0
-----------------
       117390


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 170 violations.
    elapsed time = 00:00:00, memory = 3092.27 (MB).
    Completing 20% with 170 violations.
    elapsed time = 00:00:00, memory = 3092.27 (MB).
    Completing 30% with 129 violations.
    elapsed time = 00:00:02, memory = 3092.38 (MB).
    Completing 40% with 129 violations.
    elapsed time = 00:00:02, memory = 3092.38 (MB).
    Completing 50% with 129 violations.
    elapsed time = 00:00:02, memory = 3893.18 (MB).
    Completing 60% with 78 violations.
    elapsed time = 00:00:04, memory = 3092.04 (MB).
    Completing 70% with 78 violations.
    elapsed time = 00:00:04, memory = 3092.04 (MB).
    Completing 80% with 28 violations.
    elapsed time = 00:00:05, memory = 3092.20 (MB).
    Completing 90% with 28 violations.
    elapsed time = 00:00:05, memory = 3092.20 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:06, memory = 3092.21 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer          M2
EOL                  1
Short                1
eolKeepOut           3
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:06, memory = 3092.21 (MB), peak = 5126.65 (MB)
Total wire length = 46469 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16243 um.
Total wire length on LAYER M3 = 21956 um.
Total wire length on LAYER M4 = 6587 um.
Total wire length on LAYER M5 = 1631 um.
Total wire length on LAYER M6 = 2 um.
Total wire length on LAYER M7 = 47 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 117432.
Up-via summary (total 117432):

-----------------
 Active         0
     M1     45849
     M2     63055
     M3      7249
     M4      1264
     M5        11
     M6         4
     M7         0
     M8         0
     M9         0
-----------------
       117432


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:01, memory = 4927.10 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:01, memory = 5089.40 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:01, memory = 5005.93 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:02, memory = 5000.38 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:02, memory = 5140.93 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:03, memory = 5231.75 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:03, memory = 5149.52 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:04, memory = 5058.02 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:04, memory = 4350.71 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 3540.29 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:25, elapsed time = 00:00:05, memory = 3540.29 (MB), peak = 5410.95 (MB)
Total wire length = 46469 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16242 um.
Total wire length on LAYER M3 = 21958 um.
Total wire length on LAYER M4 = 6587 um.
Total wire length on LAYER M5 = 1630 um.
Total wire length on LAYER M6 = 2 um.
Total wire length on LAYER M7 = 47 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 117430.
Up-via summary (total 117430):

-----------------
 Active         0
     M1     45849
     M2     63050
     M3      7253
     M4      1263
     M5        11
     M6         4
     M7         0
     M8         0
     M9         0
-----------------
       117430


[INFO DRT-0198] Complete detail routing.
Total wire length = 46469 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 16242 um.
Total wire length on LAYER M3 = 21958 um.
Total wire length on LAYER M4 = 6587 um.
Total wire length on LAYER M5 = 1630 um.
Total wire length on LAYER M6 = 2 um.
Total wire length on LAYER M7 = 47 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 117430.
Up-via summary (total 117430):

-----------------
 Active         0
     M1     45849
     M2     63050
     M3      7253
     M4      1263
     M5        11
     M6         4
     M7         0
     M8         0
     M9         0
-----------------
       117430


[INFO DRT-0267] cpu time = 00:12:59, elapsed time = 00:00:58, memory = 3540.48 (MB), peak = 5410.95 (MB)

[INFO DRT-0180] Post processing.
Took 72 seconds: detailed_route -output_drc ./reports/asap7/deflection-bft/base/5_route_drc.rpt -output_maze ./results/asap7/deflection-bft/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 1:17.08[h:]min:sec. CPU time: user 955.69 sys 52.86 (1308%). Peak memory: 5540812KB.
