# Cache-Controller

This repository contains two cache designs: `D_cache` (Data Cache) and `I_cache` (Instruction Cache). These designs include Quartus design files, Verilog code, and images illustrating resource usage after synthesis and simulation waveforms.

## Directory Structure

- `D_cache/`
  - `Design_Files/`: Contains Quartus design files for the Data Cache.
  - `images/`: Contains images related to the Data Cache.
    - `D_resource.png`: Resource usage after synthesis.
    - `D_wave.png`: Simulation waveform.
  - `Source_Files/`: Contains Verilog code for the Data Cache.

- `I_cache/`
  - `Design_Files/`: Contains Quartus design files for the Instruction Cache.
  - `images/`: Contains images related to the Instruction Cache.
    - `I_resource.png`: Resource usage after synthesis.
    - `I_wave.png`: Simulation waveform.
  - `Source_Files/`: Contains Verilog code for the Instruction Cache.

## Images

### Data Cache
#### Resource Usage
![D_resource](D_cache/images/D_resource.png)

#### Simulation Waveform
![D_wave](D_cache/images/D_wave.png)

### Instruction Cache
#### Resource Usage
![I_resource](I_cache/images/I_resource.png)

#### Simulation Waveform
![I_wave](I_cache/images/I_wave.png)
