<!doctype html><html lang=zh class=no-js> <head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><link href=https://www.verilog.fun/verilog/iverilog-gtkwave-environment-installation-usage/ rel=canonical><link href=../verilog-windows/ rel=prev><link href=../how-to-generate-schematics/ rel=next><link rel=icon href=../../assets/favicon.ico><meta name=generator content="mkdocs-1.6.0, mkdocs-material-9.5.19"><title>iverilog + GTKWave 环境搭建 - Verilog Fun</title><link rel=stylesheet href=../../assets/stylesheets/main.66ac8b77.min.css><link rel=preconnect href=https://fonts.gstatic.com crossorigin><link rel=stylesheet href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback"><style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style><script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script></head> <body dir=ltr> <input class=md-toggle data-md-toggle=drawer type=checkbox id=__drawer autocomplete=off> <input class=md-toggle data-md-toggle=search type=checkbox id=__search autocomplete=off> <label class=md-overlay for=__drawer></label> <div data-md-component=skip> <a href=#iverilog-gtkwave class=md-skip> 跳转至 </a> </div> <div data-md-component=announce> </div> <header class="md-header md-header--shadow md-header--lifted" data-md-component=header> <nav class="md-header__inner md-grid" aria-label=页眉> <a href=../.. title="Verilog Fun" class="md-header__button md-logo" aria-label="Verilog Fun" data-md-component=logo> <svg id=图层_3 data-name="图层 3" xmlns=http://www.w3.org/2000/svg viewbox="0 0 343.53 343.53"><defs><style>.cls-1{fill:none;stroke:#fff;stroke-width:14px;}.cls-2{fill:#fff;}</style></defs><rect class=cls-1 x=64.34 y=64.34 width=214.85 height=214.85 /><line class=cls-1 x1=106.47 y1=64.34 x2=106.47 /><line class=cls-1 x1=171.77 y1=64.34 x2=171.77 /><line class=cls-1 x1=238.98 y1=64.34 x2=238.98 /><line class=cls-1 x1=105.51 y1=343.53 x2=105.51 y2=279.19 /><line class=cls-1 x1=170.81 y1=343.53 x2=170.81 y2=279.19 /><line class=cls-1 x1=238.02 y1=343.53 x2=238.02 y2=279.19 /><line class=cls-1 x1=279.19 y1=106.76 x2=343.53 y2=106.76 /><line class=cls-1 x1=279.19 y1=172.06 x2=343.53 y2=172.05 /><line class=cls-1 x1=279.19 y1=239.27 x2=343.53 y2=239.27 /><line class=cls-1 y1=106.76 x2=64.34 y2=106.76 /><line class=cls-1 y1=172.06 x2=64.34 y2=172.05 /><line class=cls-1 y1=239.27 x2=64.34 y2=239.27 /><rect class=cls-2 x=117.42 y=111.47 width=13.07 height=13.07 /><rect class=cls-2 x=164.27 y=165.52 width=13.07 height=13.07 /><rect class=cls-2 x=117.42 y=165.52 width=13.07 height=13.07 /><rect class=cls-2 x=117.42 y=219.57 width=13.07 height=13.07 /><rect class=cls-2 x=164.27 y=111.18 width=13.07 height=13.07 /><rect class=cls-2 x=164.27 y=219.28 width=13.07 height=13.07 /><rect class=cls-2 x=212.78 y=165.81 width=13.07 height=13.07 /><rect class=cls-2 x=212.78 y=111.47 width=13.07 height=13.07 /><rect class=cls-2 x=212.78 y=219.57 width=13.07 height=13.07 /></svg> </a> <label class="md-header__button md-icon" for=__drawer> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg> </label> <div class=md-header__title data-md-component=header-title> <div class=md-header__ellipsis> <div class=md-header__topic> <span class=md-ellipsis> Verilog Fun </span> </div> <div class=md-header__topic data-md-component=header-topic> <span class=md-ellipsis> iverilog + GTKWave 环境搭建 </span> </div> </div> </div> <script>var media,input,key,value,palette=__md_get("__palette");if(palette&&palette.color){"(prefers-color-scheme)"===palette.color.media&&(media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']"),palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent"));for([key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script> <label class="md-header__button md-icon" for=__search> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg> </label> <div class=md-search data-md-component=search role=dialog> <label class=md-search__overlay for=__search></label> <div class=md-search__inner role=search> <form class=md-search__form name=search> <input type=text class=md-search__input name=query aria-label=搜索 placeholder=搜索 autocapitalize=off autocorrect=off autocomplete=off spellcheck=false data-md-component=search-query required> <label class="md-search__icon md-icon" for=__search> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg> </label> <nav class=md-search__options aria-label=查找> <button type=reset class="md-search__icon md-icon" title=清空当前内容 aria-label=清空当前内容 tabindex=-1> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg> </button> </nav> <div class=md-search__suggest data-md-component=search-suggest></div> </form> <div class=md-search__output> <div class=md-search__scrollwrap data-md-scrollfix> <div class=md-search-result data-md-component=search-result> <div class=md-search-result__meta> 正在初始化搜索引擎 </div> <ol class=md-search-result__list role=presentation></ol> </div> </div> </div> </div> </div> </nav> <nav class=md-tabs aria-label=标签 data-md-component=tabs> <div class=md-grid> <ul class=md-tabs__list> <li class=md-tabs__item> <a href=../.. class=md-tabs__link> 主页 </a> </li> <li class=md-tabs__item> <a href=../../pocc/ class=md-tabs__link> 计算机组成原理研讨课 </a> </li> <li class=md-tabs__item> <a href=../../logisim/ class=md-tabs__link> Logisim </a> </li> <li class="md-tabs__item md-tabs__item--active"> <a href=../ class=md-tabs__link> Verilog </a> </li> <li class=md-tabs__item> <a href=../../faq/ class=md-tabs__link> FAQ </a> </li> <li class=md-tabs__item> <a href=https://oj.verilog.fun:23536 class=md-tabs__link> VOJ </a> </li> </ul> </div> </nav> </header> <div class=md-container data-md-component=container> <main class=md-main data-md-component=main> <div class="md-main__inner md-grid"> <div class="md-sidebar md-sidebar--primary" data-md-component=sidebar data-md-type=navigation> <div class=md-sidebar__scrollwrap> <div class=md-sidebar__inner> <nav class="md-nav md-nav--primary md-nav--lifted" aria-label=导航栏 data-md-level=0> <label class=md-nav__title for=__drawer> <a href=../.. title="Verilog Fun" class="md-nav__button md-logo" aria-label="Verilog Fun" data-md-component=logo> <svg id=图层_3 data-name="图层 3" xmlns=http://www.w3.org/2000/svg viewbox="0 0 343.53 343.53"><defs><style>.cls-1{fill:none;stroke:#fff;stroke-width:14px;}.cls-2{fill:#fff;}</style></defs><rect class=cls-1 x=64.34 y=64.34 width=214.85 height=214.85 /><line class=cls-1 x1=106.47 y1=64.34 x2=106.47 /><line class=cls-1 x1=171.77 y1=64.34 x2=171.77 /><line class=cls-1 x1=238.98 y1=64.34 x2=238.98 /><line class=cls-1 x1=105.51 y1=343.53 x2=105.51 y2=279.19 /><line class=cls-1 x1=170.81 y1=343.53 x2=170.81 y2=279.19 /><line class=cls-1 x1=238.02 y1=343.53 x2=238.02 y2=279.19 /><line class=cls-1 x1=279.19 y1=106.76 x2=343.53 y2=106.76 /><line class=cls-1 x1=279.19 y1=172.06 x2=343.53 y2=172.05 /><line class=cls-1 x1=279.19 y1=239.27 x2=343.53 y2=239.27 /><line class=cls-1 y1=106.76 x2=64.34 y2=106.76 /><line class=cls-1 y1=172.06 x2=64.34 y2=172.05 /><line class=cls-1 y1=239.27 x2=64.34 y2=239.27 /><rect class=cls-2 x=117.42 y=111.47 width=13.07 height=13.07 /><rect class=cls-2 x=164.27 y=165.52 width=13.07 height=13.07 /><rect class=cls-2 x=117.42 y=165.52 width=13.07 height=13.07 /><rect class=cls-2 x=117.42 y=219.57 width=13.07 height=13.07 /><rect class=cls-2 x=164.27 y=111.18 width=13.07 height=13.07 /><rect class=cls-2 x=164.27 y=219.28 width=13.07 height=13.07 /><rect class=cls-2 x=212.78 y=165.81 width=13.07 height=13.07 /><rect class=cls-2 x=212.78 y=111.47 width=13.07 height=13.07 /><rect class=cls-2 x=212.78 y=219.57 width=13.07 height=13.07 /></svg> </a> Verilog Fun </label> <ul class=md-nav__list data-md-scrollfix> <li class=md-nav__item> <a href=../.. class=md-nav__link> <span class=md-ellipsis> 主页 </span> </a> </li> <li class="md-nav__item md-nav__item--pruned md-nav__item--nested"> <a href=../../pocc/ class=md-nav__link> <span class=md-ellipsis> 计算机组成原理研讨课 </span> <span class="md-nav__icon md-icon"></span> </a> </li> <li class="md-nav__item md-nav__item--pruned md-nav__item--nested"> <a href=../../logisim/ class=md-nav__link> <span class=md-ellipsis> Logisim </span> <span class="md-nav__icon md-icon"></span> </a> </li> <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested"> <input class="md-nav__toggle md-toggle " type=checkbox id=__nav_4 checked> <label class=md-nav__link for=__nav_4 id=__nav_4_label tabindex> <span class=md-ellipsis> Verilog </span> <span class="md-nav__icon md-icon"></span> </label> <nav class=md-nav data-md-level=1 aria-labelledby=__nav_4_label aria-expanded=true> <label class=md-nav__title for=__nav_4> <span class="md-nav__icon md-icon"></span> Verilog </label> <ul class=md-nav__list data-md-scrollfix> <li class=md-nav__item> <a href=../ class=md-nav__link> <span class=md-ellipsis> Verilog </span> </a> </li> <li class=md-nav__item> <a href=../verilog-study-materials/ class=md-nav__link> <span class=md-ellipsis> Verilog 学习资料 </span> </a> </li> <li class=md-nav__item> <a href=../verilog-windows/ class=md-nav__link> <span class=md-ellipsis> Icarus Verilog for Windows </span> </a> </li> <li class="md-nav__item md-nav__item--active"> <input class="md-nav__toggle md-toggle" type=checkbox id=__toc> <label class="md-nav__link md-nav__link--active" for=__toc> <span class=md-ellipsis> iverilog + GTKWave 环境搭建 </span> <span class="md-nav__icon md-icon"></span> </label> <a href=./ class="md-nav__link md-nav__link--active"> <span class=md-ellipsis> iverilog + GTKWave 环境搭建 </span> </a> <nav class="md-nav md-nav--secondary" aria-label=目录> <label class=md-nav__title for=__toc> <span class="md-nav__icon md-icon"></span> 目录 </label> <ul class=md-nav__list data-md-component=toc data-md-scrollfix> <li class=md-nav__item> <a href=#_1 class=md-nav__link> <span class=md-ellipsis> 安装 </span> </a> <nav class=md-nav aria-label=安装> <ul class=md-nav__list> <li class=md-nav__item> <a href=#_2 class=md-nav__link> <span class=md-ellipsis> 安装虚拟机软件 </span> </a> </li> <li class=md-nav__item> <a href=#ubuntu class=md-nav__link> <span class=md-ellipsis> 安装 Ubuntu </span> </a> </li> <li class=md-nav__item> <a href=#iverilog-gtkwave_1 class=md-nav__link> <span class=md-ellipsis> 安装 iverilog + GTKWave </span> </a> </li> </ul> </nav> </li> <li class=md-nav__item> <a href=#_3 class=md-nav__link> <span class=md-ellipsis> 使用 </span> </a> </li> </ul> </nav> </li> <li class=md-nav__item> <a href=../how-to-generate-schematics/ class=md-nav__link> <span class=md-ellipsis> 如何生成原理图 </span> </a> </li> </ul> </nav> </li> <li class="md-nav__item md-nav__item--pruned md-nav__item--nested"> <a href=../../faq/ class=md-nav__link> <span class=md-ellipsis> FAQ </span> <span class="md-nav__icon md-icon"></span> </a> </li> <li class=md-nav__item> <a href=https://oj.verilog.fun:23536 class=md-nav__link> <span class=md-ellipsis> VOJ </span> </a> </li> </ul> </nav> </div> </div> </div> <div class="md-sidebar md-sidebar--secondary" data-md-component=sidebar data-md-type=toc> <div class=md-sidebar__scrollwrap> <div class=md-sidebar__inner> <nav class="md-nav md-nav--secondary" aria-label=目录> <label class=md-nav__title for=__toc> <span class="md-nav__icon md-icon"></span> 目录 </label> <ul class=md-nav__list data-md-component=toc data-md-scrollfix> <li class=md-nav__item> <a href=#_1 class=md-nav__link> <span class=md-ellipsis> 安装 </span> </a> <nav class=md-nav aria-label=安装> <ul class=md-nav__list> <li class=md-nav__item> <a href=#_2 class=md-nav__link> <span class=md-ellipsis> 安装虚拟机软件 </span> </a> </li> <li class=md-nav__item> <a href=#ubuntu class=md-nav__link> <span class=md-ellipsis> 安装 Ubuntu </span> </a> </li> <li class=md-nav__item> <a href=#iverilog-gtkwave_1 class=md-nav__link> <span class=md-ellipsis> 安装 iverilog + GTKWave </span> </a> </li> </ul> </nav> </li> <li class=md-nav__item> <a href=#_3 class=md-nav__link> <span class=md-ellipsis> 使用 </span> </a> </li> </ul> </nav> </div> </div> </div> <div class=md-content data-md-component=content> <article class="md-content__inner md-typeset"> <h1 id=iverilog-gtkwave>iverilog + GTKWave 环境安装及使用<a class=headerlink href=#iverilog-gtkwave title="Permanent link">&para;</a></h1> <blockquote> <p>如果是 Windows 系统，那么我们推荐 <a href=../verilog-windows/ >在 Windows 系统中使用 iverilog + GTKWave</a></p> </blockquote> <h2 id=_1>安装<a class=headerlink href=#_1 title="Permanent link">&para;</a></h2> <p>主要分为三个步骤，安装虚拟机管理软件、Linux 操作系统和电路仿真所需要的一些软件。</p> <h3 id=_2>安装虚拟机软件<a class=headerlink href=#_2 title="Permanent link">&para;</a></h3> <p>如果已经安装了 VirtualBox 或者 VMware 的软件，可以跳过该步骤。这两类软件都是虚拟机管理的软件。其中 VMware Workstation Pro 是商业软件。</p> <p>VMware Workstation Pro 的安装可以参考下面链接：</p> <p><a href=https://zhuanlan.zhihu.com/p/569267450>VMware 虚拟机下载与安装教程（详细步骤-图文结合）</a></p> <p>VirtualBox 的安装可以参照下面链接：</p> <p><a href=https://zhuanlan.zhihu.com/p/111567471>win10 虚拟机 Oracle VM VirtualBox 安装和使用教程</a></p> <h3 id=ubuntu>安装 Ubuntu<a class=headerlink href=#ubuntu title="Permanent link">&para;</a></h3> <p>Ubuntu 16.04、Ubuntu 18.04 和 Ubuntu 20.04 在本次研讨课实验中都能使用，如果已经安装了其中的一个版本，就可以跳过这个步骤。如果没安装的话，建议安装 Ubuntu 20.04。</p> <p>VirtualBox 安装 Ubuntu 20.04 可以参照：<a href=https://zhuanlan.zhihu.com/p/111567471>win10 虚拟机 Oracle VM VirtualBox 安装和使用教程</a></p> <p>VMware Workstation Pro 安装 Ubuntu 20.04 可以参照：<a href=https://zhuanlan.zhihu.com/p/141033713>https://zhuanlan.zhihu.com/p/141033713</a></p> <p>其实二者都是大同小异。课程所用的软件不是很大，分配空间 20GB 应该就足以用了。考虑到同学们后续课程的实验可能也会用到 Ubuntu 系统，可以稍微分配多点空间。当然，后续也可以再调整分配空间。</p> <h3 id=iverilog-gtkwave_1>安装 iverilog + GTKWave<a class=headerlink href=#iverilog-gtkwave_1 title="Permanent link">&para;</a></h3> <p>这部分需要安装两个软件：</p> <ul> <li>iverilog：用于编译 Verilog 文件；</li> <li>GTKWave：仿真波形。</li> </ul> <p>选择这两个软件的原因是：</p> <ul> <li>不需要太大的存储空间（早期实验环境使用 Vivado，需要 80G 的存储。许多同学卸载了很多软件才装上）；</li> <li>简单易用，不需要等待很长时间就能看见结果；</li> <li>足以支持本次实验。</li> </ul> <p>缺陷：</p> <ul> <li>无法检测组合逻辑环；</li> <li>只是仿真，所写的代码不一定能够实际运行在板子上。</li> </ul> <p>在 Ubuntu 的命令行中输入以下两个命令：</p> <div class="language-bash highlight"><pre><span></span><code><span id=__span-0-1><a id=__codelineno-0-1 name=__codelineno-0-1 href=#__codelineno-0-1></a>sudo<span class=w> </span>apt-get<span class=w> </span>update
</span><span id=__span-0-2><a id=__codelineno-0-2 name=__codelineno-0-2 href=#__codelineno-0-2></a>sudo<span class=w> </span>apt-get<span class=w> </span>install<span class=w> </span>iverilog<span class=w> </span>gtkwave
</span></code></pre></div> <p>以上就安装好了本次实验的必备软件。下面介绍 Ubuntu 中安装 vscode，以及 verilog 高亮插件。</p> <p>在 Ubuntu 的应用商店，找到 VS Code 安装。（有同学觉得 Ubuntu 应用商店下的 VS Code 不好用，原因可能是低版本的 Ubuntu（比如 16.04）的应用商店的 VS Code 是老版本，也可以去官网下载最新版本的 VS Code，具体教程可参考：<a href=https://zhuanlan.zhihu.com/p/44249511>https://zhuanlan.zhihu.com/p/44249511</a>）</p> <p><img alt src=../images/b807c1b648c213522eecfe798482e9e3.png></p> <p>进入 VS Code，点击侧边栏的 extension，然后点击 <code>Install</code> 安装该插件。</p> <p><img alt src=../images/d746f808d4ed66c52f5cbabafb9ce69d.png></p> <p>安装完毕后插件后，应该会显示卸载 <code>Uninstall</code> 按钮。</p> <p><img alt src=../images/b7c5444408bf223b8fe0e5031092c9c2.png></p> <p>试着新建个文件写 Verilog 代码，就会发现，已经出现代码高亮了。</p> <p><img alt src=../images/786cbb33d7b5318aa50b43c8cad91fd3.png></p> <p>至此，前期环境工作基本完成了。</p> <h2 id=_3>使用<a class=headerlink href=#_3 title="Permanent link">&para;</a></h2> <p>下面来实际演示如何使用 iverilog 和 GTKWave。</p> <p>下面的代码是个二选一的 1 位选择器。但其只是一个电路模块，我们还需要喂给其输入，他才会有输出，也就才会有波形。</p> <div class="language-verilog highlight"><pre><span></span><code><span id=__span-1-1><a id=__codelineno-1-1 name=__codelineno-1-1 href=#__codelineno-1-1></a><span class=k>module</span><span class=w> </span><span class=n>top_module</span><span class=p>(</span>
</span><span id=__span-1-2><a id=__codelineno-1-2 name=__codelineno-1-2 href=#__codelineno-1-2></a><span class=w>      </span><span class=k>input</span><span class=w> </span><span class=n>sel</span><span class=p>,</span>
</span><span id=__span-1-3><a id=__codelineno-1-3 name=__codelineno-1-3 href=#__codelineno-1-3></a><span class=w>      </span><span class=k>input</span><span class=w> </span><span class=n>a</span><span class=p>,</span>
</span><span id=__span-1-4><a id=__codelineno-1-4 name=__codelineno-1-4 href=#__codelineno-1-4></a><span class=w>      </span><span class=k>input</span><span class=w> </span><span class=n>b</span><span class=p>,</span>
</span><span id=__span-1-5><a id=__codelineno-1-5 name=__codelineno-1-5 href=#__codelineno-1-5></a><span class=w>      </span><span class=k>output</span><span class=w> </span><span class=n>out</span>
</span><span id=__span-1-6><a id=__codelineno-1-6 name=__codelineno-1-6 href=#__codelineno-1-6></a><span class=w>  </span><span class=p>);</span>
</span><span id=__span-1-7><a id=__codelineno-1-7 name=__codelineno-1-7 href=#__codelineno-1-7></a><span class=w>  </span><span class=c1>// Write your code here</span>
</span><span id=__span-1-8><a id=__codelineno-1-8 name=__codelineno-1-8 href=#__codelineno-1-8></a><span class=w>    </span><span class=k>assign</span><span class=w> </span><span class=n>out</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=p>(</span><span class=n>sel</span><span class=p>)</span><span class=o>?</span><span class=nl>b:</span><span class=n>a</span><span class=p>;</span>
</span><span id=__span-1-9><a id=__codelineno-1-9 name=__codelineno-1-9 href=#__codelineno-1-9></a><span class=k>endmodule</span>
</span></code></pre></div> <p>所以，我们还需要写 testbench，来生成输入，喂给该模块。</p> <div class="language-verilog highlight"><pre><span></span><code><span id=__span-2-1><a id=__codelineno-2-1 name=__codelineno-2-1 href=#__codelineno-2-1></a><span class=no>`include</span><span class=w> </span><span class=s>&quot;mux.v&quot;</span><span class=w> </span>
</span><span id=__span-2-2><a id=__codelineno-2-2 name=__codelineno-2-2 href=#__codelineno-2-2></a><span class=k>module</span><span class=w> </span><span class=n>testbench</span><span class=p>();</span>
</span><span id=__span-2-3><a id=__codelineno-2-3 name=__codelineno-2-3 href=#__codelineno-2-3></a><span class=w>    </span><span class=c1>// 一般输入用 reg，输出用 wire</span>
</span><span id=__span-2-4><a id=__codelineno-2-4 name=__codelineno-2-4 href=#__codelineno-2-4></a><span class=w>    </span><span class=kt>reg</span><span class=w> </span><span class=n>sel</span><span class=p>;</span>
</span><span id=__span-2-5><a id=__codelineno-2-5 name=__codelineno-2-5 href=#__codelineno-2-5></a><span class=w>    </span><span class=kt>reg</span><span class=w> </span><span class=n>a</span><span class=p>;</span>
</span><span id=__span-2-6><a id=__codelineno-2-6 name=__codelineno-2-6 href=#__codelineno-2-6></a><span class=w>    </span><span class=kt>reg</span><span class=w> </span><span class=n>b</span><span class=p>;</span>
</span><span id=__span-2-7><a id=__codelineno-2-7 name=__codelineno-2-7 href=#__codelineno-2-7></a><span class=w>    </span><span class=kt>wire</span><span class=w> </span><span class=n>out</span><span class=p>;</span>
</span><span id=__span-2-8><a id=__codelineno-2-8 name=__codelineno-2-8 href=#__codelineno-2-8></a><span class=w>    </span><span class=n>top_module</span><span class=w> </span><span class=n>MUX</span><span class=p>(</span><span class=n>sel</span><span class=p>,</span><span class=w> </span><span class=n>a</span><span class=p>,</span><span class=w> </span><span class=n>b</span><span class=p>,</span><span class=w> </span><span class=n>out</span><span class=p>);</span><span class=w> </span><span class=c1>// 实例化二选一选择器模块</span>
</span><span id=__span-2-9><a id=__codelineno-2-9 name=__codelineno-2-9 href=#__codelineno-2-9></a>
</span><span id=__span-2-10><a id=__codelineno-2-10 name=__codelineno-2-10 href=#__codelineno-2-10></a><span class=w>    </span><span class=k>initial</span><span class=w> </span><span class=k>begin</span>
</span><span id=__span-2-11><a id=__codelineno-2-11 name=__codelineno-2-11 href=#__codelineno-2-11></a><span class=w>        </span><span class=n>$dumpfile</span><span class=p>(</span><span class=s>&quot;out.vcd&quot;</span><span class=p>);</span><span class=c1>// 导出波形文件</span>
</span><span id=__span-2-12><a id=__codelineno-2-12 name=__codelineno-2-12 href=#__codelineno-2-12></a><span class=w>        </span><span class=n>$dumpvars</span><span class=p>(</span><span class=mh>0</span><span class=p>,</span><span class=w> </span><span class=n>sel</span><span class=p>,</span><span class=w> </span><span class=n>a</span><span class=p>,</span><span class=w> </span><span class=n>b</span><span class=p>,</span><span class=w> </span><span class=n>out</span><span class=p>);</span><span class=c1>// 导出这四个信号的值，这样波形会有这些信号</span>
</span><span id=__span-2-13><a id=__codelineno-2-13 name=__codelineno-2-13 href=#__codelineno-2-13></a><span class=w>    </span><span class=k>end</span>
</span><span id=__span-2-14><a id=__codelineno-2-14 name=__codelineno-2-14 href=#__codelineno-2-14></a><span class=w>    </span><span class=c1>// 每隔1个时间单位，变化输入 a，b，sel 的值</span>
</span><span id=__span-2-15><a id=__codelineno-2-15 name=__codelineno-2-15 href=#__codelineno-2-15></a><span class=w>    </span><span class=k>initial</span><span class=w> </span><span class=k>begin</span>
</span><span id=__span-2-16><a id=__codelineno-2-16 name=__codelineno-2-16 href=#__codelineno-2-16></a><span class=w>        </span><span class=p>#</span><span class=mh>1</span><span class=w> </span><span class=n>sel</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span><span class=w> </span><span class=n>a</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span><span class=w> </span><span class=n>b</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span>
</span><span id=__span-2-17><a id=__codelineno-2-17 name=__codelineno-2-17 href=#__codelineno-2-17></a><span class=w>        </span><span class=p>#</span><span class=mh>1</span><span class=w> </span><span class=n>a</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>1</span><span class=p>;</span><span class=w> </span><span class=n>b</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span>
</span><span id=__span-2-18><a id=__codelineno-2-18 name=__codelineno-2-18 href=#__codelineno-2-18></a><span class=w>        </span><span class=p>#</span><span class=mh>1</span><span class=w> </span><span class=n>a</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>1</span><span class=p>;</span><span class=w> </span><span class=n>b</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>1</span><span class=p>;</span>
</span><span id=__span-2-19><a id=__codelineno-2-19 name=__codelineno-2-19 href=#__codelineno-2-19></a><span class=w>        </span><span class=p>#</span><span class=mh>1</span><span class=w> </span><span class=n>a</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span><span class=w> </span><span class=n>b</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>1</span><span class=p>;</span>
</span><span id=__span-2-20><a id=__codelineno-2-20 name=__codelineno-2-20 href=#__codelineno-2-20></a><span class=w>        </span><span class=p>#</span><span class=mh>1</span><span class=w> </span><span class=n>sel</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>1</span><span class=p>;</span><span class=w> </span><span class=n>a</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span><span class=w> </span><span class=n>b</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span>
</span><span id=__span-2-21><a id=__codelineno-2-21 name=__codelineno-2-21 href=#__codelineno-2-21></a><span class=w>        </span><span class=p>#</span><span class=mh>1</span><span class=w> </span><span class=n>a</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>1</span><span class=p>;</span><span class=w> </span><span class=n>b</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span>
</span><span id=__span-2-22><a id=__codelineno-2-22 name=__codelineno-2-22 href=#__codelineno-2-22></a><span class=w>        </span><span class=p>#</span><span class=mh>1</span><span class=w> </span><span class=n>a</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>1</span><span class=p>;</span><span class=w> </span><span class=n>b</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>1</span><span class=p>;</span>
</span><span id=__span-2-23><a id=__codelineno-2-23 name=__codelineno-2-23 href=#__codelineno-2-23></a><span class=w>        </span><span class=p>#</span><span class=mh>1</span><span class=w> </span><span class=n>a</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>0</span><span class=p>;</span><span class=w> </span><span class=n>b</span><span class=w> </span><span class=o>=</span><span class=w> </span><span class=mh>1</span><span class=p>;</span>
</span><span id=__span-2-24><a id=__codelineno-2-24 name=__codelineno-2-24 href=#__codelineno-2-24></a><span class=w>    </span><span class=k>end</span>
</span><span id=__span-2-25><a id=__codelineno-2-25 name=__codelineno-2-25 href=#__codelineno-2-25></a><span class=k>endmodule</span>
</span></code></pre></div> <p>用 Logisim 表示上面两个 Verilog 电路的逻辑就是：mux.v 实现了一个器件，testbench.v 把他包起来了。</p> <p><img alt src=../images/b22d19e43536f4b5aa6c1e85e9e41b25.png></p> <p>在 vscode 界面下，输入快捷键 ctrl+~（esc 下面那个键），应该会看到下方出现了一个命令行。</p> <p><img alt src=../images/756de495073e114db170633f2b56329a.png></p> <p>输入下面命令，-o 选项类似 gcc 的-o，就是将生成的可执行文件命名为 test</p> <div class="language-bash highlight"><pre><span></span><code><span id=__span-3-1><a id=__codelineno-3-1 name=__codelineno-3-1 href=#__codelineno-3-1></a>iverilog<span class=w> </span>testbench.v<span class=w> </span>-o<span class=w> </span><span class=nb>test</span>
</span></code></pre></div> <p>然后可以看到目录下多了个 test 文件，继续输入命令，执行该文件：</p> <div class="language-bash highlight"><pre><span></span><code><span id=__span-4-1><a id=__codelineno-4-1 name=__codelineno-4-1 href=#__codelineno-4-1></a>vvp<span class=w> </span><span class=nb>test</span>
</span></code></pre></div> <p>然后应该会看到提示，并且生成 out.vcd 的文件。</p> <blockquote> <p>VCD info: dumpfile out.vcd opened for output.</p> </blockquote> <p>现在输入 <code>gtkwave</code> 命令查看仿真波形</p> <div class="language-bash highlight"><pre><span></span><code><span id=__span-5-1><a id=__codelineno-5-1 name=__codelineno-5-1 href=#__codelineno-5-1></a>gtkwave<span class=w> </span>out.vcd
</span></code></pre></div> <p>即可出现如下界面，并按下图所示操作，即可查看波形</p> <p><img alt src=../images/628c82b30495a6a67ad26c5ae3a62322.png></p> <p>由于 testbench 不是本次实验的重点，实验过程中只需要大家实现模块即可，模块对应的 testbench 会提供给大家。</p> <p>如果想知道更多的 GTKWave 的资料，可以去看官网文档：<a href=http://gtkwave.sourceforge.net/gtkwave.pdf>GTKWave 3.3 Wave Analyzer User's Guide</a></p> </article> </div> <script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script> </div> <button type=button class="md-top md-icon" data-md-component=top hidden> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg> 回到页面顶部 </button> </main> <footer class=md-footer> <nav class="md-footer__inner md-grid" aria-label=页脚> <a href=../verilog-windows/ class="md-footer__link md-footer__link--prev" aria-label="上一页: Icarus Verilog for Windows"> <div class="md-footer__button md-icon"> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg> </div> <div class=md-footer__title> <span class=md-footer__direction> 上一页 </span> <div class=md-ellipsis> Icarus Verilog for Windows </div> </div> </a> <a href=../how-to-generate-schematics/ class="md-footer__link md-footer__link--next" aria-label="下一页: 如何生成原理图"> <div class=md-footer__title> <span class=md-footer__direction> 下一页 </span> <div class=md-ellipsis> 如何生成原理图 </div> </div> <div class="md-footer__button md-icon"> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11H4Z"/></svg> </div> </a> </nav> <div class="md-footer-meta md-typeset"> <div class="md-footer-meta__inner md-grid"> <div class=md-copyright> <div class=md-copyright__highlight> Copyright &copy; 2022 - 2024 Verilog Fun </div> Made with <a href=https://squidfunk.github.io/mkdocs-material/ target=_blank rel=noopener> Material for MkDocs </a> </div> <div class=md-social> <a href=https://github.com/verilog-oj target=_blank rel=noopener title=github.com class=md-social__link> <svg xmlns=http://www.w3.org/2000/svg viewbox="0 0 496 512"><!-- Font Awesome Free 6.5.2 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M165.9 397.4c0 2-2.3 3.6-5.2 3.6-3.3.3-5.6-1.3-5.6-3.6 0-2 2.3-3.6 5.2-3.6 3-.3 5.6 1.3 5.6 3.6zm-31.1-4.5c-.7 2 1.3 4.3 4.3 4.9 2.6 1 5.6 0 6.2-2s-1.3-4.3-4.3-5.2c-2.6-.7-5.5.3-6.2 2.3zm44.2-1.7c-2.9.7-4.9 2.6-4.6 4.9.3 2 2.9 3.3 5.9 2.6 2.9-.7 4.9-2.6 4.6-4.6-.3-1.9-3-3.2-5.9-2.9zM244.8 8C106.1 8 0 113.3 0 252c0 110.9 69.8 205.8 169.5 239.2 12.8 2.3 17.3-5.6 17.3-12.1 0-6.2-.3-40.4-.3-61.4 0 0-70 15-84.7-29.8 0 0-11.4-29.1-27.8-36.6 0 0-22.9-15.7 1.6-15.4 0 0 24.9 2 38.6 25.8 21.9 38.6 58.6 27.5 72.9 20.9 2.3-16 8.8-27.1 16-33.7-55.9-6.2-112.3-14.3-112.3-110.5 0-27.5 7.6-41.3 23.6-58.9-2.6-6.5-11.1-33.3 2.6-67.9 20.9-6.5 69 27 69 27 20-5.6 41.5-8.5 62.8-8.5s42.8 2.9 62.8 8.5c0 0 48.1-33.6 69-27 13.7 34.7 5.2 61.4 2.6 67.9 16 17.7 25.8 31.5 25.8 58.9 0 96.5-58.9 104.2-114.8 110.5 9.2 7.9 17 22.9 17 46.4 0 33.7-.3 75.4-.3 83.6 0 6.5 4.6 14.4 17.3 12.1C428.2 457.8 496 362.9 496 252 496 113.3 383.5 8 244.8 8zM97.2 352.9c-1.3 1-1 3.3.7 5.2 1.6 1.6 3.9 2.3 5.2 1 1.3-1 1-3.3-.7-5.2-1.6-1.6-3.9-2.3-5.2-1zm-10.8-8.1c-.7 1.3.3 2.9 2.3 3.9 1.6 1 3.6.7 4.3-.7.7-1.3-.3-2.9-2.3-3.9-2-.6-3.6-.3-4.3.7zm32.4 35.6c-1.6 1.3-1 4.3 1.3 6.2 2.3 2.3 5.2 2.6 6.5 1 1.3-1.3.7-4.3-1.3-6.2-2.2-2.3-5.2-2.6-6.5-1zm-11.4-14.7c-1.6 1-1.6 3.6 0 5.9 1.6 2.3 4.3 3.3 5.6 2.3 1.6-1.3 1.6-3.9 0-6.2-1.4-2.3-4-3.3-5.6-2z"/></svg> </a> </div> </div> </div> </footer> </div> <div class=md-dialog data-md-component=dialog> <div class="md-dialog__inner md-typeset"></div> </div> <div class=md-progress data-md-component=progress role=progressbar></div> <script id=__config type=application/json>{"base": "../..", "features": ["announce.dismiss", "content.action.edit", "content.action.view", "content.code.annotate", "content.code.copy", "navigation.expand", "navigation.footer", "navigation.indexes", "navigation.instant", "navigation.instant.prefetch", "navigation.instant.progress", "navigation.prune", "navigation.sections", "navigation.tabs", "navigation.tabs.sticky", "navigation.top", "navigation.tracking", "search.highlight", "search.suggest", "toc.follow"], "search": "../../assets/javascripts/workers/search.b8dbb3d2.min.js", "translations": {"clipboard.copied": "\u5df2\u590d\u5236", "clipboard.copy": "\u590d\u5236", "search.result.more.one": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.more.other": "\u5728\u8be5\u9875\u4e0a\u8fd8\u6709 # \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.none": "\u6ca1\u6709\u627e\u5230\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.one": "\u627e\u5230 1 \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.other": "# \u4e2a\u7b26\u5408\u6761\u4ef6\u7684\u7ed3\u679c", "search.result.placeholder": "\u952e\u5165\u4ee5\u5f00\u59cb\u641c\u7d22", "search.result.term.missing": "\u7f3a\u5c11", "select.version": "\u9009\u62e9\u5f53\u524d\u7248\u672c"}}</script> <script src=../../assets/javascripts/bundle.dd8806f2.min.js></script> <script src=../../js/baidu-tongji.js></script> </body> </html>