// Seed: 1491535027
module module_0 ();
  wire id_1;
  wor  id_2 = -1 - -1;
endmodule
module module_1 (
    output logic id_0,
    input logic id_1,
    input wor id_2,
    input supply1 id_3,
    output tri id_4,
    output supply1 id_5,
    output supply0 id_6,
    input tri id_7
);
  assign id_4 = id_1 & ('b0);
  uwire id_9, id_10 = -1'h0;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_4 = {-1, -1 & id_1};
  always_comb id_0 <= id_1;
endmodule
