{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554927690596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554927690602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 21:21:30 2019 " "Processing started: Wed Apr 10 21:21:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554927690602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554927690602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554927690602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554927691643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554927691643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatb.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGATest_tb " "Found entity 1: VGATest_tb" {  } { { "VGATB.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGATB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554927702583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554927702583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_drawPixel " "Found entity 1: VGA_drawPixel" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554927702589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554927702589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adda_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adda_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "ADDA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/ADDA_IP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554927702592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554927702592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MiniProject " "Found entity 1: FPGA_MiniProject" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554927702597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554927702597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "FreqDiv.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FreqDiv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554927702601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554927702601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_clock " "Found entity 1: VGA_clock" {  } { { "VGAClock.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGAClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554927702607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554927702607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MiniProject " "Elaborating entity \"FPGA_MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554927702668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_clock VGA_clock:VGAClk " "Elaborating entity \"VGA_clock\" for hierarchy \"VGA_clock:VGAClk\"" {  } { { "FPGA_MiniProject.v" "VGAClk" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554927702670 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGAClock.v(9) " "Verilog HDL assignment warning at VGAClock.v(9): truncated value with size 32 to match size of target (2)" {  } { { "VGAClock.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGAClock.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702671 "|FPGA_MiniProject|VGA_clock:VGAClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_drawPixel VGA_drawPixel:VGA " "Elaborating entity \"VGA_drawPixel\" for hierarchy \"VGA_drawPixel:VGA\"" {  } { { "FPGA_MiniProject.v" "VGA" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554927702672 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "screenPosition VGA_IP.v(29) " "Verilog HDL or VHDL warning at VGA_IP.v(29): object \"screenPosition\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554927702673 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linePosition VGA_IP.v(30) " "Verilog HDL or VHDL warning at VGA_IP.v(30): object \"linePosition\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554927702673 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HozPixel VGA_IP.v(65) " "Verilog HDL or VHDL warning at VGA_IP.v(65): object \"HozPixel\" assigned a value but never read" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554927702673 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_IP.v(86) " "Verilog HDL assignment warning at VGA_IP.v(86): truncated value with size 32 to match size of target (1)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702674 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(87) " "Verilog HDL assignment warning at VGA_IP.v(87): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702674 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(88) " "Verilog HDL assignment warning at VGA_IP.v(88): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702674 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(89) " "Verilog HDL assignment warning at VGA_IP.v(89): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702674 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_IP.v(91) " "Verilog HDL assignment warning at VGA_IP.v(91): truncated value with size 32 to match size of target (1)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702674 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_IP.v(100) " "Verilog HDL assignment warning at VGA_IP.v(100): truncated value with size 32 to match size of target (8)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702674 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_IP.v(110) " "Verilog HDL assignment warning at VGA_IP.v(110): truncated value with size 32 to match size of target (7)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702674 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(120) " "Verilog HDL assignment warning at VGA_IP.v(120): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702675 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(125) " "Verilog HDL assignment warning at VGA_IP.v(125): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702675 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_IP.v(135) " "Verilog HDL assignment warning at VGA_IP.v(135): truncated value with size 32 to match size of target (5)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702675 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_IP.v(150) " "Verilog HDL assignment warning at VGA_IP.v(150): truncated value with size 32 to match size of target (11)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702676 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 VGA_IP.v(181) " "Verilog HDL assignment warning at VGA_IP.v(181): truncated value with size 32 to match size of target (2)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702676 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_IP.v(191) " "Verilog HDL assignment warning at VGA_IP.v(191): truncated value with size 32 to match size of target (7)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702677 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_IP.v(201) " "Verilog HDL assignment warning at VGA_IP.v(201): truncated value with size 32 to match size of target (10)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702677 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 VGA_IP.v(212) " "Verilog HDL assignment warning at VGA_IP.v(212): truncated value with size 32 to match size of target (5)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702677 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_IP.v(218) " "Verilog HDL assignment warning at VGA_IP.v(218): truncated value with size 32 to match size of target (1)" {  } { { "VGA_IP.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/VGA_IP.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554927702677 "|FPGA_MiniProject|VGA_drawPixel:VGA"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554927703407 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "G\[0\] GND " "Pin \"G\[0\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[1\] GND " "Pin \"G\[1\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[2\] GND " "Pin \"G\[2\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[3\] GND " "Pin \"G\[3\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[4\] GND " "Pin \"G\[4\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[5\] GND " "Pin \"G\[5\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[6\] GND " "Pin \"G\[6\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G\[7\] GND " "Pin \"G\[7\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[0\] GND " "Pin \"B\[0\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[1\] GND " "Pin \"B\[1\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[2\] GND " "Pin \"B\[2\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[3\] GND " "Pin \"B\[3\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[4\] GND " "Pin \"B\[4\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[5\] GND " "Pin \"B\[5\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[6\] GND " "Pin \"B\[6\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "B\[7\] GND " "Pin \"B\[7\]\" is stuck at GND" {  } { { "FPGA_MiniProject.v" "" { Text "E:/FPGA_WS1/FPGA_MiniProject/FPGA_MiniProject.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554927703588 "|FPGA_MiniProject|B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554927703588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554927703700 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554927703965 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554927704091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554927704091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554927704132 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554927704132 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554927704132 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554927704132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554927704146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 21:21:44 2019 " "Processing ended: Wed Apr 10 21:21:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554927704146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554927704146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554927704146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554927704146 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 39 s " "Quartus Prime Flow was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554927704811 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1554927705949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554927705955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 21:21:45 2019 " "Processing started: Wed Apr 10 21:21:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554927705955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554927705955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554927705955 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1554927706197 ""}
{ "Info" "0" "" "Project  = FPGA_MiniProject" {  } {  } 0 0 "Project  = FPGA_MiniProject" 0 0 "Fitter" 0 0 1554927706198 ""}
{ "Info" "0" "" "Revision = FPGA_MiniProject" {  } {  } 0 0 "Revision = FPGA_MiniProject" 0 0 "Fitter" 0 0 1554927706198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1554927706387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1554927706388 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_MiniProject 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"FPGA_MiniProject\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554927706398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554927706473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554927706473 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554927707050 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554927707098 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554927707643 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1554927723485 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554927723527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554927723531 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554927723531 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554927723532 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554927723533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554927723533 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554927723533 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_MiniProject.sdc " "Synopsys Design Constraints File file not found: 'FPGA_MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554927724239 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554927724239 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554927724243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1554927724243 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554927724243 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554927724247 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1554927724247 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554927724247 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554927724281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554927732690 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1554927732961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554927736731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554927742245 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554927745194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554927745194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554927746526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "E:/FPGA_WS1/FPGA_MiniProject/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1554927751389 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554927751389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1554927754325 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554927754325 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554927754332 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.96 " "Total time spent on timing analysis during the Fitter is 0.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1554927756027 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554927756082 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554927756607 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554927756607 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554927757101 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554927760106 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA_WS1/FPGA_MiniProject/output_files/FPGA_MiniProject.fit.smsg " "Generated suppressed messages file E:/FPGA_WS1/FPGA_MiniProject/output_files/FPGA_MiniProject.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554927760512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6936 " "Peak virtual memory: 6936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554927761022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 21:22:41 2019 " "Processing ended: Wed Apr 10 21:22:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554927761022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554927761022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554927761022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554927761022 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 43 s " "Quartus Prime Flow was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554927761781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554927762374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554927762380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 21:22:42 2019 " "Processing started: Wed Apr 10 21:22:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554927762380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554927762380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554927762380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1554927763539 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554927771284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554927771710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 21:22:51 2019 " "Processing ended: Wed Apr 10 21:22:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554927771710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554927771710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554927771710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554927771710 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 44 s " "Quartus Prime Flow was successful. 0 errors, 44 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554927772375 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554927773238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554927773244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 21:22:52 2019 " "Processing started: Wed Apr 10 21:22:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554927773244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927773244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_sta FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927773244 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1554927773479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927774684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927774685 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927774751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927774751 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_MiniProject.sdc " "Synopsys Design Constraints File file not found: 'FPGA_MiniProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927775384 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927775384 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_clock:VGAClk\|T25MHZClock VGA_clock:VGAClk\|T25MHZClock " "create_clock -period 1.000 -name VGA_clock:VGAClk\|T25MHZClock VGA_clock:VGAClk\|T25MHZClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554927775385 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554927775385 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_drawPixel:VGA\|HozsigIndicator.000 VGA_drawPixel:VGA\|HozsigIndicator.000 " "create_clock -period 1.000 -name VGA_drawPixel:VGA\|HozsigIndicator.000 VGA_drawPixel:VGA\|HozsigIndicator.000" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554927775385 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927775385 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927775387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927775413 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1554927775413 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554927775422 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1554927775457 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927775457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.835 " "Worst-case setup slack is -2.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.835            -108.118 VGA_clock:VGAClk\|T25MHZClock  " "   -2.835            -108.118 VGA_clock:VGAClk\|T25MHZClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.734             -62.773 VGA_drawPixel:VGA\|HozsigIndicator.000  " "   -2.734             -62.773 VGA_drawPixel:VGA\|HozsigIndicator.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581              -2.071 clock  " "   -1.581              -2.071 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927775459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 VGA_clock:VGAClk\|T25MHZClock  " "    0.273               0.000 VGA_clock:VGAClk\|T25MHZClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 VGA_drawPixel:VGA\|HozsigIndicator.000  " "    0.393               0.000 VGA_drawPixel:VGA\|HozsigIndicator.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.519               0.000 clock  " "    0.519               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927775463 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927775465 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927775467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.814 " "Worst-case minimum pulse width slack is -0.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.814              -2.790 clock  " "   -0.814              -2.790 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -28.978 VGA_clock:VGAClk\|T25MHZClock  " "   -0.394             -28.978 VGA_clock:VGAClk\|T25MHZClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.710 VGA_drawPixel:VGA\|HozsigIndicator.000  " "   -0.394             -17.710 VGA_drawPixel:VGA\|HozsigIndicator.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927775469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927775469 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554927775483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927775522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927776515 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927776603 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1554927776612 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927776612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.807 " "Worst-case setup slack is -2.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.807            -105.336 VGA_clock:VGAClk\|T25MHZClock  " "   -2.807            -105.336 VGA_clock:VGAClk\|T25MHZClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.760             -61.380 VGA_drawPixel:VGA\|HozsigIndicator.000  " "   -2.760             -61.380 VGA_drawPixel:VGA\|HozsigIndicator.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.533              -2.015 clock  " "   -1.533              -2.015 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927776614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.274 " "Worst-case hold slack is 0.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 VGA_clock:VGAClk\|T25MHZClock  " "    0.274               0.000 VGA_clock:VGAClk\|T25MHZClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 VGA_drawPixel:VGA\|HozsigIndicator.000  " "    0.372               0.000 VGA_drawPixel:VGA\|HozsigIndicator.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 clock  " "    0.501               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927776618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927776620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927776622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.821 " "Worst-case minimum pulse width slack is -0.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.821              -2.862 clock  " "   -0.821              -2.862 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -28.698 VGA_clock:VGAClk\|T25MHZClock  " "   -0.394             -28.698 VGA_clock:VGAClk\|T25MHZClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776624 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -17.479 VGA_drawPixel:VGA\|HozsigIndicator.000  " "   -0.394             -17.479 VGA_drawPixel:VGA\|HozsigIndicator.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927776624 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927776624 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554927776637 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927776819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777641 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777730 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1554927777733 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.391 " "Worst-case setup slack is -1.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.391             -45.740 VGA_clock:VGAClk\|T25MHZClock  " "   -1.391             -45.740 VGA_clock:VGAClk\|T25MHZClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.313             -27.696 VGA_drawPixel:VGA\|HozsigIndicator.000  " "   -1.313             -27.696 VGA_drawPixel:VGA\|HozsigIndicator.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.744              -0.750 clock  " "   -0.744              -0.750 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.023 " "Worst-case hold slack is 0.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.023               0.000 VGA_drawPixel:VGA\|HozsigIndicator.000  " "    0.023               0.000 VGA_drawPixel:VGA\|HozsigIndicator.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029               0.000 VGA_clock:VGAClk\|T25MHZClock  " "    0.029               0.000 VGA_clock:VGAClk\|T25MHZClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 clock  " "    0.271               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777742 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777744 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.706 " "Worst-case minimum pulse width slack is -0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.706              -2.122 clock  " "   -0.706              -2.122 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.197 VGA_drawPixel:VGA\|HozsigIndicator.000  " "   -0.015              -0.197 VGA_drawPixel:VGA\|HozsigIndicator.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.060               0.000 VGA_clock:VGAClk\|T25MHZClock  " "    0.060               0.000 VGA_clock:VGAClk\|T25MHZClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777745 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554927777759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777959 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1554927777962 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.228 " "Worst-case setup slack is -1.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.228             -39.307 VGA_clock:VGAClk\|T25MHZClock  " "   -1.228             -39.307 VGA_clock:VGAClk\|T25MHZClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.174             -24.011 VGA_drawPixel:VGA\|HozsigIndicator.000  " "   -1.174             -24.011 VGA_drawPixel:VGA\|HozsigIndicator.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618              -0.618 clock  " "   -0.618              -0.618 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.015 " "Worst-case hold slack is -0.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 VGA_drawPixel:VGA\|HozsigIndicator.000  " "   -0.015              -0.015 VGA_drawPixel:VGA\|HozsigIndicator.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 VGA_clock:VGAClk\|T25MHZClock  " "    0.038               0.000 VGA_clock:VGAClk\|T25MHZClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 clock  " "    0.243               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777969 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777973 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.694 " "Worst-case minimum pulse width slack is -0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694              -2.091 clock  " "   -0.694              -2.091 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 VGA_drawPixel:VGA\|HozsigIndicator.000  " "    0.021               0.000 VGA_drawPixel:VGA\|HozsigIndicator.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 VGA_clock:VGAClk\|T25MHZClock  " "    0.084               0.000 VGA_clock:VGAClk\|T25MHZClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554927777974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927777974 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927779753 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927779753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5174 " "Peak virtual memory: 5174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554927779801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 21:22:59 2019 " "Processing ended: Wed Apr 10 21:22:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554927779801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554927779801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554927779801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927779801 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 50 s " "Quartus Prime Flow was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554927780540 ""}
