\doxysection{HSEM\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structHSEM__TypeDef}{}\label{structHSEM__TypeDef}\index{HSEM\_TypeDef@{HSEM\_TypeDef}}


HW Semaphore HSEM.  




{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_ad63cd5733bd83ab8d7e8dc00d81bf78e}{R}} \mbox{[}16\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_aed66534e00034a64ac68f6b775f2a51d}{Reserved1}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_a05a6248fa13bb3550041fec15e7bf36f}{RLR}} \mbox{[}16\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_a034041a25c510fa0992b4a74ba368182}{Reserved2}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_a4946861e406fb6bee3f60d697fbaf37b}{C1\+IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_af3877a8db1cbed614cdbce2ee256b677}{C1\+ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_a382114eb443044dc93476aabdd0b9d5b}{C1\+ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_a95c2a920d6552f69191bf1d168dbdaad}{C1\+MISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_a5e9388284969126cb857aa821824fb1e}{C2\+IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_a33307e78abadc2e962c11bd9ff7b7cd1}{C2\+ICR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_a8d87d6b24326561113dd40ece1ab92d3}{C2\+ISR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_a89da1b3a852cf994180c980f3df32635}{C2\+MISR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_a853251fee2b6eb39a36cc961760f076e}{Reserved}} \mbox{[}8\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structHSEM__TypeDef_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
HW Semaphore HSEM. 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00510}{510}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structHSEM__TypeDef_af3877a8db1cbed614cdbce2ee256b677}\label{structHSEM__TypeDef_af3877a8db1cbed614cdbce2ee256b677} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!C1ICR@{C1ICR}}
\index{C1ICR@{C1ICR}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C1ICR}{C1ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C1\+ICR}

HSEM CPU1 interrupt clear register , Address offset\+: 104h ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00517}{517}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_a4946861e406fb6bee3f60d697fbaf37b}\label{structHSEM__TypeDef_a4946861e406fb6bee3f60d697fbaf37b} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!C1IER@{C1IER}}
\index{C1IER@{C1IER}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C1IER}{C1IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C1\+IER}

HSEM CPU1 interrupt enable register , Address offset\+: 100h ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00516}{516}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_a382114eb443044dc93476aabdd0b9d5b}\label{structHSEM__TypeDef_a382114eb443044dc93476aabdd0b9d5b} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!C1ISR@{C1ISR}}
\index{C1ISR@{C1ISR}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C1ISR}{C1ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C1\+ISR}

HSEM CPU1 interrupt status register , Address offset\+: 108h ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00518}{518}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_a95c2a920d6552f69191bf1d168dbdaad}\label{structHSEM__TypeDef_a95c2a920d6552f69191bf1d168dbdaad} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!C1MISR@{C1MISR}}
\index{C1MISR@{C1MISR}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C1MISR}{C1MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C1\+MISR}

HSEM CPU1 masked interrupt status register , Address offset\+: 10Ch ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00519}{519}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_a33307e78abadc2e962c11bd9ff7b7cd1}\label{structHSEM__TypeDef_a33307e78abadc2e962c11bd9ff7b7cd1} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!C2ICR@{C2ICR}}
\index{C2ICR@{C2ICR}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2ICR}{C2ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+ICR}

HSEM CPU2 interrupt clear register , Address offset\+: 114h ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00521}{521}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_a5e9388284969126cb857aa821824fb1e}\label{structHSEM__TypeDef_a5e9388284969126cb857aa821824fb1e} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!C2IER@{C2IER}}
\index{C2IER@{C2IER}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2IER}{C2IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+IER}

HSEM CPU2 interrupt enable register , Address offset\+: 110h ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00520}{520}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_a8d87d6b24326561113dd40ece1ab92d3}\label{structHSEM__TypeDef_a8d87d6b24326561113dd40ece1ab92d3} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!C2ISR@{C2ISR}}
\index{C2ISR@{C2ISR}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2ISR}{C2ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+ISR}

HSEM CPU2 interrupt status register , Address offset\+: 118h ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00522}{522}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_a89da1b3a852cf994180c980f3df32635}\label{structHSEM__TypeDef_a89da1b3a852cf994180c980f3df32635} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!C2MISR@{C2MISR}}
\index{C2MISR@{C2MISR}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{C2MISR}{C2MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C2\+MISR}

HSEM CPU2 masked interrupt status register , Address offset\+: 11Ch ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00523}{523}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}\label{structHSEM__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!CR@{CR}}
\index{CR@{CR}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

HSEM Semaphore clear register , Address offset\+: 140h ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00525}{525}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_a84c491be6c66b1d5b6a2efd0740b3d0c}\label{structHSEM__TypeDef_a84c491be6c66b1d5b6a2efd0740b3d0c} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!KEYR@{KEYR}}
\index{KEYR@{KEYR}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR}{KEYR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR}

HSEM Semaphore clear key register , Address offset\+: 144h ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00526}{526}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_ad63cd5733bd83ab8d7e8dc00d81bf78e}\label{structHSEM__TypeDef_ad63cd5733bd83ab8d7e8dc00d81bf78e} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!R@{R}}
\index{R@{R}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{R}{R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\mbox{[}16\mbox{]}}

HSEM 2-\/step write lock and read back registers, Address offset\+: 00h-\/3\+Ch ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00512}{512}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_a853251fee2b6eb39a36cc961760f076e}\label{structHSEM__TypeDef_a853251fee2b6eb39a36cc961760f076e} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!Reserved@{Reserved}}
\index{Reserved@{Reserved}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved}{Reserved}}
{\footnotesize\ttfamily uint32\+\_\+t Reserved\mbox{[}8\mbox{]}}

Reserved Address offset\+: 120h-\/13\+Ch 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00524}{524}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_aed66534e00034a64ac68f6b775f2a51d}\label{structHSEM__TypeDef_aed66534e00034a64ac68f6b775f2a51d} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!Reserved1@{Reserved1}}
\index{Reserved1@{Reserved1}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved1}{Reserved1}}
{\footnotesize\ttfamily uint32\+\_\+t Reserved1\mbox{[}16\mbox{]}}

Reserved Address offset\+: 40h-\/7\+Ch ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00513}{513}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_a034041a25c510fa0992b4a74ba368182}\label{structHSEM__TypeDef_a034041a25c510fa0992b4a74ba368182} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!Reserved2@{Reserved2}}
\index{Reserved2@{Reserved2}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved2}{Reserved2}}
{\footnotesize\ttfamily uint32\+\_\+t Reserved2\mbox{[}16\mbox{]}}

Reserved Address offset\+: C0h-\/\+FCh ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00515}{515}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structHSEM__TypeDef_a05a6248fa13bb3550041fec15e7bf36f}\label{structHSEM__TypeDef_a05a6248fa13bb3550041fec15e7bf36f} 
\index{HSEM\_TypeDef@{HSEM\_TypeDef}!RLR@{RLR}}
\index{RLR@{RLR}!HSEM\_TypeDef@{HSEM\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RLR}{RLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RLR\mbox{[}16\mbox{]}}

HSEM 1-\/step read lock registers, Address offset\+: 80h-\/\+BCh ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00514}{514}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
