INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micro/Vivado EE316/project_6_tb/project_6_tb.srcs/sources_1/imports/new/disp_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micro/Vivado EE316/project_6_tb/project_6_tb.srcs/sources_1/imports/new/down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micro/Vivado EE316/project_6_tb/project_6_tb.srcs/sources_1/imports/new/hex_to_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_to_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micro/Vivado EE316/project_6_tb/project_6_tb.srcs/sources_1/imports/new/up_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/micro/Vivado EE316/project_6_tb/project_6_tb.srcs/sim_1/imports/new/tb_top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_module
