module SPU(input logic [31:0] a,c,EX,BX,
			  input logic code,shape,color,
			  output logic [157:0] posicionesConColor,
			  output logic [31:0] SPUResult);
			  
			  
			  logic [31:0] ab2Res,altRes,cadRes,camRes,capRes,cd2Res,cd3Res,divRes,dr8Res,dyxRes,mulRes,potRes,dr8Res;
			  
			  
			  
			  
			  ab2 ab2_Unit(a,BX,ab2Res);
			  alt alt_Unit(a,BX,altRes);
			  cad cad_Unit(a,cadRes);
			  cam cam_Unit(a,BX,EX,camRes);
			  cap cap_Unit();
			  cd2 cd2_Unit();
			  cd3 cd3_Unit();
			  div div_Unit();
			  dr8 dr8_Unit();
			  dyx dyx_Unit();
			  mul mul_Unit();
			  pot pot_Unit();
			  dr8 dr8_Unit();
			  
			  
			  
			  
			  
			  
			  
			  
			  
			  
			  
			  
			  
			  
endmodule 