#generate post synth timing netlist with VTR
vpr ./k6_frac_N10_40nm.xml multiclock.blif --gen_post_synthesis_netlist on
