#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jul 20 20:15:35 2019
# Process ID: 2188
# Current directory: C:/Users/Josh/Programming/Projects/verilog/FPGA-ALU/FPGA-ALU.runs/synth_1
# Command line: vivado.exe -log DISP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DISP.tcl
# Log file: C:/Users/Josh/Programming/Projects/verilog/FPGA-ALU/FPGA-ALU.runs/synth_1/DISP.vds
# Journal file: C:/Users/Josh/Programming/Projects/verilog/FPGA-ALU/FPGA-ALU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DISP.tcl -notrace
