<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\src\segment_led.sv<br>
H:\git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\src\seven_segment_with_dp.sv<br>
H:\git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\src\ultrasonic1.sv<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-6</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 04 00:37:58 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.375s, Elapsed time = 0h 0m 0.321s, Peak memory usage = 256.012MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.03s, Peak memory usage = 256.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.013s, Peak memory usage = 256.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 256.012MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 256.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 256.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 256.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 256.012MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.028s, Peak memory usage = 256.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 256.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.005s, Peak memory usage = 256.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 8s, Elapsed time = 0h 0m 8s, Peak memory usage = 256.012MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.141s, Peak memory usage = 256.012MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 256.012MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 8s, Elapsed time = 0h 0m 8s, Peak memory usage = 256.012MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>33</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>33</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>132</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>59</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>354</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>70</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>69</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>215</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>107</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>107</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>8</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>469(362 LUT, 107 ALU) / 20736</td>
<td>3%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>132 / 16173</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>132 / 16173</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>timer_keypolling/keypolling</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>timer_keypolling/overflow_s0/Q </td>
</tr>
<tr>
<td>timer_instance/lower_speaker</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>timer_instance/overflow_s0/Q </td>
</tr>
<tr>
<td>timer_instance3/upper_speaker</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>timer_instance3/overflow_s0/Q </td>
</tr>
<tr>
<td>timer_swpolling/swpolling</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>timer_swpolling/overflow_s0/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>222.2(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>timer_keypolling/keypolling</td>
<td>100.0(MHz)</td>
<td>54.2(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>timer_instance/lower_speaker</td>
<td>100.0(MHz)</td>
<td>487.8(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>timer_instance3/upper_speaker</td>
<td>100.0(MHz)</td>
<td>487.8(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>timer_swpolling/swpolling</td>
<td>100.0(MHz)</td>
<td>443.9(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>timer_swpolling/swpolling[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>timer_keypolling/keypolling[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>timer_swpolling/swpolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>timer_swpolling/overflow_s0/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_value_0_s1/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>key_value_0_s1/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n46_s/I0</td>
</tr>
<tr>
<td>1.198</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n46_s/COUT</td>
</tr>
<tr>
<td>1.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>1.233</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>n45_s/COUT</td>
</tr>
<tr>
<td>1.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>1.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n44_s/COUT</td>
</tr>
<tr>
<td>1.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>1.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n43_s/COUT</td>
</tr>
<tr>
<td>1.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>1.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n42_s/COUT</td>
</tr>
<tr>
<td>1.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>1.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n41_s/COUT</td>
</tr>
<tr>
<td>1.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n40_s/COUT</td>
</tr>
<tr>
<td>1.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>1.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n39_s/COUT</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>1.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n38_s/COUT</td>
</tr>
<tr>
<td>1.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>1.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n37_s/COUT</td>
</tr>
<tr>
<td>1.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>1.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n36_s/COUT</td>
</tr>
<tr>
<td>1.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>1.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n35_s/COUT</td>
</tr>
<tr>
<td>1.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>1.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n34_s/COUT</td>
</tr>
<tr>
<td>1.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>1.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n33_s/COUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>2.126</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n32_s/SUM</td>
</tr>
<tr>
<td>2.363</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s170/I0</td>
</tr>
<tr>
<td>2.880</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>timer_instance/n38_s170/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s140/I1</td>
</tr>
<tr>
<td>3.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s140/F</td>
</tr>
<tr>
<td>3.909</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s210/I2</td>
</tr>
<tr>
<td>4.362</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s210/F</td>
</tr>
<tr>
<td>4.599</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s164/I1</td>
</tr>
<tr>
<td>5.154</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s164/F</td>
</tr>
<tr>
<td>5.391</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s156/I1</td>
</tr>
<tr>
<td>5.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>timer_instance/n38_s156/F</td>
</tr>
<tr>
<td>6.183</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s208/I0</td>
</tr>
<tr>
<td>6.700</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s208/F</td>
</tr>
<tr>
<td>6.937</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s148/I1</td>
</tr>
<tr>
<td>7.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s148/F</td>
</tr>
<tr>
<td>7.729</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s124/I0</td>
</tr>
<tr>
<td>8.246</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>timer_instance/n38_s124/F</td>
</tr>
<tr>
<td>8.483</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s97/I1</td>
</tr>
<tr>
<td>9.038</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s97/F</td>
</tr>
<tr>
<td>9.275</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s103/I1</td>
</tr>
<tr>
<td>9.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s103/F</td>
</tr>
<tr>
<td>10.067</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s100/I2</td>
</tr>
<tr>
<td>10.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>timer_instance/n38_s100/F</td>
</tr>
<tr>
<td>10.757</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>11.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>11.549</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s61/I0</td>
</tr>
<tr>
<td>12.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>timer_instance/n38_s61/F</td>
</tr>
<tr>
<td>12.303</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s52/I1</td>
</tr>
<tr>
<td>12.858</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s52/F</td>
</tr>
<tr>
<td>13.095</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s37/I1</td>
</tr>
<tr>
<td>13.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>timer_instance/n38_s37/F</td>
</tr>
<tr>
<td>13.887</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n51_s11/I1</td>
</tr>
<tr>
<td>14.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>nanaseg/segment_led_inst/n51_s11/F</td>
</tr>
<tr>
<td>14.679</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s23/I0</td>
</tr>
<tr>
<td>15.196</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s23/F</td>
</tr>
<tr>
<td>15.433</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s14/I1</td>
</tr>
<tr>
<td>15.988</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s14/F</td>
</tr>
<tr>
<td>16.225</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s10/I0</td>
</tr>
<tr>
<td>16.742</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>timer_instance/n38_s10/F</td>
</tr>
<tr>
<td>16.979</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n56_s3/I1</td>
</tr>
<tr>
<td>17.534</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n56_s3/F</td>
</tr>
<tr>
<td>17.771</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n56_s1/I1</td>
</tr>
<tr>
<td>18.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n56_s1/F</td>
</tr>
<tr>
<td>18.563</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>timer_keypolling/keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>nanaseg/segment_led_inst/segment_out_0_s1</td>
</tr>
<tr>
<td>10.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.700, 69.085%; route: 5.451, 29.653%; tC2Q: 0.232, 1.262%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>timer_swpolling/swpolling[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>timer_keypolling/keypolling[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>timer_swpolling/swpolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>timer_swpolling/overflow_s0/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_value_0_s1/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>key_value_0_s1/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n46_s/I0</td>
</tr>
<tr>
<td>1.198</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n46_s/COUT</td>
</tr>
<tr>
<td>1.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>1.233</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>n45_s/COUT</td>
</tr>
<tr>
<td>1.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>1.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n44_s/COUT</td>
</tr>
<tr>
<td>1.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>1.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n43_s/COUT</td>
</tr>
<tr>
<td>1.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>1.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n42_s/COUT</td>
</tr>
<tr>
<td>1.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>1.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n41_s/COUT</td>
</tr>
<tr>
<td>1.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n40_s/COUT</td>
</tr>
<tr>
<td>1.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>1.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n39_s/COUT</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>1.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n38_s/COUT</td>
</tr>
<tr>
<td>1.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>1.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n37_s/COUT</td>
</tr>
<tr>
<td>1.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>1.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n36_s/COUT</td>
</tr>
<tr>
<td>1.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>1.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n35_s/COUT</td>
</tr>
<tr>
<td>1.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>1.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n34_s/COUT</td>
</tr>
<tr>
<td>1.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>1.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n33_s/COUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>2.126</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n32_s/SUM</td>
</tr>
<tr>
<td>2.363</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s170/I0</td>
</tr>
<tr>
<td>2.880</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>timer_instance/n38_s170/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s140/I1</td>
</tr>
<tr>
<td>3.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s140/F</td>
</tr>
<tr>
<td>3.909</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s210/I2</td>
</tr>
<tr>
<td>4.362</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s210/F</td>
</tr>
<tr>
<td>4.599</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s164/I1</td>
</tr>
<tr>
<td>5.154</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s164/F</td>
</tr>
<tr>
<td>5.391</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s156/I1</td>
</tr>
<tr>
<td>5.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>timer_instance/n38_s156/F</td>
</tr>
<tr>
<td>6.183</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s208/I0</td>
</tr>
<tr>
<td>6.700</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s208/F</td>
</tr>
<tr>
<td>6.937</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s148/I1</td>
</tr>
<tr>
<td>7.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s148/F</td>
</tr>
<tr>
<td>7.729</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s124/I0</td>
</tr>
<tr>
<td>8.246</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>timer_instance/n38_s124/F</td>
</tr>
<tr>
<td>8.483</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s97/I1</td>
</tr>
<tr>
<td>9.038</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s97/F</td>
</tr>
<tr>
<td>9.275</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s103/I1</td>
</tr>
<tr>
<td>9.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s103/F</td>
</tr>
<tr>
<td>10.067</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s100/I2</td>
</tr>
<tr>
<td>10.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>timer_instance/n38_s100/F</td>
</tr>
<tr>
<td>10.757</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>11.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>11.549</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s61/I0</td>
</tr>
<tr>
<td>12.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>timer_instance/n38_s61/F</td>
</tr>
<tr>
<td>12.303</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s52/I1</td>
</tr>
<tr>
<td>12.858</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s52/F</td>
</tr>
<tr>
<td>13.095</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s37/I1</td>
</tr>
<tr>
<td>13.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>timer_instance/n38_s37/F</td>
</tr>
<tr>
<td>13.887</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n51_s11/I1</td>
</tr>
<tr>
<td>14.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>nanaseg/segment_led_inst/n51_s11/F</td>
</tr>
<tr>
<td>14.679</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s23/I0</td>
</tr>
<tr>
<td>15.196</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s23/F</td>
</tr>
<tr>
<td>15.433</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s14/I1</td>
</tr>
<tr>
<td>15.988</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s14/F</td>
</tr>
<tr>
<td>16.225</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s5/I0</td>
</tr>
<tr>
<td>16.742</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>timer_instance/n38_s5/F</td>
</tr>
<tr>
<td>16.979</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n54_s3/I1</td>
</tr>
<tr>
<td>17.534</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n54_s3/F</td>
</tr>
<tr>
<td>17.771</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n54_s1/I1</td>
</tr>
<tr>
<td>18.326</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n54_s1/F</td>
</tr>
<tr>
<td>18.563</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>timer_keypolling/keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>nanaseg/segment_led_inst/segment_out_2_s1</td>
</tr>
<tr>
<td>10.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_2_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.700, 69.085%; route: 5.451, 29.653%; tC2Q: 0.232, 1.262%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>timer_swpolling/swpolling[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>timer_keypolling/keypolling[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>timer_swpolling/swpolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>timer_swpolling/overflow_s0/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_value_0_s1/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>key_value_0_s1/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n46_s/I0</td>
</tr>
<tr>
<td>1.198</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n46_s/COUT</td>
</tr>
<tr>
<td>1.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>1.233</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>n45_s/COUT</td>
</tr>
<tr>
<td>1.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>1.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n44_s/COUT</td>
</tr>
<tr>
<td>1.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>1.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n43_s/COUT</td>
</tr>
<tr>
<td>1.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>1.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n42_s/COUT</td>
</tr>
<tr>
<td>1.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>1.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n41_s/COUT</td>
</tr>
<tr>
<td>1.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n40_s/COUT</td>
</tr>
<tr>
<td>1.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>1.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n39_s/COUT</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>1.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n38_s/COUT</td>
</tr>
<tr>
<td>1.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>1.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n37_s/COUT</td>
</tr>
<tr>
<td>1.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>1.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n36_s/COUT</td>
</tr>
<tr>
<td>1.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>1.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n35_s/COUT</td>
</tr>
<tr>
<td>1.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>1.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n34_s/COUT</td>
</tr>
<tr>
<td>1.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>1.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n33_s/COUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>2.126</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n32_s/SUM</td>
</tr>
<tr>
<td>2.363</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s170/I0</td>
</tr>
<tr>
<td>2.880</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>timer_instance/n38_s170/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s140/I1</td>
</tr>
<tr>
<td>3.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s140/F</td>
</tr>
<tr>
<td>3.909</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s210/I2</td>
</tr>
<tr>
<td>4.362</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s210/F</td>
</tr>
<tr>
<td>4.599</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s164/I1</td>
</tr>
<tr>
<td>5.154</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s164/F</td>
</tr>
<tr>
<td>5.391</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s156/I1</td>
</tr>
<tr>
<td>5.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>timer_instance/n38_s156/F</td>
</tr>
<tr>
<td>6.183</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s208/I0</td>
</tr>
<tr>
<td>6.700</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s208/F</td>
</tr>
<tr>
<td>6.937</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s148/I1</td>
</tr>
<tr>
<td>7.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s148/F</td>
</tr>
<tr>
<td>7.729</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s124/I0</td>
</tr>
<tr>
<td>8.246</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>timer_instance/n38_s124/F</td>
</tr>
<tr>
<td>8.483</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s97/I1</td>
</tr>
<tr>
<td>9.038</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s97/F</td>
</tr>
<tr>
<td>9.275</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s103/I1</td>
</tr>
<tr>
<td>9.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s103/F</td>
</tr>
<tr>
<td>10.067</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s100/I2</td>
</tr>
<tr>
<td>10.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>timer_instance/n38_s100/F</td>
</tr>
<tr>
<td>10.757</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>11.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>11.549</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s61/I0</td>
</tr>
<tr>
<td>12.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>timer_instance/n38_s61/F</td>
</tr>
<tr>
<td>12.303</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s52/I1</td>
</tr>
<tr>
<td>12.858</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s52/F</td>
</tr>
<tr>
<td>13.095</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s37/I1</td>
</tr>
<tr>
<td>13.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>timer_instance/n38_s37/F</td>
</tr>
<tr>
<td>13.887</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n51_s11/I1</td>
</tr>
<tr>
<td>14.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>nanaseg/segment_led_inst/n51_s11/F</td>
</tr>
<tr>
<td>14.679</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s23/I0</td>
</tr>
<tr>
<td>15.196</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s23/F</td>
</tr>
<tr>
<td>15.433</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s14/I1</td>
</tr>
<tr>
<td>15.988</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s14/F</td>
</tr>
<tr>
<td>16.225</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s10/I0</td>
</tr>
<tr>
<td>16.742</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>timer_instance/n38_s10/F</td>
</tr>
<tr>
<td>16.979</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n53_s2/I1</td>
</tr>
<tr>
<td>17.534</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n53_s2/F</td>
</tr>
<tr>
<td>17.771</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n53_s1/I0</td>
</tr>
<tr>
<td>18.288</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n53_s1/F</td>
</tr>
<tr>
<td>18.525</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>timer_keypolling/keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>nanaseg/segment_led_inst/segment_out_3_s1</td>
</tr>
<tr>
<td>10.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_3_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.662, 69.021%; route: 5.451, 29.714%; tC2Q: 0.232, 1.265%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>timer_swpolling/swpolling[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>timer_keypolling/keypolling[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>timer_swpolling/swpolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>timer_swpolling/overflow_s0/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_value_0_s1/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>key_value_0_s1/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n46_s/I0</td>
</tr>
<tr>
<td>1.198</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n46_s/COUT</td>
</tr>
<tr>
<td>1.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>1.233</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>n45_s/COUT</td>
</tr>
<tr>
<td>1.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>1.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n44_s/COUT</td>
</tr>
<tr>
<td>1.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>1.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n43_s/COUT</td>
</tr>
<tr>
<td>1.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>1.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n42_s/COUT</td>
</tr>
<tr>
<td>1.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>1.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n41_s/COUT</td>
</tr>
<tr>
<td>1.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n40_s/COUT</td>
</tr>
<tr>
<td>1.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>1.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n39_s/COUT</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>1.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n38_s/COUT</td>
</tr>
<tr>
<td>1.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>1.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n37_s/COUT</td>
</tr>
<tr>
<td>1.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>1.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n36_s/COUT</td>
</tr>
<tr>
<td>1.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>1.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n35_s/COUT</td>
</tr>
<tr>
<td>1.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>1.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n34_s/COUT</td>
</tr>
<tr>
<td>1.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>1.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n33_s/COUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>2.126</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n32_s/SUM</td>
</tr>
<tr>
<td>2.363</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s170/I0</td>
</tr>
<tr>
<td>2.880</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>timer_instance/n38_s170/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s140/I1</td>
</tr>
<tr>
<td>3.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s140/F</td>
</tr>
<tr>
<td>3.909</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s210/I2</td>
</tr>
<tr>
<td>4.362</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s210/F</td>
</tr>
<tr>
<td>4.599</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s164/I1</td>
</tr>
<tr>
<td>5.154</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s164/F</td>
</tr>
<tr>
<td>5.391</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s156/I1</td>
</tr>
<tr>
<td>5.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>timer_instance/n38_s156/F</td>
</tr>
<tr>
<td>6.183</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s208/I0</td>
</tr>
<tr>
<td>6.700</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s208/F</td>
</tr>
<tr>
<td>6.937</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s148/I1</td>
</tr>
<tr>
<td>7.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s148/F</td>
</tr>
<tr>
<td>7.729</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s124/I0</td>
</tr>
<tr>
<td>8.246</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>timer_instance/n38_s124/F</td>
</tr>
<tr>
<td>8.483</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s97/I1</td>
</tr>
<tr>
<td>9.038</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s97/F</td>
</tr>
<tr>
<td>9.275</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s103/I1</td>
</tr>
<tr>
<td>9.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s103/F</td>
</tr>
<tr>
<td>10.067</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s100/I2</td>
</tr>
<tr>
<td>10.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>timer_instance/n38_s100/F</td>
</tr>
<tr>
<td>10.757</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>11.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>11.549</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s61/I0</td>
</tr>
<tr>
<td>12.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>timer_instance/n38_s61/F</td>
</tr>
<tr>
<td>12.303</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s52/I1</td>
</tr>
<tr>
<td>12.858</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s52/F</td>
</tr>
<tr>
<td>13.095</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s37/I1</td>
</tr>
<tr>
<td>13.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>timer_instance/n38_s37/F</td>
</tr>
<tr>
<td>13.887</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n51_s11/I1</td>
</tr>
<tr>
<td>14.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>nanaseg/segment_led_inst/n51_s11/F</td>
</tr>
<tr>
<td>14.679</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s23/I0</td>
</tr>
<tr>
<td>15.196</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s23/F</td>
</tr>
<tr>
<td>15.433</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s14/I1</td>
</tr>
<tr>
<td>15.988</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s14/F</td>
</tr>
<tr>
<td>16.225</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s10/I0</td>
</tr>
<tr>
<td>16.742</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>timer_instance/n38_s10/F</td>
</tr>
<tr>
<td>16.979</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n51_s4/I0</td>
</tr>
<tr>
<td>17.496</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n51_s4/F</td>
</tr>
<tr>
<td>17.733</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n51_s2/I1</td>
</tr>
<tr>
<td>18.288</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n51_s2/F</td>
</tr>
<tr>
<td>18.525</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>timer_keypolling/keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>nanaseg/segment_led_inst/segment_out_5_s1</td>
</tr>
<tr>
<td>10.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_5_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.662, 69.021%; route: 5.451, 29.714%; tC2Q: 0.232, 1.265%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_value_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>timer_swpolling/swpolling[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>timer_keypolling/keypolling[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>timer_swpolling/swpolling</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>16</td>
<td>timer_swpolling/overflow_s0/Q</td>
</tr>
<tr>
<td>0.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>key_value_0_s1/CLK</td>
</tr>
<tr>
<td>0.412</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>key_value_0_s1/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n46_s/I0</td>
</tr>
<tr>
<td>1.198</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>n46_s/COUT</td>
</tr>
<tr>
<td>1.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>1.233</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>n45_s/COUT</td>
</tr>
<tr>
<td>1.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>1.268</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n44_s/COUT</td>
</tr>
<tr>
<td>1.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>1.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n43_s/COUT</td>
</tr>
<tr>
<td>1.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>1.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n42_s/COUT</td>
</tr>
<tr>
<td>1.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>1.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n41_s/COUT</td>
</tr>
<tr>
<td>1.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>1.409</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n40_s/COUT</td>
</tr>
<tr>
<td>1.409</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>1.444</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n39_s/COUT</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>1.480</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n38_s/COUT</td>
</tr>
<tr>
<td>1.480</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>1.515</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n37_s/COUT</td>
</tr>
<tr>
<td>1.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>1.550</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n36_s/COUT</td>
</tr>
<tr>
<td>1.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n35_s/CIN</td>
</tr>
<tr>
<td>1.585</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n35_s/COUT</td>
</tr>
<tr>
<td>1.585</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n34_s/CIN</td>
</tr>
<tr>
<td>1.620</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n34_s/COUT</td>
</tr>
<tr>
<td>1.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n33_s/CIN</td>
</tr>
<tr>
<td>1.656</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n33_s/COUT</td>
</tr>
<tr>
<td>1.656</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>2.126</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>n32_s/SUM</td>
</tr>
<tr>
<td>2.363</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s170/I0</td>
</tr>
<tr>
<td>2.880</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>timer_instance/n38_s170/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s140/I1</td>
</tr>
<tr>
<td>3.672</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s140/F</td>
</tr>
<tr>
<td>3.909</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s210/I2</td>
</tr>
<tr>
<td>4.362</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s210/F</td>
</tr>
<tr>
<td>4.599</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s164/I1</td>
</tr>
<tr>
<td>5.154</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s164/F</td>
</tr>
<tr>
<td>5.391</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s156/I1</td>
</tr>
<tr>
<td>5.946</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>timer_instance/n38_s156/F</td>
</tr>
<tr>
<td>6.183</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s208/I0</td>
</tr>
<tr>
<td>6.700</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s208/F</td>
</tr>
<tr>
<td>6.937</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s148/I1</td>
</tr>
<tr>
<td>7.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s148/F</td>
</tr>
<tr>
<td>7.729</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s124/I0</td>
</tr>
<tr>
<td>8.246</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>timer_instance/n38_s124/F</td>
</tr>
<tr>
<td>8.483</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s97/I1</td>
</tr>
<tr>
<td>9.038</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s97/F</td>
</tr>
<tr>
<td>9.275</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s103/I1</td>
</tr>
<tr>
<td>9.830</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s103/F</td>
</tr>
<tr>
<td>10.067</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s100/I2</td>
</tr>
<tr>
<td>10.520</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>timer_instance/n38_s100/F</td>
</tr>
<tr>
<td>10.757</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s89/I1</td>
</tr>
<tr>
<td>11.312</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>timer_instance/n38_s89/F</td>
</tr>
<tr>
<td>11.549</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s61/I0</td>
</tr>
<tr>
<td>12.066</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>timer_instance/n38_s61/F</td>
</tr>
<tr>
<td>12.303</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s52/I1</td>
</tr>
<tr>
<td>12.858</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s52/F</td>
</tr>
<tr>
<td>13.095</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s37/I1</td>
</tr>
<tr>
<td>13.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>timer_instance/n38_s37/F</td>
</tr>
<tr>
<td>13.887</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n51_s11/I1</td>
</tr>
<tr>
<td>14.442</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>nanaseg/segment_led_inst/n51_s11/F</td>
</tr>
<tr>
<td>14.679</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s23/I0</td>
</tr>
<tr>
<td>15.196</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>timer_instance/n38_s23/F</td>
</tr>
<tr>
<td>15.433</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s14/I1</td>
</tr>
<tr>
<td>15.988</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>timer_instance/n38_s14/F</td>
</tr>
<tr>
<td>16.225</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>timer_instance/n38_s5/I0</td>
</tr>
<tr>
<td>16.742</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>timer_instance/n38_s5/F</td>
</tr>
<tr>
<td>16.979</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n50_s4/I0</td>
</tr>
<tr>
<td>17.496</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n50_s4/F</td>
</tr>
<tr>
<td>17.733</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n50_s2/I1</td>
</tr>
<tr>
<td>18.288</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/n50_s2/F</td>
</tr>
<tr>
<td>18.525</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>timer_keypolling/keypolling</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>38</td>
<td>timer_keypolling/overflow_s0/Q</td>
</tr>
<tr>
<td>10.180</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1/CLK</td>
</tr>
<tr>
<td>10.145</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>nanaseg/segment_led_inst/segment_out_6_s1</td>
</tr>
<tr>
<td>10.110</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>nanaseg/segment_led_inst/segment_out_6_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.662, 69.021%; route: 5.451, 29.714%; tC2Q: 0.232, 1.265%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.180, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
