0.7
2020.2
May  7 2023
15:24:31
D:/prj_FPGA/p3_cmoda7_uart2pc_demo/p3_cmoda7_uart2pc_demo.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/prj_FPGA/p3_cmoda7_uart2pc_demo/p3_cmoda7_uart2pc_demo.srcs/sources_1/new/clk_div.v,1711102506,verilog,,D:/prj_FPGA/p3_cmoda7_uart2pc_demo/p3_cmoda7_uart2pc_demo.srcs/sources_1/new/uart_tx.v,,clock_div,,,,,,,,
D:/prj_FPGA/p3_cmoda7_uart2pc_demo/p3_cmoda7_uart2pc_demo.srcs/sources_1/new/top_module.v,1711105235,verilog,,,,top_module,,,,,,,,
D:/prj_FPGA/p3_cmoda7_uart2pc_demo/p3_cmoda7_uart2pc_demo.srcs/sources_1/new/uart_tx.v,1711291664,verilog,,D:/prj_FPGA/p3_cmoda7_uart2pc_demo/p3_cmoda7_uart2pc_demo.srcs/sources_1/new/top_module.v,,uart_tx,,,,,,,,
