// Seed: 3940890549
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    input logic id_6,
    output id_7,
    input logic id_8,
    output id_9,
    input id_10,
    input logic id_11,
    input logic id_12,
    output id_13
);
  assign id_0 = 1;
  logic id_14;
  assign id_7[1] = 1 ? id_6 && 1 && 1 : &id_10 + id_11;
  logic id_15;
  type_24(
      1, 1, id_2
  );
endmodule
