# High-Performance-8-Bit-Comparator-Using-Pipeline-And-Clock-Gating-Technique.
This repository documents the design and physical implementation of an 8-bit synchronous magnitude comparator optimized for high-speed operation and low power consumption. The design leverages pipelining to achieve a high operating frequency and clock gating to significantly reduce dynamic power consumption.
# ‚ö° High-Speed Pipelined 8-bit Comparator (90nm CMOS)

### üß† Developed by Maitrya M. Sontakke  
**B.Tech Electronics & Communication Engineering, IIITDM Kurnool**  
üìÖ *October 2025*  
üìÇ *Cadence Genus + Innovus Design Flow*  
üèó *Synthesis, Floorplanning, Placement, Routing, STA, Power, DRC & Connectivity Verified*

---

## üìò **Project Overview**

This project presents a **High-Speed Pipelined 8-bit Comparator** implemented using **90nm CMOS technology**.  
The design achieves **optimized timing, low power**, and **clean DRC/Connectivity** verification results.

> ‚öôÔ∏è Implemented using Cadence Genus for synthesis and Innovus for place-and-route.

The pipeline architecture enables faster comparison by dividing the logic into multiple stages, thus reducing the critical path delay and improving overall throughput.

---

## üß© **Architecture Overview**

- **Input Stage:** Latches 8-bit inputs into register banks.  
- **Pipelined Core:** Performs bit-wise comparison in stages (MSB-first).  
- **Equal/Greater/Less Stages:** Sequential propagation through pipelined registers.  
- **Output Stage:** Provides stable comparison outputs (`A>B`, `A<B`, `A=B`).

---

## üßÆ **Design Flow**

| **Step** | **Tool Used** | **File/Report** | **Description** |
|-----------|----------------|------------------|------------------|
| RTL Design | Verilog HDL | `highspeed_pipelined_comparator.v` | RTL implementation. |
| Logic Synthesis | Cadence Genus | `highspeed_pipelined_comparator_area.rpt` | Synthesized gate-level netlist. |
| Floorplanning | Cadence Innovus | `floorplan.def` | Macro and power planning. |
| Placement & CTS | Cadence Innovus | `placement.cts.rpt` | Cell placement & clock tree synthesis. |
| Routing | Cadence Innovus | `routing.def` | Detailed routing and DRC checks. |
| STA | Cadence Genus | `highspeed_pipelined_comparator_timing.rpt` | Static Timing Analysis. |
| Power Analysis | Cadence Innovus | `highspeed_pipelined_comparator_power.rpt` | Power optimization and measurement. |

---

## üìä **90nm High-Speed Pipelined Comparator ‚Äî Key Metrics**

| **Metric** | **Value** | **File Source** | **Notes** |
|-------------|------------|-----------------|------------|
| **Total Cell Area** | 746.303 Œºm¬≤ | `highspeed_pipelined_comparator_area.rpt` | Total standard cell area. |
| **Total Cell Count** | 66 | `highspeed_pipelined_comparator_gates.rpt` | Logic + flip-flops count. |
| **Data Path Delay** | 1.437 ns (1437 ps) | `highspeed_pipelined_comparator_timing.rpt` | Critical path delay. |
| **Max Clock Period (Required)** | 10.0 ns | `constraint_input.sdc` | Target clock = 100 MHz. |
| **Operating Frequency** | 100 MHz | `constraint_input.sdc` | System frequency. |
| **Worst-Case Slack** | +6.124 ns | `highspeed_pipelined_comparator_timing.rpt` | ‚úÖ Timing met with margin. |
| **Total Power** | 6.73√ó10‚Åª‚Åµ W (~67.3 ŒºW) | `highspeed_pipelined_comparator_power.rpt` | Leakage + dynamic + internal. |
| **Leakage Power** | 4.238√ó10‚Åª‚Å∂ W (~4.24 ŒºW) | `highspeed_pipelined_comparator_power.rpt` | Static leakage. |

---

## ‚ö° **Power Breakdown (90nm CMOS)**

| **Power Component** | **Value (W)** | **% of Total Power** | **Description** |
|----------------------|---------------|-----------------------|------------------|
| **Switching Power** | 5.39√ó10‚Åª‚Å∂ | 8.01% | Charging/discharging of nets. |
| **Internal Power** | 5.27√ó10‚Åª‚Åµ | 78.31% | Power within logic cells. |
| **Leakage Power** | 4.24√ó10‚Åª‚Å∂ | 6.29% | Static power when idle. |
| **Total Power** | 6.73√ó10‚Åª‚Åµ | 100% | Combined total. |

---

## üß† **Critical Path Analysis ‚Äî Input to Register Path (Pre-CTS)**

| **Parameter** | **Value** | **Unit** | **Description** |
|----------------|------------|-----------|------------------|
| **Path Group** | clk / default | ‚Äî | Group containing worst path. |
| **Startpoint (Launch)** | A[5] | ‚Äî | Input port. |
| **Endpoint (Capture)** | A_reg_reg[5]/SE | ‚Äî | Scan Enable pin. |
| **Clock Period** | 10,000 | ps | Target (100 MHz). |
| **Required Time** | 9,536 | ps | Constraint (period - setup). |
| **Data Arrival Time** | 3,576 | ps | Time taken to reach endpoint. |
| **Input Delay** | 2,000 | ps | Input constraint. |
| **Slack** | 5,960 | ps | ‚úÖ Timing met comfortably. |

---

## üîÑ **Internal Critical Path ‚Äî Register to Register**

| **Parameter** | **Value** | **Unit** | **Description** |
|----------------|------------|-----------|------------------|
| **Path Group** | reg2reg | ‚Äî | Internal pipeline stage. |
| **Startpoint (Launch)** | A_reg_reg[7]/Q | ‚Äî | Register output. |
| **Endpoint (Capture)** | equal_stage_reg/D | ‚Äî | Next stage input. |
| **Slack (WNS)** | 8,262 | ps | High margin, good timing. |

---

## üß± **Design Rule Check (DRC) Summary ‚Äî 90nm Technology**

| **Violation Type** | **Violation Count** | **Worst Violation Value** | **Significance** |
|---------------------|----------------------|----------------------------|------------------|
| **Max Capacitance** | 0 | 0.000 | All nets within limits. |
| **Max Transition** | 0 | 0.000 | Slew within bounds. |
| **Max Fanout** | 0 | 0 | No overloading. |
| **Max Net Length** | 0 | 0 | Compact routing. |
| **Total Violating Nets** | 0 | ‚Äî | ‚úÖ DRC clean. |

---

## üß© **Physical & Connectivity Verification Summary**

| **Report File** | **Violation Status** | **Description** |
|------------------|-----------------------|------------------|
| `highspeed_pipelined_comparator.drc.rpt` | ‚úÖ No DRC violations | Physical layout clean. |
| `highspeed_pipelined_comparator.antenna.rpt` | ‚úÖ No violations | No antenna effects. |
| `highspeed_pipelined_comparator.conn.rpt` | ‚úÖ Clean | Schematic ‚Üî Layout matched. |

---

## üîç **Connectivity Verification**

| **Parameter** | **Value** | **Description** |
|----------------|------------|------------------|
| **Tool** | Cadence Innovus 20.14-s095_1 | Physical verification. |
| **Command** | `verifyConnectivity -type all -error 1000 -warning 50` | Checks for shorts/opens. |
| **Problems/Warnings** | 0 | ‚úÖ No issues. |
| **Status** | ‚ÄúFound no problems or warnings.‚Äù | Clean layout. |

---

## üß© Design Visualization

Below are the design representations for the **High-Performance 8-Bit Comparator**:

### üß† Gate-Level Schematic
![Gate-Level Schematic](gatelevel.png)

### üß© No Layout View
![No Layout View](Nolayoutview.png)

### üß± Complete Layout View
![Complete Layout View](completelayout.png)

### üåê 3D Layout ‚Äì Top View
![3D Layout Top View](Topview.png)

### üåê 3D Layout ‚Äì Bottom View
![3D Layout Bottom View](Backview.png)

> üñºÔ∏è *All images are generated post physical design using Cadence Innovus.*

---
## üöÄ **Results Summary**

| **Parameter** | **Achieved Value** | **Remarks** |
|----------------|--------------------|--------------|
| **Delay** | 1.437 ns | Ultra-fast 90nm pipeline. |
| **Power** | 67.3 ŒºW | Highly efficient. |
| **Slack** | +6.124 ns | Excellent timing margin. |
| **Area** | 746 Œºm¬≤ | Compact layout. |
| **Frequency** | 100 MHz | Target achieved. |
| **Verification** | DRC + LVS + Connectivity ‚úÖ | Fully compliant. |

---

## üß† **Key Takeaways**
- Pipelined architecture ensures **low latency** and **high throughput**.  
- **Leakage-aware optimization** at 90nm ensures minimal static power.  
- Fully **DRC and LVS clean** design, ready for tape-out.  
- Demonstrates **industry-standard flow** using Cadence Genus & Innovus.

---

## üß∞ **Tools & Environment**

| **Tool** | **Version** | **Purpose** |
|-----------|--------------|-------------|
| **Cadence Genus** | 20.11-s100 | RTL synthesis & STA |
| **Cadence Innovus** | 20.14-s095_1 | PnR, DRC, Power, Verification |
| **Technology Node** | 90nm CMOS | Standard Cell Library |
| **Simulation** | Pre-Layout STA + Post-Layout Checks | Timing verification |

---
## üìò Technical Details

---

### üîß High-Performance 8-Bit Comparator Specifications

| **Parameter** | **Description** |
|----------------|----------------|
| Input Width | 8 bits |
| Output Signals | A>B, A<B, A==B |
| Architecture | Pipelined, Clock-Gated |
| Technology | 90nm CMOS |
| Operating Frequency | 100 MHz |
| Power Consumption | 67.3 ¬µW |
| Timing Slack | 5.96 ns |
| Total Area | 746.303 Œºm¬≤ |

---

### üí° RTL Design Characteristics

- **Language:** Verilog HDL (IEEE 1364-2001)  
- **Design Type:** Fully Synthesizable  
- **Simulation Tools:** Vivado / ModelSim  
- **Pipelining Depth:** 2 Stages  
- **Clock Domain:** Single Clock  

---

## üéì Academic Information

| **Field** | **Details** |
|------------|-------------|
| **Course** | VLSI System Design (EC-307) |
| **Instructor** | Dr. P. Ranga Babu |
| **Department** | Electronics and Communication Engineering |
| **Institution** | IIITDM Kurnool |
| **Semester** | ODD 2025 |
| **Developer** | Maitrya M. Sontakke (123EC0014) |

---

## üéØ Learning Objectives Achieved

- Understand design and optimization of digital comparators.  
- Implement pipelining for high-speed operation.  
- Apply clock gating for power reduction.  
- Perform complete ASIC design flow (RTL ‚Üí GDSII).  
- Execute timing, power, and DRC verification.  

---

## üìö References

- *Cadence Genus & Innovus Tool Manuals*  
- *Digital Integrated Circuits* ‚Äì Jan M. Rabaey  
- *Low Power Digital CMOS Design* ‚Äì Chandrakasan & Brodersen  
- *Xilinx Vivado Documentation*  
- *IEEE Papers on ‚ÄúPipelined Comparators and Clock Gating Techniques‚Äù*  

---

## üíª Technology Stack

| **Domain** | **Tools & Technologies** |
|-------------|--------------------------|
| HDL | Verilog HDL (2001) |
| Simulation | Xilinx Vivado, ModelSim |
| Synthesis | Cadence Genus 20.11 |
| P&R | Cadence Innovus |
| PDK | 90nm & 180nm CMOS |
| Analysis | PrimeTime (Timing), Voltus (Power) |
| Verification | Conformal LEC, Calibre DRC/LVS |

---

## ü§ù Contribution Guidelines

1. **Fork** the repository.  
2. **Create** a new branch: `feature-name`.  
3. **Commit** your changes with clear messages.  
4. **Submit** a pull request for review.  

---

## üß© Areas for Contribution

- Power optimization for 65nm node.  
- Comparative analysis with FinFET-based comparators.  
- Addition of asynchronous pipeline stage.  
- FPGA-based hardware testing module.  

---

## üì¨ Contact Information

**Developer:** Maitrya M. Sontakke  
**Email:** [maitryasontakke1@gmail.com](mailto:maitrya.sontakke@gmail.com)  
**LinkedIn:** [linkedin.com/in/maitrya-sontakke](https://linkedin.com/in/maitrya-sontakke)  
**GitHub:** [github.com/MaitryaSontakke](https://github.com/MaitryaSontakke)

---

## ‚≠ê Developed By

**Maitrya M. Sontakke (123EC0014)**  
**B.Tech ‚Äì Indian Institute of Information Technology, Design and Manufacturing (IIITDM) Kurnool**

> If you find this project useful, please consider giving it a ‚≠ê on GitHub!

---

