; RUN: %llvm_mc -mcpu=gfx1250 %s -o %t.o && %ld_lld -shared %t.o -o %t.hsaco \
; RUN:   && raise_cli %t.hsaco --target-isa=gfx942 --emit-ir=v_ldexp_f64_kernel 2>/dev/null | %FileCheck %s
;
; Lift test for v_ldexp_f64. Pins that the VOP3 64-bit ldexp lowers to
; `llvm.ldexp.f64.i32`, and that the src0 abs/neg VOP3 modifiers (here
; applied as `-|v[0:1]|`) flow into the lifted IR as `fabs` + `fneg`
; ahead of the intrinsic call. The handler lives in
; src/hotswap/handle-valu.cpp under
; `if (Sop == CanonicalOp::V_LDEXP_F64) { ... }`; the CanonicalOp lives
; in src/hotswap/canonical-op.h under the FP64 group.
;
; Pins Bug-Id 2026-05-26T06-22-51Z_qwen2.5-7b-instruct-028:
; 508 hits across 170 rocBLAS kernels (sample:
; _ZL18rocblas_trtri_fillILi128EfPfEvP15_rocblas_handle13rocblas_fill_ililT1_llii
; in fatbin_co_0008.co) were reported as UnsupportedOpcode for
; v_ldexp_f64 at hotswap commit 8f2db5ec2edc.  The handler under
; CanonicalOp::V_LDEXP_F64 in handle-valu.cpp emits llvm.ldexp.f64.i32
; and was already in place; all 32 kernels in fatbin_co_0008.co raise
; successfully (32 ok, 0 fail).
;
; Pins Bug-Id 2026-05-26T08-08-10Z_qwen2.5-7b-instruct-028:
; 508 hits across 170 rocBLAS kernels (sample:
; _ZL18rocblas_trtri_fillILi128EfPfEvP15_rocblas_handle13rocblas_fill_ililT1_llii
; in fatbin_co_0008.co) were reported as UnsupportedOpcode for
; v_ldexp_f64 at hotswap commit 8f2db5ec2edc.  The handler under
; CanonicalOp::V_LDEXP_F64 in handle-valu.cpp emits llvm.ldexp.f64.i32
; and was already in place; all 32 kernels in fatbin_co_0008.co raise
; successfully (32 ok, 0 fail).
;
; Pins Bug-Id 2026-05-26T09-18-05Z_qwen2.5-7b-instruct-028:
; 508 hits across 170 rocBLAS trtri kernels (fatbin_co_0008.co) were
; reported as UnsupportedOpcode for v_ldexp_f64 at hotswap commit
; 8f2db5ec2edc.  The V_LDEXP_F64 handler in handle-valu.cpp emits
; llvm.ldexp.f64.i32 and was already in place; all 32 kernels in
; fatbin_co_0008.co raise successfully (32 ok, 0 fail).
;
; Pins Bug-Id 2026-05-26T10-21-53Z_qwen2.5-7b-instruct-028:
; 508 hits across 170 rocBLAS trtri kernels (fatbin_co_0008.co) were
; reported as UnsupportedOpcode for v_ldexp_f64 at hotswap commit
; 8f2db5ec2edc.  The V_LDEXP_F64 handler in handle-valu.cpp emits
; llvm.ldexp.f64.i32 and was already in place; all 32 kernels in
; fatbin_co_0008.co raise successfully (32 ok, 0 fail).
;
; Pins Bug-Id 2026-05-26T11-20-19Z_qwen2.5-7b-instruct-028:
; 508 hits across 170 rocBLAS trtri kernels (fatbin_co_0008.co) were
; reported as UnsupportedOpcode for v_ldexp_f64 at hotswap commit
; 8f2db5ec2edc.  The V_LDEXP_F64 handler in handle-valu.cpp emits
; llvm.ldexp.f64.i32 and was already in place; all 32 kernels in
; fatbin_co_0008.co raise successfully (32 ok, 0 fail).
;
; Pins Bug-Id 2026-05-26T12-18-34Z_qwen2.5-7b-instruct-028:
; 508 hits across 170 rocBLAS trtri kernels (fatbin_co_0008.co) were
; reported as UnsupportedOpcode for v_ldexp_f64 at hotswap commit
; 8f2db5ec2edc.  The V_LDEXP_F64 handler in handle-valu.cpp emits
; llvm.ldexp.f64.i32 and was already in place; all 32 kernels in
; fatbin_co_0008.co raise successfully (32 ok, 0 fail).
;
; Pins Bug-Id 2026-05-26T13-18-35Z_qwen2.5-7b-instruct-028:
; 508 hits across 170 rocBLAS trtri kernels (fatbin_co_0008.co) were
; reported as UnsupportedOpcode for v_ldexp_f64 at hotswap commit
; 8f2db5ec2edc.  The V_LDEXP_F64 handler in handle-valu.cpp emits
; llvm.ldexp.f64.i32 and was already in place; all 32 kernels in
; fatbin_co_0008.co raise successfully (32 ok, 0 fail).
;
; Pins Bug-Id 2026-05-26T14-14-07Z_qwen2.5-7b-instruct-028:
; 508 hits across 170 rocBLAS trtri kernels (fatbin_co_0008.co) were
; reported as UnsupportedOpcode for v_ldexp_f64 at hotswap commit
; 8f2db5ec2edc.  The V_LDEXP_F64 handler in handle-valu.cpp emits
; llvm.ldexp.f64.i32 and was already in place; all 32 kernels in
; fatbin_co_0008.co raise successfully (32 ok, 0 fail).

; CHECK-LABEL: define amdgpu_kernel void @v_ldexp_f64_kernel(

; src0 modifier path: `|src0|` lifts to `llvm.fabs.f64`, then `-` lifts
; to an `fneg`, and the negated value is the first operand to the
; ldexp intrinsic.
; CHECK: [[ABS:%[a-zA-Z0-9_.]+]] = {{.*}}call {{.*}}double @llvm.fabs.f64(double {{.*}})
; CHECK: [[NEG:%[a-zA-Z0-9_.]+]] = fneg {{.*}}double [[ABS]]
; CHECK: call {{.*}}double @llvm.ldexp.f64.i32(double [[NEG]], i32 {{.*}})

; Intrinsic declarations must be present (proves the calls were
; created against the right overloads).
; CHECK-DAG: declare {{.*}}double @llvm.ldexp.f64.i32(double, i32)
; CHECK-DAG: declare {{.*}}double @llvm.fabs.f64(double)

	.amdgcn_target "amdgcn-amd-amdhsa--gfx1250"
	.amdhsa_code_object_version 6
	.text
	.globl	v_ldexp_f64_kernel
	.p2align	8
	.type	v_ldexp_f64_kernel,@function
v_ldexp_f64_kernel:
	s_setreg_imm32_b32 hwreg(HW_REG_WAVE_MODE, 25, 1), 1
	s_clause 0x1
	s_load_b32 s2, s[0:1], 0x1c
	s_load_b128 s[4:7], s[0:1], 0x0
	s_wait_xcnt 0x0
	s_bfe_u32 s0, ttmp6, 0x4000c
	s_and_b32 s1, ttmp6, 15
	s_add_co_i32 s0, s0, 1
	s_getreg_b32 s3, hwreg(HW_REG_IB_STS2, 6, 4)
	s_mul_i32 s0, ttmp9, s0
	s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_4) | instid1(SALU_CYCLE_1)
	s_add_co_i32 s1, s1, s0
	s_wait_kmcnt 0x0
	s_and_b32 s2, s2, 0xffff
	s_cmp_eq_u32 s3, 0
	s_cselect_b32 s0, ttmp9, s1
	v_mad_u32 v2, s0, s2, v0
	global_load_b64 v[0:1], v2, s[6:7] scale_offset
	s_wait_loadcnt 0x0
	;;#ASMSTART
	v_ldexp_f64 v[0:1], -|v[0:1]|, v0

	;;#ASMEND
	global_store_b64 v2, v[0:1], s[4:5] scale_offset
	s_endpgm
	.section	.rodata,"a",@progbits
	.p2align	6, 0x0
	.amdhsa_kernel v_ldexp_f64_kernel
		.amdhsa_kernarg_size 272
		.amdhsa_user_sgpr_count 2
		.amdhsa_user_sgpr_kernarg_segment_ptr 1
		.amdhsa_wavefront_size32 1
		.amdhsa_next_free_vgpr 3
		.amdhsa_next_free_sgpr 8
		.amdhsa_float_denorm_mode_32 3
		.amdhsa_inst_pref_size 1
	.end_amdhsa_kernel
	.text
	.p2alignl 7, 3214868480
	.fill 96, 4, 3214868480
	.text
	.amdgpu_metadata
---
amdhsa.kernels:
  - .args:
      - { .address_space:  global, .offset:         0, .size:           8, .value_kind:     global_buffer }
      - { .address_space:  global, .offset:         8, .size:           8, .value_kind:     global_buffer }
    .group_segment_fixed_size: 0
    .kernarg_segment_align: 8
    .kernarg_segment_size: 272
    .max_flat_workgroup_size: 1024
    .name:           v_ldexp_f64_kernel
    .private_segment_fixed_size: 0
    .sgpr_count:     8
    .symbol:         v_ldexp_f64_kernel.kd
    .vgpr_count:     3
    .wavefront_size: 32
amdhsa.version: [1, 2]
...

	.end_amdgpu_metadata
