; BTOR description generated by Yosys 0.36+61 (git sha1 df65634e0, clang 10.0.0-4ubuntu1 -fPIC -Os) for module rvfi_testbench.
1 sort bitvec 1
2 input 1 check ; rvfi_testbench.sv:21.9-21.14
3 input 1 clock ; rvfi_testbench.sv:24.8-24.13
4 input 1 reset ; rvfi_testbench.sv:24.15-24.20
5 const 1 1
6 const 1 0
7 state 1
8 init 1 7 5
9 next 1 7 6
10 eq 1 4 7
11 not 1 5
12 or 1 10 11
13 constraint 12
14 not 1 3
15 not 1 5
16 or 1 14 15
17 constraint 16
18 state 1
19 state 1
20 state 1 wrapper.uut.cpu.rvfi_trap
21 init 1 20 6
22 sort bitvec 32
23 sort bitvec 5
24 const 23 01111
25 sort bitvec 27
26 const 25 000000000000000000000000000
27 concat 22 26 24
28 const 22 00000000000000000000000000000000
29 state 22 wrapper.uut.cpu.rvfi_rs1_rdata
30 state 22 wrapper.uut.cpu.rvfi_insn
31 init 22 30 28
32 slice 23 30 19 15
33 redor 1 32
34 ite 22 33 29 28
35 sort bitvec 12
36 slice 35 30 31 20
37 slice 1 30 31 31
38 sort bitvec 13
39 concat 38 37 36
40 slice 1 30 31 31
41 sort bitvec 14
42 concat 41 40 39
43 slice 1 30 31 31
44 sort bitvec 15
45 concat 44 43 42
46 slice 1 30 31 31
47 sort bitvec 16
48 concat 47 46 45
49 slice 1 30 31 31
50 sort bitvec 17
51 concat 50 49 48
52 slice 1 30 31 31
53 sort bitvec 18
54 concat 53 52 51
55 slice 1 30 31 31
56 sort bitvec 19
57 concat 56 55 54
58 slice 1 30 31 31
59 sort bitvec 20
60 concat 59 58 57
61 slice 1 30 31 31
62 sort bitvec 21
63 concat 62 61 60
64 slice 1 30 31 31
65 sort bitvec 22
66 concat 65 64 63
67 slice 1 30 31 31
68 sort bitvec 23
69 concat 68 67 66
70 slice 1 30 31 31
71 sort bitvec 24
72 concat 71 70 69
73 slice 1 30 31 31
74 sort bitvec 25
75 concat 74 73 72
76 slice 1 30 31 31
77 sort bitvec 26
78 concat 77 76 75
79 slice 1 30 31 31
80 concat 25 79 78
81 slice 1 30 31 31
82 sort bitvec 28
83 concat 82 81 80
84 slice 1 30 31 31
85 sort bitvec 29
86 concat 85 84 83
87 slice 1 30 31 31
88 sort bitvec 30
89 concat 88 87 86
90 slice 1 30 31 31
91 sort bitvec 31
92 concat 91 90 89
93 slice 1 30 31 31
94 concat 22 93 92
95 add 22 34 94
96 sort bitvec 2
97 const 96 00
98 slice 88 95 31 2
99 concat 22 98 97
100 sub 22 95 99
101 sll 22 27 100
102 sort bitvec 4
103 slice 102 101 3 0
104 redor 1 103
105 and 1 104 6
106 ite 1 105 20 19
107 sort bitvec 8
108 const 107 00000000
109 state 107 cycle_reg
110 init 107 109 108
111 ite 107 4 108 109
112 uext 107 5 7
113 ult 1 111 112
114 not 1 113
115 and 1 114 2
116 ite 1 115 106 18
117 ite 1 105 5 6
118 ite 1 115 117 6
119 not 1 116
120 and 1 118 119
121 state 1
122 state 1
123 state 23 wrapper.uut.cpu.rvfi_rd_addr
124 redor 1 123
125 not 1 124
126 ite 1 105 125 122
127 ite 1 115 126 121
128 not 1 127
129 and 1 118 128
130 state 1
131 state 1
132 state 22 wrapper.uut.cpu.rvfi_rd_wdata
133 redor 1 132
134 not 1 133
135 ite 1 105 134 131
136 ite 1 115 135 130
137 not 1 136
138 and 1 118 137
139 state 1
140 state 1
141 state 102 wrapper.uut.cpu.rvfi_mem_wmask
142 redor 1 141
143 not 1 142
144 ite 1 105 143 140
145 ite 1 115 144 139
146 not 1 145
147 and 1 118 146
148 state 1
149 state 1
150 redor 1 29
151 not 1 150
152 state 23 wrapper.uut.cpu.rvfi_rs1_addr
153 redor 1 152
154 not 1 153
155 ite 1 154 151 149
156 state 1
157 ite 1 105 156 155
158 ite 1 115 157 148
159 ite 1 154 5 6
160 ite 1 105 6 159
161 ite 1 115 160 6
162 not 1 158
163 and 1 161 162
164 state 1
165 state 1
166 state 22 wrapper.uut.cpu.rvfi_rs2_rdata
167 redor 1 166
168 not 1 167
169 state 23 wrapper.uut.cpu.rvfi_rs2_addr
170 redor 1 169
171 not 1 170
172 ite 1 171 168 165
173 state 1
174 ite 1 105 173 172
175 ite 1 115 174 164
176 ite 1 171 5 6
177 ite 1 105 6 176
178 ite 1 115 177 6
179 not 1 175
180 and 1 178 179
181 state 1
182 state 1
183 eq 1 32 152
184 ite 1 33 183 182
185 state 1
186 const 88 000000000000000000000000000000
187 slice 96 95 1 0
188 concat 22 186 187
189 redor 1 188
190 ite 1 189 185 184
191 state 1
192 ite 1 105 191 190
193 ite 1 115 192 181
194 ite 1 33 5 6
195 ite 1 189 6 194
196 ite 1 105 6 195
197 ite 1 115 196 6
198 not 1 193
199 and 1 197 198
200 state 1
201 not 1 200
202 and 1 6 201
203 state 1
204 slice 23 30 11 7
205 eq 1 204 123
206 state 1
207 ite 1 189 206 205
208 state 1
209 ite 1 105 208 207
210 ite 1 115 209 203
211 ite 1 189 6 5
212 ite 1 105 6 211
213 ite 1 115 212 6
214 not 1 210
215 and 1 213 214
216 state 1
217 state 22 wrapper.uut.cpu.rvfi_mem_rdata
218 sort bitvec 3
219 const 218 000
220 slice 85 100 28 0
221 concat 22 220 219
222 srl 22 217 221
223 redor 1 204
224 ite 22 223 222 28
225 eq 1 224 132
226 state 1
227 ite 1 189 226 225
228 state 1
229 ite 1 105 228 227
230 ite 1 115 229 216
231 not 1 230
232 and 1 213 231
233 state 1
234 state 22 wrapper.uut.cpu.rvfi_pc_rdata
235 const 218 100
236 uext 22 235 29
237 add 22 234 236
238 state 22 wrapper.uut.cpu.ctrl.o_ibus_adr
239 eq 1 237 238
240 state 1
241 ite 1 189 240 239
242 state 1
243 ite 1 105 242 241
244 ite 1 115 243 233
245 not 1 244
246 and 1 213 245
247 state 1
248 state 1
249 state 22 wrapper.uut.cpu.rvfi_mem_addr
250 eq 1 99 249
251 const 102 0000
252 redor 1 251
253 redor 1 103
254 or 1 252 253
255 ite 1 254 250 248
256 state 1
257 ite 1 189 256 255
258 state 1
259 ite 1 105 258 257
260 ite 1 115 259 247
261 ite 1 254 5 6
262 ite 1 189 6 261
263 ite 1 105 6 262
264 ite 1 115 263 6
265 not 1 260
266 and 1 264 265
267 state 1
268 state 1
269 state 102 wrapper.uut.cpu.rvfi_mem_rmask
270 slice 1 269 0 0
271 slice 1 141 0 0
272 ite 1 271 270 268
273 state 1
274 ite 1 189 273 272
275 state 1
276 ite 1 105 275 274
277 ite 1 115 276 267
278 ite 1 271 5 6
279 ite 1 189 6 278
280 ite 1 105 6 279
281 ite 1 115 280 6
282 not 1 277
283 and 1 281 282
284 state 1
285 state 1
286 slice 1 269 1 1
287 slice 1 141 1 1
288 ite 1 287 286 285
289 state 1
290 ite 1 189 289 288
291 state 1
292 ite 1 105 291 290
293 ite 1 115 292 284
294 ite 1 287 5 6
295 ite 1 189 6 294
296 ite 1 105 6 295
297 ite 1 115 296 6
298 not 1 293
299 and 1 297 298
300 state 1
301 state 1
302 slice 1 269 2 2
303 slice 1 141 2 2
304 ite 1 303 302 301
305 state 1
306 ite 1 189 305 304
307 state 1
308 ite 1 105 307 306
309 ite 1 115 308 300
310 ite 1 303 5 6
311 ite 1 189 6 310
312 ite 1 105 6 311
313 ite 1 115 312 6
314 not 1 309
315 and 1 313 314
316 state 1
317 state 1
318 slice 1 269 3 3
319 slice 1 141 3 3
320 ite 1 319 318 317
321 state 1
322 ite 1 189 321 320
323 state 1
324 ite 1 105 323 322
325 ite 1 115 324 316
326 ite 1 319 5 6
327 ite 1 189 6 326
328 ite 1 105 6 327
329 ite 1 115 328 6
330 not 1 325
331 and 1 329 330
332 state 1
333 state 1
334 slice 107 217 7 0
335 state 22 wrapper.uut.cpu.rvfi_mem_wdata
336 slice 107 335 7 0
337 eq 1 334 336
338 ite 1 271 337 333
339 state 1
340 ite 1 189 339 338
341 state 1
342 ite 1 105 341 340
343 ite 1 115 342 332
344 not 1 343
345 and 1 281 344
346 state 1
347 state 1
348 slice 107 217 15 8
349 slice 107 335 15 8
350 eq 1 348 349
351 ite 1 287 350 347
352 state 1
353 ite 1 189 352 351
354 state 1
355 ite 1 105 354 353
356 ite 1 115 355 346
357 not 1 356
358 and 1 297 357
359 state 1
360 state 1
361 slice 107 217 23 16
362 slice 107 335 23 16
363 eq 1 361 362
364 ite 1 303 363 360
365 state 1
366 ite 1 189 365 364
367 state 1
368 ite 1 105 367 366
369 ite 1 115 368 359
370 not 1 369
371 and 1 313 370
372 state 1
373 state 1
374 slice 107 217 31 24
375 slice 107 335 31 24
376 eq 1 374 375
377 ite 1 319 376 373
378 state 1
379 ite 1 189 378 377
380 state 1
381 ite 1 105 380 379
382 ite 1 115 381 372
383 not 1 382
384 and 1 329 383
385 state 1
386 state 1
387 slice 1 103 0 0
388 ite 1 387 270 386
389 state 1
390 ite 1 189 389 388
391 state 1
392 ite 1 105 391 390
393 ite 1 115 392 385
394 ite 1 387 5 6
395 ite 1 189 6 394
396 ite 1 105 6 395
397 ite 1 115 396 6
398 not 1 393
399 and 1 397 398
400 state 1
401 state 1
402 slice 1 103 1 1
403 ite 1 402 286 401
404 state 1
405 ite 1 189 404 403
406 state 1
407 ite 1 105 406 405
408 ite 1 115 407 400
409 ite 1 402 5 6
410 ite 1 189 6 409
411 ite 1 105 6 410
412 ite 1 115 411 6
413 not 1 408
414 and 1 412 413
415 state 1
416 state 1
417 slice 1 103 2 2
418 ite 1 417 302 416
419 state 1
420 ite 1 189 419 418
421 state 1
422 ite 1 105 421 420
423 ite 1 115 422 415
424 ite 1 417 5 6
425 ite 1 189 6 424
426 ite 1 105 6 425
427 ite 1 115 426 6
428 not 1 423
429 and 1 427 428
430 state 1
431 state 1
432 slice 1 103 3 3
433 ite 1 432 318 431
434 state 1
435 ite 1 189 434 433
436 state 1
437 ite 1 105 436 435
438 ite 1 115 437 430
439 ite 1 432 5 6
440 ite 1 189 6 439
441 ite 1 105 6 440
442 ite 1 115 441 6
443 not 1 438
444 and 1 442 443
445 state 1
446 eq 1 189 20
447 state 1
448 ite 1 105 447 446
449 ite 1 115 448 445
450 ite 1 105 6 5
451 ite 1 115 450 6
452 not 1 449
453 and 1 451 452
454 state 1
455 state 1 wrapper.uut.cpu.rvfi_valid
456 init 1 455 6
457 and 1 114 455
458 slice 218 30 14 12
459 const 96 10
460 uext 218 459 1
461 eq 1 458 460
462 and 1 457 461
463 sort bitvec 7
464 slice 463 30 6 0
465 const 96 11
466 uext 463 465 5
467 eq 1 464 466
468 and 1 462 467
469 ite 1 115 468 454
470 ite 1 115 5 6
471 not 1 470
472 or 1 469 471
473 constraint 472
474 state 1
475 state 1
476 not 1 475
477 ite 1 4 476 474
478 ite 1 4 5 6
479 not 1 478
480 or 1 477 479
481 constraint 480
482 state 1
483 state 1 wrapper.uut.cpu.state.ibus_cyc
484 not 1 4
485 and 1 483 484
486 ite 1 485 482 476
487 ite 1 485 6 5
488 not 1 487
489 or 1 486 488
490 constraint 489
491 state 1
492 state 1
493 not 1 492
494 ite 1 4 493 491
495 not 1 478
496 or 1 494 495
497 constraint 496
498 state 1
499 state 102 wrapper.uut.cpu.state.cnt_r
500 redor 1 499
501 not 1 500
502 state 1 wrapper.uut.cpu.state.init_done
503 and 1 501 502
504 state 23 wrapper.uut.cpu.decode.opcode
505 slice 1 504 2 2
506 not 1 505
507 slice 1 504 4 4
508 not 1 507
509 and 1 506 508
510 and 1 503 509
511 state 96 wrapper.uut.cpu.bufreg.lsb
512 slice 1 511 0 0
513 state 218 wrapper.uut.cpu.decode.funct3
514 slice 1 513 1 1
515 slice 1 513 0 0
516 or 1 514 515
517 and 1 512 516
518 slice 1 511 1 1
519 and 1 518 514
520 or 1 517 519
521 not 1 520
522 and 1 510 521
523 ite 1 522 498 493
524 ite 1 522 6 5
525 not 1 524
526 or 1 523 525
527 constraint 526
528 uext 1 200 0 _witness_.anyseq_auto_setundef_cc_533_execute_1918
529 uext 1 19 0 _witness_.anyseq_auto_setundef_cc_533_execute_1920
530 uext 1 18 0 _witness_.anyseq_auto_setundef_cc_533_execute_1922
531 uext 1 122 0 _witness_.anyseq_auto_setundef_cc_533_execute_1924
532 uext 1 121 0 _witness_.anyseq_auto_setundef_cc_533_execute_1926
533 uext 1 131 0 _witness_.anyseq_auto_setundef_cc_533_execute_1928
534 uext 1 130 0 _witness_.anyseq_auto_setundef_cc_533_execute_1930
535 uext 1 140 0 _witness_.anyseq_auto_setundef_cc_533_execute_1932
536 uext 1 139 0 _witness_.anyseq_auto_setundef_cc_533_execute_1934
537 uext 1 149 0 _witness_.anyseq_auto_setundef_cc_533_execute_1936
538 uext 1 156 0 _witness_.anyseq_auto_setundef_cc_533_execute_1938
539 uext 1 148 0 _witness_.anyseq_auto_setundef_cc_533_execute_1940
540 uext 1 165 0 _witness_.anyseq_auto_setundef_cc_533_execute_1942
541 uext 1 173 0 _witness_.anyseq_auto_setundef_cc_533_execute_1944
542 uext 1 164 0 _witness_.anyseq_auto_setundef_cc_533_execute_1946
543 uext 1 182 0 _witness_.anyseq_auto_setundef_cc_533_execute_1948
544 uext 1 185 0 _witness_.anyseq_auto_setundef_cc_533_execute_1950
545 uext 1 191 0 _witness_.anyseq_auto_setundef_cc_533_execute_1952
546 uext 1 181 0 _witness_.anyseq_auto_setundef_cc_533_execute_1954
547 uext 1 206 0 _witness_.anyseq_auto_setundef_cc_533_execute_1956
548 uext 1 208 0 _witness_.anyseq_auto_setundef_cc_533_execute_1958
549 uext 1 203 0 _witness_.anyseq_auto_setundef_cc_533_execute_1960
550 uext 1 226 0 _witness_.anyseq_auto_setundef_cc_533_execute_1962
551 uext 1 228 0 _witness_.anyseq_auto_setundef_cc_533_execute_1964
552 uext 1 216 0 _witness_.anyseq_auto_setundef_cc_533_execute_1966
553 uext 1 240 0 _witness_.anyseq_auto_setundef_cc_533_execute_1968
554 uext 1 242 0 _witness_.anyseq_auto_setundef_cc_533_execute_1970
555 uext 1 233 0 _witness_.anyseq_auto_setundef_cc_533_execute_1972
556 uext 1 248 0 _witness_.anyseq_auto_setundef_cc_533_execute_1974
557 uext 1 256 0 _witness_.anyseq_auto_setundef_cc_533_execute_1976
558 uext 1 258 0 _witness_.anyseq_auto_setundef_cc_533_execute_1978
559 uext 1 247 0 _witness_.anyseq_auto_setundef_cc_533_execute_1980
560 uext 1 268 0 _witness_.anyseq_auto_setundef_cc_533_execute_1982
561 uext 1 273 0 _witness_.anyseq_auto_setundef_cc_533_execute_1984
562 uext 1 275 0 _witness_.anyseq_auto_setundef_cc_533_execute_1986
563 uext 1 267 0 _witness_.anyseq_auto_setundef_cc_533_execute_1988
564 uext 1 333 0 _witness_.anyseq_auto_setundef_cc_533_execute_1990
565 uext 1 339 0 _witness_.anyseq_auto_setundef_cc_533_execute_1992
566 uext 1 341 0 _witness_.anyseq_auto_setundef_cc_533_execute_1994
567 uext 1 332 0 _witness_.anyseq_auto_setundef_cc_533_execute_1996
568 uext 1 386 0 _witness_.anyseq_auto_setundef_cc_533_execute_1998
569 uext 1 389 0 _witness_.anyseq_auto_setundef_cc_533_execute_2000
570 uext 1 391 0 _witness_.anyseq_auto_setundef_cc_533_execute_2002
571 uext 1 385 0 _witness_.anyseq_auto_setundef_cc_533_execute_2004
572 uext 1 285 0 _witness_.anyseq_auto_setundef_cc_533_execute_2006
573 uext 1 289 0 _witness_.anyseq_auto_setundef_cc_533_execute_2008
574 uext 1 291 0 _witness_.anyseq_auto_setundef_cc_533_execute_2010
575 uext 1 284 0 _witness_.anyseq_auto_setundef_cc_533_execute_2012
576 uext 1 347 0 _witness_.anyseq_auto_setundef_cc_533_execute_2014
577 uext 1 352 0 _witness_.anyseq_auto_setundef_cc_533_execute_2016
578 uext 1 354 0 _witness_.anyseq_auto_setundef_cc_533_execute_2018
579 uext 1 346 0 _witness_.anyseq_auto_setundef_cc_533_execute_2020
580 uext 1 401 0 _witness_.anyseq_auto_setundef_cc_533_execute_2022
581 uext 1 404 0 _witness_.anyseq_auto_setundef_cc_533_execute_2024
582 uext 1 406 0 _witness_.anyseq_auto_setundef_cc_533_execute_2026
583 uext 1 400 0 _witness_.anyseq_auto_setundef_cc_533_execute_2028
584 uext 1 301 0 _witness_.anyseq_auto_setundef_cc_533_execute_2030
585 uext 1 305 0 _witness_.anyseq_auto_setundef_cc_533_execute_2032
586 uext 1 307 0 _witness_.anyseq_auto_setundef_cc_533_execute_2034
587 uext 1 300 0 _witness_.anyseq_auto_setundef_cc_533_execute_2036
588 uext 1 360 0 _witness_.anyseq_auto_setundef_cc_533_execute_2038
589 uext 1 365 0 _witness_.anyseq_auto_setundef_cc_533_execute_2040
590 uext 1 367 0 _witness_.anyseq_auto_setundef_cc_533_execute_2042
591 uext 1 359 0 _witness_.anyseq_auto_setundef_cc_533_execute_2044
592 uext 1 416 0 _witness_.anyseq_auto_setundef_cc_533_execute_2046
593 uext 1 419 0 _witness_.anyseq_auto_setundef_cc_533_execute_2048
594 uext 1 421 0 _witness_.anyseq_auto_setundef_cc_533_execute_2050
595 uext 1 415 0 _witness_.anyseq_auto_setundef_cc_533_execute_2052
596 uext 1 317 0 _witness_.anyseq_auto_setundef_cc_533_execute_2054
597 uext 1 321 0 _witness_.anyseq_auto_setundef_cc_533_execute_2056
598 uext 1 323 0 _witness_.anyseq_auto_setundef_cc_533_execute_2058
599 uext 1 316 0 _witness_.anyseq_auto_setundef_cc_533_execute_2060
600 uext 1 373 0 _witness_.anyseq_auto_setundef_cc_533_execute_2062
601 uext 1 378 0 _witness_.anyseq_auto_setundef_cc_533_execute_2064
602 uext 1 380 0 _witness_.anyseq_auto_setundef_cc_533_execute_2066
603 uext 1 372 0 _witness_.anyseq_auto_setundef_cc_533_execute_2068
604 uext 1 431 0 _witness_.anyseq_auto_setundef_cc_533_execute_2070
605 uext 1 434 0 _witness_.anyseq_auto_setundef_cc_533_execute_2072
606 uext 1 436 0 _witness_.anyseq_auto_setundef_cc_533_execute_2074
607 uext 1 430 0 _witness_.anyseq_auto_setundef_cc_533_execute_2076
608 uext 1 447 0 _witness_.anyseq_auto_setundef_cc_533_execute_2078
609 uext 1 445 0 _witness_.anyseq_auto_setundef_cc_533_execute_2080
610 uext 1 454 0 _witness_.anyseq_auto_setundef_cc_533_execute_2082
611 uext 1 491 0 _witness_.anyseq_auto_setundef_cc_533_execute_2084
612 uext 1 498 0 _witness_.anyseq_auto_setundef_cc_533_execute_2086
613 uext 1 474 0 _witness_.anyseq_auto_setundef_cc_533_execute_2088
614 uext 1 482 0 _witness_.anyseq_auto_setundef_cc_533_execute_2090
615 state 1
616 uext 1 615 0 _witness_.anyseq_auto_setundef_cc_533_execute_2092
617 state 96
618 uext 96 617 0 _witness_.anyseq_auto_setundef_cc_533_execute_2094
619 sort bitvec 10
620 state 619
621 uext 619 620 0 _witness_.anyseq_auto_setundef_cc_533_execute_2096
622 state 96
623 uext 96 622 0 _witness_.anyseq_auto_setundef_cc_533_execute_2098
624 uext 1 2 0 checker_inst.check ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.22-16.27
625 uext 1 3 0 checker_inst.clock ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.8-16.13
626 uext 1 6 0 checker_inst.halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:28.50-28.54
627 uext 22 30 0 checker_inst.insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:26.34-26.38
628 uext 1 5 0 checker_inst.insn_pma_x ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.8-97.18
629 uext 22 95 0 checker_inst.insn_spec.addr ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:45.17-45.21|rvfi_insn_check.sv:71.16-95.4
630 uext 218 458 0 checker_inst.insn_spec.insn_funct3 ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:32.14-32.25|rvfi_insn_check.sv:71.16-95.4
631 uext 22 94 0 checker_inst.insn_spec.insn_imm ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:30.17-30.25|rvfi_insn_check.sv:71.16-95.4
632 uext 463 464 0 checker_inst.insn_spec.insn_opcode ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:34.14-34.25|rvfi_insn_check.sv:71.16-95.4
633 uext 22 28 0 checker_inst.insn_spec.insn_padding ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:29.17-29.29|rvfi_insn_check.sv:71.16-95.4
634 uext 23 204 0 checker_inst.insn_spec.insn_rd ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:33.14-33.21|rvfi_insn_check.sv:71.16-95.4
635 uext 23 32 0 checker_inst.insn_spec.insn_rs1 ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:31.14-31.22|rvfi_insn_check.sv:71.16-95.4
636 uext 1 5 0 checker_inst.insn_spec.misa_ok ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:40.8-40.15|rvfi_insn_check.sv:71.16-95.4
637 uext 22 222 0 checker_inst.insn_spec.result ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:46.15-46.21|rvfi_insn_check.sv:71.16-95.4
638 uext 22 30 0 checker_inst.insn_spec.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:5.25-5.34|rvfi_insn_check.sv:71.16-95.4
639 uext 22 217 0 checker_inst.insn_spec.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:9.25-9.39|rvfi_insn_check.sv:71.16-95.4
640 uext 22 234 0 checker_inst.insn_spec.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:6.25-6.38|rvfi_insn_check.sv:71.16-95.4
641 uext 22 34 0 checker_inst.insn_spec.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:7.25-7.39|rvfi_insn_check.sv:71.16-95.4
642 uext 22 28 0 checker_inst.insn_spec.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:8.25-8.39|rvfi_insn_check.sv:71.16-95.4
643 uext 1 457 0 checker_inst.insn_spec.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:4.41-4.51|rvfi_insn_check.sv:71.16-95.4
644 uext 22 99 0 checker_inst.insn_spec.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:22.25-22.38|rvfi_insn_check.sv:71.16-95.4
645 uext 102 103 0 checker_inst.insn_spec.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:23.25-23.39|rvfi_insn_check.sv:71.16-95.4
646 uext 22 28 0 checker_inst.insn_spec.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:25.25-25.39|rvfi_insn_check.sv:71.16-95.4
647 uext 102 251 0 checker_inst.insn_spec.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:24.25-24.39|rvfi_insn_check.sv:71.16-95.4
648 uext 22 237 0 checker_inst.insn_spec.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:21.25-21.38|rvfi_insn_check.sv:71.16-95.4
649 uext 23 204 0 checker_inst.insn_spec.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:19.41-19.53|rvfi_insn_check.sv:71.16-95.4
650 uext 22 224 0 checker_inst.insn_spec.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:20.25-20.38|rvfi_insn_check.sv:71.16-95.4
651 uext 23 32 0 checker_inst.insn_spec.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:17.41-17.54|rvfi_insn_check.sv:71.16-95.4
652 const 23 00000
653 uext 23 652 0 checker_inst.insn_spec.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:18.41-18.54|rvfi_insn_check.sv:71.16-95.4
654 uext 1 189 0 checker_inst.insn_spec.spec_trap ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:16.41-16.50|rvfi_insn_check.sv:71.16-95.4
655 uext 1 468 0 checker_inst.insn_spec.spec_valid ; rvfi_testbench.sv:40.18-59.3|insn_lw.v:15.41-15.51|rvfi_insn_check.sv:71.16-95.4
656 uext 1 6 0 checker_inst.intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:29.50-29.54
657 uext 1 105 0 checker_inst.mem_access_fault ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:126.8-126.24
658 uext 22 249 0 checker_inst.mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:39.34-39.42
659 uext 1 5 0 checker_inst.mem_pma_r ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.20-97.29
660 uext 1 5 0 checker_inst.mem_pma_w ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.31-97.40
661 uext 22 217 0 checker_inst.mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:42.34-42.43
662 uext 102 269 0 checker_inst.mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:40.34-40.43
663 uext 22 335 0 checker_inst.mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:43.34-43.43
664 uext 102 141 0 checker_inst.mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:41.34-41.43
665 uext 22 234 0 checker_inst.pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:36.34-36.42
666 uext 22 238 0 checker_inst.pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:37.34-37.42
667 uext 23 123 0 checker_inst.rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:34.50-34.57
668 uext 22 132 0 checker_inst.rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:35.34-35.42
669 uext 1 113 0 checker_inst.reset ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.15-16.20
670 uext 23 152 0 checker_inst.rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:30.50-30.58
671 uext 22 29 0 checker_inst.rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:32.34-32.43
672 uext 22 34 0 checker_inst.rs1_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:68.34-68.51
673 uext 23 169 0 checker_inst.rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:31.50-31.58
674 uext 22 166 0 checker_inst.rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:33.34-33.43
675 uext 22 28 0 checker_inst.rs2_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:69.34-69.51
676 uext 1 6 0 checker_inst.rvfi_halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.270-17.279
677 uext 22 30 0 checker_inst.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.150-17.159
678 uext 1 6 0 checker_inst.rvfi_intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.330-17.339
679 const 96 01
680 uext 96 679 0 checker_inst.rvfi_ixl ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.450-17.458
681 uext 22 249 0 checker_inst.rvfi_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.894-17.907
682 uext 22 217 0 checker_inst.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1026-17.1040
683 uext 102 269 0 checker_inst.rvfi_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.938-17.952
684 uext 22 335 0 checker_inst.rvfi_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1070-17.1084
685 uext 102 141 0 checker_inst.rvfi_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.982-17.996
686 uext 96 465 0 checker_inst.rvfi_mode ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.390-17.399
687 sort bitvec 64
688 const 687 0000000000000000000000000000000000000000000000000000000000000000
689 state 687 wrapper.uut.cpu.rvfi_order
690 init 687 689 688
691 uext 687 689 0 checker_inst.rvfi_order ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.106-17.116
692 uext 22 234 0 checker_inst.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.806-17.819
693 uext 22 238 0 checker_inst.rvfi_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.850-17.863
694 uext 23 123 0 checker_inst.rvfi_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.718-17.730
695 uext 22 132 0 checker_inst.rvfi_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.762-17.775
696 uext 23 152 0 checker_inst.rvfi_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.510-17.523
697 uext 22 29 0 checker_inst.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.614-17.628
698 uext 23 169 0 checker_inst.rvfi_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.570-17.583
699 uext 22 166 0 checker_inst.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.658-17.672
700 uext 1 20 0 checker_inst.rvfi_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.210-17.219
701 uext 1 455 0 checker_inst.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.46-17.56
702 uext 22 99 0 checker_inst.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:63.34-63.47
703 uext 102 103 0 checker_inst.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:64.34-64.48
704 uext 22 28 0 checker_inst.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:66.34-66.48
705 uext 102 251 0 checker_inst.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:65.34-65.48
706 uext 22 237 0 checker_inst.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:62.34-62.47
707 uext 23 204 0 checker_inst.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:60.50-60.62
708 uext 22 224 0 checker_inst.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:61.34-61.47
709 uext 23 32 0 checker_inst.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:58.50-58.63
710 uext 23 652 0 checker_inst.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:59.50-59.63
711 uext 1 189 0 checker_inst.spec_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:57.50-57.59
712 uext 1 468 0 checker_inst.spec_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:56.50-56.60
713 uext 1 20 0 checker_inst.trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:27.50-27.54
714 uext 1 457 0 checker_inst.valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:25.19-25.24
715 uext 107 111 0 cycle ; rvfi_testbench.sv:34.13-34.18
716 uext 1 6 0 rvfi_halt ; rvfi_testbench.sv:26.320-26.329
717 uext 22 30 0 rvfi_insn ; rvfi_testbench.sv:26.180-26.189
718 uext 1 6 0 rvfi_intr ; rvfi_testbench.sv:26.390-26.399
719 uext 96 679 0 rvfi_ixl ; rvfi_testbench.sv:26.530-26.538
720 uext 22 249 0 rvfi_mem_addr ; rvfi_testbench.sv:26.1064-26.1077
721 uext 22 217 0 rvfi_mem_rdata ; rvfi_testbench.sv:26.1226-26.1240
722 uext 102 269 0 rvfi_mem_rmask ; rvfi_testbench.sv:26.1118-26.1132
723 uext 22 335 0 rvfi_mem_wdata ; rvfi_testbench.sv:26.1280-26.1294
724 uext 102 141 0 rvfi_mem_wmask ; rvfi_testbench.sv:26.1172-26.1186
725 uext 96 465 0 rvfi_mode ; rvfi_testbench.sv:26.460-26.469
726 uext 687 689 0 rvfi_order ; rvfi_testbench.sv:26.126-26.136
727 uext 22 234 0 rvfi_pc_rdata ; rvfi_testbench.sv:26.956-26.969
728 uext 22 238 0 rvfi_pc_wdata ; rvfi_testbench.sv:26.1010-26.1023
729 uext 23 123 0 rvfi_rd_addr ; rvfi_testbench.sv:26.848-26.860
730 uext 22 132 0 rvfi_rd_wdata ; rvfi_testbench.sv:26.902-26.915
731 uext 23 152 0 rvfi_rs1_addr ; rvfi_testbench.sv:26.600-26.613
732 uext 22 29 0 rvfi_rs1_rdata ; rvfi_testbench.sv:26.724-26.738
733 uext 23 169 0 rvfi_rs2_addr ; rvfi_testbench.sv:26.670-26.683
734 uext 22 166 0 rvfi_rs2_rdata ; rvfi_testbench.sv:26.778-26.792
735 uext 1 20 0 rvfi_trap ; rvfi_testbench.sv:26.250-26.259
736 uext 1 455 0 rvfi_valid ; rvfi_testbench.sv:26.56-26.66
737 uext 1 3 0 wrapper.clock ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:2.8-2.13
738 uext 1 492 0 wrapper.dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:19.30-19.38
739 state 88 wrapper.uut.cpu.bufreg.data
740 concat 22 739 97
741 uext 22 740 0 wrapper.dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:13.30-13.38
742 uext 1 522 0 wrapper.dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:17.30-17.38
743 state 22 wrapper.uut.cpu.bufreg2.dat
744 uext 22 743 0 wrapper.dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:14.30-14.38
745 state 22
746 uext 22 745 0 wrapper.dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:18.30-18.38
747 redor 1 511
748 not 1 747
749 uext 96 5 1
750 eq 1 511 749
751 or 1 750 514
752 not 1 518
753 and 1 515 752
754 or 1 751 753
755 eq 1 511 459
756 or 1 755 514
757 eq 1 511 465
758 or 1 757 514
759 and 1 515 518
760 or 1 758 759
761 concat 96 754 748
762 concat 218 756 761
763 concat 102 760 762
764 uext 102 763 0 wrapper.dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:15.30-15.38
765 slice 1 504 3 3
766 uext 1 765 0 wrapper.dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:16.30-16.37
767 uext 1 475 0 wrapper.ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:10.30-10.38
768 uext 22 238 0 wrapper.ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:7.30-7.38
769 uext 1 485 0 wrapper.ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:8.30-8.38
770 state 22
771 uext 22 770 0 wrapper.ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:9.30-9.38
772 uext 1 4 0 wrapper.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:3.8-3.13
773 uext 1 6 0 wrapper.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.275-4.284
774 uext 22 30 0 wrapper.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.153-4.162
775 uext 1 6 0 wrapper.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.336-4.345
776 uext 96 679 0 wrapper.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.458-4.466
777 uext 22 249 0 wrapper.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.911-4.924
778 uext 22 217 0 wrapper.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1046-4.1060
779 uext 102 269 0 wrapper.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.956-4.970
780 uext 22 335 0 wrapper.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1091-4.1105
781 uext 102 141 0 wrapper.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1001-4.1015
782 uext 96 465 0 wrapper.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.397-4.406
783 uext 687 689 0 wrapper.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.108-4.118
784 uext 22 234 0 wrapper.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.821-4.834
785 uext 22 238 0 wrapper.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.866-4.879
786 uext 23 123 0 wrapper.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.731-4.743
787 uext 22 132 0 wrapper.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.776-4.789
788 uext 23 152 0 wrapper.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.519-4.532
789 uext 22 29 0 wrapper.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.625-4.639
790 uext 23 169 0 wrapper.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.580-4.593
791 uext 22 166 0 wrapper.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.670-4.684
792 uext 1 20 0 wrapper.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.214-4.223
793 uext 1 455 0 wrapper.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.47-4.57
794 uext 1 3 0 wrapper.uut.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:34.22-34.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
795 state 23 wrapper.uut.cpu.immdec.imm24_20
796 slice 1 795 0 0
797 state 23 wrapper.uut.cpu.immdec.imm11_7
798 slice 1 797 0 0
799 slice 102 504 3 0
800 const 102 1000
801 eq 1 799 800
802 ite 1 801 798 796
803 state 1 wrapper.uut.cpu.immdec.imm31
804 and 1 507 505
805 slice 1 513 2 2
806 and 1 804 805
807 not 1 806
808 and 1 803 807
809 state 218 wrapper.uut.cpu.state.o_cnt
810 const 218 111
811 eq 1 809 810
812 slice 1 499 3 3
813 and 1 811 812
814 ite 1 813 808 802
815 state 1 wrapper.uut.rf_ram_if.rdata1
816 state 96 wrapper.uut.rf_ram.rdata
817 state 1 wrapper.uut.rf_ram.regzero
818 concat 96 817 817
819 not 96 818
820 and 96 816 819
821 slice 1 820 0 0
822 state 1 wrapper.uut.rf_ram_if.rtrig1
823 ite 1 822 821 815
824 ite 1 765 823 814
825 state 1 wrapper.uut.cpu.decode.imm30
826 and 1 765 825
827 or 1 516 826
828 or 1 827 507
829 xor 1 824 828
830 uext 1 829 0 wrapper.uut.cpu.alu.add_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:37.15-37.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
831 state 96 wrapper.uut.rf_ram_if.rdata0
832 slice 1 831 0 0
833 uext 96 832 1
834 uext 96 829 1
835 add 96 833 834
836 state 1 wrapper.uut.cpu.alu.add_cy_r
837 uext 96 836 1
838 add 96 835 837
839 slice 1 838 1 1
840 uext 1 839 0 wrapper.uut.cpu.alu.add_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:30.16-30.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
841 uext 1 3 0 wrapper.uut.cpu.alu.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:8.20-8.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
842 state 1 wrapper.uut.cpu.alu.cmp_r
843 slice 96 513 1 0
844 uext 96 843 0 wrapper.uut.cpu.alu.i_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:15.21-15.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
845 not 1 514
846 and 1 515 845
847 slice 1 504 0 0
848 not 1 847
849 and 1 846 848
850 and 1 849 508
851 or 1 506 850
852 not 1 805
853 and 1 514 852
854 and 1 853 848
855 and 1 854 508
856 or 1 851 855
857 state 1 wrapper.uut.cpu.gen_csr.csr.o_new_irq
858 not 1 857
859 and 1 856 858
860 not 1 502
861 and 1 859 860
862 state 1 wrapper.uut.cpu.decode.op21
863 not 1 862
864 and 1 804 863
865 redor 1 513
866 not 1 865
867 and 1 864 866
868 or 1 857 867
869 state 1 wrapper.uut.cpu.state.gen_csr.misalign_trap_sync_r
870 or 1 868 869
871 or 1 870 507
872 and 1 871 856
873 or 1 861 872
874 and 1 500 873
875 and 1 505 845
876 state 1 wrapper.uut.cpu.state.stage_two_req
877 not 1 876
878 and 1 875 877
879 slice 1 743 5 5
880 or 1 805 879
881 and 1 878 880
882 and 1 881 502
883 or 1 874 882
884 and 1 512 883
885 uext 1 884 0 wrapper.uut.cpu.alu.i_buf ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:22.22-22.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
886 slice 96 513 2 1
887 redor 1 886
888 not 1 887
889 uext 1 888 0 wrapper.uut.cpu.alu.i_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:16.20-16.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
890 and 1 515 514
891 and 1 514 805
892 or 1 890 891
893 not 1 892
894 uext 1 893 0 wrapper.uut.cpu.alu.i_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:17.20-17.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
895 redor 1 809
896 not 1 895
897 slice 1 499 0 0
898 and 1 896 897
899 uext 1 898 0 wrapper.uut.cpu.alu.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:11.20-11.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
900 uext 1 500 0 wrapper.uut.cpu.alu.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:10.20-10.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
901 uext 1 824 0 wrapper.uut.cpu.alu.i_op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:21.22-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
902 redor 1 513
903 not 1 902
904 uext 96 5 1
905 eq 1 886 904
906 concat 96 905 903
907 slice 1 513 2 2
908 concat 218 907 906
909 uext 218 908 0 wrapper.uut.cpu.alu.i_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:18.21-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
910 uext 1 832 0 wrapper.uut.cpu.alu.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:20.22-20.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
911 uext 1 828 0 wrapper.uut.cpu.alu.i_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:14.20-14.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
912 and 1 832 893
913 and 1 824 893
914 not 1 913
915 add 1 912 914
916 add 1 915 839
917 slice 1 838 0 0
918 not 1 917
919 or 1 842 898
920 and 1 918 919
921 ite 1 888 920 916
922 uext 1 921 0 wrapper.uut.cpu.alu.o_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:12.21-12.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
923 and 1 903 917
924 or 1 884 923
925 and 1 842 898
926 and 1 905 925
927 or 1 924 926
928 xor 1 832 824
929 not 1 515
930 and 1 928 929
931 and 1 514 824
932 and 1 931 832
933 or 1 930 932
934 and 1 805 933
935 or 1 927 934
936 uext 1 935 0 wrapper.uut.cpu.alu.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:23.22-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
937 uext 1 913 0 wrapper.uut.cpu.alu.op_b_sx ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:35.9-35.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
938 uext 1 917 0 wrapper.uut.cpu.alu.result_add ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:25.16-25.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
939 uext 1 933 0 wrapper.uut.cpu.alu.result_bool ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:59.15-59.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
940 uext 1 920 0 wrapper.uut.cpu.alu.result_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:43.9-43.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
941 uext 1 916 0 wrapper.uut.cpu.alu.result_lt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:41.9-41.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
942 uext 1 925 0 wrapper.uut.cpu.alu.result_slt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:26.16-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
943 uext 1 912 0 wrapper.uut.cpu.alu.rs1_sx ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:34.9-34.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
944 uext 96 843 0 wrapper.uut.cpu.alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:134.17-134.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
945 uext 1 921 0 wrapper.uut.cpu.alu_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:137.18-137.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
946 uext 1 888 0 wrapper.uut.cpu.alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:135.18-135.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
947 uext 1 893 0 wrapper.uut.cpu.alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:136.18-136.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
948 uext 1 935 0 wrapper.uut.cpu.alu_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:96.18-96.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
949 uext 218 908 0 wrapper.uut.cpu.alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:138.18-138.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
950 uext 1 828 0 wrapper.uut.cpu.alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:133.18-133.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
951 slice 218 504 2 0
952 redor 1 951
953 not 1 952
954 slice 96 504 1 0
955 eq 1 954 465
956 or 1 953 955
957 state 1 wrapper.uut.cpu.decode.op20
958 and 1 804 957
959 or 1 956 958
960 slice 96 504 4 3
961 redor 1 960
962 not 1 961
963 or 1 959 962
964 slice 1 238 0 0
965 and 1 963 964
966 uext 96 965 1
967 slice 1 809 2 2
968 slice 96 809 1 0
969 eq 1 968 465
970 or 1 967 969
971 and 1 814 970
972 not 1 507
973 and 1 972 505
974 and 1 973 847
975 ite 1 974 971 884
976 uext 96 975 1
977 add 96 966 976
978 state 1 wrapper.uut.cpu.ctrl.pc_plus_offset_cy_r
979 uext 96 978 1
980 add 96 977 979
981 slice 1 980 0 0
982 not 1 898
983 and 1 981 982
984 uext 1 983 0 wrapper.uut.cpu.bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:157.11-157.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
985 uext 1 515 0 wrapper.uut.cpu.bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:81.11-81.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
986 uext 1 507 0 wrapper.uut.cpu.branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:86.11-86.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
987 slice 1 504 1 1
988 not 1 987
989 and 1 988 847
990 or 1 972 989
991 and 1 832 990
992 uext 96 991 1
993 not 1 505
994 and 1 814 993
995 redor 1 954
996 not 1 995
997 or 1 996 955
998 and 1 507 997
999 and 1 898 998
1000 not 1 999
1001 and 1 994 1000
1002 uext 96 1001 1
1003 add 96 992 1002
1004 state 1 wrapper.uut.cpu.bufreg.c_r
1005 uext 96 1004 1
1006 add 96 1003 1005
1007 slice 1 1006 1 1
1008 uext 1 1007 0 wrapper.uut.cpu.bufreg.c ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:26.16-26.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1009 uext 1 999 0 wrapper.uut.cpu.bufreg.clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:31.16-31.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1010 uext 1 3 0 wrapper.uut.cpu.bufreg.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:4.22-4.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1011 uext 1 998 0 wrapper.uut.cpu.bufreg.i_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:15.22-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1012 uext 1 898 0 wrapper.uut.cpu.bufreg.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:6.22-6.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1013 slice 1 499 1 1
1014 and 1 896 1013
1015 uext 1 1014 0 wrapper.uut.cpu.bufreg.i_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:7.22-7.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1016 uext 1 883 0 wrapper.uut.cpu.bufreg.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:8.22-8.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1017 uext 1 814 0 wrapper.uut.cpu.bufreg.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:19.22-19.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1018 uext 1 993 0 wrapper.uut.cpu.bufreg.i_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:14.22-14.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1019 uext 1 861 0 wrapper.uut.cpu.bufreg.i_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:9.22-9.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1020 uext 1 6 0 wrapper.uut.cpu.bufreg.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:10.25-10.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1021 uext 1 832 0 wrapper.uut.cpu.bufreg.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:18.22-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1022 uext 1 990 0 wrapper.uut.cpu.bufreg.i_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:13.22-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1023 uext 1 825 0 wrapper.uut.cpu.bufreg.i_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:16.22-16.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1024 uext 22 740 0 wrapper.uut.cpu.bufreg.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:22.23-22.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1025 concat 22 739 511
1026 uext 22 1025 0 wrapper.uut.cpu.bufreg.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:24.23-24.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1027 uext 96 511 0 wrapper.uut.cpu.bufreg.o_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:11.25-11.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1028 uext 1 884 0 wrapper.uut.cpu.bufreg.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:20.23-20.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1029 slice 1 1006 0 0
1030 uext 1 1029 0 wrapper.uut.cpu.bufreg.q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:26.19-26.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1031 not 1 512
1032 and 1 1031 752
1033 slice 1 809 1 1
1034 not 1 1033
1035 not 1 967
1036 and 1 1034 1035
1037 or 1 1032 1036
1038 and 1 1035 752
1039 or 1 1037 1038
1040 and 1 1035 1031
1041 or 1 1039 1040
1042 and 1 1034 752
1043 or 1 1041 1042
1044 and 1 500 1043
1045 or 1 875 1044
1046 uext 1 1045 0 wrapper.uut.cpu.bufreg2.dat_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:29.11-29.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1047 sort bitvec 6
1048 slice 1 743 6 6
1049 and 1 875 813
1050 not 1 1049
1051 and 1 1048 1050
1052 slice 23 743 5 1
1053 concat 1047 1051 1052
1054 slice 1047 743 5 0
1055 uext 1047 5 5
1056 sub 1047 1054 1055
1057 not 1 861
1058 and 1 875 1057
1059 ite 1047 1058 1056 1053
1060 uext 1047 1059 0 wrapper.uut.cpu.bufreg2.dat_shamt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:43.15-43.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1061 uext 1 1043 0 wrapper.uut.cpu.bufreg2.i_byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:9.22-9.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1062 uext 1 3 0 wrapper.uut.cpu.bufreg2.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:3.22-3.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1063 uext 1 813 0 wrapper.uut.cpu.bufreg2.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:7.22-7.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1064 uext 22 745 0 wrapper.uut.cpu.bufreg2.i_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:23.23-23.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1065 uext 1 500 0 wrapper.uut.cpu.bufreg2.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:5.22-5.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1066 uext 1 814 0 wrapper.uut.cpu.bufreg2.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:17.22-17.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1067 uext 1 861 0 wrapper.uut.cpu.bufreg2.i_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:6.22-6.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1068 uext 1 492 0 wrapper.uut.cpu.bufreg2.i_load ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:22.22-22.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1069 uext 96 511 0 wrapper.uut.cpu.bufreg2.i_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:8.23-8.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1070 uext 1 765 0 wrapper.uut.cpu.bufreg2.i_op_b_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:13.22-13.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1071 uext 1 823 0 wrapper.uut.cpu.bufreg2.i_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:16.22-16.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1072 uext 1 875 0 wrapper.uut.cpu.bufreg2.i_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1073 uext 22 743 0 wrapper.uut.cpu.bufreg2.o_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:21.23-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1074 uext 1 824 0 wrapper.uut.cpu.bufreg2.o_op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:18.23-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1075 slice 1 743 24 24
1076 and 1 757 1075
1077 slice 1 743 16 16
1078 and 1 755 1077
1079 or 1 1076 1078
1080 slice 1 743 8 8
1081 and 1 750 1080
1082 or 1 1079 1081
1083 slice 1 743 0 0
1084 and 1 748 1083
1085 or 1 1082 1084
1086 uext 1 1085 0 wrapper.uut.cpu.bufreg2.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:19.23-19.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1087 slice 1 1059 5 5
1088 uext 1 1087 0 wrapper.uut.cpu.bufreg2.o_sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:10.23-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1089 uext 1 879 0 wrapper.uut.cpu.bufreg2.o_sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:11.23-11.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1090 uext 1 1085 0 wrapper.uut.cpu.bufreg2_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:129.11-129.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1091 uext 1 998 0 wrapper.uut.cpu.bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:127.11-127.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1092 uext 1 883 0 wrapper.uut.cpu.bufreg_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:123.11-123.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1093 uext 1 993 0 wrapper.uut.cpu.bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:126.11-126.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1094 uext 1 884 0 wrapper.uut.cpu.bufreg_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:128.11-128.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1095 uext 1 990 0 wrapper.uut.cpu.bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:125.11-125.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1096 uext 1 825 0 wrapper.uut.cpu.bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:124.18-124.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1097 uext 1 1043 0 wrapper.uut.cpu.byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:153.11-153.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1098 uext 1 3 0 wrapper.uut.cpu.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:12.23-12.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1099 uext 1 898 0 wrapper.uut.cpu.cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:115.18-115.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1100 uext 1 896 0 wrapper.uut.cpu.cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:113.11-113.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1101 uext 1 1014 0 wrapper.uut.cpu.cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:116.18-116.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1102 uext 1 970 0 wrapper.uut.cpu.cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:114.11-114.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1103 slice 1 499 2 2
1104 and 1 896 1103
1105 uext 1 1104 0 wrapper.uut.cpu.cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:117.18-117.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1106 and 1 896 812
1107 uext 1 1106 0 wrapper.uut.cpu.cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:118.18-118.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1108 uext 1 813 0 wrapper.uut.cpu.cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:121.11-121.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1109 uext 1 500 0 wrapper.uut.cpu.cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:112.18-112.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1110 state 1 wrapper.uut.cpu.decode.op26
1111 not 1 1110
1112 or 1 1111 862
1113 and 1 1110 957
1114 concat 96 1113 1112
1115 uext 96 1114 0 wrapper.uut.cpu.csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:166.17-166.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1116 uext 1 805 0 wrapper.uut.cpu.csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:164.11-164.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1117 and 1 804 865
1118 and 1 1110 863
1119 or 1 957 1118
1120 and 1 1117 1119
1121 uext 1 1120 0 wrapper.uut.cpu.csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:165.11-165.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1122 sort bitvec 9
1123 state 1122 wrapper.uut.cpu.immdec.imm19_12_20
1124 slice 1 1123 4 4
1125 uext 1 1124 0 wrapper.uut.cpu.csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:163.11-163.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1126 uext 1 806 0 wrapper.uut.cpu.csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:168.11-168.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1127 and 1 1117 1111
1128 state 1 wrapper.uut.cpu.decode.op22
1129 not 1 1128
1130 and 1 1127 1129
1131 state 1 wrapper.uut.cpu.gen_csr.csr.mstatus_mie
1132 and 1 1130 1131
1133 and 1 1132 1106
1134 and 1 823 1120
1135 or 1 1133 1134
1136 and 1 1117 862
1137 not 1 957
1138 and 1 1136 1137
1139 and 1 1138 500
1140 state 1 wrapper.uut.cpu.gen_csr.csr.mcause31
1141 ite 1 813 1140 6
1142 state 102 wrapper.uut.cpu.gen_csr.csr.mcause3_0
1143 slice 1 1142 0 0
1144 ite 1 896 1143 1141
1145 and 1 1139 1144
1146 or 1 1135 1145
1147 redor 1 843
1148 not 1 1147
1149 ite 1 1148 1146 615
1150 ite 1 805 1124 832
1151 not 1 1150
1152 and 1 1146 1151
1153 eq 1 843 465
1154 ite 1 1153 1152 1149
1155 or 1 1146 1150
1156 eq 1 843 459
1157 ite 1 1156 1155 1154
1158 uext 96 5 1
1159 eq 1 843 1158
1160 ite 1 1159 1150 1157
1161 uext 1 1160 0 wrapper.uut.cpu.csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:169.11-169.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1162 uext 1 1138 0 wrapper.uut.cpu.csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:161.11-161.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1163 uext 1 1130 0 wrapper.uut.cpu.csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:159.11-159.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1164 uext 1 823 0 wrapper.uut.cpu.csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:167.11-167.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1165 uext 1 1146 0 wrapper.uut.cpu.csr_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:98.18-98.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1166 uext 96 843 0 wrapper.uut.cpu.csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:162.16-162.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1167 uext 1 3 0 wrapper.uut.cpu.ctrl.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:7.21-7.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1168 uext 1 884 0 wrapper.uut.cpu.ctrl.i_buf ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:24.21-24.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1169 uext 1 898 0 wrapper.uut.cpu.ctrl.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:12.21-12.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1170 uext 1 1014 0 wrapper.uut.cpu.ctrl.i_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:13.22-13.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1171 uext 1 970 0 wrapper.uut.cpu.ctrl.i_cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:11.21-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1172 uext 1 1104 0 wrapper.uut.cpu.ctrl.i_cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:14.21-14.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1173 uext 1 823 0 wrapper.uut.cpu.ctrl.i_csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:25.21-25.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1174 uext 1 814 0 wrapper.uut.cpu.ctrl.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:23.21-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1175 uext 1 6 0 wrapper.uut.cpu.ctrl.i_iscomp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:21.22-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1176 and 1 507 847
1177 uext 1 1176 0 wrapper.uut.cpu.ctrl.i_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:17.21-17.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1178 state 1 wrapper.uut.cpu.state.o_ctrl_jump
1179 uext 1 1178 0 wrapper.uut.cpu.ctrl.i_jump ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:16.21-16.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1180 and 1 500 1057
1181 uext 1 1180 0 wrapper.uut.cpu.ctrl.i_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:10.21-10.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1182 uext 1 963 0 wrapper.uut.cpu.ctrl.i_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:19.21-19.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1183 uext 1 4 0 wrapper.uut.cpu.ctrl.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:8.21-8.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1184 and 1 804 862
1185 and 1 1184 866
1186 or 1 870 1185
1187 uext 1 1186 0 wrapper.uut.cpu.ctrl.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:20.21-20.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1188 uext 1 974 0 wrapper.uut.cpu.ctrl.i_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:18.21-18.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1189 uext 96 964 1
1190 uext 96 1104 1
1191 add 96 1189 1190
1192 state 1 wrapper.uut.cpu.ctrl.pc_plus_4_cy_r
1193 uext 96 1192 1
1194 add 96 1191 1193
1195 slice 1 1194 0 0
1196 ite 1 1178 983 1195
1197 and 1 823 982
1198 ite 1 1186 1197 1196
1199 uext 1 1198 0 wrapper.uut.cpu.ctrl.new_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:42.15-42.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1200 uext 1 983 0 wrapper.uut.cpu.ctrl.o_bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:27.22-27.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1201 and 1 974 983
1202 and 1 1195 1176
1203 or 1 1201 1202
1204 uext 1 1203 0 wrapper.uut.cpu.ctrl.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:26.22-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1205 uext 1 965 0 wrapper.uut.cpu.ctrl.offset_a ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:44.15-44.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1206 uext 1 975 0 wrapper.uut.cpu.ctrl.offset_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:45.15-45.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1207 uext 1 964 0 wrapper.uut.cpu.ctrl.pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:40.15-40.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1208 uext 1 1195 0 wrapper.uut.cpu.ctrl.pc_plus_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:31.15-31.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1209 slice 1 1194 1 1
1210 uext 1 1209 0 wrapper.uut.cpu.ctrl.pc_plus_4_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:32.15-32.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1211 uext 1 981 0 wrapper.uut.cpu.ctrl.pc_plus_offset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:34.15-34.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1212 uext 1 983 0 wrapper.uut.cpu.ctrl.pc_plus_offset_aligned ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:37.15-37.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1213 slice 1 980 1 1
1214 uext 1 1213 0 wrapper.uut.cpu.ctrl.pc_plus_offset_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:35.15-35.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1215 uext 1 1104 0 wrapper.uut.cpu.ctrl.plus_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:38.15-38.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1216 uext 1 1180 0 wrapper.uut.cpu.ctrl_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:101.18-101.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1217 uext 1 1203 0 wrapper.uut.cpu.ctrl_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:95.18-95.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1218 uext 1 492 0 wrapper.uut.cpu.dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:131.16-131.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1219 uext 1 509 0 wrapper.uut.cpu.dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:171.11-171.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1220 uext 22 745 0 wrapper.uut.cpu.dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:130.16-130.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1221 uext 1 3 0 wrapper.uut.cpu.decode.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:6.22-6.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1222 uext 96 843 0 wrapper.uut.cpu.decode.co_alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:208.15-208.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1223 uext 1 888 0 wrapper.uut.cpu.decode.co_alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:200.9-200.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1224 uext 1 893 0 wrapper.uut.cpu.decode.co_alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:202.9-202.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1225 uext 218 908 0 wrapper.uut.cpu.decode.co_alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:226.15-226.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1226 uext 1 828 0 wrapper.uut.cpu.decode.co_alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:161.9-161.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1227 uext 1 515 0 wrapper.uut.cpu.decode.co_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:130.9-130.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1228 uext 1 507 0 wrapper.uut.cpu.decode.co_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:83.9-83.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1229 uext 1 998 0 wrapper.uut.cpu.decode.co_bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:101.9-101.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1230 uext 1 993 0 wrapper.uut.cpu.decode.co_bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:96.9-96.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1231 uext 1 990 0 wrapper.uut.cpu.decode.co_bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:95.9-95.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1232 uext 1 825 0 wrapper.uut.cpu.decode.co_bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:149.9-149.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1233 uext 96 1114 0 wrapper.uut.cpu.decode.co_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:198.15-198.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1234 uext 1 805 0 wrapper.uut.cpu.decode.co_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:196.9-196.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1235 uext 1 1120 0 wrapper.uut.cpu.decode.co_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:190.9-190.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1236 uext 1 806 0 wrapper.uut.cpu.decode.co_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:197.9-197.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1237 uext 1 1138 0 wrapper.uut.cpu.decode.co_csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:193.9-193.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1238 uext 1 1130 0 wrapper.uut.cpu.decode.co_csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:191.9-191.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1239 uext 96 843 0 wrapper.uut.cpu.decode.co_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:195.15-195.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1240 uext 1 1176 0 wrapper.uut.cpu.decode.co_ctrl_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:109.9-109.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1241 uext 1 1185 0 wrapper.uut.cpu.decode.co_ctrl_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:142.9-142.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1242 uext 1 963 0 wrapper.uut.cpu.decode.co_ctrl_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:114.9-114.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1243 uext 1 974 0 wrapper.uut.cpu.decode.co_ctrl_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:108.9-108.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1244 uext 1 509 0 wrapper.uut.cpu.decode.co_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:84.9-84.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1245 uext 1 867 0 wrapper.uut.cpu.decode.co_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:145.9-145.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1246 uext 1 957 0 wrapper.uut.cpu.decode.co_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:137.9-137.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1247 uext 218 513 0 wrapper.uut.cpu.decode.co_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:89.15-89.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1248 slice 96 504 2 1
1249 redor 1 1248
1250 not 1 1249
1251 or 1 996 1250
1252 not 1 847
1253 and 1 507 1252
1254 concat 96 1251 801
1255 concat 218 1253 1254
1256 slice 1 504 4 4
1257 concat 102 1256 1255
1258 uext 102 1257 0 wrapper.uut.cpu.decode.co_immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:210.15-210.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1259 and 1 993 507
1260 and 1 1259 847
1261 or 1 505 1260
1262 not 1 765
1263 and 1 993 1262
1264 and 1 1263 1252
1265 or 1 1261 1264
1266 not 1 1265
1267 uext 96 5 1
1268 eq 1 1248 1267
1269 and 1 505 847
1270 or 1 1268 1269
1271 or 1 1270 806
1272 or 1 804 1262
1273 or 1 1272 847
1274 or 1 507 765
1275 or 1 1274 505
1276 or 1 1275 1252
1277 concat 96 1271 1266
1278 concat 218 1273 1277
1279 concat 102 1276 1278
1280 uext 102 1279 0 wrapper.uut.cpu.decode.co_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:220.15-220.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1281 uext 1 6 0 wrapper.uut.cpu.decode.co_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:76.9-76.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1282 uext 1 765 0 wrapper.uut.cpu.decode.co_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:204.9-204.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1283 uext 1 515 0 wrapper.uut.cpu.decode.co_mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:206.9-206.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1284 uext 1 852 0 wrapper.uut.cpu.decode.co_mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:205.9-205.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1285 uext 1 514 0 wrapper.uut.cpu.decode.co_mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:86.9-86.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1286 uext 1 507 0 wrapper.uut.cpu.decode.co_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:85.9-85.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1287 uext 1 765 0 wrapper.uut.cpu.decode.co_op_b_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:233.9-233.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1288 and 1 1252 505
1289 and 1 1288 972
1290 uext 1 1289 0 wrapper.uut.cpu.decode.co_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:87.9-87.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1291 uext 1 1117 0 wrapper.uut.cpu.decode.co_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:188.9-188.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1292 and 1 993 1252
1293 uext 1 1292 0 wrapper.uut.cpu.decode.co_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:88.9-88.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1294 uext 1 1265 0 wrapper.uut.cpu.decode.co_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:121.9-121.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1295 uext 1 805 0 wrapper.uut.cpu.decode.co_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:129.9-129.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1296 uext 1 875 0 wrapper.uut.cpu.decode.co_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:81.9-81.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1297 and 1 514 505
1298 or 1 507 1297
1299 and 1 825 505
1300 and 1 1299 765
1301 and 1 1300 852
1302 or 1 1298 1301
1303 uext 1 1302 0 wrapper.uut.cpu.decode.co_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:82.9-82.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1304 uext 1 856 0 wrapper.uut.cpu.decode.co_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:78.9-78.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1305 uext 1 1117 0 wrapper.uut.cpu.decode.csr_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:133.9-133.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1306 uext 1 1119 0 wrapper.uut.cpu.decode.csr_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:186.9-186.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1307 uext 1 475 0 wrapper.uut.cpu.decode.i_wb_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:9.22-9.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1308 slice 88 770 31 2
1309 uext 88 1308 0 wrapper.uut.cpu.decode.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:8.22-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1310 uext 96 843 0 wrapper.uut.cpu.decode.o_alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:38.21-38.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1311 uext 1 888 0 wrapper.uut.cpu.decode.o_alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:39.21-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1312 uext 1 893 0 wrapper.uut.cpu.decode.o_alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:40.21-40.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1313 uext 218 908 0 wrapper.uut.cpu.decode.o_alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:41.21-41.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1314 uext 1 828 0 wrapper.uut.cpu.decode.o_alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:37.21-37.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1315 uext 1 515 0 wrapper.uut.cpu.decode.o_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:12.21-12.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1316 uext 1 507 0 wrapper.uut.cpu.decode.o_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:16.21-16.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1317 uext 1 998 0 wrapper.uut.cpu.decode.o_bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:29.21-29.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1318 uext 1 993 0 wrapper.uut.cpu.decode.o_bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:28.21-28.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1319 uext 1 990 0 wrapper.uut.cpu.decode.o_bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:27.21-27.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1320 uext 1 825 0 wrapper.uut.cpu.decode.o_bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:30.21-30.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1321 uext 96 1114 0 wrapper.uut.cpu.decode.o_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:49.21-49.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1322 uext 1 805 0 wrapper.uut.cpu.decode.o_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:54.21-54.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1323 uext 1 1120 0 wrapper.uut.cpu.decode.o_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:48.21-48.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1324 uext 1 806 0 wrapper.uut.cpu.decode.o_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:55.21-55.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1325 uext 1 1138 0 wrapper.uut.cpu.decode.o_csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:52.21-52.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1326 uext 1 1130 0 wrapper.uut.cpu.decode.o_csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:50.21-50.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1327 uext 96 843 0 wrapper.uut.cpu.decode.o_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:53.21-53.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1328 uext 1 1176 0 wrapper.uut.cpu.decode.o_ctrl_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:32.21-32.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1329 uext 1 1185 0 wrapper.uut.cpu.decode.o_ctrl_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:35.21-35.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1330 uext 1 963 0 wrapper.uut.cpu.decode.o_ctrl_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:34.21-34.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1331 uext 1 974 0 wrapper.uut.cpu.decode.o_ctrl_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:33.21-33.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1332 uext 1 509 0 wrapper.uut.cpu.decode.o_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:21.21-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1333 uext 1 867 0 wrapper.uut.cpu.decode.o_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:14.21-14.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1334 uext 1 957 0 wrapper.uut.cpu.decode.o_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:15.21-15.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1335 uext 218 513 0 wrapper.uut.cpu.decode.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:25.21-25.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1336 uext 102 1257 0 wrapper.uut.cpu.decode.o_immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:58.21-58.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1337 uext 102 1279 0 wrapper.uut.cpu.decode.o_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:59.21-59.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1338 uext 1 6 0 wrapper.uut.cpu.decode.o_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:23.21-23.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1339 uext 1 765 0 wrapper.uut.cpu.decode.o_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:46.21-46.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1340 uext 1 515 0 wrapper.uut.cpu.decode.o_mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:45.21-45.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1341 uext 1 852 0 wrapper.uut.cpu.decode.o_mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:43.21-43.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1342 uext 1 514 0 wrapper.uut.cpu.decode.o_mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:44.21-44.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1343 uext 1 507 0 wrapper.uut.cpu.decode.o_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:56.21-56.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1344 uext 1 765 0 wrapper.uut.cpu.decode.o_op_b_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:60.21-60.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1345 uext 1 1289 0 wrapper.uut.cpu.decode.o_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:64.21-64.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1346 uext 1 1117 0 wrapper.uut.cpu.decode.o_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:63.21-63.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1347 uext 1 1292 0 wrapper.uut.cpu.decode.o_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:62.21-62.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1348 uext 1 1265 0 wrapper.uut.cpu.decode.o_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:19.21-19.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1349 uext 1 805 0 wrapper.uut.cpu.decode.o_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:11.21-11.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1350 uext 1 875 0 wrapper.uut.cpu.decode.o_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:17.21-17.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1351 uext 1 1302 0 wrapper.uut.cpu.decode.o_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:18.21-18.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1352 uext 1 856 0 wrapper.uut.cpu.decode.o_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:20.21-20.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1353 uext 1 867 0 wrapper.uut.cpu.e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:84.11-84.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1354 uext 1 957 0 wrapper.uut.cpu.ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:85.11-85.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1355 uext 1 1160 0 wrapper.uut.cpu.gen_csr.csr.csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:49.10-49.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1356 uext 1 1146 0 wrapper.uut.cpu.gen_csr.csr.csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:50.10-50.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1357 uext 1 1150 0 wrapper.uut.cpu.gen_csr.csr.d ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:54.10-54.11|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1358 uext 1 3 0 wrapper.uut.cpu.gen_csr.csr.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:5.20-5.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1359 uext 1 896 0 wrapper.uut.cpu.gen_csr.csr.i_cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:10.20-10.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1360 uext 1 1106 0 wrapper.uut.cpu.gen_csr.csr.i_cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:11.20-11.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1361 uext 1 813 0 wrapper.uut.cpu.gen_csr.csr.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:13.20-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1362 uext 1 805 0 wrapper.uut.cpu.gen_csr.csr.i_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:27.20-27.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1363 uext 1 1124 0 wrapper.uut.cpu.gen_csr.csr.i_csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:31.20-31.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1364 uext 96 843 0 wrapper.uut.cpu.gen_csr.csr.i_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:25.21-25.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1365 uext 1 867 0 wrapper.uut.cpu.gen_csr.csr.i_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:19.20-19.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1366 uext 1 957 0 wrapper.uut.cpu.gen_csr.csr.i_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:20.20-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1367 uext 1 500 0 wrapper.uut.cpu.gen_csr.csr.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:9.20-9.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1368 uext 1 1138 0 wrapper.uut.cpu.gen_csr.csr.i_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:24.20-24.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1369 uext 1 765 0 wrapper.uut.cpu.gen_csr.csr.i_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:21.20-21.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1370 uext 1 972 0 wrapper.uut.cpu.gen_csr.csr.i_mem_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:14.20-14.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1371 uext 1 1185 0 wrapper.uut.cpu.gen_csr.csr.i_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:26.20-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1372 uext 1 1130 0 wrapper.uut.cpu.gen_csr.csr.i_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:22.20-22.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1373 uext 1 6 0 wrapper.uut.cpu.gen_csr.csr.i_mtip ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:15.20-15.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1374 uext 1 1134 0 wrapper.uut.cpu.gen_csr.csr.i_rf_csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:29.20-29.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1375 uext 1 832 0 wrapper.uut.cpu.gen_csr.csr.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:32.20-32.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1376 uext 1 4 0 wrapper.uut.cpu.gen_csr.csr.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:6.20-6.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1377 uext 1 870 0 wrapper.uut.cpu.gen_csr.csr.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:16.20-16.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1378 uext 1 475 0 wrapper.uut.cpu.gen_csr.csr.i_trig_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:8.20-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1379 uext 1 1144 0 wrapper.uut.cpu.gen_csr.csr.mcause ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:47.10-47.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1380 state 1 wrapper.uut.cpu.gen_csr.csr.mstatus_mpie
1381 uext 1 1160 0 wrapper.uut.cpu.gen_csr.csr.o_csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:30.21-30.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1382 uext 1 1146 0 wrapper.uut.cpu.gen_csr.csr.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:33.21-33.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1383 uext 1 6 0 wrapper.uut.cpu.gen_csr.csr.timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:68.10-68.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1384 uext 1 492 0 wrapper.uut.cpu.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:63.23-63.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1385 uext 22 745 0 wrapper.uut.cpu.i_dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:62.29-62.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1386 uext 1 475 0 wrapper.uut.cpu.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:56.23-56.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1387 uext 22 770 0 wrapper.uut.cpu.i_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:55.29-55.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1388 uext 1 832 0 wrapper.uut.cpu.i_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:50.23-50.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1389 uext 1 823 0 wrapper.uut.cpu.i_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:51.23-51.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1390 state 1 wrapper.uut.rf_ram_if.rgnt
1391 not 1 869
1392 and 1 1391 501
1393 and 1 1392 502
1394 not 1 805
1395 or 1 1087 1394
1396 and 1 875 1395
1397 or 1 1396 492
1398 or 1 1397 1302
1399 and 1 1393 1398
1400 or 1 1390 1399
1401 uext 1 1400 0 wrapper.uut.cpu.i_rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:41.23-41.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1402 uext 1 4 0 wrapper.uut.cpu.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:13.23-13.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1403 uext 1 6 0 wrapper.uut.cpu.i_timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:14.23-14.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1404 uext 22 770 0 wrapper.uut.cpu.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:177.16-177.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1405 uext 1 814 0 wrapper.uut.cpu.imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:106.18-106.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1406 uext 1 3 0 wrapper.uut.cpu.immdec.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:5.21-5.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1407 uext 1 813 0 wrapper.uut.cpu.immdec.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:8.21-8.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1408 uext 1 500 0 wrapper.uut.cpu.immdec.i_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:7.21-7.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1409 uext 1 806 0 wrapper.uut.cpu.immdec.i_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:11.21-11.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1410 uext 102 1257 0 wrapper.uut.cpu.immdec.i_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:12.22-12.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1411 uext 102 1279 0 wrapper.uut.cpu.immdec.i_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:10.22-10.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1412 uext 1 475 0 wrapper.uut.cpu.immdec.i_wb_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:20.21-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1413 slice 74 770 31 7
1414 uext 74 1413 0 wrapper.uut.cpu.immdec.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:21.22-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1415 state 1047 wrapper.uut.cpu.immdec.imm30_25
1416 state 1 wrapper.uut.cpu.immdec.imm7
1417 uext 1 1124 0 wrapper.uut.cpu.immdec.o_csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:17.22-17.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1418 uext 1 814 0 wrapper.uut.cpu.immdec.o_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:18.22-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1419 uext 23 797 0 wrapper.uut.cpu.immdec.o_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:13.22-13.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1420 slice 23 1123 8 4
1421 uext 23 1420 0 wrapper.uut.cpu.immdec.o_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1422 uext 23 795 0 wrapper.uut.cpu.immdec.o_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:15.22-15.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1423 uext 1 808 0 wrapper.uut.cpu.immdec.signbit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:33.15-33.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1424 uext 102 1257 0 wrapper.uut.cpu.immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:77.17-77.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1425 uext 102 1279 0 wrapper.uut.cpu.immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:78.16-78.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1426 uext 1 861 0 wrapper.uut.cpu.init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:111.18-111.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1427 uext 1 6 0 wrapper.uut.cpu.iscomp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:109.18-109.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1428 uext 1 1176 0 wrapper.uut.cpu.jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:103.18-103.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1429 uext 1 1178 0 wrapper.uut.cpu.jump ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:102.18-102.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1430 uext 96 511 0 wrapper.uut.cpu.lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:175.17-175.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1431 uext 1 6 0 wrapper.uut.cpu.mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:90.11-90.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1432 slice 96 809 2 1
1433 uext 96 1432 0 wrapper.uut.cpu.mem_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:150.17-150.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1434 uext 1 515 0 wrapper.uut.cpu.mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:149.18-149.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1435 redor 1 1432
1436 not 1 1435
1437 or 1 514 1436
1438 and 1 515 1035
1439 or 1 1437 1438
1440 uext 1 1439 0 wrapper.uut.cpu.mem_if.dat_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:44.9-44.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1441 uext 1 1085 0 wrapper.uut.cpu.mem_if.i_bufreg2_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:22.21-22.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1442 uext 96 1432 0 wrapper.uut.cpu.mem_if.i_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:11.22-11.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1443 uext 1 3 0 wrapper.uut.cpu.mem_if.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:9.21-9.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1444 uext 1 515 0 wrapper.uut.cpu.mem_if.i_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:18.21-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1445 uext 96 511 0 wrapper.uut.cpu.mem_if.i_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:12.22-12.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1446 uext 1 6 0 wrapper.uut.cpu.mem_if.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:20.21-20.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1447 uext 1 852 0 wrapper.uut.cpu.mem_if.i_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:16.21-16.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1448 uext 1 514 0 wrapper.uut.cpu.mem_if.i_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:17.21-17.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1449 uext 1 1043 0 wrapper.uut.cpu.mem_if.o_byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:13.22-13.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1450 uext 1 520 0 wrapper.uut.cpu.mem_if.o_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1451 state 1 wrapper.uut.cpu.mem_if.signbit
1452 and 1 852 1451
1453 ite 1 1439 1085 1452
1454 uext 1 1453 0 wrapper.uut.cpu.mem_if.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:23.22-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1455 uext 102 763 0 wrapper.uut.cpu.mem_if.o_wb_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:25.22-25.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1456 uext 1 520 0 wrapper.uut.cpu.mem_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:155.11-155.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1457 uext 1 1453 0 wrapper.uut.cpu.mem_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:97.18-97.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1458 uext 1 852 0 wrapper.uut.cpu.mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:147.18-147.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1459 uext 1 514 0 wrapper.uut.cpu.mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:148.18-148.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1460 uext 1 1185 0 wrapper.uut.cpu.mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:105.11-105.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1461 uext 1 507 0 wrapper.uut.cpu.mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:99.11-99.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1462 uext 1 857 0 wrapper.uut.cpu.new_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:173.11-173.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1463 uext 22 740 0 wrapper.uut.cpu.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:57.30-57.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1464 uext 1 522 0 wrapper.uut.cpu.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:61.24-61.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1465 uext 22 743 0 wrapper.uut.cpu.o_dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:58.30-58.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1466 uext 102 763 0 wrapper.uut.cpu.o_dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:59.29-59.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1467 uext 1 765 0 wrapper.uut.cpu.o_dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:60.24-60.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1468 uext 218 513 0 wrapper.uut.cpu.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:65.23-65.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1469 uext 22 1025 0 wrapper.uut.cpu.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:68.23-68.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1470 uext 22 743 0 wrapper.uut.cpu.o_ext_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:69.23-69.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1471 uext 22 238 0 wrapper.uut.cpu.o_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:53.30-53.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1472 uext 1 485 0 wrapper.uut.cpu.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:54.24-54.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1473 uext 1 6 0 wrapper.uut.cpu.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:71.23-71.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1474 and 1 876 869
1475 or 1 475 1474
1476 uext 1 1475 0 wrapper.uut.cpu.o_rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:39.24-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1477 uext 1 1399 0 wrapper.uut.cpu.o_rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:40.24-40.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1478 slice 23 1123 8 4
1479 concat 1047 6 1478
1480 uext 1047 1479 0 wrapper.uut.cpu.o_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:48.31-48.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1481 uext 96 870 1
1482 concat 96 1185 6
1483 or 96 1481 1482
1484 concat 96 1120 1120
1485 and 96 1484 1114
1486 or 96 1483 1485
1487 or 1 1186 1120
1488 not 1 1487
1489 concat 96 1488 1488
1490 slice 96 795 1 0
1491 and 96 1489 1490
1492 or 96 1486 1491
1493 slice 218 795 4 2
1494 concat 96 1488 1488
1495 concat 218 1488 1494
1496 and 218 1493 1495
1497 concat 23 1496 1492
1498 concat 1047 1487 1497
1499 uext 1047 1498 0 wrapper.uut.cpu.o_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:49.31-49.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1500 and 1 935 1289
1501 or 1 1203 1500
1502 and 1 1146 1117
1503 or 1 1501 1502
1504 and 1 1453 1292
1505 or 1 1503 1504
1506 ite 1 507 983 884
1507 ite 1 870 1506 1505
1508 uext 1 1507 0 wrapper.uut.cpu.o_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:46.24-46.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1509 ite 1 870 964 1160
1510 uext 1 1509 0 wrapper.uut.cpu.o_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:47.24-47.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1511 and 1 1265 1057
1512 redor 1 797
1513 and 1 1511 1512
1514 or 1 870 1513
1515 and 1 500 1514
1516 uext 1 1515 0 wrapper.uut.cpu.o_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:44.24-44.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1517 or 1 870 1120
1518 and 1 500 1517
1519 uext 1 1518 0 wrapper.uut.cpu.o_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:45.24-45.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1520 concat 1047 6 797
1521 const 1047 100011
1522 ite 1047 870 1521 1520
1523 uext 1047 1522 0 wrapper.uut.cpu.o_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:42.31-42.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1524 ite 96 870 459 1114
1525 concat 1047 800 1524
1526 uext 1047 1525 0 wrapper.uut.cpu.o_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:43.31-43.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1527 uext 1 824 0 wrapper.uut.cpu.op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:144.18-144.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1528 uext 1 765 0 wrapper.uut.cpu.op_b_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:145.18-145.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1529 state 22 wrapper.uut.cpu.pc
1530 init 22 1529 28
1531 uext 1 963 0 wrapper.uut.cpu.pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:108.11-108.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1532 uext 23 797 0 wrapper.uut.cpu.rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:73.18-73.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1533 uext 1 1289 0 wrapper.uut.cpu.rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:92.11-92.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1534 uext 1 1117 0 wrapper.uut.cpu.rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:93.11-93.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1535 uext 1 1511 0 wrapper.uut.cpu.rd_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:142.18-142.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1536 uext 1 1292 0 wrapper.uut.cpu.rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:94.11-94.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1537 uext 1 1265 0 wrapper.uut.cpu.rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:89.11-89.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1538 uext 1 1134 0 wrapper.uut.cpu.rf_csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:170.11-170.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1539 uext 1 1506 0 wrapper.uut.cpu.rf_if.gen_csr.mtval ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:62.15-62.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1540 uext 1 1505 0 wrapper.uut.cpu.rf_if.gen_csr.rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:57.15-57.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1541 uext 1 1488 0 wrapper.uut.cpu.rf_if.gen_csr.sel_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:112.9-112.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1542 uext 1 935 0 wrapper.uut.cpu.rf_if.i_alu_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:34.23-34.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1543 uext 1 983 0 wrapper.uut.cpu.rf_if.i_bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:23.23-23.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1544 uext 1 884 0 wrapper.uut.cpu.rf_if.i_bufreg_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:22.23-22.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1545 uext 1 500 0 wrapper.uut.cpu.rf_if.i_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:5.23-5.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1546 uext 1 1160 0 wrapper.uut.cpu.rf_if.i_csr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:28.23-28.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1547 uext 96 1114 0 wrapper.uut.cpu.rf_if.i_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:27.28-27.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1548 uext 1 1120 0 wrapper.uut.cpu.rf_if.i_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:26.23-26.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1549 uext 1 1146 0 wrapper.uut.cpu.rf_if.i_csr_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:36.23-36.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1550 uext 1 1203 0 wrapper.uut.cpu.rf_if.i_ctrl_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:33.23-33.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1551 uext 1 1453 0 wrapper.uut.cpu.rf_if.i_mem_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:38.23-38.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1552 uext 1 964 0 wrapper.uut.cpu.rf_if.i_mepc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:20.23-20.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1553 uext 1 1185 0 wrapper.uut.cpu.rf_if.i_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:19.23-19.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1554 uext 1 507 0 wrapper.uut.cpu.rf_if.i_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:21.23-21.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1555 uext 1 1289 0 wrapper.uut.cpu.rf_if.i_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:35.23-35.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1556 uext 1 1117 0 wrapper.uut.cpu.rf_if.i_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:37.23-37.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1557 uext 1 1292 0 wrapper.uut.cpu.rf_if.i_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:39.23-39.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1558 uext 23 797 0 wrapper.uut.cpu.rf_if.i_rd_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:32.28-32.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1559 uext 1 1511 0 wrapper.uut.cpu.rf_if.i_rd_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:31.23-31.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1560 uext 1 832 0 wrapper.uut.cpu.rf_if.i_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:14.23-14.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1561 uext 1 823 0 wrapper.uut.cpu.rf_if.i_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:15.23-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1562 uext 23 1420 0 wrapper.uut.cpu.rf_if.i_rs1_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:42.28-42.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1563 uext 23 795 0 wrapper.uut.cpu.rf_if.i_rs2_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:45.28-45.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1564 uext 1 870 0 wrapper.uut.cpu.rf_if.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:18.23-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1565 uext 1 1134 0 wrapper.uut.cpu.rf_if.o_csr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:29.24-29.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1566 uext 1 823 0 wrapper.uut.cpu.rf_if.o_csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:24.24-24.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1567 uext 1047 1479 0 wrapper.uut.cpu.rf_if.o_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:12.31-12.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1568 uext 1047 1498 0 wrapper.uut.cpu.rf_if.o_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:13.31-13.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1569 uext 1 832 0 wrapper.uut.cpu.rf_if.o_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:43.24-43.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1570 uext 1 823 0 wrapper.uut.cpu.rf_if.o_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:46.24-46.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1571 uext 1 1507 0 wrapper.uut.cpu.rf_if.o_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:10.24-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1572 uext 1 1509 0 wrapper.uut.cpu.rf_if.o_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:11.24-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1573 uext 1 1515 0 wrapper.uut.cpu.rf_if.o_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:8.24-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1574 uext 1 1518 0 wrapper.uut.cpu.rf_if.o_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:9.24-9.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1575 uext 1047 1522 0 wrapper.uut.cpu.rf_if.o_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:6.31-6.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1576 uext 1047 1525 0 wrapper.uut.cpu.rf_if.o_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:7.31-7.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1577 uext 1 1513 0 wrapper.uut.cpu.rf_if.rd_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:53.15-53.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1578 uext 1 832 0 wrapper.uut.cpu.rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:140.18-140.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1579 uext 23 1420 0 wrapper.uut.cpu.rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:74.18-74.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1580 uext 1 823 0 wrapper.uut.cpu.rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:141.18-141.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1581 uext 23 795 0 wrapper.uut.cpu.rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:75.18-75.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1582 ite 1 856 861 1180
1583 uext 1 1582 0 wrapper.uut.cpu.rs_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:581.9-581.14|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1584 uext 1 6 0 wrapper.uut.cpu.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:20.23-20.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1585 uext 1 6 0 wrapper.uut.cpu.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:21.23-21.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1586 uext 96 679 0 wrapper.uut.cpu.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:23.28-23.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1587 uext 96 465 0 wrapper.uut.cpu.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:22.28-22.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1588 uext 22 238 0 wrapper.uut.cpu.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:31.29-31.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1589 uext 1 1087 0 wrapper.uut.cpu.sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:151.11-151.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1590 uext 1 879 0 wrapper.uut.cpu.sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:152.11-152.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1591 uext 1 805 0 wrapper.uut.cpu.sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:80.18-80.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1592 uext 1 875 0 wrapper.uut.cpu.shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:87.11-87.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1593 uext 1 1302 0 wrapper.uut.cpu.slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:88.11-88.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1594 xor 1 921 515
1595 or 1 847 1594
1596 and 1 507 1595
1597 and 1 1596 518
1598 and 1 509 520
1599 or 1 1597 1598
1600 uext 1 1599 0 wrapper.uut.cpu.state.gen_csr.trap_pending ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:212.8-212.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1601 uext 1 921 0 wrapper.uut.cpu.state.i_alu_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:13.21-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1602 uext 1 515 0 wrapper.uut.cpu.state.i_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:34.21-34.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1603 uext 1 507 0 wrapper.uut.cpu.state.i_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:38.21-38.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1604 uext 1 3 0 wrapper.uut.cpu.state.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:9.21-9.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1605 uext 1 518 0 wrapper.uut.cpu.state.i_ctrl_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:28.21-28.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1606 uext 1 492 0 wrapper.uut.cpu.state.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:51.21-51.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1607 uext 1 509 0 wrapper.uut.cpu.state.i_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:36.21-36.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1608 uext 1 867 0 wrapper.uut.cpu.state.i_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:42.21-42.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1609 uext 1 475 0 wrapper.uut.cpu.state.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:53.21-53.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1610 uext 1 6 0 wrapper.uut.cpu.state.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:45.21-45.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1611 uext 1 520 0 wrapper.uut.cpu.state.i_mem_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:32.21-32.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1612 uext 1 857 0 wrapper.uut.cpu.state.i_new_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:12.21-12.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1613 uext 1 1265 0 wrapper.uut.cpu.state.i_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:43.21-43.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1614 uext 1 1400 0 wrapper.uut.cpu.state.i_rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:57.21-57.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1615 uext 1 4 0 wrapper.uut.cpu.state.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:10.21-10.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1616 uext 1 1087 0 wrapper.uut.cpu.state.i_sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:29.21-29.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1617 uext 1 879 0 wrapper.uut.cpu.state.i_sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:30.21-30.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1618 uext 1 805 0 wrapper.uut.cpu.state.i_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:40.21-40.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1619 uext 1 875 0 wrapper.uut.cpu.state.i_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:39.21-39.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1620 uext 1 1302 0 wrapper.uut.cpu.state.i_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:41.21-41.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1621 uext 1 856 0 wrapper.uut.cpu.state.i_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:37.21-37.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1622 uext 1 869 0 wrapper.uut.cpu.state.misalign_trap_sync ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:62.9-62.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1623 uext 1 883 0 wrapper.uut.cpu.state.o_bufreg_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:24.22-24.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1624 uext 1 898 0 wrapper.uut.cpu.state.o_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:18.22-18.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1625 uext 1 896 0 wrapper.uut.cpu.state.o_cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:16.22-16.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1626 uext 1 1014 0 wrapper.uut.cpu.state.o_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:19.22-19.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1627 uext 1 970 0 wrapper.uut.cpu.state.o_cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:17.22-17.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1628 uext 1 1104 0 wrapper.uut.cpu.state.o_cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:20.22-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1629 uext 1 1106 0 wrapper.uut.cpu.state.o_cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:21.22-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1630 uext 1 813 0 wrapper.uut.cpu.state.o_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:23.22-23.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1631 uext 1 500 0 wrapper.uut.cpu.state.o_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:15.21-15.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1632 uext 1 1180 0 wrapper.uut.cpu.state.o_ctrl_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:25.22-25.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1633 uext 1 870 0 wrapper.uut.cpu.state.o_ctrl_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:27.22-27.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1634 uext 1 522 0 wrapper.uut.cpu.state.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:50.22-50.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1635 uext 1 485 0 wrapper.uut.cpu.state.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:52.22-52.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1636 uext 1 861 0 wrapper.uut.cpu.state.o_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:14.22-14.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1637 uext 1 6 0 wrapper.uut.cpu.state.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:46.22-46.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1638 uext 96 1432 0 wrapper.uut.cpu.state.o_mem_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:31.22-31.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1639 uext 1 1511 0 wrapper.uut.cpu.state.o_rf_rd_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:58.22-58.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1640 uext 1 1475 0 wrapper.uut.cpu.state.o_rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:55.22-55.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1641 uext 1 1399 0 wrapper.uut.cpu.state.o_rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:56.22-56.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1642 uext 1 1596 0 wrapper.uut.cpu.state.take_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:87.14-87.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1643 uext 1 870 0 wrapper.uut.cpu.trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:107.11-107.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1644 uext 1 856 0 wrapper.uut.cpu.two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:83.11-83.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1645 uext 1 974 0 wrapper.uut.cpu.utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:104.18-104.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1646 uext 1 475 0 wrapper.uut.cpu.wb_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:182.16-182.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1647 uext 22 238 0 wrapper.uut.cpu.wb_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:179.16-179.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1648 uext 1 485 0 wrapper.uut.cpu.wb_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:180.16-180.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1649 uext 22 770 0 wrapper.uut.cpu.wb_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:181.16-181.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1650 uext 1 492 0 wrapper.uut.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:70.22-70.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1651 uext 22 745 0 wrapper.uut.i_dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:69.23-69.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1652 uext 1 475 0 wrapper.uut.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:63.22-63.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1653 uext 22 770 0 wrapper.uut.i_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:62.23-62.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1654 uext 1 4 0 wrapper.uut.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:35.22-35.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1655 uext 1 6 0 wrapper.uut.i_timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:36.22-36.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1656 uext 22 740 0 wrapper.uut.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:64.23-64.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1657 uext 1 522 0 wrapper.uut.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:68.23-68.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1658 uext 22 743 0 wrapper.uut.o_dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:65.23-65.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1659 uext 102 763 0 wrapper.uut.o_dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:66.23-66.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1660 uext 1 765 0 wrapper.uut.o_dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:67.23-67.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1661 uext 218 513 0 wrapper.uut.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:75.23-75.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1662 uext 22 1025 0 wrapper.uut.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:73.23-73.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1663 uext 22 743 0 wrapper.uut.o_ext_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:74.23-74.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1664 uext 22 238 0 wrapper.uut.o_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:60.23-60.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1665 uext 1 485 0 wrapper.uut.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:61.23-61.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1666 uext 1 6 0 wrapper.uut.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:79.23-79.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1667 state 23 wrapper.uut.rf_ram_if.rcnt
1668 slice 1 1667 0 0
1669 ite 1047 1668 1498 1479
1670 slice 102 1667 4 1
1671 concat 619 1669 1670
1672 uext 619 1671 0 wrapper.uut.raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:100.24-100.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1673 uext 96 820 0 wrapper.uut.rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:102.24-102.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1674 uext 1 832 0 wrapper.uut.rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:94.16-94.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1675 uext 1 823 0 wrapper.uut.rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:95.16-95.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1676 state 1 wrapper.uut.rf_ram_if.rgate
1677 uext 1 1676 0 wrapper.uut.ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:101.17-101.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1678 uext 1 3 0 wrapper.uut.rf_ram.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:5.16-5.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1679 uext 619 1671 0 wrapper.uut.rf_ram.i_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:9.36-9.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1680 uext 1 1676 0 wrapper.uut.rf_ram.i_ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:10.21-10.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1681 uext 23 235 2
1682 sub 23 1667 1681
1683 slice 1 1682 0 0
1684 ite 1047 1683 1525 1522
1685 slice 102 1682 4 1
1686 concat 619 1684 1685
1687 uext 619 1686 0 wrapper.uut.rf_ram.i_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:6.36-6.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1688 state 96 wrapper.uut.rf_ram_if.wdata0_r
1689 state 218 wrapper.uut.rf_ram_if.wdata1_r
1690 slice 96 1689 1 0
1691 ite 96 1683 1690 1688
1692 uext 96 1691 0 wrapper.uut.rf_ram.i_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:7.32-7.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1693 state 1 wrapper.uut.rf_ram_if.wen0_r
1694 and 1 822 1693
1695 state 1 wrapper.uut.rf_ram_if.wen1_r
1696 and 1 1683 1695
1697 or 1 1694 1696
1698 uext 1 1697 0 wrapper.uut.rf_ram.i_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:8.22-8.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1699 uext 96 820 0 wrapper.uut.rf_ram.o_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:11.33-11.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1700 uext 1 3 0 wrapper.uut.rf_ram_if.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:21.19-21.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1701 uext 96 820 0 wrapper.uut.rf_ram_if.i_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:42.28-42.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1702 uext 1047 1479 0 wrapper.uut.rf_ram_if.i_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:32.28-32.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1703 uext 1047 1498 0 wrapper.uut.rf_ram_if.i_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:33.28-33.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1704 uext 1 1475 0 wrapper.uut.rf_ram_if.i_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:24.19-24.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1705 uext 1 4 0 wrapper.uut.rf_ram_if.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:22.19-22.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1706 uext 1 1507 0 wrapper.uut.rf_ram_if.i_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:30.19-30.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1707 uext 1 1509 0 wrapper.uut.rf_ram_if.i_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:31.19-31.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1708 uext 1 1515 0 wrapper.uut.rf_ram_if.i_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:28.19-28.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1709 uext 1 1518 0 wrapper.uut.rf_ram_if.i_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:29.19-29.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1710 uext 1047 1522 0 wrapper.uut.rf_ram_if.i_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:26.28-26.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1711 uext 1047 1525 0 wrapper.uut.rf_ram_if.i_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:27.28-27.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1712 uext 1 1399 0 wrapper.uut.rf_ram_if.i_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:23.19-23.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1713 uext 619 1671 0 wrapper.uut.rf_ram_if.o_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:40.28-40.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1714 uext 1 832 0 wrapper.uut.rf_ram_if.o_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:34.20-34.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1715 uext 1 823 0 wrapper.uut.rf_ram_if.o_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:35.20-35.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1716 uext 1 1400 0 wrapper.uut.rf_ram_if.o_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:25.20-25.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1717 uext 1 1676 0 wrapper.uut.rf_ram_if.o_ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:41.20-41.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1718 uext 619 1686 0 wrapper.uut.rf_ram_if.o_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:37.28-37.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1719 uext 96 1691 0 wrapper.uut.rf_ram_if.o_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:38.28-38.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1720 uext 1 1697 0 wrapper.uut.rf_ram_if.o_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:39.20-39.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1721 uext 1047 1669 0 wrapper.uut.rf_ram_if.rreg ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:108.19-108.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1722 state 1 wrapper.uut.rf_ram_if.rreq_r
1723 uext 1 1668 0 wrapper.uut.rf_ram_if.rtrig0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:106.12-106.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1724 uext 23 1682 0 wrapper.uut.rf_ram_if.wcnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:53.21-53.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1725 uext 1047 1684 0 wrapper.uut.rf_ram_if.wreg ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:78.19-78.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1726 uext 1 822 0 wrapper.uut.rf_ram_if.wtrig0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:60.15-60.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1727 uext 1 1683 0 wrapper.uut.rf_ram_if.wtrig1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:61.15-61.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1728 uext 1 1400 0 wrapper.uut.rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:93.16-93.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1729 uext 1 1475 0 wrapper.uut.rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:84.16-84.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1730 uext 1 1399 0 wrapper.uut.rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:83.16-83.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1731 uext 1047 1479 0 wrapper.uut.rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:91.24-91.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1732 uext 1047 1498 0 wrapper.uut.rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:92.24-92.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1733 uext 1 6 0 wrapper.uut.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:42.23-42.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1734 uext 22 30 0 wrapper.uut.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:40.23-40.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1735 uext 1 6 0 wrapper.uut.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:43.23-43.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1736 uext 96 679 0 wrapper.uut.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:45.23-45.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1737 uext 22 249 0 wrapper.uut.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:54.23-54.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1738 uext 22 217 0 wrapper.uut.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:57.23-57.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1739 uext 102 269 0 wrapper.uut.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:55.23-55.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1740 uext 22 335 0 wrapper.uut.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:58.23-58.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1741 uext 102 141 0 wrapper.uut.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:56.23-56.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1742 uext 96 465 0 wrapper.uut.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:44.23-44.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1743 uext 687 689 0 wrapper.uut.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:39.23-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1744 uext 22 234 0 wrapper.uut.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:52.23-52.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1745 uext 22 238 0 wrapper.uut.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:53.23-53.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1746 uext 23 123 0 wrapper.uut.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:50.23-50.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1747 uext 22 132 0 wrapper.uut.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:51.23-51.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1748 uext 23 152 0 wrapper.uut.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:46.23-46.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1749 uext 22 29 0 wrapper.uut.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:48.23-48.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1750 uext 23 169 0 wrapper.uut.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:47.23-47.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1751 uext 22 166 0 wrapper.uut.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:49.23-49.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1752 uext 1 20 0 wrapper.uut.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:41.23-41.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1753 uext 1 455 0 wrapper.uut.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:38.23-38.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1754 uext 619 1686 0 wrapper.uut.waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:97.24-97.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1755 uext 96 1691 0 wrapper.uut.wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:98.24-98.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1756 uext 1 1507 0 wrapper.uut.wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:89.16-89.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1757 uext 1 1509 0 wrapper.uut.wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:90.16-90.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1758 uext 1 1697 0 wrapper.uut.wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:99.17-99.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1759 uext 1 1515 0 wrapper.uut.wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:87.16-87.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1760 uext 1 1518 0 wrapper.uut.wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:88.16-88.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1761 uext 1047 1522 0 wrapper.uut.wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:85.24-85.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1762 uext 1047 1525 0 wrapper.uut.wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:86.24-86.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1763 ite 1 455 6 870
1764 next 1 20 1763
1765 not 1 1271
1766 and 1 1765 832
1767 slice 91 29 31 1
1768 concat 22 1766 1767
1769 ite 22 1582 1768 29
1770 next 22 29 1769
1771 and 1 485 475
1772 ite 22 1771 770 30
1773 next 22 30 1772
1774 const 107 11111111
1775 neq 1 109 1774
1776 uext 107 1775 7
1777 add 107 109 1776
1778 const 107 00000001
1779 ite 107 4 1778 1777
1780 next 107 109 1779
1781 ite 23 1513 123 652
1782 and 1 813 1180
1783 ite 23 1782 1781 123
1784 ite 23 1400 797 1783
1785 next 23 123 1784
1786 slice 91 132 31 1
1787 concat 22 1507 1786
1788 ite 22 1515 1787 132
1789 ite 22 1513 1788 28
1790 ite 22 1782 1789 1788
1791 next 22 132 1790
1792 ite 102 765 763 251
1793 ite 102 492 1792 141
1794 ite 102 475 251 1793
1795 next 102 141 1794
1796 ite 23 1271 652 1420
1797 ite 23 1400 1796 152
1798 next 23 152 1797
1799 not 1 1273
1800 and 1 1799 823
1801 slice 91 166 31 1
1802 concat 22 1800 1801
1803 ite 22 1582 1802 166
1804 next 22 166 1803
1805 ite 23 1273 652 795
1806 ite 23 1400 1805 169
1807 next 23 169 1806
1808 ite 22 492 745 217
1809 next 22 217 1808
1810 ite 22 1782 1529 234
1811 next 22 234 1810
1812 slice 91 238 31 1
1813 concat 22 1198 1812
1814 ite 22 4 28 1813
1815 or 1 1180 4
1816 ite 22 1815 1814 238
1817 next 22 238 1816
1818 ite 22 492 740 249
1819 next 22 249 1818
1820 ite 102 765 251 763
1821 ite 102 492 1820 269
1822 ite 102 475 251 1821
1823 next 102 269 1822
1824 ite 22 492 743 335
1825 next 22 335 1824
1826 and 1 1782 484
1827 next 1 455 1826
1828 or 1 475 813
1829 or 1 1828 4
1830 ite 1 1829 1815 483
1831 next 1 483 1830
1832 not 1 813
1833 and 1 812 1832
1834 and 1 1400 501
1835 or 1 1833 1834
1836 slice 218 499 2 0
1837 concat 102 1836 1835
1838 ite 102 4 251 1837
1839 next 102 499 1838
1840 and 1 861 860
1841 ite 1 813 1840 502
1842 ite 1 4 6 1841
1843 next 1 502 1842
1844 slice 23 770 6 2
1845 ite 23 475 1844 504
1846 next 23 504 1845
1847 slice 1 739 0 0
1848 ite 1 861 1029 1847
1849 slice 1 511 1 1
1850 concat 96 1848 1849
1851 or 1 898 1014
1852 ite 1 861 1851 883
1853 ite 96 1852 1850 511
1854 next 96 511 1853
1855 slice 218 770 14 12
1856 ite 218 475 1855 513
1857 next 218 513 1856
1858 uext 687 455 63
1859 add 687 689 1858
1860 next 687 689 1859
1861 slice 1 739 29 29
1862 and 1 1861 825
1863 ite 1 861 1029 1862
1864 slice 85 739 29 1
1865 concat 88 1863 1864
1866 ite 88 883 1865 739
1867 next 88 739 1866
1868 slice 74 743 31 7
1869 concat 91 1868 1059
1870 concat 22 824 1869
1871 ite 22 492 745 1870
1872 or 1 1045 492
1873 ite 22 1872 1871 743
1874 next 22 743 1873
1875 slice 102 795 4 1
1876 slice 1 1415 0 0
1877 concat 23 1876 1875
1878 slice 23 770 24 20
1879 ite 23 475 1878 1877
1880 and 1 500 1273
1881 or 1 475 1880
1882 ite 23 1881 1879 795
1883 next 23 795 1882
1884 slice 102 797 4 1
1885 slice 1 1415 0 0
1886 concat 23 1885 1884
1887 slice 23 770 11 7
1888 ite 23 475 1887 1886
1889 and 1 500 1266
1890 or 1 475 1889
1891 ite 23 1890 1888 797
1892 next 23 797 1891
1893 slice 1 770 31 31
1894 ite 1 475 1893 803
1895 next 1 803 1894
1896 uext 218 812 2
1897 add 218 809 1896
1898 ite 218 4 219 1897
1899 next 218 809 1898
1900 slice 1 820 1 1
1901 ite 1 822 1900 815
1902 next 1 815 1901
1903 sort array 619 96
1904 state 1903 wrapper.uut.rf_ram.memory
1905 read 96 1904 1671
1906 ite 96 1676 1905 622
1907 next 96 816 1906
1908 redor 1 1669
1909 not 1 1908
1910 next 1 817 1909
1911 next 1 822 1668
1912 slice 1 770 30 30
1913 ite 1 475 1912 825
1914 next 1 825 1913
1915 slice 1 831 1 1
1916 concat 96 6 1915
1917 ite 96 1668 820 1916
1918 next 96 831 1917
1919 ite 1 500 839 828
1920 next 1 836 1919
1921 ite 1 500 921 842
1922 next 1 842 1921
1923 ite 1 475 6 857
1924 ite 1 4 6 1923
1925 next 1 857 1924
1926 slice 1 770 21 21
1927 ite 1 475 1926 862
1928 next 1 862 1927
1929 or 1 475 4
1930 not 1 1929
1931 and 1 1599 861
1932 or 1 1931 869
1933 and 1 1930 1932
1934 ite 1 1829 1933 869
1935 next 1 869 1934
1936 and 1 813 861
1937 ite 1 4 6 1936
1938 next 1 876 1937
1939 slice 1 770 20 20
1940 ite 1 475 1939 957
1941 next 1 957 1940
1942 and 1 1180 1213
1943 next 1 978 1942
1944 and 1 1007 883
1945 next 1 1004 1944
1946 slice 1 770 26 26
1947 ite 1 475 1946 1110
1948 next 1 1110 1947
1949 ite 1 507 808 796
1950 slice 107 1123 8 1
1951 concat 1122 1949 1950
1952 slice 1 770 20 20
1953 slice 107 770 19 12
1954 concat 1122 1953 1952
1955 ite 1122 475 1954 1951
1956 and 1 500 1271
1957 or 1 475 1956
1958 ite 1122 1957 1955 1123
1959 next 1122 1123 1958
1960 slice 1 770 22 22
1961 ite 1 475 1960 1128
1962 next 1 1128 1961
1963 not 1 870
1964 ite 1 1185 1380 1160
1965 and 1 1963 1964
1966 and 1 870 813
1967 and 1 1130 1106
1968 or 1 1966 1967
1969 or 1 1968 1185
1970 ite 1 1969 1965 1131
1971 next 1 1131 1970
1972 ite 1 870 857 1160
1973 and 1 1138 813
1974 or 1 1973 870
1975 ite 1 1974 1972 1140
1976 next 1 1140 1975
1977 slice 1 1142 1 1
1978 and 1 1963 1977
1979 or 1 868 1978
1980 and 1 1139 896
1981 or 1 1980 1966
1982 ite 1 1981 1979 1143
1983 and 1 972 765
1984 or 1 868 1983
1985 slice 1 1142 2 2
1986 and 1 1963 1985
1987 or 1 1984 1986
1988 ite 1 1981 1987 1977
1989 or 1 857 972
1990 slice 1 1142 3 3
1991 and 1 1963 1990
1992 or 1 1989 1991
1993 ite 1 1981 1992 1985
1994 and 1 867 1137
1995 and 1 1963 1160
1996 or 1 1994 1995
1997 ite 1 1981 1996 1990
1998 concat 96 1988 1982
1999 concat 218 1993 1998
2000 concat 102 1997 1999
2001 next 102 1142 2000
2002 and 1 861 1596
2003 ite 1 813 2002 1178
2004 ite 1 4 6 2003
2005 next 1 1178 2004
2006 and 1 1180 1209
2007 next 1 1192 2006
2008 ite 1 1966 1131 1380
2009 next 1 1380 2008
2010 ite 1 4 6 1722
2011 next 1 1390 2010
2012 slice 1 1123 0 0
2013 ite 1 1251 808 2012
2014 ite 1 1253 1416 2013
2015 slice 23 1415 5 1
2016 concat 1047 2014 2015
2017 slice 1047 770 30 25
2018 ite 1047 475 2017 2016
2019 and 1 500 1276
2020 or 1 475 2019
2021 ite 1047 2020 2018 1415
2022 next 1047 1415 2021
2023 slice 1 770 7 7
2024 ite 1 475 2023 808
2025 or 1 475 500
2026 ite 1 2025 2024 1416
2027 next 1 1416 2026
2028 ite 1 1439 1085 1451
2029 next 1 1451 2028
2030 ite 22 455 238 1529
2031 next 22 1529 2030
2032 uext 23 5 4
2033 add 23 1667 2032
2034 concat 96 1399 6
2035 concat 23 219 2034
2036 or 1 1475 1399
2037 ite 23 2036 2035 2033
2038 ite 23 4 652 2037
2039 next 23 1667 2038
2040 redand 1 1667
2041 or 1 2040 1475
2042 ite 1 2041 1475 1676
2043 ite 1 4 6 2042
2044 next 1 1676 2043
2045 slice 1 1688 1 1
2046 concat 96 1507 2045
2047 next 96 1688 2046
2048 slice 96 1689 2 1
2049 concat 218 1509 2048
2050 next 218 1689 2049
2051 ite 1 1683 1515 1693
2052 next 1 1693 2051
2053 ite 1 1683 1518 1695
2054 next 1 1695 2053
2055 ite 1 4 6 1475
2056 next 1 1722 2055
2057 ite 619 1697 1686 620
2058 ite 96 1697 1691 617
2059 ite 1 1697 5 6
2060 concat 96 2059 2059
2061 read 96 1904 2057
2062 not 96 2060
2063 and 96 2061 2062
2064 and 96 2058 2060
2065 or 96 2064 2063
2066 write 1903 1904 2057 2065
2067 redor 1 2060
2068 ite 1903 2067 2066 1904
2069 next 1903 1904 2068 wrapper.uut.rf_ram.memory ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:13.25-13.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
2070 or 1 120 129
2071 or 1 138 147
2072 or 1 163 180
2073 or 1 199 202
2074 or 1 215 232
2075 or 1 246 266
2076 or 1 283 299
2077 or 1 315 331
2078 or 1 345 358
2079 or 1 371 384
2080 or 1 399 414
2081 or 1 429 444
2082 or 1 2070 2071
2083 or 1 2072 2073
2084 or 1 2074 2075
2085 or 1 2076 2077
2086 or 1 2078 2079
2087 or 1 2080 2081
2088 or 1 2082 2083
2089 or 1 2084 2085
2090 or 1 2086 2087
2091 or 1 2088 2089
2092 or 1 2090 453
2093 or 1 2091 2092
2094 bad 2093
; end of yosys output
