// Seed: 1095130877
module module_0 (
    input supply1 id_0,
    input tri id_1
);
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    input wire id_2,
    input wand id_3,
    output tri1 id_4,
    output wand id_5,
    output wor id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri id_10
);
  module_0 modCall_1 (
      id_2,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wand id_0,
    input supply1 id_1,
    input tri id_2
    , id_6,
    input tri0 id_3,
    output uwire id_4
);
  wor id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  nor primCall (id_4, id_11, id_7, id_10, id_9, id_12, id_2, id_6, id_3, id_13, id_8, id_1);
  assign id_10 = -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  logic id_14;
  ;
  wire  id_15;
  logic id_16;
  ;
endmodule
