<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/stm32/include/periph_cpu.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right"
                    onsubmit="try{
                        displaySR();
                    }finally{
                            return false;
                    }">
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32_2include_2periph__cpu_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">periph_cpu.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__stm32.html">STM32</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Shared CPU specific definitions for the STM32 family.  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Shared CPU specific definitions for the STM32 family. </p>
<dl class="section author"><dt>Author</dt><dd>Hauke Petersen <a href="#" onclick="location.href='mai'+'lto:'+'hau'+'ke'+'.pe'+'te'+'rse'+'n@'+'fu-'+'be'+'rli'+'n.'+'de'; return false;">hauke<span style="display: none;">.nosp@m.</span>.pet<span style="display: none;">.nosp@m.</span>ersen<span style="display: none;">.nosp@m.</span>@fu-<span style="display: none;">.nosp@m.</span>berli<span style="display: none;">.nosp@m.</span>n.de</a> </dd>
<dd>
Vincent Dupont <a href="#" onclick="location.href='mai'+'lto:'+'vin'+'ce'+'nt@'+'ot'+'ake'+'ys'+'.co'+'m'; return false;">vince<span style="display: none;">.nosp@m.</span>nt@o<span style="display: none;">.nosp@m.</span>takey<span style="display: none;">.nosp@m.</span>s.co<span style="display: none;">.nosp@m.</span>m</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>
</div><div class="textblock"><code>#include &lt;limits.h&gt;</code><br />
<code>#include &quot;cpu.h&quot;</code><br />
<code>#include &quot;<a class="el" href="units_8h_source.html">macros/units.h</a>&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="stm32_2include_2periph__cpu_8h__incl.svg" width="306" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="stm32_2include_2periph__cpu_8h__dep__incl.svg" width="30472" height="454"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="stm32_2include_2periph__cpu_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma__conf__t.html">dma_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA configuration.  <a href="structdma__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structadc__conf__t.html">adc_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC device configuration.  <a href="structadc__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdac__conf__t.html">dac_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC line configuration data.  <a href="structdac__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtimer__conf__t.html">timer_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho">Timer</a> configuration.  <a href="structtimer__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpwm__chan__t.html">pwm_chan_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM channel.  <a href="structpwm__chan__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpwm__conf__t.html">pwm_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM device configuration.  <a href="structpwm__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structqdec__chan__t.html">qdec_chan_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QDEC channel.  <a href="structqdec__chan__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structqdec__conf__t.html">qdec_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">QDEC configuration.  <a href="structqdec__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__conf__t.html">uart_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device configuration.  <a href="structuart__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html">spi_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI configuration structure type.  <a href="structspi__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__conf__t.html">i2c_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C configuration options.  <a href="structi2c__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstm32__usb__otg__fshs__config__t.html">stm32_usb_otg_fshs_config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">stm32 USB OTG configuration  <a href="structstm32__usb__otg__fshs__config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeth__conf__t.html">eth_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet Peripheral configuration.  <a href="structeth__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structeth__dma__desc.html">eth_dma_desc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Layout of enhanced RX/TX DMA descriptor.  <a href="structeth__dma__desc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a3102e7a831bd3ab8b8a8bfc3c0083ded"><td class="memItemLeft" align="right" valign="top"><a id="a3102e7a831bd3ab8b8a8bfc3c0083ded"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a3102e7a831bd3ab8b8a8bfc3c0083ded">PM_EWUP_CONFIG</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a3102e7a831bd3ab8b8a8bfc3c0083ded"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake-up pins configuration (CSR register) <br /></td></tr>
<tr class="separator:a3102e7a831bd3ab8b8a8bfc3c0083ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3969ce1e494a72d3c2925b10ddeb4604"><td class="memItemLeft" align="right" valign="top"><a id="a3969ce1e494a72d3c2925b10ddeb4604"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>&#160;&#160;&#160;(0xffffffff)</td></tr>
<tr class="memdesc:a3969ce1e494a72d3c2925b10ddeb4604"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of a fitting UNDEF value. <br /></td></tr>
<tr class="separator:a3969ce1e494a72d3c2925b10ddeb4604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memItemLeft" align="right" valign="top"><a id="ae29846b3ecd19a0b7c44ff80a37ae7c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1">GPIO_PIN</a>(x,  y)&#160;&#160;&#160;((GPIOA_BASE + (x &lt;&lt; 10)) | y)</td></tr>
<tr class="memdesc:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define a CPU specific GPIO pin generator macro. <br /></td></tr>
<tr class="separator:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9e5f52b319c2bf8bf6266b995cc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a1b9e5f52b319c2bf8bf6266b995cc740">SPI_HWCS_MASK</a>&#160;&#160;&#160;(0xffffff00)</td></tr>
<tr class="memdesc:a1b9e5f52b319c2bf8bf6266b995cc740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define a magic number that tells us to use hardware chip select.  <a href="stm32_2include_2periph__cpu_8h.html#a1b9e5f52b319c2bf8bf6266b995cc740">More...</a><br /></td></tr>
<tr class="separator:a1b9e5f52b319c2bf8bf6266b995cc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292c9a0a5b03329a153ad28343ff2e09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a292c9a0a5b03329a153ad28343ff2e09">SPI_HWCS</a>(x)&#160;&#160;&#160;(<a class="el" href="stm32_2include_2periph__cpu_8h.html#a1b9e5f52b319c2bf8bf6266b995cc740">SPI_HWCS_MASK</a> | x)</td></tr>
<tr class="memdesc:a292c9a0a5b03329a153ad28343ff2e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override the default SPI hardware chip select access macro.  <a href="stm32_2include_2periph__cpu_8h.html#a292c9a0a5b03329a153ad28343ff2e09">More...</a><br /></td></tr>
<tr class="separator:a292c9a0a5b03329a153ad28343ff2e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a463aa09de2c1d0bb231575c21eaff2c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a463aa09de2c1d0bb231575c21eaff2c9">GPIO_MODE</a>(io,  pr,  ot)&#160;&#160;&#160;((io &lt;&lt; 0) | (pr &lt;&lt; 2) | (ot &lt;&lt; 4))</td></tr>
<tr class="memdesc:a463aa09de2c1d0bb231575c21eaff2c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate GPIO mode bitfields.  <a href="stm32_2include_2periph__cpu_8h.html#a463aa09de2c1d0bb231575c21eaff2c9">More...</a><br /></td></tr>
<tr class="separator:a463aa09de2c1d0bb231575c21eaff2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67fb049135beadd5f76bc5eece7cd6ca"><td class="memItemLeft" align="right" valign="top"><a id="a67fb049135beadd5f76bc5eece7cd6ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a67fb049135beadd5f76bc5eece7cd6ca">DMA_CHAN_CONFIG_UNSUPPORTED</a>&#160;&#160;&#160;(UINT8_MAX)</td></tr>
<tr class="memdesc:a67fb049135beadd5f76bc5eece7cd6ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel/trigger configuration for DMA peripherals without channel/trigger filtering such as the stm32f1 and stm32f3. <br /></td></tr>
<tr class="separator:a67fb049135beadd5f76bc5eece7cd6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d6c77df27eaeba19a369cec7754bb30"><td class="memItemLeft" align="right" valign="top"><a id="a7d6c77df27eaeba19a369cec7754bb30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a7d6c77df27eaeba19a369cec7754bb30">UART_TXBUF_SIZE</a>&#160;&#160;&#160;(64)</td></tr>
<tr class="memdesc:a7d6c77df27eaeba19a369cec7754bb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the UART TX buffer for non-blocking mode. <br /></td></tr>
<tr class="separator:a7d6c77df27eaeba19a369cec7754bb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:abc9032c3a330351ad3078e39069b3514"><td class="memItemLeft" align="right" valign="top"><a id="abc9032c3a330351ad3078e39069b3514"></a>
typedef unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#abc9032c3a330351ad3078e39069b3514">dma_t</a></td></tr>
<tr class="memdesc:abc9032c3a330351ad3078e39069b3514"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA type. <br /></td></tr>
<tr class="separator:abc9032c3a330351ad3078e39069b3514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e107b20b19c9f50cfc33a1e7cd2ea9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structeth__dma__desc.html">eth_dma_desc</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#ac3e107b20b19c9f50cfc33a1e7cd2ea9">edma_desc_t</a></td></tr>
<tr class="memdesc:ac3e107b20b19c9f50cfc33a1e7cd2ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Layout of enhanced RX/TX DMA descriptor.  <a href="stm32_2include_2periph__cpu_8h.html#ac3e107b20b19c9f50cfc33a1e7cd2ea9">More...</a><br /></td></tr>
<tr class="separator:ac3e107b20b19c9f50cfc33a1e7cd2ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:afcbe9c50af707480e7b3e6e9058cedc8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a> { <a class="el" href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45">APB1</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b">APB2</a>
 }</td></tr>
<tr class="memdesc:afcbe9c50af707480e7b3e6e9058cedc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available peripheral buses.  <a href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">More...</a><br /></td></tr>
<tr class="separator:afcbe9c50af707480e7b3e6e9058cedc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b887f38fa71033f0904f8e2330b6815"><td class="memItemLeft" align="right" valign="top"><a id="a0b887f38fa71033f0904f8e2330b6815"></a>enum &#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0b887f38fa71033f0904f8e2330b6815"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available GPIO ports. <br /></td></tr>
<tr class="separator:a0b887f38fa71033f0904f8e2330b6815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ed6aad7d9b996fee989c31338138cd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a> { <br />
&#160;&#160;<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cda87ca1e0df0502682e4a49533809ddcbc">GPIO_AF0</a> = 0, 
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cda0ef8189f5ce80052d8c80cde9ea8a4ef">GPIO_AF1</a>, 
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cda115d1f06f5d9bb1d760ffc38b2d8c7d3">GPIO_AF2</a>, 
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cda6ee7ecdedade2eea2ba6459bd8f794f2">GPIO_AF3</a>, 
<br />
&#160;&#160;<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cda34f938f8d7f13c07233e265a2a9134ca">GPIO_AF4</a>, 
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cda22966ec392207510a9861fe3c26cfeab">GPIO_AF5</a>, 
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cda4d0453c14e75bca3327ee60f9e3fb00f">GPIO_AF6</a>, 
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cdab9977fcdc662307e4df15ab3435d5087">GPIO_AF7</a>, 
<br />
&#160;&#160;<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cda38152bf620eb4ed1debc6c2351ad3db0">GPIO_AF8</a>, 
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cda5e721ad608ffd1e0530bc3d266a877d5">GPIO_AF9</a>, 
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cda502b67e92ad83116b3067b02862c39a9">GPIO_AF10</a>, 
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cdad955dd2b1f56ee5176621b076b82c6f1">GPIO_AF11</a>, 
<br />
&#160;&#160;<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c">GPIO_AF12</a>, 
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4">GPIO_AF13</a>, 
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cda661b593043b2fbe70e380b0b227ddbb4">GPIO_AF14</a>, 
<a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cda23f57b0577422fa3d049deb151493e0c">GPIO_AF15</a>, 
<br />
&#160;&#160;<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda87ca1e0df0502682e4a49533809ddcbc">GPIO_AF0</a> = 0, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda0ef8189f5ce80052d8c80cde9ea8a4ef">GPIO_AF1</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda115d1f06f5d9bb1d760ffc38b2d8c7d3">GPIO_AF2</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda6ee7ecdedade2eea2ba6459bd8f794f2">GPIO_AF3</a>, 
<br />
&#160;&#160;<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda34f938f8d7f13c07233e265a2a9134ca">GPIO_AF4</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda22966ec392207510a9861fe3c26cfeab">GPIO_AF5</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda4d0453c14e75bca3327ee60f9e3fb00f">GPIO_AF6</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cdab9977fcdc662307e4df15ab3435d5087">GPIO_AF7</a>, 
<br />
&#160;&#160;<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda38152bf620eb4ed1debc6c2351ad3db0">GPIO_AF8</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda5e721ad608ffd1e0530bc3d266a877d5">GPIO_AF9</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda502b67e92ad83116b3067b02862c39a9">GPIO_AF10</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cdad955dd2b1f56ee5176621b076b82c6f1">GPIO_AF11</a>, 
<br />
&#160;&#160;<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c">GPIO_AF12</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4">GPIO_AF13</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda661b593043b2fbe70e380b0b227ddbb4">GPIO_AF14</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cda23f57b0577422fa3d049deb151493e0c">GPIO_AF15</a>
<br />
 }</td></tr>
<tr class="memdesc:a06ed6aad7d9b996fee989c31338138cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available MUX values for configuring a pin's alternate function.  <a href="stm32_2include_2periph__cpu_8h.html#a06ed6aad7d9b996fee989c31338138cd">More...</a><br /></td></tr>
<tr class="separator:a06ed6aad7d9b996fee989c31338138cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af747893ff3f5c651141cc62f1e62fee7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#af747893ff3f5c651141cc62f1e62fee7">dma_mode_t</a> { <a class="el" href="stm32_2include_2periph__cpu_8h.html#af747893ff3f5c651141cc62f1e62fee7a2bc712593818cc80c846548668cdcd23">DMA_PERIPH_TO_MEM</a> = 0, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#af747893ff3f5c651141cc62f1e62fee7ab8edc04a199a38ef01683d8962126ad1">DMA_MEM_TO_PERIPH</a> = 1, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#af747893ff3f5c651141cc62f1e62fee7ad1dbede1911411f57ee96d9d797c19bf">DMA_MEM_TO_MEM</a> = 2
 }</td></tr>
<tr class="memdesc:af747893ff3f5c651141cc62f1e62fee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA modes.  <a href="stm32_2include_2periph__cpu_8h.html#af747893ff3f5c651141cc62f1e62fee7">More...</a><br /></td></tr>
<tr class="separator:af747893ff3f5c651141cc62f1e62fee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5df130ef5152041e30a95957a5e4ca64"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a5df130ef5152041e30a95957a5e4ca64">uart_type_t</a> { <a class="el" href="kinetis_2include_2periph__cpu_8h.html#a5df130ef5152041e30a95957a5e4ca64ab8ed8126c384baba9b983d7864f0a704">KINETIS_UART</a>, 
<a class="el" href="kinetis_2include_2periph__cpu_8h.html#a5df130ef5152041e30a95957a5e4ca64a8784937474269f0e7b8a3115c63925cc">KINETIS_LPUART</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a5df130ef5152041e30a95957a5e4ca64ab885c81006f1eeea4a1964eed3f9265c">STM32_USART</a>, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a5df130ef5152041e30a95957a5e4ca64a8b20e99397f36aea9109df9d5ad48af4">STM32_LPUART</a>
 }</td></tr>
<tr class="memdesc:a5df130ef5152041e30a95957a5e4ca64"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART hardware module types.  <a href="stm32_2include_2periph__cpu_8h.html#a5df130ef5152041e30a95957a5e4ca64">More...</a><br /></td></tr>
<tr class="separator:a5df130ef5152041e30a95957a5e4ca64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6470a6d59295ce5676f568fc72d67a26"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a6470a6d59295ce5676f568fc72d67a26">stm32_usb_otg_fshs_type_t</a> { <a class="el" href="stm32_2include_2periph__cpu_8h.html#a6470a6d59295ce5676f568fc72d67a26a42aec4ca21dc1c3a0b46fe4ebbc71ad1">STM32_USB_OTG_FS</a> = 0, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a6470a6d59295ce5676f568fc72d67a26a58060a8f6809d09adc8b48a0baac1753">STM32_USB_OTG_HS</a> = 1
 }</td></tr>
<tr class="memdesc:a6470a6d59295ce5676f568fc72d67a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">USB OTG peripheral type.  <a href="stm32_2include_2periph__cpu_8h.html#a6470a6d59295ce5676f568fc72d67a26">More...</a><br /></td></tr>
<tr class="separator:a6470a6d59295ce5676f568fc72d67a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffac8001b7d306648f0d554298e13df"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a7ffac8001b7d306648f0d554298e13df">stm32_usb_otg_fshs_phy_t</a> { <b>STM32_USB_OTG_PHY_BUILTIN</b>, 
<b>STM32_USB_OTG_PHY_ULPI</b>
 }</td></tr>
<tr class="memdesc:a7ffac8001b7d306648f0d554298e13df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type of USB OTG peripheral phy.  <a href="stm32_2include_2periph__cpu_8h.html#a7ffac8001b7d306648f0d554298e13df">More...</a><br /></td></tr>
<tr class="separator:a7ffac8001b7d306648f0d554298e13df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b9e3c9f333c9b4742f186047e08ff60"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a5b9e3c9f333c9b4742f186047e08ff60">eth_mode_t</a> { <a class="el" href="stm32_2include_2periph__cpu_8h.html#a5b9e3c9f333c9b4742f186047e08ff60a2f46f00772e7ce5eac6b4060f1544c22">MII</a> = 18, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a5b9e3c9f333c9b4742f186047e08ff60a7b5ea37286451bcd8cddacbf1f8ee123">RMII</a> = 9, 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a5b9e3c9f333c9b4742f186047e08ff60a050bdf6fe3e32b8a526ceb467ea73631">SMI</a> = 2
 }</td></tr>
<tr class="memdesc:a5b9e3c9f333c9b4742f186047e08ff60"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32 Ethernet configuration mode.  <a href="stm32_2include_2periph__cpu_8h.html#a5b9e3c9f333c9b4742f186047e08ff60">More...</a><br /></td></tr>
<tr class="separator:a5b9e3c9f333c9b4742f186047e08ff60"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ad90cd488374b13267115b6f7ef84591a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#ad90cd488374b13267115b6f7ef84591a">periph_apb_clk</a> (uint8_t bus)</td></tr>
<tr class="memdesc:ad90cd488374b13267115b6f7ef84591a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual bus clock frequency for the APB buses.  <a href="stm32_2include_2periph__cpu_8h.html#ad90cd488374b13267115b6f7ef84591a">More...</a><br /></td></tr>
<tr class="separator:ad90cd488374b13267115b6f7ef84591a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79699936ad4ca809805b25f06fe7dc7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#aa79699936ad4ca809805b25f06fe7dc7">periph_timer_clk</a> (uint8_t bus)</td></tr>
<tr class="memdesc:aa79699936ad4ca809805b25f06fe7dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the actual timer clock frequency.  <a href="stm32_2include_2periph__cpu_8h.html#aa79699936ad4ca809805b25f06fe7dc7">More...</a><br /></td></tr>
<tr class="separator:aa79699936ad4ca809805b25f06fe7dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e041ea8d5deb05257048da1642d36ce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a8e041ea8d5deb05257048da1642d36ce">periph_clk_en</a> (<a class="el" href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a> bus, uint32_t mask)</td></tr>
<tr class="memdesc:a8e041ea8d5deb05257048da1642d36ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the given peripheral clock.  <a href="stm32_2include_2periph__cpu_8h.html#a8e041ea8d5deb05257048da1642d36ce">More...</a><br /></td></tr>
<tr class="separator:a8e041ea8d5deb05257048da1642d36ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeea3b2556b5e8fdf277ce530d9aab3f3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#aeea3b2556b5e8fdf277ce530d9aab3f3">periph_lpclk_dis</a> (<a class="el" href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a> bus, uint32_t mask)</td></tr>
<tr class="memdesc:aeea3b2556b5e8fdf277ce530d9aab3f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the given peripheral clock.  <a href="stm32_2include_2periph__cpu_8h.html#aeea3b2556b5e8fdf277ce530d9aab3f3">More...</a><br /></td></tr>
<tr class="separator:aeea3b2556b5e8fdf277ce530d9aab3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cbff3003bbcf53837499e91172dbe10"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a3cbff3003bbcf53837499e91172dbe10">periph_lpclk_en</a> (<a class="el" href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a> bus, uint32_t mask)</td></tr>
<tr class="memdesc:a3cbff3003bbcf53837499e91172dbe10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the given peripheral clock in low power mode.  <a href="stm32_2include_2periph__cpu_8h.html#a3cbff3003bbcf53837499e91172dbe10">More...</a><br /></td></tr>
<tr class="separator:a3cbff3003bbcf53837499e91172dbe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3fb311530bf7e14b217cc09fa28e5d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#abe3fb311530bf7e14b217cc09fa28e5d">periph_clk_dis</a> (<a class="el" href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a> bus, uint32_t mask)</td></tr>
<tr class="memdesc:abe3fb311530bf7e14b217cc09fa28e5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the given peripheral clock in low power mode.  <a href="stm32_2include_2periph__cpu_8h.html#abe3fb311530bf7e14b217cc09fa28e5d">More...</a><br /></td></tr>
<tr class="separator:abe3fb311530bf7e14b217cc09fa28e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da7fcde3841d448846bf0355385691a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a4da7fcde3841d448846bf0355385691a">gpio_init_af</a> (<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> pin, <a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a> af)</td></tr>
<tr class="memdesc:a4da7fcde3841d448846bf0355385691a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the alternate function for the given pin.  <a href="stm32_2include_2periph__cpu_8h.html#a4da7fcde3841d448846bf0355385691a">More...</a><br /></td></tr>
<tr class="separator:a4da7fcde3841d448846bf0355385691a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc817fd48cd5f0cddc7bf907a9a30cf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a5cc817fd48cd5f0cddc7bf907a9a30cf">gpio_init_analog</a> (<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> pin)</td></tr>
<tr class="memdesc:a5cc817fd48cd5f0cddc7bf907a9a30cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the given pin to be used as ADC input.  <a href="stm32_2include_2periph__cpu_8h.html#a5cc817fd48cd5f0cddc7bf907a9a30cf">More...</a><br /></td></tr>
<tr class="separator:a5cc817fd48cd5f0cddc7bf907a9a30cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1943715eaeaa63e28b7b4e207f655fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a1943715eaeaa63e28b7b4e207f655fca">CPUID_LEN</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memdesc:a1943715eaeaa63e28b7b4e207f655fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU specific LSI clock speed.  <a href="stm32_2include_2periph__cpu_8h.html#a1943715eaeaa63e28b7b4e207f655fca">More...</a><br /></td></tr>
<tr class="separator:a1943715eaeaa63e28b7b4e207f655fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3fc6a1a30b894ce55d50e7eac993b2"><td class="memItemLeft" align="right" valign="top"><a id="a0d3fc6a1a30b894ce55d50e7eac993b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a0d3fc6a1a30b894ce55d50e7eac993b2">CPUID_ADDR</a>&#160;&#160;&#160;(UID_BASE)</td></tr>
<tr class="memdesc:a0d3fc6a1a30b894ce55d50e7eac993b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starting address of the CPU ID. <br /></td></tr>
<tr class="separator:a0d3fc6a1a30b894ce55d50e7eac993b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0ac9ba49fa45f1faab835edc15d5ed"><td class="memItemLeft" align="right" valign="top"><a id="a0c0ac9ba49fa45f1faab835edc15d5ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a0c0ac9ba49fa45f1faab835edc15d5ed">PROVIDES_PM_LAYERED_OFF</a></td></tr>
<tr class="memdesc:a0c0ac9ba49fa45f1faab835edc15d5ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">We provide our own <a class="el" href="group__drivers__periph__pm.html#ga077d22f0521fd08aaf552e5d7775fec9" title="Turn off MCU completely.">pm_off()</a> function for all STM32-based CPUs. <br /></td></tr>
<tr class="separator:a0c0ac9ba49fa45f1faab835edc15d5ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="memItemLeft" align="right" valign="top"><a id="a4b87241cfc8f0eb706ef97888f30ed0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a4b87241cfc8f0eb706ef97888f30ed0d">TIMER_CHANNEL_NUMOF</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">All STM timers have 4 capture-compare channels. <br /></td></tr>
<tr class="separator:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f15dc6255c2c8939fc286ecdd3f4523"><td class="memItemLeft" align="right" valign="top"><a id="a9f15dc6255c2c8939fc286ecdd3f4523"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a9f15dc6255c2c8939fc286ecdd3f4523">TIM_CHAN</a>(tim,  chan)&#160;&#160;&#160;*(&amp;dev(tim)-&gt;CCR1 + chan)</td></tr>
<tr class="memdesc:a9f15dc6255c2c8939fc286ecdd3f4523"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define a macro for accessing a timer channel. <br /></td></tr>
<tr class="separator:a9f15dc6255c2c8939fc286ecdd3f4523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a620cfa7c33274e33076dd2f9f6c57ca8"><td class="memItemLeft" align="right" valign="top"><a id="a620cfa7c33274e33076dd2f9f6c57ca8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a620cfa7c33274e33076dd2f9f6c57ca8">QDEC_CHAN</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a620cfa7c33274e33076dd2f9f6c57ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">All STM QDEC timers have 2 capture channels. <br /></td></tr>
<tr class="separator:a620cfa7c33274e33076dd2f9f6c57ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memItemLeft" align="right" valign="top"><a id="af3d9c2b9cf24ed0b13807d63f5e9b11f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#af3d9c2b9cf24ed0b13807d63f5e9b11f">PERIPH_SPI_NEEDS_TRANSFER_BYTE</a></td></tr>
<tr class="memdesc:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use the shared SPI functions. <br /></td></tr>
<tr class="separator:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memItemLeft" align="right" valign="top"><a id="ac68c30cec18f4abf11cc4bb09c13df17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_SPI_NEEDS_TRANSFER_REG</b></td></tr>
<tr class="separator:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb6291046cbd0102e8c87af75e4200d"><td class="memItemLeft" align="right" valign="top"><a id="afeb6291046cbd0102e8c87af75e4200d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_SPI_NEEDS_TRANSFER_REGS</b></td></tr>
<tr class="separator:afeb6291046cbd0102e8c87af75e4200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
PM definitions</h2></td></tr>
<tr class="memitem:a3d1931627629f3c43bd898da0be6075b"><td class="memItemLeft" align="right" valign="top"><a id="a3d1931627629f3c43bd898da0be6075b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a3d1931627629f3c43bd898da0be6075b">PM_NUM_MODES</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a3d1931627629f3c43bd898da0be6075b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of usable low power modes. <br /></td></tr>
<tr class="separator:a3d1931627629f3c43bd898da0be6075b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Power modes</h2></td></tr>
<tr class="memitem:a564940f4ab1569e64af64a2aafca8ed5"><td class="memItemLeft" align="right" valign="top"><a id="a564940f4ab1569e64af64a2aafca8ed5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PM_STOP</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a564940f4ab1569e64af64a2aafca8ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7e82699f8204ae299ede1e6c5f407e2"><td class="memItemLeft" align="right" valign="top"><a id="ac7e82699f8204ae299ede1e6c5f407e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STM32_PM_STANDBY</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ac7e82699f8204ae299ede1e6c5f407e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
WDT upper and lower bound times in ms</h2></td></tr>
<tr class="memitem:a5265674ed64e5865196727196ef8265b"><td class="memItemLeft" align="right" valign="top"><a id="a5265674ed64e5865196727196ef8265b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NWDT_TIME_LOWER_LIMIT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a5265674ed64e5865196727196ef8265b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d8ac7c09912d8ac89d5ba4cc06b08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>NWDT_TIME_UPPER_LIMIT</b></td></tr>
<tr class="separator:a04d8ac7c09912d8ac89d5ba4cc06b08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb358111eba1eb3ba04b65fe1fad0749"><td class="memItemLeft" align="right" valign="top"><a id="aeb358111eba1eb3ba04b65fe1fad0749"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WDT_HAS_STOP</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:aeb358111eba1eb3ba04b65fe1fad0749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7513ced84868c0d8853a3ad09e3c5908"><td class="memItemLeft" align="right" valign="top"><a id="a7513ced84868c0d8853a3ad09e3c5908"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WDT_HAS_INIT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a7513ced84868c0d8853a3ad09e3c5908"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Use the shared I2C functions</h2></td></tr>
<tr class="memitem:a5ee5980de0aba9d9d03729b400287755"><td class="memItemLeft" align="right" valign="top"><a id="a5ee5980de0aba9d9d03729b400287755"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a5ee5980de0aba9d9d03729b400287755">PERIPH_I2C_NEED_READ_REG</a></td></tr>
<tr class="memdesc:a5ee5980de0aba9d9d03729b400287755"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use read reg function from periph common. <br /></td></tr>
<tr class="separator:a5ee5980de0aba9d9d03729b400287755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826c22d1182510f6ff3129f831b1107b"><td class="memItemLeft" align="right" valign="top"><a id="a826c22d1182510f6ff3129f831b1107b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a826c22d1182510f6ff3129f831b1107b">PERIPH_I2C_NEED_WRITE_REG</a></td></tr>
<tr class="memdesc:a826c22d1182510f6ff3129f831b1107b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use write reg function from periph common. <br /></td></tr>
<tr class="separator:a826c22d1182510f6ff3129f831b1107b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9df7b75f47f1d07ab97efc582ab242c6"><td class="memItemLeft" align="right" valign="top"><a id="a9df7b75f47f1d07ab97efc582ab242c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_I2C_NEED_READ_REGS</b></td></tr>
<tr class="separator:a9df7b75f47f1d07ab97efc582ab242c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DMA Increment modes</h2></td></tr>
<tr class="memitem:a905fa1a559962e2e0c3c8980c1053750"><td class="memItemLeft" align="right" valign="top"><a id="a905fa1a559962e2e0c3c8980c1053750"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INC_SRC_ADDR</b>&#160;&#160;&#160;(0x04)</td></tr>
<tr class="separator:a905fa1a559962e2e0c3c8980c1053750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ecfbcc046b09f58c246f376d8cc319c"><td class="memItemLeft" align="right" valign="top"><a id="a3ecfbcc046b09f58c246f376d8cc319c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INC_DST_ADDR</b>&#160;&#160;&#160;(0x08)</td></tr>
<tr class="separator:a3ecfbcc046b09f58c246f376d8cc319c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5699e83f93055d49f86f80933acc8054"><td class="memItemLeft" align="right" valign="top"><a id="a5699e83f93055d49f86f80933acc8054"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_INC_BOTH_ADDR</b>&#160;&#160;&#160;(DMA_INC_SRC_ADDR | DMA_INC_DST_ADDR)</td></tr>
<tr class="separator:a5699e83f93055d49f86f80933acc8054"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DMA data width</h2></td></tr>
<tr class="memitem:ac09e9eef458e753abf02d4be93bf0f82"><td class="memItemLeft" align="right" valign="top"><a id="ac09e9eef458e753abf02d4be93bf0f82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DATA_WIDTH_BYTE</b>&#160;&#160;&#160;(0x00)</td></tr>
<tr class="separator:ac09e9eef458e753abf02d4be93bf0f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11e11bcf3b14402bd2358705a7d757e"><td class="memItemLeft" align="right" valign="top"><a id="ab11e11bcf3b14402bd2358705a7d757e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DATA_WIDTH_HALF_WORD</b>&#160;&#160;&#160;(0x01)</td></tr>
<tr class="separator:ab11e11bcf3b14402bd2358705a7d757e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379f95773a90456bb17d688ed97cb013"><td class="memItemLeft" align="right" valign="top"><a id="a379f95773a90456bb17d688ed97cb013"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DATA_WIDTH_WORD</b>&#160;&#160;&#160;(0x02)</td></tr>
<tr class="separator:a379f95773a90456bb17d688ed97cb013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8085e9dbb3e10ac49785af01500566b4"><td class="memItemLeft" align="right" valign="top"><a id="a8085e9dbb3e10ac49785af01500566b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DATA_WIDTH_MASK</b>&#160;&#160;&#160;(0x03)</td></tr>
<tr class="separator:a8085e9dbb3e10ac49785af01500566b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af67895012f5258d89dce6eb42a002b5a"><td class="memItemLeft" align="right" valign="top"><a id="af67895012f5258d89dce6eb42a002b5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DATA_WIDTH_SHIFT</b>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:af67895012f5258d89dce6eb42a002b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d9d193934d2c1c598837398369a197"><td class="memItemLeft" align="right" valign="top"><a id="ad6d9d193934d2c1c598837398369a197"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#ad6d9d193934d2c1c598837398369a197">HAVE_SPI_CLK_T</a></td></tr>
<tr class="memdesc:ad6d9d193934d2c1c598837398369a197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override SPI clock speed values. <br /></td></tr>
<tr class="separator:ad6d9d193934d2c1c598837398369a197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84fe57ba52f8e237004a413b27ea4db8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="stm32_2include_2periph__cpu_8h.html#a84fe57ba52f8e237004a413b27ea4db8ae6cc2c3387e4da1c7cb83aefb10f5d27">SPI_CLK_100KHZ</a> = KHZ(100), 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a84fe57ba52f8e237004a413b27ea4db8a8db155bff416a59ca71ce9b2a2568bf3">SPI_CLK_400KHZ</a> = KHZ(400), 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a84fe57ba52f8e237004a413b27ea4db8abf727d641e5cceb12a58d29dc954c111">SPI_CLK_1MHZ</a> = MHZ(1), 
<a class="el" href="stm32_2include_2periph__cpu_8h.html#a84fe57ba52f8e237004a413b27ea4db8a4105210aa902203502e4392d4a3fbe58">SPI_CLK_5MHZ</a> = MHZ(5), 
<br />
&#160;&#160;<a class="el" href="stm32_2include_2periph__cpu_8h.html#a84fe57ba52f8e237004a413b27ea4db8a1693f88bef873b11f7b85ce0bba8175d">SPI_CLK_10MHZ</a> = MHZ(10)
<br />
 }</td></tr>
<tr class="separator:a84fe57ba52f8e237004a413b27ea4db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17adf016c33fa2f2e36c9bec898bc0c8"><td class="memItemLeft" align="right" valign="top"><a id="a17adf016c33fa2f2e36c9bec898bc0c8"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a17adf016c33fa2f2e36c9bec898bc0c8">spi_clk_t</a></td></tr>
<tr class="memdesc:a17adf016c33fa2f2e36c9bec898bc0c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI clock type. <br /></td></tr>
<tr class="separator:a17adf016c33fa2f2e36c9bec898bc0c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Flags in the status word of the Ethernet enhanced RX DMA descriptor</h2></td></tr>
<tr class="memitem:a26d698f2df60541f02fb5b57bfffef3e"><td class="memItemLeft" align="right" valign="top"><a id="a26d698f2df60541f02fb5b57bfffef3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a26d698f2df60541f02fb5b57bfffef3e">RX_DESC_STAT_LS</a>&#160;&#160;&#160;(BIT8)</td></tr>
<tr class="memdesc:a26d698f2df60541f02fb5b57bfffef3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, descriptor is the last of a frame. <br /></td></tr>
<tr class="separator:a26d698f2df60541f02fb5b57bfffef3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2cc4debf21ff38ebae05da67bef19a"><td class="memItemLeft" align="right" valign="top"><a id="aca2cc4debf21ff38ebae05da67bef19a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#aca2cc4debf21ff38ebae05da67bef19a">RX_DESC_STAT_FS</a>&#160;&#160;&#160;(BIT9)</td></tr>
<tr class="memdesc:aca2cc4debf21ff38ebae05da67bef19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, descriptor is the first of a frame. <br /></td></tr>
<tr class="separator:aca2cc4debf21ff38ebae05da67bef19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6979e0af077ec53dc866257b6146e0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a6979e0af077ec53dc866257b6146e0c3">RX_DESC_STAT_FL</a>&#160;&#160;&#160;(0x3FFF0000) /* bits 16-29 */</td></tr>
<tr class="memdesc:a6979e0af077ec53dc866257b6146e0c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame length.  <a href="stm32_2include_2periph__cpu_8h.html#a6979e0af077ec53dc866257b6146e0c3">More...</a><br /></td></tr>
<tr class="separator:a6979e0af077ec53dc866257b6146e0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab9ba1bb80e8ad26a2e6c3eb0ba9286"><td class="memItemLeft" align="right" valign="top"><a id="afab9ba1bb80e8ad26a2e6c3eb0ba9286"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#afab9ba1bb80e8ad26a2e6c3eb0ba9286">RX_DESC_STAT_DE</a>&#160;&#160;&#160;(BIT14)</td></tr>
<tr class="memdesc:afab9ba1bb80e8ad26a2e6c3eb0ba9286"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, a frame too large to fit buffers given by descriptors was received. <br /></td></tr>
<tr class="separator:afab9ba1bb80e8ad26a2e6c3eb0ba9286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8167dbccea5d00ea5a15a9edb70087c"><td class="memItemLeft" align="right" valign="top"><a id="af8167dbccea5d00ea5a15a9edb70087c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#af8167dbccea5d00ea5a15a9edb70087c">RX_DESC_STAT_ES</a>&#160;&#160;&#160;(BIT14)</td></tr>
<tr class="memdesc:af8167dbccea5d00ea5a15a9edb70087c"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, an error occurred during RX. <br /></td></tr>
<tr class="separator:af8167dbccea5d00ea5a15a9edb70087c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109d04635781d36964fed5ceb73ef71d"><td class="memItemLeft" align="right" valign="top"><a id="a109d04635781d36964fed5ceb73ef71d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a109d04635781d36964fed5ceb73ef71d">RX_DESC_STAT_OWN</a>&#160;&#160;&#160;(BIT31)</td></tr>
<tr class="memdesc:a109d04635781d36964fed5ceb73ef71d"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, descriptor is owned by DMA, otherwise by CPU. <br /></td></tr>
<tr class="separator:a109d04635781d36964fed5ceb73ef71d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Flags in the control word of the Ethernet enhanced RX DMA descriptor</h2></td></tr>
<tr class="memitem:aba5397200f097ea6148c5c4be163f419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#aba5397200f097ea6148c5c4be163f419">RX_DESC_CTRL_RCH</a>&#160;&#160;&#160;(BIT14)</td></tr>
<tr class="memdesc:aba5397200f097ea6148c5c4be163f419"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if RDES3 points to the next DMA descriptor (1), or to a second buffer (0)  <a href="stm32_2include_2periph__cpu_8h.html#aba5397200f097ea6148c5c4be163f419">More...</a><br /></td></tr>
<tr class="separator:aba5397200f097ea6148c5c4be163f419"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Flags in the status word of the Ethernet enhanced TX DMA descriptor</h2></td></tr>
<tr class="memitem:ab9f198976498426b8ec4a52052d4c8bb"><td class="memItemLeft" align="right" valign="top"><a id="ab9f198976498426b8ec4a52052d4c8bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#ab9f198976498426b8ec4a52052d4c8bb">TX_DESC_STAT_UF</a>&#160;&#160;&#160;(BIT1)</td></tr>
<tr class="memdesc:ab9f198976498426b8ec4a52052d4c8bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, an underflow occurred while sending. <br /></td></tr>
<tr class="separator:ab9f198976498426b8ec4a52052d4c8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0256c441005b515da6349b142df70b8"><td class="memItemLeft" align="right" valign="top"><a id="ae0256c441005b515da6349b142df70b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#ae0256c441005b515da6349b142df70b8">TX_DESC_STAT_EC</a>&#160;&#160;&#160;(BIT8)</td></tr>
<tr class="memdesc:ae0256c441005b515da6349b142df70b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, TX was aborted due to excessive collisions (half-duplex only) <br /></td></tr>
<tr class="separator:ae0256c441005b515da6349b142df70b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388287f19ba51da485fd1775f4eaa54a"><td class="memItemLeft" align="right" valign="top"><a id="a388287f19ba51da485fd1775f4eaa54a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a388287f19ba51da485fd1775f4eaa54a">TX_DESC_STAT_NC</a>&#160;&#160;&#160;(BIT10)</td></tr>
<tr class="memdesc:a388287f19ba51da485fd1775f4eaa54a"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, no carrier was detected (TX aborted) <br /></td></tr>
<tr class="separator:a388287f19ba51da485fd1775f4eaa54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2820611ad351b70f6d0696521df31775"><td class="memItemLeft" align="right" valign="top"><a id="a2820611ad351b70f6d0696521df31775"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a2820611ad351b70f6d0696521df31775">TX_DESC_STAT_ES</a>&#160;&#160;&#160;(BIT15)</td></tr>
<tr class="memdesc:a2820611ad351b70f6d0696521df31775"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, one or more error occurred. <br /></td></tr>
<tr class="separator:a2820611ad351b70f6d0696521df31775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7671074613069a2900c6356f282a5159"><td class="memItemLeft" align="right" valign="top"><a id="a7671074613069a2900c6356f282a5159"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a7671074613069a2900c6356f282a5159">TX_DESC_STAT_TTSS</a>&#160;&#160;&#160;(BIT17)</td></tr>
<tr class="memdesc:a7671074613069a2900c6356f282a5159"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, the descriptor contains a valid PTP timestamp. <br /></td></tr>
<tr class="separator:a7671074613069a2900c6356f282a5159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fa97dc5c52642f23a809c9fe6966865"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a6fa97dc5c52642f23a809c9fe6966865">TX_DESC_STAT_TCH</a>&#160;&#160;&#160;(BIT20)</td></tr>
<tr class="memdesc:a6fa97dc5c52642f23a809c9fe6966865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if TDES3 points to the next DMA descriptor (1), or to a second buffer (0)  <a href="stm32_2include_2periph__cpu_8h.html#a6fa97dc5c52642f23a809c9fe6966865">More...</a><br /></td></tr>
<tr class="separator:a6fa97dc5c52642f23a809c9fe6966865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3efcfd7f7404fc5f40356d39e4da9279"><td class="memItemLeft" align="right" valign="top"><a id="a3efcfd7f7404fc5f40356d39e4da9279"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a3efcfd7f7404fc5f40356d39e4da9279">TX_DESC_STAT_TER</a>&#160;&#160;&#160;(BIT21)</td></tr>
<tr class="memdesc:a3efcfd7f7404fc5f40356d39e4da9279"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, DMA will return to first descriptor in ring afterwards. <br /></td></tr>
<tr class="separator:a3efcfd7f7404fc5f40356d39e4da9279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1fae188ed07da6a08c407aa500a1d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#af1fae188ed07da6a08c407aa500a1d39">TX_DESC_STAT_CIC</a>&#160;&#160;&#160;(BIT22 | BIT23)</td></tr>
<tr class="memdesc:af1fae188ed07da6a08c407aa500a1d39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checksum insertion control.  <a href="stm32_2include_2periph__cpu_8h.html#af1fae188ed07da6a08c407aa500a1d39">More...</a><br /></td></tr>
<tr class="separator:af1fae188ed07da6a08c407aa500a1d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750e3e1c3ec455ebaa4879b6843b1b1a"><td class="memItemLeft" align="right" valign="top"><a id="a750e3e1c3ec455ebaa4879b6843b1b1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a750e3e1c3ec455ebaa4879b6843b1b1a">TX_DESC_STAT_TTSE</a>&#160;&#160;&#160;(BIT25)</td></tr>
<tr class="memdesc:a750e3e1c3ec455ebaa4879b6843b1b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, an PTP timestamp is added to the descriptor after TX completed. <br /></td></tr>
<tr class="separator:a750e3e1c3ec455ebaa4879b6843b1b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a089136f4b25dd0d294961ad8bd2681b9"><td class="memItemLeft" align="right" valign="top"><a id="a089136f4b25dd0d294961ad8bd2681b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a089136f4b25dd0d294961ad8bd2681b9">TX_DESC_STAT_FS</a>&#160;&#160;&#160;(BIT28)</td></tr>
<tr class="memdesc:a089136f4b25dd0d294961ad8bd2681b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, buffer contains first segment of frame to transmit. <br /></td></tr>
<tr class="separator:a089136f4b25dd0d294961ad8bd2681b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bb430b1a4f9cb3d3b56e8c3ead1846"><td class="memItemLeft" align="right" valign="top"><a id="a49bb430b1a4f9cb3d3b56e8c3ead1846"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a49bb430b1a4f9cb3d3b56e8c3ead1846">TX_DESC_STAT_LS</a>&#160;&#160;&#160;(BIT29)</td></tr>
<tr class="memdesc:a49bb430b1a4f9cb3d3b56e8c3ead1846"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, buffer contains last segment of frame to transmit. <br /></td></tr>
<tr class="separator:a49bb430b1a4f9cb3d3b56e8c3ead1846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e995b7a8d0360a885f00cb1c388f327"><td class="memItemLeft" align="right" valign="top"><a id="a1e995b7a8d0360a885f00cb1c388f327"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#a1e995b7a8d0360a885f00cb1c388f327">TX_DESC_STAT_IC</a>&#160;&#160;&#160;(BIT30)</td></tr>
<tr class="memdesc:a1e995b7a8d0360a885f00cb1c388f327"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, trigger IRQ on completion. <br /></td></tr>
<tr class="separator:a1e995b7a8d0360a885f00cb1c388f327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff72faf1bfcec3840383fd4f738009ea"><td class="memItemLeft" align="right" valign="top"><a id="aff72faf1bfcec3840383fd4f738009ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32_2include_2periph__cpu_8h.html#aff72faf1bfcec3840383fd4f738009ea">TX_DESC_STAT_OWN</a>&#160;&#160;&#160;(BIT31)</td></tr>
<tr class="memdesc:aff72faf1bfcec3840383fd4f738009ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">If set, descriptor is owned by DMA, otherwise by CPU. <br /></td></tr>
<tr class="separator:aff72faf1bfcec3840383fd4f738009ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1943715eaeaa63e28b7b4e207f655fca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1943715eaeaa63e28b7b4e207f655fca">&#9670;&nbsp;</a></span>CPUID_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CPUID_LEN&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU specific LSI clock speed. </p>
<p>Length of the CPU_ID in octets</p>
<p>This is the same for all members of the stm32 family </p>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l00092">92</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a463aa09de2c1d0bb231575c21eaff2c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a463aa09de2c1d0bb231575c21eaff2c9">&#9670;&nbsp;</a></span>GPIO_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_MODE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">io, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ot&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((io &lt;&lt; 0) | (pr &lt;&lt; 2) | (ot &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate GPIO mode bitfields. </p>
<p>We use 5 bit to encode the mode:</p><ul>
<li>bit 0+1: pin mode (input / output)</li>
<li>bit 2+3: pull resistor configuration</li>
<li>bit 4: output type (0: push-pull, 1: open-drain) </li>
</ul>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l00383">383</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a04d8ac7c09912d8ac89d5ba4cc06b08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d8ac7c09912d8ac89d5ba4cc06b08c">&#9670;&nbsp;</a></span>NWDT_TIME_UPPER_LIMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NWDT_TIME_UPPER_LIMIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                        (4U * <a class="code" href="group__sys__timex.html#ga31ae5fdfe8827f4d8def045948d3986e">US_PER_MS</a> * 4096U * (1 &lt;&lt; 6U) \</div>
<div class="line">                                        / CLOCK_LSI)</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l00161">161</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="aba5397200f097ea6148c5c4be163f419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5397200f097ea6148c5c4be163f419">&#9670;&nbsp;</a></span>RX_DESC_CTRL_RCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_DESC_CTRL_RCH&#160;&#160;&#160;(BIT14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates if RDES3 points to the next DMA descriptor (1), or to a second buffer (0) </p>
<p>If the bit is set, RDES3 (<a class="el" href="structeth__dma__desc.html#ae3b4fc712170b58c3130365b103bbad7">edma_desc_t::desc_next</a>) will point to the next DMA descriptor rather than to a second frame-segment buffer. This is always set by the driver </p>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l01120">1120</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a6979e0af077ec53dc866257b6146e0c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6979e0af077ec53dc866257b6146e0c3">&#9670;&nbsp;</a></span>RX_DESC_STAT_FL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RX_DESC_STAT_FL&#160;&#160;&#160;(0x3FFF0000) /* bits 16-29 */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame length. </p>
<p>The length of the frame in host memory order including CRC. Only valid if <a class="el" href="stm32_2include_2periph__cpu_8h.html#a26d698f2df60541f02fb5b57bfffef3e">RX_DESC_STAT_LS</a> is set and <a class="el" href="stm32_2include_2periph__cpu_8h.html#afab9ba1bb80e8ad26a2e6c3eb0ba9286">RX_DESC_STAT_DE</a> is not set. </p>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l01104">1104</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a292c9a0a5b03329a153ad28343ff2e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a292c9a0a5b03329a153ad28343ff2e09">&#9670;&nbsp;</a></span>SPI_HWCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HWCS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="stm32_2include_2periph__cpu_8h.html#a1b9e5f52b319c2bf8bf6266b995cc740">SPI_HWCS_MASK</a> | x)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Override the default SPI hardware chip select access macro. </p>
<p>Since the CPU does only support one single hardware chip select line, we can detect the usage of non-valid lines by comparing to SPI_HWCS_VALID. </p>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l00285">285</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a1b9e5f52b319c2bf8bf6266b995cc740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b9e5f52b319c2bf8bf6266b995cc740">&#9670;&nbsp;</a></span>SPI_HWCS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_HWCS_MASK&#160;&#160;&#160;(0xffffff00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Define a magic number that tells us to use hardware chip select. </p>
<p>We use a random value here, that does clearly differentiate from any possible <a class="el" href="stm32_2include_2periph__cpu_8h.html#ae29846b3ecd19a0b7c44ff80a37ae7c1" title="Define a CPU specific GPIO pin generator macro.">GPIO_PIN(x)</a> value. </p>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l00277">277</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="af1fae188ed07da6a08c407aa500a1d39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1fae188ed07da6a08c407aa500a1d39">&#9670;&nbsp;</a></span>TX_DESC_STAT_CIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_DESC_STAT_CIC&#160;&#160;&#160;(BIT22 | BIT23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checksum insertion control. </p>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadLeft">Value </th><th class="markdownTableHeadLeft">Meaning  </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><code>0b00</code> </td><td class="markdownTableBodyLeft">Checksum insertion disabled  </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft"><code>0b01</code> </td><td class="markdownTableBodyLeft">Calculate and insert checksum in IPv4 header  </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyLeft"><code>0b10</code> </td><td class="markdownTableBodyLeft">Calculate and insert IPv4 checksum, insert pre-calculated payload checksum  </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyLeft">`0b11 </td><td class="markdownTableBodyLeft">Calculated and insert both IPv4 and payload checksum  </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l01150">1150</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a6fa97dc5c52642f23a809c9fe6966865"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fa97dc5c52642f23a809c9fe6966865">&#9670;&nbsp;</a></span>TX_DESC_STAT_TCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TX_DESC_STAT_TCH&#160;&#160;&#160;(BIT20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Indicates if TDES3 points to the next DMA descriptor (1), or to a second buffer (0) </p>
<p>If the bit is set, TDES3 (<a class="el" href="structeth__dma__desc.html#ae3b4fc712170b58c3130365b103bbad7">edma_desc_t::desc_next</a>) will point to the next DMA descriptor rather than to a second frame-segment buffer. This is always set by the driver </p>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l01138">1138</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ac3e107b20b19c9f50cfc33a1e7cd2ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3e107b20b19c9f50cfc33a1e7cd2ea9">&#9670;&nbsp;</a></span>edma_desc_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structeth__dma__desc.html">eth_dma_desc</a> <a class="el" href="stm32_2include_2periph__cpu_8h.html#ac3e107b20b19c9f50cfc33a1e7cd2ea9">edma_desc_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Layout of enhanced RX/TX DMA descriptor. </p>
<dl class="section note"><dt>Note</dt><dd>Don't confuse this with the normal RX/TX descriptor format. </dd></dl>
<dl class="section warning"><dt>Warning</dt><dd>The content of the status and control bits is different for RX and TX DMA descriptors </dd></dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a84fe57ba52f8e237004a413b27ea4db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84fe57ba52f8e237004a413b27ea4db8">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a84fe57ba52f8e237004a413b27ea4db8ae6cc2c3387e4da1c7cb83aefb10f5d27"></a>SPI_CLK_100KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 100KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="a84fe57ba52f8e237004a413b27ea4db8a8db155bff416a59ca71ce9b2a2568bf3"></a>SPI_CLK_400KHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 400KHz </p>
</td></tr>
<tr><td class="fieldname"><a id="a84fe57ba52f8e237004a413b27ea4db8abf727d641e5cceb12a58d29dc954c111"></a>SPI_CLK_1MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 1MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="a84fe57ba52f8e237004a413b27ea4db8a4105210aa902203502e4392d4a3fbe58"></a>SPI_CLK_5MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 5MHz </p>
</td></tr>
<tr><td class="fieldname"><a id="a84fe57ba52f8e237004a413b27ea4db8a1693f88bef873b11f7b85ce0bba8175d"></a>SPI_CLK_10MHZ&#160;</td><td class="fielddoc"><p>drive the SPI bus with 10MHz </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l00651">651</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="afcbe9c50af707480e7b3e6e9058cedc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcbe9c50af707480e7b3e6e9058cedc8">&#9670;&nbsp;</a></span>bus_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available peripheral buses. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="afcbe9c50af707480e7b3e6e9058cedc8a0a7928dc21633f8cf78bf136bda6fe45"></a>APB1&#160;</td><td class="fielddoc"><p>APB1 bus. </p>
</td></tr>
<tr><td class="fieldname"><a id="afcbe9c50af707480e7b3e6e9058cedc8adfa21a626736aaaec7b1b077ebf3180b"></a>APB2&#160;</td><td class="fielddoc"><p>APB2 bus. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l00175">175</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="af747893ff3f5c651141cc62f1e62fee7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af747893ff3f5c651141cc62f1e62fee7">&#9670;&nbsp;</a></span>dma_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="stm32_2include_2periph__cpu_8h.html#af747893ff3f5c651141cc62f1e62fee7">dma_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA modes. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="af747893ff3f5c651141cc62f1e62fee7a2bc712593818cc80c846548668cdcd23"></a>DMA_PERIPH_TO_MEM&#160;</td><td class="fielddoc"><p>Peripheral to memory. </p>
</td></tr>
<tr><td class="fieldname"><a id="af747893ff3f5c651141cc62f1e62fee7ab8edc04a199a38ef01683d8962126ad1"></a>DMA_MEM_TO_PERIPH&#160;</td><td class="fielddoc"><p>Memory to peripheral. </p>
</td></tr>
<tr><td class="fieldname"><a id="af747893ff3f5c651141cc62f1e62fee7ad1dbede1911411f57ee96d9d797c19bf"></a>DMA_MEM_TO_MEM&#160;</td><td class="fielddoc"><p>Memory to memory. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l00454">454</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a5b9e3c9f333c9b4742f186047e08ff60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b9e3c9f333c9b4742f186047e08ff60">&#9670;&nbsp;</a></span>eth_mode_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="stm32_2include_2periph__cpu_8h.html#a5b9e3c9f333c9b4742f186047e08ff60">eth_mode_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STM32 Ethernet configuration mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a5b9e3c9f333c9b4742f186047e08ff60a2f46f00772e7ce5eac6b4060f1544c22"></a>MII&#160;</td><td class="fielddoc"><p>Configuration for MII. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b9e3c9f333c9b4742f186047e08ff60a7b5ea37286451bcd8cddacbf1f8ee123"></a>RMII&#160;</td><td class="fielddoc"><p>Configuration for RMII. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b9e3c9f333c9b4742f186047e08ff60a050bdf6fe3e32b8a526ceb467ea73631"></a>SMI&#160;</td><td class="fielddoc"><p>Configuration for SMI. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l01041">1041</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a06ed6aad7d9b996fee989c31338138cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ed6aad7d9b996fee989c31338138cd">&#9670;&nbsp;</a></span>gpio_af_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Available MUX values for configuring a pin's alternate function. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda87ca1e0df0502682e4a49533809ddcbc"></a>GPIO_AF0&#160;</td><td class="fielddoc"><p>use alternate function 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda0ef8189f5ce80052d8c80cde9ea8a4ef"></a>GPIO_AF1&#160;</td><td class="fielddoc"><p>use alternate function 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda115d1f06f5d9bb1d760ffc38b2d8c7d3"></a>GPIO_AF2&#160;</td><td class="fielddoc"><p>use alternate function 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda6ee7ecdedade2eea2ba6459bd8f794f2"></a>GPIO_AF3&#160;</td><td class="fielddoc"><p>use alternate function 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda34f938f8d7f13c07233e265a2a9134ca"></a>GPIO_AF4&#160;</td><td class="fielddoc"><p>use alternate function 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda22966ec392207510a9861fe3c26cfeab"></a>GPIO_AF5&#160;</td><td class="fielddoc"><p>use alternate function 5 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda4d0453c14e75bca3327ee60f9e3fb00f"></a>GPIO_AF6&#160;</td><td class="fielddoc"><p>use alternate function 6 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdab9977fcdc662307e4df15ab3435d5087"></a>GPIO_AF7&#160;</td><td class="fielddoc"><p>use alternate function 7 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda38152bf620eb4ed1debc6c2351ad3db0"></a>GPIO_AF8&#160;</td><td class="fielddoc"><p>use alternate function 8 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda5e721ad608ffd1e0530bc3d266a877d5"></a>GPIO_AF9&#160;</td><td class="fielddoc"><p>use alternate function 9 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda502b67e92ad83116b3067b02862c39a9"></a>GPIO_AF10&#160;</td><td class="fielddoc"><p>use alternate function 10 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdad955dd2b1f56ee5176621b076b82c6f1"></a>GPIO_AF11&#160;</td><td class="fielddoc"><p>use alternate function 11 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c"></a>GPIO_AF12&#160;</td><td class="fielddoc"><p>use alternate function 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4"></a>GPIO_AF13&#160;</td><td class="fielddoc"><p>use alternate function 13 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda661b593043b2fbe70e380b0b227ddbb4"></a>GPIO_AF14&#160;</td><td class="fielddoc"><p>use alternate function 14 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda23f57b0577422fa3d049deb151493e0c"></a>GPIO_AF15&#160;</td><td class="fielddoc"><p>use alternate function 15 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda87ca1e0df0502682e4a49533809ddcbc"></a>GPIO_AF0&#160;</td><td class="fielddoc"><p>use alternate function 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda0ef8189f5ce80052d8c80cde9ea8a4ef"></a>GPIO_AF1&#160;</td><td class="fielddoc"><p>use alternate function 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda115d1f06f5d9bb1d760ffc38b2d8c7d3"></a>GPIO_AF2&#160;</td><td class="fielddoc"><p>use alternate function 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda6ee7ecdedade2eea2ba6459bd8f794f2"></a>GPIO_AF3&#160;</td><td class="fielddoc"><p>use alternate function 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda34f938f8d7f13c07233e265a2a9134ca"></a>GPIO_AF4&#160;</td><td class="fielddoc"><p>use alternate function 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda22966ec392207510a9861fe3c26cfeab"></a>GPIO_AF5&#160;</td><td class="fielddoc"><p>use alternate function 5 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda4d0453c14e75bca3327ee60f9e3fb00f"></a>GPIO_AF6&#160;</td><td class="fielddoc"><p>use alternate function 6 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdab9977fcdc662307e4df15ab3435d5087"></a>GPIO_AF7&#160;</td><td class="fielddoc"><p>use alternate function 7 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda38152bf620eb4ed1debc6c2351ad3db0"></a>GPIO_AF8&#160;</td><td class="fielddoc"><p>use alternate function 8 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda5e721ad608ffd1e0530bc3d266a877d5"></a>GPIO_AF9&#160;</td><td class="fielddoc"><p>use alternate function 9 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda502b67e92ad83116b3067b02862c39a9"></a>GPIO_AF10&#160;</td><td class="fielddoc"><p>use alternate function 10 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdad955dd2b1f56ee5176621b076b82c6f1"></a>GPIO_AF11&#160;</td><td class="fielddoc"><p>use alternate function 11 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdaab0d7792752ef7856d12b1919241f29c"></a>GPIO_AF12&#160;</td><td class="fielddoc"><p>use alternate function 12 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cdac990d86e2a6c957d4bf2d72772b55ec4"></a>GPIO_AF13&#160;</td><td class="fielddoc"><p>use alternate function 13 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda661b593043b2fbe70e380b0b227ddbb4"></a>GPIO_AF14&#160;</td><td class="fielddoc"><p>use alternate function 14 </p>
</td></tr>
<tr><td class="fieldname"><a id="a06ed6aad7d9b996fee989c31338138cda23f57b0577422fa3d049deb151493e0c"></a>GPIO_AF15&#160;</td><td class="fielddoc"><p>use alternate function 15 </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l00306">306</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a7ffac8001b7d306648f0d554298e13df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ffac8001b7d306648f0d554298e13df">&#9670;&nbsp;</a></span>stm32_usb_otg_fshs_phy_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="stm32_2include_2periph__cpu_8h.html#a7ffac8001b7d306648f0d554298e13df">stm32_usb_otg_fshs_phy_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type of USB OTG peripheral phy. </p>
<p>The FS type only supports the built-in type, the HS phy can have either the FS built-in phy enabled or the HS ULPI interface enabled. </p>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l00819">819</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a6470a6d59295ce5676f568fc72d67a26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6470a6d59295ce5676f568fc72d67a26">&#9670;&nbsp;</a></span>stm32_usb_otg_fshs_type_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="stm32_2include_2periph__cpu_8h.html#a6470a6d59295ce5676f568fc72d67a26">stm32_usb_otg_fshs_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USB OTG peripheral type. </p>
<p>High speed peripheral is assumed to have DMA support available.</p>
<dl class="section warning"><dt>Warning</dt><dd>Only one of each type is supported at the moment, it is not supported to have two FS type or two HS type peripherals enabled on a single MCU. </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a6470a6d59295ce5676f568fc72d67a26a42aec4ca21dc1c3a0b46fe4ebbc71ad1"></a>STM32_USB_OTG_FS&#160;</td><td class="fielddoc"><p>Full speed peripheral. </p>
</td></tr>
<tr><td class="fieldname"><a id="a6470a6d59295ce5676f568fc72d67a26a58060a8f6809d09adc8b48a0baac1753"></a>STM32_USB_OTG_HS&#160;</td><td class="fielddoc"><p>High speed peripheral. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l00808">808</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<a id="a5df130ef5152041e30a95957a5e4ca64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5df130ef5152041e30a95957a5e4ca64">&#9670;&nbsp;</a></span>uart_type_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="kinetis_2include_2periph__cpu_8h.html#a5df130ef5152041e30a95957a5e4ca64">uart_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UART hardware module types. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a5df130ef5152041e30a95957a5e4ca64ab8ed8126c384baba9b983d7864f0a704"></a>KINETIS_UART&#160;</td><td class="fielddoc"><p>Kinetis UART module type. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5df130ef5152041e30a95957a5e4ca64a8784937474269f0e7b8a3115c63925cc"></a>KINETIS_LPUART&#160;</td><td class="fielddoc"><p>Kinetis Low-power UART (LPUART) module type. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5df130ef5152041e30a95957a5e4ca64ab885c81006f1eeea4a1964eed3f9265c"></a>STM32_USART&#160;</td><td class="fielddoc"><p>STM32 USART module type. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5df130ef5152041e30a95957a5e4ca64a8b20e99397f36aea9109df9d5ad48af4"></a>STM32_LPUART&#160;</td><td class="fielddoc"><p>STM32 Low-power UART (LPUART) module type. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="stm32_2include_2periph__cpu_8h_source.html#l00582">582</a> of file <a class="el" href="stm32_2include_2periph__cpu_8h_source.html">periph_cpu.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a4da7fcde3841d448846bf0355385691a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4da7fcde3841d448846bf0355385691a">&#9670;&nbsp;</a></span>gpio_init_af()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void gpio_init_af </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td>
          <td class="paramname"><em>pin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="mips__pic32__common_2include_2periph__cpu__common_8h.html#a06ed6aad7d9b996fee989c31338138cd">gpio_af_t</a>&#160;</td>
          <td class="paramname"><em>af</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the alternate function for the given pin. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>pin to configure </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">af</td><td>alternate function to use </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5cc817fd48cd5f0cddc7bf907a9a30cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc817fd48cd5f0cddc7bf907a9a30cf">&#9670;&nbsp;</a></span>gpio_init_analog()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void gpio_init_analog </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td>
          <td class="paramname"><em>pin</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the given pin to be used as ADC input. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pin</td><td>pin to configure </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad90cd488374b13267115b6f7ef84591a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad90cd488374b13267115b6f7ef84591a">&#9670;&nbsp;</a></span>periph_apb_clk()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t periph_apb_clk </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>bus</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the actual bus clock frequency for the APB buses. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bus</td><td>target APBx bus</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bus clock frequency in Hz </dd></dl>

</div>
</div>
<a id="abe3fb311530bf7e14b217cc09fa28e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3fb311530bf7e14b217cc09fa28e5d">&#9670;&nbsp;</a></span>periph_clk_dis()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void periph_clk_dis </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a>&#160;</td>
          <td class="paramname"><em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the given peripheral clock in low power mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bus</td><td>bus the peripheral is connected to </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>bit in the RCC enable register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a8e041ea8d5deb05257048da1642d36ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e041ea8d5deb05257048da1642d36ce">&#9670;&nbsp;</a></span>periph_clk_en()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void periph_clk_en </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a>&#160;</td>
          <td class="paramname"><em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the given peripheral clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bus</td><td>bus the peripheral is connected to </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>bit in the RCC enable register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aeea3b2556b5e8fdf277ce530d9aab3f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeea3b2556b5e8fdf277ce530d9aab3f3">&#9670;&nbsp;</a></span>periph_lpclk_dis()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void periph_lpclk_dis </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a>&#160;</td>
          <td class="paramname"><em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the given peripheral clock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bus</td><td>bus the peripheral is connected to </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>bit in the RCC enable register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a3cbff3003bbcf53837499e91172dbe10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cbff3003bbcf53837499e91172dbe10">&#9670;&nbsp;</a></span>periph_lpclk_en()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void periph_lpclk_en </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="stm32_2include_2periph__cpu_8h.html#afcbe9c50af707480e7b3e6e9058cedc8">bus_t</a>&#160;</td>
          <td class="paramname"><em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the given peripheral clock in low power mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bus</td><td>bus the peripheral is connected to </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">mask</td><td>bit in the RCC enable register </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aa79699936ad4ca809805b25f06fe7dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79699936ad4ca809805b25f06fe7dc7">&#9670;&nbsp;</a></span>periph_timer_clk()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t periph_timer_clk </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>bus</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the actual timer clock frequency. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">bus</td><td>corresponding APBx bus</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>timer clock frequency in Hz </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__sys__timex_html_ga31ae5fdfe8827f4d8def045948d3986e"><div class="ttname"><a href="group__sys__timex.html#ga31ae5fdfe8827f4d8def045948d3986e">US_PER_MS</a></div><div class="ttdeci">#define US_PER_MS</div><div class="ttdoc">The number of microseconds per millisecond.</div><div class="ttdef"><b>Definition:</b> <a href="timex_8h_source.html#l00054">timex.h:54</a></div></div>
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Tue Nov 24 2020 19:46:54 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.17</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
