--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml BH_com.twx BH_com.ncd -o BH_com.twr BH_com.pcf -ucf
BPC3003-Papilio_One-general.ucf

Design file:              BH_com.ncd
Physical constraint file: BH_com.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 367412 paths analyzed, 20750 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.629ns.
--------------------------------------------------------------------------------

Paths for end point Mram_stack869.WE (SLICE_X16Y78.SR), 136 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_19 (FF)
  Destination:          Mram_stack869.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.610ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.096 - 0.115)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_19 to Mram_stack869.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.XQ      Tcko                  0.591   cpu_waddr<19>
                                                       cpu_waddr_19
    SLICE_X27Y19.F4      net (fanout=10)       3.596   cpu_waddr<19>
    SLICE_X27Y19.COUT    Topcyf                1.162   and0004_cmp_le0000
                                                       Mcompar_and0003_cmp_le0000_lut<2>1
                                                       Mcompar_and0003_cmp_le0000_cy<2>_0
                                                       Mcompar_and0003_cmp_le0000_cy<3>_0
    SLICE_X24Y29.G4      net (fanout=9)        1.508   and0004_cmp_le0000
    SLICE_X24Y29.Y       Tilo                  0.759   N22
                                                       _and00002
    SLICE_X24Y29.F3      net (fanout=2)        0.044   _and0000
    SLICE_X24Y29.X       Tilo                  0.759   N22
                                                       _cmp_ge0000_SW0
    SLICE_X33Y31.F1      net (fanout=1)        0.980   N22
    SLICE_X33Y31.X       Tilo                  0.704   _cmp_ge0000_0
                                                       _cmp_ge0000
    SLICE_X38Y44.G1      net (fanout=32)       1.914   _cmp_ge0000_0
    SLICE_X38Y44.Y       Tilo                  0.759   write_ctrl28
                                                       write_ctrl12
    SLICE_X16Y78.SR      net (fanout=32)       7.442   write_ctrl12
    SLICE_X16Y78.CLK     Tws                   0.392   N2347
                                                       Mram_stack869.WE
    -------------------------------------------------  ---------------------------
    Total                                     20.610ns (5.126ns logic, 15.484ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_18 (FF)
  Destination:          Mram_stack869.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.210ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.096 - 0.115)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_18 to Mram_stack869.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.YQ      Tcko                  0.587   cpu_waddr<19>
                                                       cpu_waddr_18
    SLICE_X27Y19.F2      net (fanout=10)       3.200   cpu_waddr<18>
    SLICE_X27Y19.COUT    Topcyf                1.162   and0004_cmp_le0000
                                                       Mcompar_and0003_cmp_le0000_lut<2>1
                                                       Mcompar_and0003_cmp_le0000_cy<2>_0
                                                       Mcompar_and0003_cmp_le0000_cy<3>_0
    SLICE_X24Y29.G4      net (fanout=9)        1.508   and0004_cmp_le0000
    SLICE_X24Y29.Y       Tilo                  0.759   N22
                                                       _and00002
    SLICE_X24Y29.F3      net (fanout=2)        0.044   _and0000
    SLICE_X24Y29.X       Tilo                  0.759   N22
                                                       _cmp_ge0000_SW0
    SLICE_X33Y31.F1      net (fanout=1)        0.980   N22
    SLICE_X33Y31.X       Tilo                  0.704   _cmp_ge0000_0
                                                       _cmp_ge0000
    SLICE_X38Y44.G1      net (fanout=32)       1.914   _cmp_ge0000_0
    SLICE_X38Y44.Y       Tilo                  0.759   write_ctrl28
                                                       write_ctrl12
    SLICE_X16Y78.SR      net (fanout=32)       7.442   write_ctrl12
    SLICE_X16Y78.CLK     Tws                   0.392   N2347
                                                       Mram_stack869.WE
    -------------------------------------------------  ---------------------------
    Total                                     20.210ns (5.122ns logic, 15.088ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_20 (FF)
  Destination:          Mram_stack869.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.108ns (Levels of Logic = 5)
  Clock Path Skew:      -0.028ns (0.096 - 0.124)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_20 to Mram_stack869.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y43.YQ      Tcko                  0.652   cpu_waddr<21>
                                                       cpu_waddr_20
    SLICE_X27Y19.G1      net (fanout=10)       3.194   cpu_waddr<20>
    SLICE_X27Y19.COUT    Topcyg                1.001   and0004_cmp_le0000
                                                       Mcompar_and0003_cmp_le0000_lut<3>1
                                                       Mcompar_and0003_cmp_le0000_cy<3>_0
    SLICE_X24Y29.G4      net (fanout=9)        1.508   and0004_cmp_le0000
    SLICE_X24Y29.Y       Tilo                  0.759   N22
                                                       _and00002
    SLICE_X24Y29.F3      net (fanout=2)        0.044   _and0000
    SLICE_X24Y29.X       Tilo                  0.759   N22
                                                       _cmp_ge0000_SW0
    SLICE_X33Y31.F1      net (fanout=1)        0.980   N22
    SLICE_X33Y31.X       Tilo                  0.704   _cmp_ge0000_0
                                                       _cmp_ge0000
    SLICE_X38Y44.G1      net (fanout=32)       1.914   _cmp_ge0000_0
    SLICE_X38Y44.Y       Tilo                  0.759   write_ctrl28
                                                       write_ctrl12
    SLICE_X16Y78.SR      net (fanout=32)       7.442   write_ctrl12
    SLICE_X16Y78.CLK     Tws                   0.392   N2347
                                                       Mram_stack869.WE
    -------------------------------------------------  ---------------------------
    Total                                     20.108ns (5.026ns logic, 15.082ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point Mram_stack515.WE (SLICE_X58Y90.SR), 136 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_19 (FF)
  Destination:          Mram_stack515.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.470ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_19 to Mram_stack515.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.XQ      Tcko                  0.591   cpu_waddr<19>
                                                       cpu_waddr_19
    SLICE_X27Y19.F4      net (fanout=10)       3.596   cpu_waddr<19>
    SLICE_X27Y19.COUT    Topcyf                1.162   and0004_cmp_le0000
                                                       Mcompar_and0003_cmp_le0000_lut<2>1
                                                       Mcompar_and0003_cmp_le0000_cy<2>_0
                                                       Mcompar_and0003_cmp_le0000_cy<3>_0
    SLICE_X24Y29.G4      net (fanout=9)        1.508   and0004_cmp_le0000
    SLICE_X24Y29.Y       Tilo                  0.759   N22
                                                       _and00002
    SLICE_X24Y29.F3      net (fanout=2)        0.044   _and0000
    SLICE_X24Y29.X       Tilo                  0.759   N22
                                                       _cmp_ge0000_SW0
    SLICE_X33Y31.F1      net (fanout=1)        0.980   N22
    SLICE_X33Y31.X       Tilo                  0.704   _cmp_ge0000_0
                                                       _cmp_ge0000
    SLICE_X39Y47.G3      net (fanout=32)       2.413   _cmp_ge0000_0
    SLICE_X39Y47.Y       Tilo                  0.704   write_ctrl34
                                                       write_ctrl10
    SLICE_X58Y90.SR      net (fanout=32)       6.858   write_ctrl10
    SLICE_X58Y90.CLK     Tws                   0.392   N1639
                                                       Mram_stack515.WE
    -------------------------------------------------  ---------------------------
    Total                                     20.470ns (5.071ns logic, 15.399ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_18 (FF)
  Destination:          Mram_stack515.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.070ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_18 to Mram_stack515.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.YQ      Tcko                  0.587   cpu_waddr<19>
                                                       cpu_waddr_18
    SLICE_X27Y19.F2      net (fanout=10)       3.200   cpu_waddr<18>
    SLICE_X27Y19.COUT    Topcyf                1.162   and0004_cmp_le0000
                                                       Mcompar_and0003_cmp_le0000_lut<2>1
                                                       Mcompar_and0003_cmp_le0000_cy<2>_0
                                                       Mcompar_and0003_cmp_le0000_cy<3>_0
    SLICE_X24Y29.G4      net (fanout=9)        1.508   and0004_cmp_le0000
    SLICE_X24Y29.Y       Tilo                  0.759   N22
                                                       _and00002
    SLICE_X24Y29.F3      net (fanout=2)        0.044   _and0000
    SLICE_X24Y29.X       Tilo                  0.759   N22
                                                       _cmp_ge0000_SW0
    SLICE_X33Y31.F1      net (fanout=1)        0.980   N22
    SLICE_X33Y31.X       Tilo                  0.704   _cmp_ge0000_0
                                                       _cmp_ge0000
    SLICE_X39Y47.G3      net (fanout=32)       2.413   _cmp_ge0000_0
    SLICE_X39Y47.Y       Tilo                  0.704   write_ctrl34
                                                       write_ctrl10
    SLICE_X58Y90.SR      net (fanout=32)       6.858   write_ctrl10
    SLICE_X58Y90.CLK     Tws                   0.392   N1639
                                                       Mram_stack515.WE
    -------------------------------------------------  ---------------------------
    Total                                     20.070ns (5.067ns logic, 15.003ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_20 (FF)
  Destination:          Mram_stack515.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      19.968ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_20 to Mram_stack515.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y43.YQ      Tcko                  0.652   cpu_waddr<21>
                                                       cpu_waddr_20
    SLICE_X27Y19.G1      net (fanout=10)       3.194   cpu_waddr<20>
    SLICE_X27Y19.COUT    Topcyg                1.001   and0004_cmp_le0000
                                                       Mcompar_and0003_cmp_le0000_lut<3>1
                                                       Mcompar_and0003_cmp_le0000_cy<3>_0
    SLICE_X24Y29.G4      net (fanout=9)        1.508   and0004_cmp_le0000
    SLICE_X24Y29.Y       Tilo                  0.759   N22
                                                       _and00002
    SLICE_X24Y29.F3      net (fanout=2)        0.044   _and0000
    SLICE_X24Y29.X       Tilo                  0.759   N22
                                                       _cmp_ge0000_SW0
    SLICE_X33Y31.F1      net (fanout=1)        0.980   N22
    SLICE_X33Y31.X       Tilo                  0.704   _cmp_ge0000_0
                                                       _cmp_ge0000
    SLICE_X39Y47.G3      net (fanout=32)       2.413   _cmp_ge0000_0
    SLICE_X39Y47.Y       Tilo                  0.704   write_ctrl34
                                                       write_ctrl10
    SLICE_X58Y90.SR      net (fanout=32)       6.858   write_ctrl10
    SLICE_X58Y90.CLK     Tws                   0.392   N1639
                                                       Mram_stack515.WE
    -------------------------------------------------  ---------------------------
    Total                                     19.968ns (4.971ns logic, 14.997ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point Mram_stack994.WE (SLICE_X2Y71.SR), 136 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_19 (FF)
  Destination:          Mram_stack994.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.441ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_19 to Mram_stack994.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.XQ      Tcko                  0.591   cpu_waddr<19>
                                                       cpu_waddr_19
    SLICE_X27Y19.F4      net (fanout=10)       3.596   cpu_waddr<19>
    SLICE_X27Y19.COUT    Topcyf                1.162   and0004_cmp_le0000
                                                       Mcompar_and0003_cmp_le0000_lut<2>1
                                                       Mcompar_and0003_cmp_le0000_cy<2>_0
                                                       Mcompar_and0003_cmp_le0000_cy<3>_0
    SLICE_X24Y29.G4      net (fanout=9)        1.508   and0004_cmp_le0000
    SLICE_X24Y29.Y       Tilo                  0.759   N22
                                                       _and00002
    SLICE_X24Y29.F3      net (fanout=2)        0.044   _and0000
    SLICE_X24Y29.X       Tilo                  0.759   N22
                                                       _cmp_ge0000_SW0
    SLICE_X33Y31.F1      net (fanout=1)        0.980   N22
    SLICE_X33Y31.X       Tilo                  0.704   _cmp_ge0000_0
                                                       _cmp_ge0000
    SLICE_X43Y48.G4      net (fanout=32)       2.433   _cmp_ge0000_0
    SLICE_X43Y48.Y       Tilo                  0.704   write_ctrl33
                                                       write_ctrl9
    SLICE_X2Y71.SR       net (fanout=32)       6.809   write_ctrl9
    SLICE_X2Y71.CLK      Tws                   0.392   N2597
                                                       Mram_stack994.WE
    -------------------------------------------------  ---------------------------
    Total                                     20.441ns (5.071ns logic, 15.370ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_18 (FF)
  Destination:          Mram_stack994.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      20.041ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_18 to Mram_stack994.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y41.YQ      Tcko                  0.587   cpu_waddr<19>
                                                       cpu_waddr_18
    SLICE_X27Y19.F2      net (fanout=10)       3.200   cpu_waddr<18>
    SLICE_X27Y19.COUT    Topcyf                1.162   and0004_cmp_le0000
                                                       Mcompar_and0003_cmp_le0000_lut<2>1
                                                       Mcompar_and0003_cmp_le0000_cy<2>_0
                                                       Mcompar_and0003_cmp_le0000_cy<3>_0
    SLICE_X24Y29.G4      net (fanout=9)        1.508   and0004_cmp_le0000
    SLICE_X24Y29.Y       Tilo                  0.759   N22
                                                       _and00002
    SLICE_X24Y29.F3      net (fanout=2)        0.044   _and0000
    SLICE_X24Y29.X       Tilo                  0.759   N22
                                                       _cmp_ge0000_SW0
    SLICE_X33Y31.F1      net (fanout=1)        0.980   N22
    SLICE_X33Y31.X       Tilo                  0.704   _cmp_ge0000_0
                                                       _cmp_ge0000
    SLICE_X43Y48.G4      net (fanout=32)       2.433   _cmp_ge0000_0
    SLICE_X43Y48.Y       Tilo                  0.704   write_ctrl33
                                                       write_ctrl9
    SLICE_X2Y71.SR       net (fanout=32)       6.809   write_ctrl9
    SLICE_X2Y71.CLK      Tws                   0.392   N2597
                                                       Mram_stack994.WE
    -------------------------------------------------  ---------------------------
    Total                                     20.041ns (5.067ns logic, 14.974ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_waddr_20 (FF)
  Destination:          Mram_stack994.WE (RAM)
  Requirement:          31.250ns
  Data Path Delay:      19.939ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu_waddr_20 to Mram_stack994.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y43.YQ      Tcko                  0.652   cpu_waddr<21>
                                                       cpu_waddr_20
    SLICE_X27Y19.G1      net (fanout=10)       3.194   cpu_waddr<20>
    SLICE_X27Y19.COUT    Topcyg                1.001   and0004_cmp_le0000
                                                       Mcompar_and0003_cmp_le0000_lut<3>1
                                                       Mcompar_and0003_cmp_le0000_cy<3>_0
    SLICE_X24Y29.G4      net (fanout=9)        1.508   and0004_cmp_le0000
    SLICE_X24Y29.Y       Tilo                  0.759   N22
                                                       _and00002
    SLICE_X24Y29.F3      net (fanout=2)        0.044   _and0000
    SLICE_X24Y29.X       Tilo                  0.759   N22
                                                       _cmp_ge0000_SW0
    SLICE_X33Y31.F1      net (fanout=1)        0.980   N22
    SLICE_X33Y31.X       Tilo                  0.704   _cmp_ge0000_0
                                                       _cmp_ge0000
    SLICE_X43Y48.G4      net (fanout=32)       2.433   _cmp_ge0000_0
    SLICE_X43Y48.Y       Tilo                  0.704   write_ctrl33
                                                       write_ctrl9
    SLICE_X2Y71.SR       net (fanout=32)       6.809   write_ctrl9
    SLICE_X2Y71.CLK      Tws                   0.392   N2597
                                                       Mram_stack994.WE
    -------------------------------------------------  ---------------------------
    Total                                     19.939ns (4.971ns logic, 14.968ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mram_stack574.SLICEM_G (SLICE_X38Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.899ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_wdata_17 (FF)
  Destination:          Mram_stack574.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.898ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.016 - 0.017)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu_wdata_17 to Mram_stack574.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y42.YQ      Tcko                  0.470   cpu_wdata<17>
                                                       cpu_wdata_17
    SLICE_X38Y40.BY      net (fanout=62)       0.555   cpu_wdata<17>
    SLICE_X38Y40.CLK     Tdh         (-Th)     0.127   N1757
                                                       Mram_stack574.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.898ns (0.343ns logic, 0.555ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point Mram_boot476.SLICEM_G (SLICE_X26Y54.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.900ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_wdata_29 (FF)
  Destination:          Mram_boot476.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.904ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.012 - 0.008)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu_wdata_29 to Mram_boot476.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y57.XQ      Tcko                  0.473   cpu_wdata<29>
                                                       cpu_wdata_29
    SLICE_X26Y54.BY      net (fanout=64)       0.558   cpu_wdata<29>
    SLICE_X26Y54.CLK     Tdh         (-Th)     0.127   N3625
                                                       Mram_boot476.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.904ns (0.346ns logic, 0.558ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point Mram_cpu_greg214.SLICEM_G (SLICE_X16Y59.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.910ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_wdata_26 (FF)
  Destination:          Mram_cpu_greg214.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.908ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.057 - 0.059)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu_wdata_26 to Mram_cpu_greg214.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y57.XQ      Tcko                  0.473   cpu_wdata<26>
                                                       cpu_wdata_26
    SLICE_X16Y59.BY      net (fanout=64)       0.562   cpu_wdata<26>
    SLICE_X16Y59.CLK     Tdh         (-Th)     0.127   N493
                                                       Mram_cpu_greg214.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.908ns (0.346ns logic, 0.562ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.083ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_B)
  Physical resource: Mmult_cpu_wdata_mult0000_submult_0/CLK
  Logical resource: Mmult_cpu_wdata_mult0000_submult_0/CLK
  Location pin: MULT18X18_X0Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 27.083ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_B)
  Physical resource: Mmult_cpu_wdata_mult0000_submult_1/CLK
  Logical resource: Mmult_cpu_wdata_mult0000_submult_1/CLK
  Location pin: MULT18X18_X0Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 27.083ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_A)
  Physical resource: Mmult_cpu_wdata_mult0000_submult_01/CLK
  Logical resource: Mmult_cpu_wdata_mult0000_submult_01/CLK
  Location pin: MULT18X18_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   20.629|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 367412 paths, 0 nets, and 16216 connections

Design statistics:
   Minimum period:  20.629ns{1}   (Maximum frequency:  48.475MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr  5 23:35:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



