EESchema Schematic File Version 2
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:power
LIBS:eSim_Plot
LIBS:transistors
LIBS:conn
LIBS:eSim_User
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:eSim_Analog
LIBS:eSim_Devices
LIBS:eSim_Digital
LIBS:eSim_Hybrid
LIBS:eSim_Miscellaneous
LIBS:eSim_Power
LIBS:eSim_Sources
LIBS:eSim_Subckt
LIBS:eSim_Nghdl
LIBS:eSim_Ngveri
LIBS:eSim_SKY130
LIBS:eSim_SKY130_Subckts
LIBS:or_with_nansd-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L d_nand U2
U 1 1 67BFF72E
P 5600 3400
F 0 "U2" H 5600 3400 60  0000 C CNN
F 1 "d_nand" H 5650 3500 60  0000 C CNN
F 2 "" H 5600 3400 60  0000 C CNN
F 3 "" H 5600 3400 60  0000 C CNN
	1    5600 3400
	1    0    0    -1  
$EndComp
$Comp
L pulse v1
U 1 1 67BFF783
P 3400 3650
F 0 "v1" H 3200 3750 60  0000 C CNN
F 1 "pulse" H 3200 3600 60  0000 C CNN
F 2 "R1" H 3100 3650 60  0000 C CNN
F 3 "" H 3400 3650 60  0000 C CNN
	1    3400 3650
	1    0    0    -1  
$EndComp
$Comp
L GND #PWR1
U 1 1 67BFF7B6
P 4000 3800
F 0 "#PWR1" H 4000 3550 50  0001 C CNN
F 1 "GND" H 4000 3650 50  0000 C CNN
F 2 "" H 4000 3800 50  0001 C CNN
F 3 "" H 4000 3800 50  0001 C CNN
	1    4000 3800
	1    0    0    -1  
$EndComp
$Comp
L plot_v1 U3
U 1 1 67BFF7FB
P 8000 3350
F 0 "U3" H 8000 3850 60  0000 C CNN
F 1 "plot_v1" H 8200 3700 60  0000 C CNN
F 2 "" H 8000 3350 60  0000 C CNN
F 3 "" H 8000 3350 60  0000 C CNN
	1    8000 3350
	1    0    0    -1  
$EndComp
Wire Wire Line
	5150 3300 5150 3400
Wire Wire Line
	8000 3150 8000 3350
Wire Wire Line
	4000 3800 3550 3800
Wire Wire Line
	3550 3800 3550 4100
Wire Wire Line
	3550 4100 3400 4100
$Comp
L plot_v1 U1
U 1 1 67BFF8C2
P 3700 3300
F 0 "U1" H 3700 3800 60  0000 C CNN
F 1 "plot_v1" H 3900 3650 60  0000 C CNN
F 2 "" H 3700 3300 60  0000 C CNN
F 3 "" H 3700 3300 60  0000 C CNN
	1    3700 3300
	1    0    0    -1  
$EndComp
Wire Wire Line
	3700 3100 3700 3200
Text GLabel 3400 3050 0    60   Input ~ 0
in
Text GLabel 8100 3350 2    60   Input ~ 0
out
Wire Wire Line
	3400 3050 3450 3050
$Comp
L adc_bridge_1 U?
U 1 1 67BFFD8D
P 4500 3400
F 0 "U?" H 4500 3400 60  0000 C CNN
F 1 "adc_bridge_1" H 4500 3550 60  0000 C CNN
F 2 "" H 4500 3400 60  0000 C CNN
F 3 "" H 4500 3400 60  0000 C CNN
	1    4500 3400
	1    0    0    -1  
$EndComp
$Comp
L dac_bridge_1 U?
U 1 1 67BFFDBA
P 6900 3400
F 0 "U?" H 6900 3400 60  0000 C CNN
F 1 "dac_bridge_1" H 6900 3550 60  0000 C CNN
F 2 "" H 6900 3400 60  0000 C CNN
F 3 "" H 6900 3400 60  0000 C CNN
	1    6900 3400
	1    0    0    -1  
$EndComp
Wire Wire Line
	3400 3200 3900 3200
Wire Wire Line
	3450 3050 3450 3200
Connection ~ 3450 3200
Wire Wire Line
	3900 3200 3900 3350
Connection ~ 3700 3200
Wire Wire Line
	5050 3350 5150 3350
Connection ~ 5150 3350
Wire Wire Line
	6050 3350 6300 3350
Wire Wire Line
	7450 3350 8100 3350
Connection ~ 8000 3350
$EndSCHEMATC
