simSeconds 0.06248144344200001
simTicks 62481482390.7165
finalTick 209345324305248.12
simFreq 1000002000000.0
hostSeconds 188.31715305999995
hostTickRate 331850132.858261
hostMemory 52604699.62456401
simInsts 110000236.60069102
simOps 132145258.32359698
hostInstRate 584265.624704
hostOpRate 701887.131602
system.clk_domain.clock 1000.0019999999998
system.cpu_clk_domain.clock 500.0009999999999
system.cpu_voltage_domain.voltage 1.0000019999999998
system.l2.demandHits::switch_cpus.inst 802983.428942
system.l2.demandHits::switch_cpus.data 417679.825051
system.l2.demandHits::total 1220663.2539930001
system.l2.overallHits::switch_cpus.inst 802983.428942
system.l2.overallHits::switch_cpus.data 417679.825051
system.l2.overallHits::total 1220663.2539930001
system.l2.demandMisses::cpu.inst 3.5665659999999995
system.l2.demandMisses::cpu.data 5.406250999999999
system.l2.demandMisses::switch_cpus.inst 1317.428504
system.l2.demandMisses::switch_cpus.data 145844.41393699998
system.l2.demandMisses::total 147161.84244100002
system.l2.overallMisses::cpu.inst 3.5665659999999995
system.l2.overallMisses::cpu.data 5.406250999999999
system.l2.overallMisses::switch_cpus.inst 1317.428504
system.l2.overallMisses::switch_cpus.data 145844.41393699998
system.l2.overallMisses::total 147161.84244100002
system.l2.demandMissLatency::switch_cpus.inst 105087799.00199999
system.l2.demandMissLatency::switch_cpus.data 12081044137.8705
system.l2.demandMissLatency::total 12186131936.8725
system.l2.overallMissLatency::switch_cpus.inst 105087799.00199999
system.l2.overallMissLatency::switch_cpus.data 12081044137.8705
system.l2.overallMissLatency::total 12186131936.8725
system.l2.demandAccesses::cpu.inst 3.5665659999999995
system.l2.demandAccesses::cpu.data 5.406250999999999
system.l2.demandAccesses::switch_cpus.inst 804300.8574460001
system.l2.demandAccesses::switch_cpus.data 563524.238988
system.l2.demandAccesses::total 1367825.096434
system.l2.overallAccesses::cpu.inst 3.5665659999999995
system.l2.overallAccesses::cpu.data 5.406250999999999
system.l2.overallAccesses::switch_cpus.inst 804300.8574460001
system.l2.overallAccesses::switch_cpus.data 563524.238988
system.l2.overallAccesses::total 1367825.096434
system.l2.demandMissRate::cpu.inst 1.0000019999999998
system.l2.demandMissRate::cpu.data 1.0000019999999998
system.l2.demandMissRate::switch_cpus.inst 0.0016556914940000003
system.l2.demandMissRate::switch_cpus.data 0.260412224121
system.l2.demandMissRate::total 0.10764059452700002
system.l2.overallMissRate::cpu.inst 1.0000019999999998
system.l2.overallMissRate::cpu.data 1.0000019999999998
system.l2.overallMissRate::switch_cpus.inst 0.0016556914940000003
system.l2.overallMissRate::switch_cpus.data 0.260412224121
system.l2.overallMissRate::total 0.10764059452700002
system.l2.demandAvgMissLatency::switch_cpus.inst 89166.39832964665
system.l2.demandAvgMissLatency::switch_cpus.data 82839.34694452731
system.l2.demandAvgMissLatency::total 82808.94903409506
system.l2.overallAvgMissLatency::switch_cpus.inst 89166.39832964665
system.l2.overallAvgMissLatency::switch_cpus.data 82839.34694452731
system.l2.overallAvgMissLatency::total 82808.94903409506
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 10335.613574999996
system.l2.writebacks::total 10335.613574999996
system.l2.demandMshrMisses::switch_cpus.inst 1317.103277
system.l2.demandMshrMisses::switch_cpus.data 145844.41393699998
system.l2.demandMshrMisses::total 147161.51721400002
system.l2.overallMshrMisses::switch_cpus.inst 1317.103277
system.l2.overallMshrMisses::switch_cpus.data 145844.41393699998
system.l2.overallMshrMisses::total 147161.51721400002
system.l2.demandMshrMissLatency::switch_cpus.inst 91912412.65249999
system.l2.demandMshrMissLatency::switch_cpus.data 10622599997.063377
system.l2.demandMshrMissLatency::total 10714512409.715881
system.l2.overallMshrMissLatency::switch_cpus.inst 91912412.65249999
system.l2.overallMshrMissLatency::switch_cpus.data 10622599997.063377
system.l2.overallMshrMissLatency::total 10714512409.715881
system.l2.demandMshrMissRate::switch_cpus.inst 0.0016553402200000004
system.l2.demandMshrMissRate::switch_cpus.data 0.260412224121
system.l2.demandMshrMissRate::total 0.10764038701500002
system.l2.overallMshrMissRate::switch_cpus.inst 0.0016553402200000004
system.l2.overallMshrMissRate::switch_cpus.data 0.260412224121
system.l2.overallMshrMissRate::total 0.10764038701500002
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 79174.14887093216
system.l2.demandAvgMshrMissLatency::switch_cpus.data 72839.3269175993
system.l2.demandAvgMshrMissLatency::total 72809.08563651353
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 79174.14887093216
system.l2.overallAvgMshrMissLatency::switch_cpus.data 72839.3269175993
system.l2.overallAvgMshrMissLatency::total 72809.08563651353
system.l2.replacements 131821.52367599998
system.l2.ReadCleanReq.hits::switch_cpus.inst 802983.428942
system.l2.ReadCleanReq.hits::total 802983.428942
system.l2.ReadCleanReq.misses::cpu.inst 3.5665659999999995
system.l2.ReadCleanReq.misses::switch_cpus.inst 1317.428504
system.l2.ReadCleanReq.misses::total 1317.428504
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 105087799.00199999
system.l2.ReadCleanReq.missLatency::total 105087799.00199999
system.l2.ReadCleanReq.accesses::cpu.inst 3.5665659999999995
system.l2.ReadCleanReq.accesses::switch_cpus.inst 804300.8574460001
system.l2.ReadCleanReq.accesses::total 804300.8574460001
system.l2.ReadCleanReq.missRate::cpu.inst 1.0000019999999998
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.0016556914940000003
system.l2.ReadCleanReq.missRate::total 0.0016556914940000003
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 89166.39832964665
system.l2.ReadCleanReq.avgMissLatency::total 89166.39832964665
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 1317.103277
system.l2.ReadCleanReq.mshrMisses::total 1317.103277
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 91912412.65249999
system.l2.ReadCleanReq.mshrMissLatency::total 91912412.65249999
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.0016553402200000004
system.l2.ReadCleanReq.mshrMissRate::total 0.0016553402200000004
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 79174.14887093216
system.l2.ReadCleanReq.avgMshrMissLatency::total 79174.14887093216
system.l2.ReadExReq.hits::switch_cpus.data 65914.94911700001
system.l2.ReadExReq.hits::total 65914.94911700001
system.l2.ReadExReq.misses::cpu.data 1.103757
system.l2.ReadExReq.misses::switch_cpus.data 670.7013569999999
system.l2.ReadExReq.misses::total 671.037522
system.l2.ReadExReq.missLatency::switch_cpus.data 55143399.066000015
system.l2.ReadExReq.missLatency::total 55143399.066000015
system.l2.ReadExReq.accesses::cpu.data 1.103757
system.l2.ReadExReq.accesses::switch_cpus.data 66575.078703
system.l2.ReadExReq.accesses::total 66575.078703
system.l2.ReadExReq.missRate::cpu.data 0.6416759999999999
system.l2.ReadExReq.missRate::switch_cpus.data 0.011333826214999999
system.l2.ReadExReq.missRate::total 0.011384429984
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 84700.39322042768
system.l2.ReadExReq.avgMissLatency::total 83588.58509374123
system.l2.ReadExReq.mshrMisses::switch_cpus.data 670.7013569999999
system.l2.ReadExReq.mshrMisses::total 670.7013569999999
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 48436384.05888
system.l2.ReadExReq.mshrMissLatency::total 48436384.05888
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.011333826214999999
system.l2.ReadExReq.mshrMissRate::total 0.011333568623
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 74700.37318967965
system.l2.ReadExReq.avgMshrMissLatency::total 74700.37318967965
system.l2.ReadSharedReq.hits::switch_cpus.data 351764.87593399995
system.l2.ReadSharedReq.hits::total 351764.87593399995
system.l2.ReadSharedReq.misses::cpu.data 4.302494000000001
system.l2.ReadSharedReq.misses::switch_cpus.data 145184.28435099995
system.l2.ReadSharedReq.misses::total 145184.28435099995
system.l2.ReadSharedReq.missLatency::switch_cpus.data 12026797427.23
system.l2.ReadSharedReq.missLatency::total 12026797427.23
system.l2.ReadSharedReq.accesses::cpu.data 4.302494000000001
system.l2.ReadSharedReq.accesses::switch_cpus.data 496949.16028500005
system.l2.ReadSharedReq.accesses::total 496949.16028500005
system.l2.ReadSharedReq.missRate::cpu.data 0.9005630000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.294509793609
system.l2.ReadSharedReq.missRate::total 0.294509793609
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 82839.44880670765
system.l2.ReadSharedReq.avgMissLatency::total 82839.44880670765
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 145184.28435099995
system.l2.ReadSharedReq.mshrMisses::total 145184.28435099995
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 10574954583.719997
system.l2.ReadSharedReq.mshrMissLatency::total 10574954583.719997
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.294509793609
system.l2.ReadSharedReq.mshrMissRate::total 0.294509793609
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 72839.42880670767
system.l2.ReadSharedReq.avgMshrMissLatency::total 72839.42880670767
system.l2.WritebackClean.hits::writebacks 804185.2439509999
system.l2.WritebackClean.hits::total 804185.2439509999
system.l2.WritebackClean.accesses::writebacks 804185.2439509999
system.l2.WritebackClean.accesses::total 804185.2439509999
system.l2.WritebackDirty.hits::writebacks 200873.221801
system.l2.WritebackDirty.hits::total 200873.221801
system.l2.WritebackDirty.accesses::writebacks 200873.221801
system.l2.WritebackDirty.accesses::total 200873.221801
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 62481482390.7165
system.l2.tags.tagsInUse 31532.278492987203
system.l2.tags.totalRefs 3014801.390498999
system.l2.tags.sampledRefs 164589.649077
system.l2.tags.avgRefs 18.345501099968995
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 1.2261589993980002
system.l2.tags.occupancies::cpu.data 2.855650316588
system.l2.tags.occupancies::switch_cpus.inst 461.672256556004
system.l2.tags.occupancies::switch_cpus.data 31018.740302027352
system.l2.tags.avgOccs::cpu.inst 3.739038500000001e-05
system.l2.tags.avgOccs::cpu.data 8.723062300000001e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.014089116411999999
system.l2.tags.avgOccs::switch_cpus.data 0.9466168340860002
system.l2.tags.avgOccs::total 0.9622886897280002
system.l2.tags.occupanciesTaskId::1024 32768.065535999995
system.l2.tags.ageTaskId_1024::0 26.092297000000006
system.l2.tags.ageTaskId_1024::1 223.453665
system.l2.tags.ageTaskId_1024::2 2151.112365
system.l2.tags.ageTaskId_1024::3 20317.935123000007
system.l2.tags.ratioOccsTaskId::1024 1.0000019999999998
system.l2.tags.tagAccesses 22031466.576455
system.l2.tags.dataAccesses 22031466.576455
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 62481482390.7165
system.mem_ctrls.avgPriority_writebacks::samples 10335.613574999996
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 1317.103277
system.mem_ctrls.avgPriority_switch_cpus.data::samples 145825.757703
system.mem_ctrls.priorityMinLatency 1.8750037500000003e-08
system.mem_ctrls.priorityMaxLatency 0.0094967749566345
system.mem_ctrls.numReadWriteTurnArounds 589.3931029999999
system.mem_ctrls.numWriteReadTurnArounds 589.3931029999999
system.mem_ctrls.numStayReadState 318667.2776410001
system.mem_ctrls.numStayWriteState 9740.639520000002
system.mem_ctrls.readReqs 147161.51721400002
system.mem_ctrls.writeReqs 10335.613574999996
system.mem_ctrls.readBursts 147161.51721400002
system.mem_ctrls.writeBursts 10335.613574999996
system.mem_ctrls.servicedByWrQ 18.656234
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0347955700000002
system.mem_ctrls.avgWrQLen 24.460371009999992
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 147161.51721400002
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 10335.613574999996
system.mem_ctrls.rdQLenPdf::0 134806.48837
system.mem_ctrls.rdQLenPdf::1 12082.024152
system.mem_ctrls.rdQLenPdf::2 239.96079899999998
system.mem_ctrls.rdQLenPdf::3 13.04545
system.mem_ctrls.rdQLenPdf::4 1.342209
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.000576
system.mem_ctrls.wrQLenPdf::1 0.09713699999999999
system.mem_ctrls.wrQLenPdf::2 0.09713699999999999
system.mem_ctrls.wrQLenPdf::3 0.311412
system.mem_ctrls.wrQLenPdf::4 0.35314500000000004
system.mem_ctrls.wrQLenPdf::5 0.380199
system.mem_ctrls.wrQLenPdf::6 0.40049
system.mem_ctrls.wrQLenPdf::7 0.47417000000000004
system.mem_ctrls.wrQLenPdf::8 0.709888
system.mem_ctrls.wrQLenPdf::9 0.709888
system.mem_ctrls.wrQLenPdf::10 0.735359
system.mem_ctrls.wrQLenPdf::11 0.735359
system.mem_ctrls.wrQLenPdf::12 0.735359
system.mem_ctrls.wrQLenPdf::13 0.735359
system.mem_ctrls.wrQLenPdf::14 0.735359
system.mem_ctrls.wrQLenPdf::15 442.789326
system.mem_ctrls.wrQLenPdf::16 444.970369
system.mem_ctrls.wrQLenPdf::17 585.730083
system.mem_ctrls.wrQLenPdf::18 589.9321769999999
system.mem_ctrls.wrQLenPdf::19 589.977883
system.mem_ctrls.wrQLenPdf::20 590.0016860000001
system.mem_ctrls.wrQLenPdf::21 590.052785
system.mem_ctrls.wrQLenPdf::22 590.417029
system.mem_ctrls.wrQLenPdf::23 590.19513
system.mem_ctrls.wrQLenPdf::24 590.1792989999999
system.mem_ctrls.wrQLenPdf::25 590.314349
system.mem_ctrls.wrQLenPdf::26 590.468305
system.mem_ctrls.wrQLenPdf::27 590.648748
system.mem_ctrls.wrQLenPdf::28 590.7988569999999
system.mem_ctrls.wrQLenPdf::29 593.2114300000001
system.mem_ctrls.wrQLenPdf::30 589.7854209999999
system.mem_ctrls.wrQLenPdf::31 589.439753
system.mem_ctrls.wrQLenPdf::32 589.397711
system.mem_ctrls.wrQLenPdf::33 0.086637
system.mem_ctrls.wrQLenPdf::34 0.003456
system.mem_ctrls.wrQLenPdf::35 0.002304
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 1193.998976
system.mem_ctrls.bytesReadSys 9418337.101696001
system.mem_ctrls.bytesWrittenSys 661479.2687999997
system.mem_ctrls.avgRdBWSys 150705120.17264324
system.mem_ctrls.avgWrBWSys 10604057.904968804
system.mem_ctrls.totGap 62405163574.24549
system.mem_ctrls.avgGap 396550.8923296001
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 84294.609728
system.mem_ctrls.requestorReadBytes::switch_cpus.data 9332848.492992
system.mem_ctrls.requestorReadRate::switch_cpus.inst 1344578.3602229683
system.mem_ctrls.requestorReadRate::switch_cpus.data 149341439.8071451
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 1317.103277
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 145844.41393699998
system.mem_ctrls.requestorWriteAccesses::writebacks 10335.613574999996
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 37744181.439500004
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 4629032948.678749
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 38047.3908655
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 31743.47403051
system.mem_ctrls.requestorWriteAvgLat::writebacks 159022651.77548286
system.mem_ctrls.dram.bytesRead::cpu.inst 228.26022399999997
system.mem_ctrls.dram.bytesRead::cpu.data 346.00006399999995
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 84294.609728
system.mem_ctrls.dram.bytesRead::switch_cpus.data 9334042.491967998
system.mem_ctrls.dram.bytesRead::total 9418337.101696001
system.mem_ctrls.dram.bytesInstRead::cpu.inst 228.26022399999997
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 84294.609728
system.mem_ctrls.dram.bytesInstRead::total 84294.609728
system.mem_ctrls.dram.bytesWritten::writebacks 661479.2687999997
system.mem_ctrls.dram.bytesWritten::total 661479.2687999997
system.mem_ctrls.dram.numReads::cpu.inst 3.5665659999999995
system.mem_ctrls.dram.numReads::cpu.data 5.406250999999999
system.mem_ctrls.dram.numReads::switch_cpus.inst 1317.103277
system.mem_ctrls.dram.numReads::switch_cpus.data 145844.41393699998
system.mem_ctrls.dram.numReads::total 147161.51721400002
system.mem_ctrls.dram.numWrites::writebacks 10335.613574999996
system.mem_ctrls.dram.numWrites::total 10335.613574999996
system.mem_ctrls.dram.bwRead::cpu.inst 35611.96047
system.mem_ctrls.dram.bwRead::cpu.data 53468.21978100001
system.mem_ctrls.dram.bwRead::switch_cpus.inst 1344578.260602
system.mem_ctrls.dram.bwRead::switch_cpus.data 149360541.83048198
system.mem_ctrls.dram.bwRead::total 150705120.019707
system.mem_ctrls.dram.bwInstRead::cpu.inst 35611.96047
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 1344578.260602
system.mem_ctrls.dram.bwInstRead::total 1344578.260602
system.mem_ctrls.dram.bwWrite::writebacks 10604057.942288999
system.mem_ctrls.dram.bwWrite::total 10604057.942288999
system.mem_ctrls.dram.bwTotal::writebacks 10604057.942288999
system.mem_ctrls.dram.bwTotal::cpu.inst 35611.96047
system.mem_ctrls.dram.bwTotal::cpu.data 53468.21978100001
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 1344578.260602
system.mem_ctrls.dram.bwTotal::switch_cpus.data 149360541.83048198
system.mem_ctrls.dram.bwTotal::total 161309178.095829
system.mem_ctrls.dram.readBursts 147142.86098000003
system.mem_ctrls.dram.writeBursts 10319.871274000005
system.mem_ctrls.dram.perBankRdBursts::0 9309.789602
system.mem_ctrls.dram.perBankRdBursts::1 9557.428283
system.mem_ctrls.dram.perBankRdBursts::2 9213.732274999998
system.mem_ctrls.dram.perBankRdBursts::3 9360.628513000001
system.mem_ctrls.dram.perBankRdBursts::4 9293.175246
system.mem_ctrls.dram.perBankRdBursts::5 8967.514709000001
system.mem_ctrls.dram.perBankRdBursts::6 8466.722835
system.mem_ctrls.dram.perBankRdBursts::7 8807.375893000004
system.mem_ctrls.dram.perBankRdBursts::8 8980.467847
system.mem_ctrls.dram.perBankRdBursts::9 9085.096953
system.mem_ctrls.dram.perBankRdBursts::10 9201.228173000003
system.mem_ctrls.dram.perBankRdBursts::11 9189.908685
system.mem_ctrls.dram.perBankRdBursts::12 9439.589653
system.mem_ctrls.dram.perBankRdBursts::13 9439.374027
system.mem_ctrls.dram.perBankRdBursts::14 9582.496852
system.mem_ctrls.dram.perBankRdBursts::15 9248.331434
system.mem_ctrls.dram.perBankWrBursts::0 569.2673629999999
system.mem_ctrls.dram.perBankWrBursts::1 691.871218
system.mem_ctrls.dram.perBankWrBursts::2 678.287837
system.mem_ctrls.dram.perBankWrBursts::3 702.3350780000001
system.mem_ctrls.dram.perBankWrBursts::4 664.8431370000001
system.mem_ctrls.dram.perBankWrBursts::5 668.9035419999999
system.mem_ctrls.dram.perBankWrBursts::6 578.3701990000001
system.mem_ctrls.dram.perBankWrBursts::7 649.812064
system.mem_ctrls.dram.perBankWrBursts::8 552.8220430000001
system.mem_ctrls.dram.perBankWrBursts::9 670.977051
system.mem_ctrls.dram.perBankWrBursts::10 606.4323629999999
system.mem_ctrls.dram.perBankWrBursts::11 621.953754
system.mem_ctrls.dram.perBankWrBursts::12 712.891546
system.mem_ctrls.dram.perBankWrBursts::13 713.8565650000002
system.mem_ctrls.dram.perBankWrBursts::14 625.3910229999999
system.mem_ctrls.dram.perBankWrBursts::15 611.856491
system.mem_ctrls.dram.totQLat 1907848486.7432504
system.mem_ctrls.dram.totBusLat 735714304.9000001
system.mem_ctrls.dram.totMemAccLat 4666777130.118249
system.mem_ctrls.dram.avgQLat 12967.077509690002
system.mem_ctrls.dram.avgBusLat 5000.01
system.mem_ctrls.dram.avgMemAccLat 31717.115009689995
system.mem_ctrls.dram.readRowHits 81789.85180199999
system.mem_ctrls.dram.writeRowHits 1409.8115529999998
system.mem_ctrls.dram.readRowHitRate 55.59098521000001
system.mem_ctrls.dram.writeRowHitRate 11.878238120000002
system.mem_ctrls.dram.bytesPerActivate::samples 74262.92427599999
system.mem_ctrls.dram.bytesPerActivate::mean 135.886800776907
system.mem_ctrls.dram.bytesPerActivate::gmean 104.50045944972298
system.mem_ctrls.dram.bytesPerActivate::stdev 122.54586034063699
system.mem_ctrls.dram.bytesPerActivate::0-127 40020.822941
system.mem_ctrls.dram.bytesPerActivate::128-255 18111.796595
system.mem_ctrls.dram.bytesPerActivate::256-383 5576.379662
system.mem_ctrls.dram.bytesPerActivate::384-511 3380.6336460000007
system.mem_ctrls.dram.bytesPerActivate::512-639 1447.2474439999999
system.mem_ctrls.dram.bytesPerActivate::640-767 326.76775699999996
system.mem_ctrls.dram.bytesPerActivate::768-895 103.655556
system.mem_ctrls.dram.bytesPerActivate::896-1023 31.957226000000002
system.mem_ctrls.dram.bytesPerActivate::1024-1151 46.109019
system.mem_ctrls.dram.bytesPerActivate::total 74262.92427599999
system.mem_ctrls.dram.dramBytesRead 9417143.102720002
system.mem_ctrls.dram.dramBytesWritten 660471.7615360003
system.mem_ctrls.dram.avgRdBW 150.68601811053296
system.mem_ctrls.dram.avgWrBW 10.587941701881
system.mem_ctrls.dram.peakBW 12800.025599999999
system.mem_ctrls.dram.busUtil 1.2596756300000003
system.mem_ctrls.dram.busUtilRead 1.1775988700000002
system.mem_ctrls.dram.busUtilWrite 0.08394752
system.mem_ctrls.dram.pageHitRate 52.84416623
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 62481482390.7165
system.mem_ctrls.dram.rank0.actEnergy 263036857.38287997
system.mem_ctrls.dram.rank0.preEnergy 139809358.78107
system.mem_ctrls.dram.rank0.readEnergy 521051262.92183995
system.mem_ctrls.dram.rank0.writeEnergy 27163264.08636
system.mem_ctrls.dram.rank0.refreshEnergy 4932236623.956721
system.mem_ctrls.dram.rank0.actBackEnergy 21647405174.157276
system.mem_ctrls.dram.rank0.preBackEnergy 5763493994.512319
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 33294196535.798462
system.mem_ctrls.dram.rank0.averagePower 532.8600638783831
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 14795943539.5725
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2086398884.28475
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 45599139966.85925
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 267201454.55597997
system.mem_ctrls.dram.rank1.preEnergy 142018438.84634995
system.mem_ctrls.dram.rank1.readEnergy 529548764.47536004
system.mem_ctrls.dram.rank1.writeEnergy 26706463.963919993
system.mem_ctrls.dram.rank1.refreshEnergy 4932236623.956721
system.mem_ctrls.dram.rank1.actBackEnergy 21837151221.793743
system.mem_ctrls.dram.rank1.preBackEnergy 5603707849.134242
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 33338570816.726315
system.mem_ctrls.dram.rank1.averagePower 533.5688082009391
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 14379146426.359251
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2086398884.28475
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 46015937080.072495
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 62481482390.7165
system.membus.transDist::ReadResp 146501.38762800003
system.membus.transDist::WritebackDirty 10335.613574999996
system.membus.transDist::CleanEvict 120993.85034999996
system.membus.transDist::ReadExReq 671.037522
system.membus.transDist::ReadExResp 671.037522
system.membus.transDist::ReadSharedReq 146501.38762800003
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 425663.72171300004
system.membus.pktCount::total 425663.72171300004
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 10079816.370496001
system.membus.pktSize::total 10079816.370496001
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 147172.74057400002
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 147172.74057400002
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 147172.74057400002
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 62481482390.7165
system.membus.reqLayer0.occupancy 348877352.98149997
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 790427990.387
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 278502.204499
system.membus.snoop_filter.hitSingleRequests 131329.68741
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 124962965.2533
system.switch_cpus.cpi 1.249257585768
system.switch_cpus.ipc 0.8005350931750002
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 123024252.62158401
system.switch_cpus.instsIssued 122578367.53241703
system.switch_cpus.squashedInstsIssued 37.134299999999996
system.switch_cpus.squashedInstsExamined 2889785.66958
system.switch_cpus.squashedOperandsExamined 1192261.0541730002
system.switch_cpus.numIssuedDist::samples 121706707.328721
system.switch_cpus.numIssuedDist::mean 1.0072235319320002
system.switch_cpus.numIssuedDist::stdev 1.193138163029
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 56553870.13079099
system.switch_cpus.numIssuedDist::1 28932140.863083005
system.switch_cpus.numIssuedDist::2 20829596.376717
system.switch_cpus.numIssuedDist::3 11338917.248337997
system.switch_cpus.numIssuedDist::4 2782440.07634
system.switch_cpus.numIssuedDist::5 1029921.39475
system.switch_cpus.numIssuedDist::6 109053.68619400001
system.switch_cpus.numIssuedDist::7 9547.645452
system.switch_cpus.numIssuedDist::8 121219.90705599998
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.000015999999999
system.switch_cpus.numIssuedDist::total 121706707.328721
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 2023.8722720000003
system.switch_cpus.statFuBusy::MemWrite 88.49776100000003
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 19.660086000000007
system.switch_cpus.statIssuedInstType_0::IntAlu 72339189.69383399
system.switch_cpus.statIssuedInstType_0::IntMult 219726.01751799992
system.switch_cpus.statIssuedInstType_0::IntDiv 7.005953000000001
system.switch_cpus.statIssuedInstType_0::FloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::FloatCmp 10.201917
system.switch_cpus.statIssuedInstType_0::FloatCvt 11.686594
system.switch_cpus.statIssuedInstType_0::FloatMult 0.0
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::FloatMisc 57.784175999999995
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 35.79585
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 2478.1641980000004
system.switch_cpus.statIssuedInstType_0::SimdCmp 4902.964194
system.switch_cpus.statIssuedInstType_0::SimdCvt 2.928772
system.switch_cpus.statIssuedInstType_0::SimdMisc 5819.7646429999995
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 25.909548000000004
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 27484658.777546998
system.switch_cpus.statIssuedInstType_0::MemWrite 22521421.177587006
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 122578367.53241703
system.switch_cpus.issueRate 0.980989124502
system.switch_cpus.fuBusy 2112.370033
system.switch_cpus.fuBusyRate 1.72435e-05
system.switch_cpus.intInstQueueReads 365989423.9134261
system.switch_cpus.intInstQueueWrites 125439924.756273
system.switch_cpus.intInstQueueWakeupAccesses 121707386.13386798
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 876167.4777730003
system.switch_cpus.vecInstQueueWrites 474152.95373199997
system.switch_cpus.vecInstQueueWakeupAccesses 437463.27001300006
system.switch_cpus.intAluAccesses 122142387.51013
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 438072.73223400005
system.switch_cpus.numSquashedInsts 291939.5745889999
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 758333.6884920002
system.switch_cpus.idleCycles 3256257.924579001
system.switch_cpus.MemDepUnit__0.insertedLoads 27496806.921902
system.switch_cpus.MemDepUnit__0.insertedStores 22792718.749849007
system.switch_cpus.MemDepUnit__0.conflictingLoads 1161112.7561660002
system.switch_cpus.MemDepUnit__0.conflictingStores 24.704155999999994
system.switch_cpus.MemDepUnit__0.MDPLookups 2566397.772497
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 24930409.149405
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 725516.3347850001
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 411744.7875760001
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1431266.9882329998
system.switch_cpus.branchPred.lookups_0::CallDirect 615438.2199710001
system.switch_cpus.branchPred.lookups_0::CallIndirect 827825.4749879998
system.switch_cpus.branchPred.lookups_0::DirectCond 13728030.148643998
system.switch_cpus.branchPred.lookups_0::DirectUncond 1767702.8236460004
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 323965.59849
system.switch_cpus.branchPred.lookups_0::total 18694229.253972
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 31711.237294999995
system.switch_cpus.branchPred.squashes_0::CallDirect 16599.736188
system.switch_cpus.branchPred.squashes_0::CallIndirect 27108.453912999994
system.switch_cpus.branchPred.squashes_0::DirectCond 311249.929006
system.switch_cpus.branchPred.squashes_0::DirectUncond 21586.693823999994
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 769.4598700000001
system.switch_cpus.branchPred.squashes_0::total 409025.510096
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 24.873529999999995
system.switch_cpus.branchPred.corrected_0::CallDirect 6887.623207000001
system.switch_cpus.branchPred.corrected_0::CallIndirect 166795.1709710001
system.switch_cpus.branchPred.corrected_0::DirectCond 79383.16124799999
system.switch_cpus.branchPred.corrected_0::DirectUncond 1641.8881500000002
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 1078.4882249999998
system.switch_cpus.branchPred.corrected_0::total 255811.205331
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1399555.6850300003
system.switch_cpus.branchPred.committed_0::CallDirect 598838.2800140001
system.switch_cpus.branchPred.committed_0::CallIndirect 800717.024673
system.switch_cpus.branchPred.committed_0::DirectCond 13416778.037019998
system.switch_cpus.branchPred.committed_0::DirectUncond 1746116.168675
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 323196.31763899996
system.switch_cpus.branchPred.committed_0::total 18285201.513051003
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.0
system.switch_cpus.branchPred.mispredicted_0::CallDirect 6247.862270999999
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 166761.413701
system.switch_cpus.branchPred.mispredicted_0::DirectCond 72603.91284199999
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 1161.890091
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 1067.9878409999997
system.switch_cpus.branchPred.mispredicted_0::total 247843.066746
system.switch_cpus.branchPred.targetProvider_0::NoTarget 6549347.65957
system.switch_cpus.branchPred.targetProvider_0::BTB 9571439.467057
system.switch_cpus.branchPred.targetProvider_0::RAS 1431266.9882329998
system.switch_cpus.branchPred.targetProvider_0::Indirect 1142175.139112
system.switch_cpus.branchPred.targetProvider_0::total 18694229.253972
system.switch_cpus.branchPred.targetWrong_0::NoBranch 56424.472713999996
system.switch_cpus.branchPred.targetWrong_0::Return 32709.404920000004
system.switch_cpus.branchPred.targetWrong_0::CallDirect 24.873529999999995
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 166652.45416699996
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 255811.205331
system.switch_cpus.branchPred.condPredicted 13728030.148643998
system.switch_cpus.branchPred.condPredictedTaken 7251779.441154
system.switch_cpus.branchPred.condIncorrect 255811.205331
system.switch_cpus.branchPred.predTakenBTBMiss 21214.397016000006
system.switch_cpus.branchPred.NotTakenMispredicted 223101.80041100003
system.switch_cpus.branchPred.TakenMispredicted 32709.404920000004
system.switch_cpus.branchPred.BTBLookups 18694229.253972
system.switch_cpus.branchPred.BTBUpdates 55203.26768500001
system.switch_cpus.branchPred.BTBHits 10932922.604755998
system.switch_cpus.branchPred.BTBHitRatio 0.584661663099
system.switch_cpus.branchPred.BTBMispredicted 22875.771603999998
system.switch_cpus.branchPred.indirectLookups 1151791.0734780002
system.switch_cpus.branchPred.indirectHits 1142175.139112
system.switch_cpus.branchPred.indirectMisses 9615.934366
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1431266.9882329998
system.switch_cpus.branchPred.btb.lookups::CallDirect 615438.2199710001
system.switch_cpus.branchPred.btb.lookups::CallIndirect 827825.4749879998
system.switch_cpus.branchPred.btb.lookups::DirectCond 13728030.148643998
system.switch_cpus.branchPred.btb.lookups::DirectUncond 1767702.8236460004
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 323965.59849
system.switch_cpus.branchPred.btb.lookups::total 18694229.253972
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1431266.9882329998
system.switch_cpus.branchPred.btb.misses::CallDirect 7237.990704
system.switch_cpus.branchPred.btb.misses::CallIndirect 827825.4749879998
system.switch_cpus.branchPred.btb.misses::DirectCond 5142739.143482
system.switch_cpus.branchPred.btb.misses::DirectUncond 28271.453319
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 323965.59849
system.switch_cpus.branchPred.btb.misses::total 7761306.649215999
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 6887.623207000001
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 46673.756327999996
system.switch_cpus.branchPred.btb.updates::DirectUncond 1641.8881500000002
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 55203.26768500001
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 6887.623207000001
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 46673.756327999996
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 1641.8881500000002
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 55203.26768500001
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 62481482390.7165
system.switch_cpus.branchPred.indirectBranchPred.lookups 1151791.0734780002
system.switch_cpus.branchPred.indirectBranchPred.hits 1142175.139112
system.switch_cpus.branchPred.indirectBranchPred.misses 9615.934366
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 167873.65919600005
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1319664.732674
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1474974.932254
system.switch_cpus.branchPred.ras.pops 1474975.178334
system.switch_cpus.branchPred.ras.squashes 75419.427396
system.switch_cpus.branchPred.ras.used 1399555.6850300003
system.switch_cpus.branchPred.ras.correct 1399555.6850300003
system.switch_cpus.branchPred.ras.incorrect 0.0
system.switch_cpus.commit.commitSquashedInsts 2891309.3060260005
system.switch_cpus.commit.branchMispredicts 247282.04855799998
system.switch_cpus.commit.numCommittedDist::samples 120615055.661377
system.switch_cpus.commit.numCommittedDist::mean 0.9963254883470001
system.switch_cpus.commit.numCommittedDist::stdev 1.2066520209610003
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 62899873.17963
system.switch_cpus.commit.numCommittedDist::1 20403202.344169997
system.switch_cpus.commit.numCommittedDist::2 12174802.944114001
system.switch_cpus.commit.numCommittedDist::3 25137177.193463
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0000060000000004
system.switch_cpus.commit.numCommittedDist::total 120615055.661377
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 6.35044
system.switch_cpus.commit.functionCalls 1399555.3046869999
system.switch_cpus.commit.committedInstType_0::No_OpClass 19.30550200000001
system.switch_cpus.commit.committedInstType_0::IntAlu 71015163.10504799
system.switch_cpus.commit.committedInstType_0::IntMult 217507.559974
system.switch_cpus.commit.committedInstType_0::IntDiv 5.597401
system.switch_cpus.commit.committedInstType_0::FloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::FloatCmp 10.201917
system.switch_cpus.commit.committedInstType_0::FloatCvt 11.666303
system.switch_cpus.commit.committedInstType_0::FloatMult 0.0
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::FloatMisc 56.817847
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 35.205261
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 2421.045049
system.switch_cpus.commit.committedInstType_0::SimdCmp 4756.323611999999
system.switch_cpus.commit.committedInstType_0::SimdCvt 2.928772
system.switch_cpus.commit.committedInstType_0::SimdMisc 5753.3097419999995
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 25.909548000000004
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 27061726.648755997
system.switch_cpus.commit.committedInstType_0::MemWrite 21856844.188054997
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 120164339.81278698
system.switch_cpus.commit.commitEligibleSamples 25137177.193463
system.switch_cpus.commit.memOrderViolationEvents 0.453301
system.switch_cpus.commit.PNDLoadViolations 17285.226311
system.switch_cpus.commitStats0.numInsts 100030045.59864
system.switch_cpus.commitStats0.numOps 120164339.81278698
system.switch_cpus.commitStats0.numInstsNotNOP 100000200.20938201
system.switch_cpus.commitStats0.numOpsNotNOP 120134494.42352901
system.switch_cpus.commitStats0.cpi 1.249257585768
system.switch_cpus.commitStats0.ipc 0.8005350931750002
system.switch_cpus.commitStats0.numMemRefs 48918570.836811006
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 111611675.79357298
system.switch_cpus.commitStats0.numLoadInsts 27061726.648755997
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 21856837.837615
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 403049.07883
system.switch_cpus.commitStats0.committedInstType::No_OpClass 19.30550200000001
system.switch_cpus.commitStats0.committedInstType::IntAlu 71015163.10504799
system.switch_cpus.commitStats0.committedInstType::IntMult 217507.559974
system.switch_cpus.commitStats0.committedInstType::IntDiv 5.597401
system.switch_cpus.commitStats0.committedInstType::FloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::FloatCmp 10.201917
system.switch_cpus.commitStats0.committedInstType::FloatCvt 11.666303
system.switch_cpus.commitStats0.committedInstType::FloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMisc 56.817847
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 35.205261
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 2421.045049
system.switch_cpus.commitStats0.committedInstType::SimdCmp 4756.323611999999
system.switch_cpus.commitStats0.committedInstType::SimdCvt 2.928772
system.switch_cpus.commitStats0.committedInstType::SimdMisc 5753.3097419999995
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 25.909548000000004
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 27061726.648755997
system.switch_cpus.commitStats0.committedInstType::MemWrite 21856844.188054997
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 120164339.81278698
system.switch_cpus.commitStats0.committedControl::IsControl 18285201.850367002
system.switch_cpus.commitStats0.committedControl::IsDirectControl 15761733.002044002
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 2523468.848323
system.switch_cpus.commitStats0.committedControl::IsCondControl 13416778.474781998
system.switch_cpus.commitStats0.committedControl::IsUncondControl 4868423.375584999
system.switch_cpus.commitStats0.committedControl::IsCall 1399555.3046869999
system.switch_cpus.commitStats0.committedControl::IsReturn 1399555.6850300003
system.switch_cpus.decode.idleCycles 48077786.99851599
system.switch_cpus.decode.blockedCycles 17155998.807889998
system.switch_cpus.decode.runCycles 55412952.42791201
system.switch_cpus.decode.unblockCycles 794464.2745249999
system.switch_cpus.decode.squashCycles 265504.819878
system.switch_cpus.decode.branchResolved 9557867.022550002
system.switch_cpus.decode.branchMispred 8632.835134000003
system.switch_cpus.decode.decodedInsts 124266658.825273
system.switch_cpus.decode.squashedInsts 5188.390435
system.switch_cpus.executeStats0.numInsts 122286427.45113899
system.switch_cpus.executeStats0.numNop 29926.284643
system.switch_cpus.executeStats0.numBranches 18431044.818050995
system.switch_cpus.executeStats0.numLoadInsts 27448036.935551
system.switch_cpus.executeStats0.numStoreInsts 22447614.86521
system.switch_cpus.executeStats0.instRate 0.9786527452560001
system.switch_cpus.executeStats0.numCCRegReads 26123907.184568994
system.switch_cpus.executeStats0.numCCRegWrites 25509428.175599992
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 131510001.18530498
system.switch_cpus.executeStats0.numIntRegWrites 80193019.533003
system.switch_cpus.executeStats0.numMemRefs 49895651.800761
system.switch_cpus.executeStats0.numMiscRegReads 12938887.116797002
system.switch_cpus.executeStats0.numMiscRegWrites 41.777746
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecRegReads 203906.679361
system.switch_cpus.executeStats0.numVecRegWrites 301825.013564
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 12144881.594402002
system.switch_cpus.fetch.cycles 70145639.910567
system.switch_cpus.fetch.squashCycles 548068.6624699999
system.switch_cpus.fetch.cacheLines 35168109.037461996
system.switch_cpus.fetch.icacheSquashes 134607.21819900002
system.switch_cpus.fetch.nisnDist::samples 121706707.328721
system.switch_cpus.fetch.nisnDist::mean 1.02679407563
system.switch_cpus.fetch.nisnDist::stdev 1.241666629678
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 63613888.82632699
system.switch_cpus.fetch.nisnDist::1 19850334.379367
system.switch_cpus.fetch.nisnDist::2 9617373.625571
system.switch_cpus.fetch.nisnDist::3 28625110.497456003
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0000060000000004
system.switch_cpus.fetch.nisnDist::total 121706707.328721
system.switch_cpus.fetchStats0.numInsts 103448908.539729
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.8278922810690003
system.switch_cpus.fetchStats0.numBranches 18694229.253972
system.switch_cpus.fetchStats0.branchRate 0.14960702309899998
system.switch_cpus.fetchStats0.icacheStallCycles 51287022.45530398
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 265504.819878
system.switch_cpus.iew.blockCycles 827749.0922170001
system.switch_cpus.iew.unblockCycles 3486201.9054309996
system.switch_cpus.iew.dispatchedInsts 123054217.87176698
system.switch_cpus.iew.dispSquashedInsts 28945.915962000003
system.switch_cpus.iew.dispLoadInsts 27496806.921902
system.switch_cpus.iew.dispStoreInsts 22792718.749849007
system.switch_cpus.iew.dispNonSpecInsts 38.96554
system.switch_cpus.iew.iqFullEvents 9.022835
system.switch_cpus.iew.lsqFullEvents 3485083.5443019997
system.switch_cpus.iew.predictedTakenIncorrect 201068.21313299998
system.switch_cpus.iew.predictedNotTakenIncorrect 50642.209983999994
system.switch_cpus.iew.branchMispredicts 251710.423117
system.switch_cpus.iew.instsToCommit 122170830.11165902
system.switch_cpus.iew.writebackCount 122144849.40388097
system.switch_cpus.iew.producerInst 55312456.158300005
system.switch_cpus.iew.consumerInst 86030789.31850201
system.switch_cpus.iew.wbRate 0.977520125218
system.switch_cpus.iew.wbFanout 0.6429859344800001
system.switch_cpus.lsq0.forwLoads 470163.1031800001
system.switch_cpus.lsq0.squashedLoads 435078.7057290001
system.switch_cpus.lsq0.ignoredResponses 895.749372
system.switch_cpus.lsq0.memOrderViolation 19120.058469
system.switch_cpus.lsq0.squashedStores 935873.7176469999
system.switch_cpus.lsq0.rescheduledLoads 65898.384542
system.switch_cpus.lsq0.blockedByCache 94.388834
system.switch_cpus.lsq0.loadToUse::samples 27061726.619257
system.switch_cpus.lsq0.loadToUse::mean 5.337608558280001
system.switch_cpus.lsq0.loadToUse::stdev 18.576892358676
system.switch_cpus.lsq0.loadToUse::0-9 26303645.025071
system.switch_cpus.lsq0.loadToUse::10-19 58724.170177
system.switch_cpus.lsq0.loadToUse::20-29 393133.09584100003
system.switch_cpus.lsq0.loadToUse::30-39 2209.9166599999994
system.switch_cpus.lsq0.loadToUse::40-49 584.893633
system.switch_cpus.lsq0.loadToUse::50-59 1743.2738979999997
system.switch_cpus.lsq0.loadToUse::60-69 2467.291156
system.switch_cpus.lsq0.loadToUse::70-79 269.062213
system.switch_cpus.lsq0.loadToUse::80-89 1293.425731
system.switch_cpus.lsq0.loadToUse::90-99 2308.8255030000005
system.switch_cpus.lsq0.loadToUse::100-109 354.0018129999999
system.switch_cpus.lsq0.loadToUse::110-119 37673.46506999999
system.switch_cpus.lsq0.loadToUse::120-129 2977.831163000001
system.switch_cpus.lsq0.loadToUse::130-139 45245.49142599999
system.switch_cpus.lsq0.loadToUse::140-149 85850.78554199998
system.switch_cpus.lsq0.loadToUse::150-159 3717.639949
system.switch_cpus.lsq0.loadToUse::160-169 17251.800891
system.switch_cpus.lsq0.loadToUse::170-179 56086.64443999999
system.switch_cpus.lsq0.loadToUse::180-189 4786.845863
system.switch_cpus.lsq0.loadToUse::190-199 6946.8321620000015
system.switch_cpus.lsq0.loadToUse::200-209 18093.093824000003
system.switch_cpus.lsq0.loadToUse::210-219 2052.761266
system.switch_cpus.lsq0.loadToUse::220-229 2820.710087
system.switch_cpus.lsq0.loadToUse::230-239 170.55543100000003
system.switch_cpus.lsq0.loadToUse::240-249 231.97696599999998
system.switch_cpus.lsq0.loadToUse::250-259 242.777373
system.switch_cpus.lsq0.loadToUse::260-269 340.755175
system.switch_cpus.lsq0.loadToUse::270-279 143.06602099999998
system.switch_cpus.lsq0.loadToUse::280-289 141.66031700000002
system.switch_cpus.lsq0.loadToUse::290-299 307.706476
system.switch_cpus.lsq0.loadToUse::overflows 9911.430503
system.switch_cpus.lsq0.loadToUse::min_value 1.4426569999999999
system.switch_cpus.lsq0.loadToUse::max_value 1039.472247
system.switch_cpus.lsq0.loadToUse::total 27061726.619257
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 62481482390.7165
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 62481482390.7165
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 62481482390.7165
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 62481482390.7165
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 62481482390.7165
system.switch_cpus.rename.squashCycles 265504.819878
system.switch_cpus.rename.idleCycles 48500051.41314599
system.switch_cpus.rename.blockCycles 11959377.430734001
system.switch_cpus.rename.serializeStallCycles 65237.67021299998
system.switch_cpus.rename.runCycles 55688950.486585
system.switch_cpus.rename.unblockCycles 5227585.508165
system.switch_cpus.rename.renamedInsts 123875670.48977998
system.switch_cpus.rename.ROBFullEvents 182809.818616
system.switch_cpus.rename.LQFullEvents 193259.269872
system.switch_cpus.rename.SQFullEvents 4609868.508418
system.switch_cpus.rename.fullRegistersEvents 191865.46318
system.switch_cpus.rename.renamedOperands 115017383.92336601
system.switch_cpus.rename.lookups 172965495.82492197
system.switch_cpus.rename.intLookups 133414895.076122
system.switch_cpus.rename.vecLookups 205024.76817199998
system.switch_cpus.rename.committedMaps 112107372.52712001
system.switch_cpus.rename.undoneMaps 2909997.9084180007
system.switch_cpus.rename.serializing 6730.008911000001
system.switch_cpus.rename.tempSerializing 12.695730999999999
system.switch_cpus.rename.skidInsts 1298443.562887
system.switch_cpus.rob.reads 218533505.05840302
system.switch_cpus.rob.writes 247204991.56555602
system.switch_cpus.rob.squashedLoads 453291.60956
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 945316.3130160001
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 100000200.20938201
system.switch_cpus.thread_0.numOps 120134494.42352901
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1301254.5533529997
system.tol2bus.transDist::WritebackDirty 211208.8353760001
system.tol2bus.transDist::WritebackClean 804234.350373
system.tol2bus.transDist::CleanEvict 484148.2105130001
system.tol2bus.transDist::ReadExReq 66575.078703
system.tol2bus.transDist::ReadExResp 66575.078703
system.tol2bus.transDist::ReadCleanReq 804305.388319
system.tol2bus.transDist::ReadSharedReq 496949.16028500005
system.tol2bus.pktCount::total 4103455.3989359997
system.tol2bus.pktSize::total 151867691.094848
system.tol2bus.snoops 131826.054549
system.tol2bus.snoopTraffic 661769.244672
system.tol2bus.snoopFanout::samples 1499666.549913
system.tol2bus.snoopFanout::mean 0.00041511711
system.tol2bus.snoopFanout::stdev 0.019858265145999993
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1499041.3128879997
system.tol2bus.snoopFanout::1 625.237025
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 1.0000019999999998
system.tol2bus.snoopFanout::total 1499666.549913
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 62481482390.7165
system.tol2bus.reqLayer0.occupancy 2372915021.5855002
system.tol2bus.reqLayer0.utilization 5.7600000000000004e-05
system.tol2bus.respLayer0.occupancy 1206472622.1820934
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 845352057.8088123
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 2735614.8988230005
system.tol2bus.snoop_filter.hitSingleRequests 1367770.849274
system.tol2bus.snoop_filter.hitMultiRequests 126.74899699999999
system.tol2bus.snoop_filter.totSnoops 497.9952949999998
system.tol2bus.snoop_filter.hitSingleSnoops 497.9952949999998
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0000019999999998
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.demandMshrHits::switch_cpus.inst 0.410131
system.l2.demandMshrHits::total 0.410131
system.l2.overallMshrHits::switch_cpus.inst 0.410131
system.l2.overallMshrHits::total 0.410131
system.l2.CleanEvict.mshrMisses::writebacks 5.533040000000001
system.l2.CleanEvict.mshrMisses::total 5.533040000000001
system.l2.CleanEvict.mshrMissRate::writebacks inf
system.l2.CleanEvict.mshrMissRate::total inf
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 0.410131
system.l2.ReadCleanReq.mshrHits::total 0.410131
system.l2.UpgradeReq.hits::switch_cpus.data 5.049649
system.l2.UpgradeReq.hits::total 5.049649
system.l2.UpgradeReq.accesses::switch_cpus.data 5.049649
system.l2.UpgradeReq.accesses::total 5.049649
system.l2.tags.occupancies::writebacks 47.784125078946
system.l2.tags.avgOccs::writebacks 0.0014582655809999999
system.l2.tags.ageTaskId_1024::4 10218.686648
system.mem_ctrls.rdPerTurnAround::samples 589.3931029999999
system.mem_ctrls.rdPerTurnAround::mean 307.50936749949096
system.mem_ctrls.rdPerTurnAround::gmean 242.56905821574196
system.mem_ctrls.rdPerTurnAround::stdev 806.5142212151692
system.mem_ctrls.rdPerTurnAround::0-1023 468.752034
system.mem_ctrls.rdPerTurnAround::1024-2047 2.7742189999999995
system.mem_ctrls.rdPerTurnAround::21504-22527 0.598072
system.mem_ctrls.rdPerTurnAround::total 589.3931029999999
system.mem_ctrls.wrPerTurnAround::samples 589.3931029999999
system.mem_ctrls.wrPerTurnAround::mean 17.504180577819
system.mem_ctrls.wrPerTurnAround::gmean 17.481860948924
system.mem_ctrls.wrPerTurnAround::stdev 0.8672015682900001
system.mem_ctrls.wrPerTurnAround::16 145.03879799999999
system.mem_ctrls.wrPerTurnAround::17 2.231549
system.mem_ctrls.wrPerTurnAround::18 439.150671
system.mem_ctrls.wrPerTurnAround::19 2.908725
system.mem_ctrls.wrPerTurnAround::total 589.3931029999999
system.mem_ctrls.requestorWriteBytes::writebacks 660471.7615360003
system.mem_ctrls.requestorWriteRate::writebacks 10587941.564727591
system.mem_ctrls.requestorWriteTotalLat::writebacks 1468511388963.5095
system.switch_cpus.nonSpecInstsAdded 46.352188
system.switch_cpus.squashedNonSpecRemoved 30.646055999999998
system.switch_cpus.commit.commitNonSpecStalls 15.706132
system.switch_cpus.executeStats0.numVecPredRegReads 14730.798213999997
system.switch_cpus.executeStats0.numVecPredRegWrites 4964.6298529999995
system.switch_cpus.fetch.miscStallCycles 2.821982
system.switch_cpus.fetch.icacheWaitRetryStallCycles 8.641685
system.switch_cpus.rename.IQFullEvents 59.59417100000001
system.switch_cpus.rename.vecPredLookups 9950.127658000003
system.tol2bus.transDist::UpgradeReq 5.049649
system.tol2bus.transDist::UpgradeResp 5.049649
system.mem_ctrls.rdPerTurnAround::22528-23551 0.082746
system.switch_cpus.fetch.pendingTrapStallCycles 2.127504
system.mem_ctrls.rdPerTurnAround::2048-3071 0.46769399999999994
system.mem_ctrls.rdPerTurnAround::19456-20479 0.093971
system.l2.InvalidateReq.hits::switch_cpus.data 0.059865
system.l2.InvalidateReq.hits::total 0.059865
system.l2.InvalidateReq.accesses::switch_cpus.data 11.283225
system.l2.InvalidateReq.accesses::total 11.283225
system.tol2bus.transDist::InvalidateReq 11.283225
system.tol2bus.transDist::InvalidateResp 11.283225
system.mem_ctrls.rdPerTurnAround::17408-18431 0.083897
system.mem_ctrls.rdPerTurnAround::128-191 1.428855
system.mem_ctrls.rdPerTurnAround::192-255 6.301509
system.mem_ctrls.rdPerTurnAround::256-319 9.514804
system.mem_ctrls.rdPerTurnAround::320-383 11.780023
system.mem_ctrls.rdPerTurnAround::384-447 5.569039
system.mem_ctrls.rdPerTurnAround::448-511 2.131981
system.mem_ctrls.rdPerTurnAround::512-575 0.640529
system.mem_ctrls.rdPerTurnAround::576-639 0.451435
system.mem_ctrls.rdPerTurnAround::640-703 0.167794
system.mem_ctrls.rdPerTurnAround::704-767 0.09454699999999999
system.mem_ctrls.rdPerTurnAround::832-895 0.178444
system.mem_ctrls.rdPerTurnAround::896-959 0.089222
system.mem_ctrls.rdPerTurnAround::960-1023 0.167794
system.mem_ctrls.rdPerTurnAround::1152-1215 0.083897
system.mem_ctrls.rdPerTurnAround::1728-1791 0.083897
system.mem_ctrls.dram.bytesPerActivate::64-127 3305.877388
system.mem_ctrls.dram.bytesPerActivate::128-191 1136.049277
system.mem_ctrls.dram.bytesPerActivate::192-255 478.045106
system.mem_ctrls.dram.bytesPerActivate::256-319 300.686848
system.mem_ctrls.dram.bytesPerActivate::320-383 242.126742
system.mem_ctrls.dram.bytesPerActivate::384-447 187.342001
system.mem_ctrls.dram.bytesPerActivate::448-511 143.631664
system.mem_ctrls.dram.bytesPerActivate::512-575 91.783318
system.mem_ctrls.dram.bytesPerActivate::576-639 51.512758
system.mem_ctrls.dram.bytesPerActivate::640-703 20.470868
system.mem_ctrls.dram.bytesPerActivate::704-767 9.648155
system.mem_ctrls.dram.bytesPerActivate::768-831 4.949923
system.mem_ctrls.dram.bytesPerActivate::832-895 2.936395
system.mem_ctrls.dram.bytesPerActivate::896-959 1.845734
system.mem_ctrls.dram.bytesPerActivate::960-1023 0.335588
system.l2.InvalidateReq.misses::switch_cpus.data 11.22336
system.l2.InvalidateReq.misses::total 11.22336
system.l2.InvalidateReq.missRate::switch_cpus.data 0.000576
system.l2.InvalidateReq.missRate::total 0.000576
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 11.22336
system.l2.InvalidateReq.mshrMisses::total 11.22336
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 216085.248
system.l2.InvalidateReq.mshrMissLatency::total 216085.248
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.000576
system.l2.InvalidateReq.mshrMissRate::total 0.000576
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 11.089825403904001
system.l2.InvalidateReq.avgMshrMissLatency::total 11.089825403904001
system.membus.transDist::InvalidateReq 11.22336
system.mem_ctrls.wrPerTurnAround::20 0.031104
system.mem_ctrls.wrPerTurnAround::21 0.015552
system.mem_ctrls.wrPerTurnAround::22 0.005184
system.mem_ctrls.wrPerTurnAround::23 0.007488
system.mem_ctrls.wrPerTurnAround::24 0.002304
system.mem_ctrls.wrPerTurnAround::25 0.000576
system.mem_ctrls.wrPerTurnAround::27 0.000576
system.mem_ctrls.wrPerTurnAround::28 0.000576
system.mem_ctrls.rdPerTurnAround::20480-21503 0.094258
system.mem_ctrls.rdPerTurnAround::0-31 0.9339439999999999
system.mem_ctrls.rdPerTurnAround::32-63 24.452351999999998
system.mem_ctrls.rdPerTurnAround::64-95 15.792143999999999
system.mem_ctrls.rdPerTurnAround::96-127 7.2168399999999995
system.mem_ctrls.rdPerTurnAround::128-159 4.3301039999999995
system.mem_ctrls.rdPerTurnAround::160-191 3.565968
system.mem_ctrls.rdPerTurnAround::192-223 5.009335999999999
system.mem_ctrls.rdPerTurnAround::224-255 3.9055839999999997
system.mem_ctrls.rdPerTurnAround::256-287 3.481064
system.mem_ctrls.rdPerTurnAround::288-319 3.0565439999999997
system.mem_ctrls.rdPerTurnAround::320-351 2.716928
system.mem_ctrls.rdPerTurnAround::352-383 1.782984
system.mem_ctrls.rdPerTurnAround::384-415 1.188656
system.mem_ctrls.rdPerTurnAround::416-447 0.8490399999999999
system.mem_ctrls.rdPerTurnAround::448-479 0.254712
system.mem_ctrls.rdPerTurnAround::480-511 0.169808
system.mem_ctrls.rdPerTurnAround::512-543 0.169808
system.mem_ctrls.rdPerTurnAround::544-575 0.084904
system.mem_ctrls.rdPerTurnAround::736-767 0.084904
system.mem_ctrls.rdPerTurnAround::768-799 0.084904
system.mem_ctrls.rdPerTurnAround::23552-24575 0.041733
system.mem_ctrls.rdPerTurnAround::18432-19455 0.005325
system.mem_ctrls.rdPerTurnAround::0-63 0.01065
system.mem_ctrls.rdPerTurnAround::64-127 0.165075
system.mem_ctrls.rdPerTurnAround::768-831 0.01065
system.mem_ctrls.rdPerTurnAround::1024-1087 0.005325
system.mem_ctrls.rdPerTurnAround::1088-1151 0.01065
CPI 1.249627150662204

Per-Address PND Load Violations:
