#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  2 22:03:14 2023
# Process ID: 7508
# Current directory: D:/destop/Interface_lab/lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21220 D:\destop\Interface_lab\lab5\lab1.xpr
# Log file: D:/destop/Interface_lab/lab5/vivado.log
# Journal file: D:/destop/Interface_lab/lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/destop/Interface_lab/lab5/lab1.xpr
open_bd_design {D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:5.0 Sen_Seg_Display_1
endgroup
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_nets PWM_w_Int_0_LEDs] [get_bd_cells PWM_w_Int_0]
undo
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M01_AXI] [get_bd_nets PWM_w_Int_0_LEDs] [get_bd_cells PWM_w_Int_0]
set_property location {6 1907 1170} [get_bd_cells Sen_Seg_Display_1]
undo
undo
undo
delete_bd_objs [get_bd_nets Sen_Seg_Display_0_AN] [get_bd_nets Sen_Seg_Display_0_Digits_Bits] [get_bd_intf_nets axi_interconnect_0_M02_AXI] [get_bd_cells Sen_Seg_Display_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:5.0 Sen_Seg_Display_0
endgroup
connect_bd_intf_net [get_bd_intf_pins Sen_Seg_Display_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M02_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins Sen_Seg_Display_0/s00_axi_aclk]
connect_bd_net [get_bd_ports rst_0] [get_bd_pins Sen_Seg_Display_0/s00_axi_aresetn]
connect_bd_net [get_bd_ports Digits_Bits_0] [get_bd_pins Sen_Seg_Display_0/Digits_Bits]
connect_bd_net [get_bd_ports AN_0] [get_bd_pins Sen_Seg_Display_0/AN]
generate_target all [get_files  D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
catch { [ delete_ip_run [get_ips -all swerv_soc_xbar_0] ] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_s00_mmu_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_Sen_Seg_Display_0_2] }
export_ip_user_files -of_objects [get_files D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs  swerv_soc_Sen_Seg_Display_0_2_synth_1
export_simulation -of_objects [get_files D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/destop/Interface_lab/lab5/lab1.ip_user_files/sim_scripts -ip_user_files_dir D:/destop/Interface_lab/lab5/lab1.ip_user_files -ipstatic_source_dir D:/destop/Interface_lab/lab5/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/modelsim} {questa=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/questa} {riviera=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/riviera} {activehdl=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
open_hw_manager
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
close_hw_manager
open_hw_manager
close_hw_manager
assign_bd_address [get_bd_addr_segs {Sen_Seg_Display_0/S00_AXI/S00_AXI_reg }]
set_property offset 0x80130000 [get_bd_addr_segs {axi2wb_intcon_wrapper_0/o_user_axi4/SEG_Sen_Seg_Display_0_S00_AXI_reg}]
reset_run impl_1 -prev_step 
generate_target all [get_files  D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
export_simulation -of_objects [get_files D:/destop/Interface_lab/lab5/lab1.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory D:/destop/Interface_lab/lab5/lab1.ip_user_files/sim_scripts -ip_user_files_dir D:/destop/Interface_lab/lab5/lab1.ip_user_files -ipstatic_source_dir D:/destop/Interface_lab/lab5/lab1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/modelsim} {questa=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/questa} {riviera=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/riviera} {activehdl=D:/destop/Interface_lab/lab5/lab1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
