<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/Dff.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/RGB.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/address_Generator.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/count_pixels.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/count_pixels2.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/debounce.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/frame_buffer.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/i3c2.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/mux.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/nFIFO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/ov7670_capture.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/ov7670_controller.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/segment.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/sys_array.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/sys_array2.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/top_level.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/vga.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/vga_pll.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/vgatest.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Documents/GitHub/ec551NSA/ec551NSA-JoeBranch/segmentation_progress/window.v&quot; into library work</arg>
</msg>

</messages>

