****************************************
Report : design
Design : top
Version: U-2022.12-SP6
Date   : Sun May 25 01:29:30 2025
****************************************

Total number of std cells in library : 896
Total number of dont_use lib cells   : 72
Total number of dont_touch lib cells : 71
Total number of buffers              : 44
Total number of inverters            : 35
Total number of flip-flops           : 249
Total number of latches              : 84
Total number of ICGs                 : 20

Cell Instance Type  Count         Area
--------------------------------------
TOTAL LEAF CELLS     1305     3114.400
unit                 1023     3001.600
Standard cells       1023     3001.600
unit                 1023     3001.600
Hard macro cells        0        0.000
unit                 1023     3001.600
Soft macro cells        0        0.000
unit                 1023     3001.600
Always on cells         0        0.000
unit                 1023     3001.600
Physical only         887     1306.400
unit                 1023     3001.600
Fixed cells           323      372.800
unit                 1023     3001.600
Moveable cells        982     2741.600
unit                 1023     3001.600
Placed cells         1019     2984.800
unit                 1023     3001.600
Sequential             57      687.600
unit                 1023     3001.600
Buffer/inverter        21       34.400
unit                 1023     3001.600
ICG cells               1        7.600
unit                 1023     3001.600

Logic Hierarchies                    : 0
Design Masters count                 : 46
Total Flat nets count                : 497
Total FloatingNets count             : 0
Total no of Ports                    : 74
Number of Master Clocks in design    : 1
Number of Generated Clocks in design : 0
Number of Path Groups in design      : 7 (1 of them Non Default)
Number of Scan Chains in design      : 0
List of Modes                        : mode1
List of Corners                      : cornerSS, cornerFF
List of Scenarios                    : scenarioFF, scenarioSS

Core Area                            : 3504.000
Chip Area                            : 6324.000
Total Site Row Area                  : 3504.000
Number of Blockages                  : 0
Total area of Blockages              : 0.000
Number of Power Domains              : 1
Number of Voltage Areas              : 1
Number of Group Bounds               : 0
Number of Exclusive MoveBounds       : 0
Number of Hard or Soft MoveBounds    : 0
Number of Multibit Registers         : 0
Number of Multibit LS/ISO Cells      : 0
Number of Top Level RP Groups        : 0
Number of Tech Layers                : 37 (27 of them have unknown routing dir.)

Total wire length                    : 11450.28 micron
Total number of wires                : 6320
Total number of contacts             : 6787
1
