Dec 07 20:27:31.068 disk0: C/H/S settings = 1024/4/32
Dec 07 20:27:31.135 CONSOLE: console managed by I/O board
Dec 07 20:27:31.427 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6095ca40,JIT on)
Dec 07 20:27:31.427 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 07 20:27:31.616 ROM: Microcode has started.
Dec 07 20:27:38.288 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 07 20:27:38.306 ROM: unhandled syscall 0x00000032 at pc=0x608487b0 (a1=0x00000019,a2=0x64cb7930,a3=0x652b3288)
Dec 07 20:27:38.307 CPU0: IO_FPGA: read from addr 0x224, pc=0x60925770 (size=1)
Dec 07 20:27:38.406 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 07 20:27:38.419 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6095ce24 (data=0x7e)
Dec 07 20:27:38.420 CPU0: PCI: read request at pc=0x60943c1c: bus=0,device=0,function=0,reg=0x08
Dec 07 20:27:38.420 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 07 20:27:38.420 CPU0: PCI: write request (data=0x0000011f) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x04
Dec 07 20:27:38.420 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x10
Dec 07 20:27:38.420 CPU0: PCI: write request (data=0x10000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x14
Dec 07 20:27:38.420 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Dec 07 20:27:38.420 CPU0: PCI: write request (data=0xc0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x28
Dec 07 20:27:38.420 CPU0: PCI: write request (data=0xd0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x2c
Dec 07 20:27:38.420 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x30
Dec 07 20:27:38.420 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x34
Dec 07 20:27:38.420 CPU0: PCI: write request (data=0x00000001) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x34
Dec 07 20:27:38.420 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x18
Dec 07 20:27:38.420 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x1c
Dec 07 20:27:38.420 CPU0: PCI: write request (data=0x000000ff) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x0c
Dec 07 20:27:38.423 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x00
Dec 07 20:27:38.423 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x40
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x04
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x0c
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:38.423 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x1c
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x20
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x4bf04b00) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x24
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x3c
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x40
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x44
Dec 07 20:27:38.423 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x00
Dec 07 20:27:38.423 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x40
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x04
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x0c
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x18090400) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x18
Dec 07 20:27:38.423 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 04, sub: 09
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x1c
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x20
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x24
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x3c
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x40
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x44
Dec 07 20:27:38.423 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x00
Dec 07 20:27:38.423 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x40
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x04
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x0c
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 07 20:27:38.423 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x1c
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x20
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x4cf04c00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x24
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x3c
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x40
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x44
Dec 07 20:27:38.423 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x00
Dec 07 20:27:38.423 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x40
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x04
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x0c
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x180f0a00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x18
Dec 07 20:27:38.423 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 15
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x1c
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x20
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x24
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x3c
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x40
Dec 07 20:27:38.423 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x44
Dec 07 20:27:38.428 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=5,function=0,reg=0x00
Dec 07 20:27:38.428 CPU0: PCI: write request (data=0x000001c3) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x04
Dec 07 20:27:38.428 CPU0: PCI: write request (data=0x00000400) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x10
Dec 07 20:27:38.759 CPU0: JIT: partial JIT flush (count=176)
Dec 07 20:27:38.790 CPU0: JIT: flushing data structures (compiled pages=231)
Dec 07 20:27:38.822 CPU0: JIT: partial JIT flush (count=176)
Dec 07 20:27:38.834 ROM: trying to read bootvar 'BOOT'
Dec 07 20:27:38.834 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 07 20:27:38.834 ROM: trying to read bootvar 'BOOTLDR'
Dec 07 20:27:38.834 ROM: trying to read bootvar 'RSHELF'
Dec 07 20:27:38.834 ROM: trying to read bootvar 'DSHELF'
Dec 07 20:27:38.834 ROM: trying to read bootvar 'DSHELFINFO'
Dec 07 20:27:38.834 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 07 20:27:38.834 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 07 20:27:38.834 ROM: trying to read bootvar 'CHRG_ID'
Dec 07 20:27:38.834 ROM: trying to read bootvar 'SLOTCACHE'
Dec 07 20:27:38.834 ROM: trying to read bootvar 'OVERTEMP'
Dec 07 20:27:38.834 ROM: trying to read bootvar 'DIAG'
Dec 07 20:27:38.834 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 07 20:27:38.860 CPU0: JIT: flushing data structures (compiled pages=236)
Dec 07 20:27:38.874 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x00000ff0,a2=0x00000000,a3=0x65381788)
Dec 07 20:27:38.874 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x6316dafd,a2=0x00000016,a3=0x650eea8c)
Dec 07 20:27:38.875 CPU0: PCI: read request at pc=0x609821a4: bus=0,device=0,function=0,reg=0x08
Dec 07 20:27:38.875 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 07 20:27:38.875 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Dec 07 20:27:38.876 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 07 20:27:38.877 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Dec 07 20:27:38.877 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 07 20:27:38.877 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Dec 07 20:27:38.887 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:38.887 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:38.887 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=0,function=0,reg=0x00
Dec 07 20:27:38.887 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:38.887 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:38.887 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:38.887 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:38.887 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=4,device=0,function=0,reg=0x04
Dec 07 20:27:38.887 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:38.887 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:38.887 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 07 20:27:38.887 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 07 20:27:38.887 CPU0: PCI: read request at pc=0x60943e40: bus=10,device=0,function=0,reg=0x00
Dec 07 20:27:38.887 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 07 20:27:38.887 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 07 20:27:38.887 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 07 20:27:38.887 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Dec 07 20:27:38.887 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=10,device=0,function=0,reg=0x04
Dec 07 20:27:38.887 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Dec 07 20:27:38.887 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Dec 07 20:27:38.930 Calendar: reset
Dec 07 20:27:38.936 CPU0: JIT: partial JIT flush (count=171)
Dec 07 20:27:38.958 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 07 20:27:38.988 CPU0: JIT: partial JIT flush (count=196)
Dec 07 20:27:39.003 ROM: trying to read bootvar 'BOOTLDR'
Dec 07 20:27:39.004 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 07 20:27:39.079 CPU0: MP_FPGA: writing reg 0x70 at pc=0x609615d0 (data=0x2)
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x08
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x40
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0xffff0000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x0000ff08) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x0c
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18050504) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 4,1,0 -> pri: 04, sec: 05, sub: 05
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x02805f40) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x1c
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x48f04880) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x20
Dec 07 20:27:39.147 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.147 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x0001ff01) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x24
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x30
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x03030000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x3c
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x02000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x40
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x64
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x000001ff) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x68
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x00000147) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Dec 07 20:27:39.149 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.149 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.204 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x00
Dec 07 20:27:39.204 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x04
Dec 07 20:27:39.204 CPU0: PCI: write request (data=0x480c0000) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x14
Dec 07 20:27:39.204 C7200-IO-FE(0): registers are mapped at 0x480c0000
Dec 07 20:27:39.204 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x0c
Dec 07 20:27:39.208 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 07 20:27:39.217 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.222 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.222 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.222 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.222 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.222 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.222 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.222 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x04
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.222 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.222 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x48800000) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x14
Dec 07 20:27:39.222 PA-FE-TX(1): registers are mapped at 0x48800000
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.222 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.222 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x0c
Dec 07 20:27:39.222 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.222 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.227 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.227 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.227 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:27:39.227 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.227 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=1,function=0,reg=0x00
Dec 07 20:27:39.229 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=1,function=0,reg=0x00).
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=2,function=0,reg=0x00
Dec 07 20:27:39.229 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=2,function=0,reg=0x00).
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=3,function=0,reg=0x00
Dec 07 20:27:39.229 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=3,function=0,reg=0x00).
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=4,function=0,reg=0x00
Dec 07 20:27:39.229 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=4,function=0,reg=0x00).
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=5,function=0,reg=0x00
Dec 07 20:27:39.229 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=5,function=0,reg=0x00).
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=6,function=0,reg=0x00
Dec 07 20:27:39.229 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=6,function=0,reg=0x00).
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=7,function=0,reg=0x00
Dec 07 20:27:39.229 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=7,function=0,reg=0x00).
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=8,function=0,reg=0x00
Dec 07 20:27:39.229 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=8,function=0,reg=0x00).
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=9,function=0,reg=0x00
Dec 07 20:27:39.229 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=9,function=0,reg=0x00).
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.229 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=10,function=0,reg=0x00
Dec 07 20:27:39.229 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=10,function=0,reg=0x00).
Dec 07 20:27:39.229 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.229 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.230 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.230 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.230 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=11,function=0,reg=0x00
Dec 07 20:27:39.230 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=11,function=0,reg=0x00).
Dec 07 20:27:39.230 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.230 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.230 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.230 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.230 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=12,function=0,reg=0x00
Dec 07 20:27:39.230 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=12,function=0,reg=0x00).
Dec 07 20:27:39.230 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.230 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.230 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.230 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.230 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=13,function=0,reg=0x00
Dec 07 20:27:39.230 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=13,function=0,reg=0x00).
Dec 07 20:27:39.230 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.230 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.230 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.230 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.230 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=14,function=0,reg=0x00
Dec 07 20:27:39.230 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=14,function=0,reg=0x00).
Dec 07 20:27:39.230 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.230 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.230 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.230 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.230 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=15,function=0,reg=0x00
Dec 07 20:27:39.230 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=15,function=0,reg=0x00).
Dec 07 20:27:39.230 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.230 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.233 PA-FE-TX(1): unicast MAC address: ca:00:15:90:00:1c
Dec 07 20:27:39.233 C7200-IO-FE(0): unicast MAC address: ca:00:15:90:00:00
Dec 07 20:27:39.239 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:27:39.239 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.239 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.239 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:27:39.239 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.239 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.243 CPU0: JIT: partial JIT flush (count=190)
Dec 07 20:27:39.248 PA-FE-TX(1): unicast MAC address: ca:00:15:90:00:1c
Dec 07 20:27:39.248 C7200-IO-FE(0): unicast MAC address: ca:00:15:90:00:00
Dec 07 20:27:39.271 CPU0: JIT: flushing data structures (compiled pages=237)
Dec 07 20:27:39.305 CPU0: JIT: partial JIT flush (count=190)
Dec 07 20:27:39.330 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:27:39.332 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.332 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.332 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:27:39.333 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.333 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.334 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 07 20:27:39.342 PA-FE-TX(1): unicast MAC address: ca:00:15:90:00:1c
Dec 07 20:27:39.342 C7200-IO-FE(0): unicast MAC address: ca:00:15:90:00:00
Dec 07 20:27:39.367 CPU0: JIT: partial JIT flush (count=176)
Dec 07 20:27:39.373 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:27:39.377 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.377 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.377 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:27:39.377 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.377 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.382 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:27:39.383 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.383 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.383 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:27:39.383 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.383 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.389 PA-FE-TX(1): unicast MAC address: ca:00:15:90:00:1c
Dec 07 20:27:39.389 C7200-IO-FE(0): unicast MAC address: ca:00:15:90:00:00
Dec 07 20:27:39.461 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 07 20:27:39.478 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:27:39.483 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.483 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.483 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:27:39.483 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.483 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.484 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:27:39.485 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.485 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:39.485 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:27:39.485 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:39.485 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:39.492 CPU0: JIT: partial JIT flush (count=198)
Dec 07 20:27:39.498 PA-FE-TX(1): unicast MAC address: ca:00:15:90:00:1c
Dec 07 20:27:39.498 C7200-IO-FE(0): unicast MAC address: ca:00:15:90:00:00
Dec 07 20:27:39.519 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 07 20:27:39.551 CPU0: JIT: partial JIT flush (count=188)
Dec 07 20:27:39.576 CPU0: JIT: flushing data structures (compiled pages=233)
Dec 07 20:27:39.606 CPU0: JIT: partial JIT flush (count=193)
Dec 07 20:27:39.651 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:27:39.684 CPU0: JIT: partial JIT flush (count=204)
Dec 07 20:27:39.717 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 07 20:27:39.746 CPU0: JIT: partial JIT flush (count=201)
Dec 07 20:27:39.775 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 07 20:27:39.811 CPU0: JIT: partial JIT flush (count=191)
Dec 07 20:27:39.837 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 07 20:27:39.875 CPU0: JIT: partial JIT flush (count=148)
Dec 07 20:27:39.926 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:27:39.964 CPU0: JIT: partial JIT flush (count=188)
Dec 07 20:27:40.100 CPU0: JIT: flushing data structures (compiled pages=243)
Dec 07 20:27:40.137 CPU0: JIT: partial JIT flush (count=184)
Dec 07 20:27:40.212 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 07 20:27:40.298 CPU0: JIT: partial JIT flush (count=192)
Dec 07 20:27:40.338 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 07 20:27:40.363 ROM: unhandled syscall 0x0000001a at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 07 20:27:40.363 ROM: unhandled syscall 0x00000009 at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Dec 07 20:27:40.382 CPU0: JIT: partial JIT flush (count=180)
Dec 07 20:27:40.409 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 07 20:27:40.438 CPU0: JIT: partial JIT flush (count=190)
Dec 07 20:27:40.460 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 07 20:27:40.487 CPU0: JIT: partial JIT flush (count=213)
Dec 07 20:27:40.515 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 07 20:27:40.542 CPU0: JIT: partial JIT flush (count=212)
Dec 07 20:27:40.611 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 07 20:27:40.651 CPU0: JIT: partial JIT flush (count=177)
Dec 07 20:27:40.690 CPU0: JIT: flushing data structures (compiled pages=246)
Dec 07 20:27:40.719 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Dec 07 20:27:40.720 CPU0: JIT: partial JIT flush (count=200)
Dec 07 20:27:40.732 C7200-IO-FE(0): unicast MAC address: ca:00:15:90:00:00
Dec 07 20:27:40.744 CPU0: JIT: flushing data structures (compiled pages=238)
Dec 07 20:27:40.772 CPU0: JIT: partial JIT flush (count=200)
Dec 07 20:27:40.795 CPU0: JIT: flushing data structures (compiled pages=234)
Dec 07 20:27:40.824 CPU0: JIT: partial JIT flush (count=193)
Dec 07 20:27:40.837 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:40.837 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Dec 07 20:27:40.837 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Dec 07 20:27:40.837 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Dec 07 20:27:40.837 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Dec 07 20:27:40.848 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:27:40.855 PA-FE-TX(1): unicast MAC address: ca:00:15:90:00:1c
Dec 07 20:27:40.874 CPU0: JIT: partial JIT flush (count=209)
Dec 07 20:27:40.901 CPU0: JIT: flushing data structures (compiled pages=235)
Dec 07 20:27:40.927 CPU0: JIT: partial JIT flush (count=207)
Dec 07 20:27:40.953 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 07 20:27:40.984 CPU0: JIT: partial JIT flush (count=203)
Dec 07 20:27:41.024 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:27:41.074 CPU0: JIT: partial JIT flush (count=181)
Dec 07 20:27:41.098 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 07 20:27:41.127 CPU0: JIT: partial JIT flush (count=196)
Dec 07 20:27:41.153 CPU0: JIT: flushing data structures (compiled pages=239)
Dec 07 20:27:41.209 CPU0: JIT: partial JIT flush (count=186)
Dec 07 20:27:41.216 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 07 20:27:41.312 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 07 20:27:41.351 CPU0: JIT: partial JIT flush (count=175)
Dec 07 20:27:41.376 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 07 20:27:41.479 CPU0: JIT: partial JIT flush (count=175)
Dec 07 20:27:41.497 ROM: trying to set bootvar 'BSI=0'
Dec 07 20:27:41.497 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 07 20:27:41.497 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 07 20:27:41.508 CPU0: JIT: flushing data structures (compiled pages=251)
Dec 07 20:27:42.732 CPU0: JIT: partial JIT flush (count=190)
Dec 07 20:27:46.342 CPU0: JIT: flushing data structures (compiled pages=240)
Dec 07 20:27:59.992 CPU0: JIT: partial JIT flush (count=164)
Dec 07 20:28:01.384 CPU0: JIT: flushing data structures (compiled pages=241)
Dec 07 20:28:11.219 ROM: trying to set bootvar 'RANDOM_NUM=1951929034'
Dec 07 20:28:11.393 CPU0: JIT: partial JIT flush (count=172)
Dec 07 20:28:30.448 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 07 20:28:37.926 CPU0: JIT: partial JIT flush (count=179)
Dec 07 20:28:40.692 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 07 20:28:43.003 CPU0: JIT: partial JIT flush (count=165)
Dec 07 20:28:46.931 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 07 20:29:37.912 CPU0: JIT: partial JIT flush (count=130)
Dec 07 20:29:41.354 CPU0: JIT: flushing data structures (compiled pages=242)
Dec 07 20:30:37.917 CPU0: JIT: partial JIT flush (count=128)
Dec 07 20:30:40.385 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 07 20:30:40.461 CPU0: JIT: partial JIT flush (count=192)
Dec 07 20:30:48.524 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 07 20:30:53.358 CPU0: JIT: partial JIT flush (count=171)
Dec 07 20:30:56.217 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 07 20:30:56.767 CPU0: JIT: partial JIT flush (count=165)
Dec 07 20:30:57.590 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 07 20:31:15.638 CPU0: JIT: partial JIT flush (count=153)
Dec 07 20:31:16.435 CPU0: JIT: flushing data structures (compiled pages=250)
Dec 07 20:31:29.127 CPU0: JIT: partial JIT flush (count=154)
Dec 07 20:31:33.405 CPU0: JIT: flushing data structures (compiled pages=244)
Dec 07 20:31:37.903 CPU0: JIT: partial JIT flush (count=162)
Dec 07 20:31:41.428 CPU0: JIT: flushing data structures (compiled pages=245)
Dec 07 20:31:46.193 CPU0: JIT: partial JIT flush (count=165)
Dec 07 20:31:46.217 CPU0: JIT: flushing data structures (compiled pages=247)
Dec 07 20:31:50.676 CPU0: JIT: partial JIT flush (count=173)
Dec 07 20:31:51.570 CPU0: JIT: flushing data structures (compiled pages=248)
Dec 07 20:31:55.644 CPU0: JIT: partial JIT flush (count=160)
Dec 07 20:32:01.379 CPU0: JIT: flushing data structures (compiled pages=249)
Dec 07 20:32:05.133 CPU0: JIT: partial JIT flush (count=178)
Dec 07 20:32:05.140 ROM: unhandled syscall 0x00000047 at pc=0x608487b0 (a1=0x00000001,a2=0x6095699c,a3=0x653edfc0)
Dec 07 20:32:05.141 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 07 20:32:05.160 CPU0: JIT: flushing data structures (compiled pages=254)
Dec 07 20:32:05.191 CPU0: JIT: partial JIT flush (count=198)
Dec 07 20:32:05.219 CPU0: JIT: flushing data structures (compiled pages=256)
Dec 07 20:32:05.231 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 07 20:32:05.249 CPU0: JIT: partial JIT flush (count=200)
Dec 07 20:32:05.274 CPU0: JIT: flushing data structures (compiled pages=252)
Dec 07 20:32:05.302 CPU0: JIT: partial JIT flush (count=197)
Dec 07 20:32:05.330 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 07 20:32:05.359 CPU0: JIT: partial JIT flush (count=198)
Dec 07 20:32:05.384 CPU0: JIT: flushing data structures (compiled pages=255)
Dec 07 20:32:05.414 CPU0: JIT: partial JIT flush (count=202)
Dec 07 20:32:05.441 CPU0: JIT: flushing data structures (compiled pages=262)
Dec 07 20:32:05.468 CPU0: JIT: partial JIT flush (count=187)
Dec 07 20:32:05.494 CPU0: JIT: flushing data structures (compiled pages=263)
Dec 07 20:32:05.528 CPU0: JIT: partial JIT flush (count=186)
Dec 07 20:32:07.986 CPU0: JIT: flushing data structures (compiled pages=261)
Dec 07 20:32:08.003 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 07 20:32:08.018 CPU0: JIT: partial JIT flush (count=191)
Dec 07 20:32:08.045 CPU0: JIT: flushing data structures (compiled pages=265)
Dec 07 20:32:08.075 CPU0: JIT: partial JIT flush (count=190)
Dec 07 20:32:08.087 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Dec 07 20:32:08.102 CPU0: JIT: flushing data structures (compiled pages=272)
Dec 07 20:32:08.130 CPU0: JIT: partial JIT flush (count=195)
Dec 07 20:32:08.156 CPU0: JIT: flushing data structures (compiled pages=264)
Dec 07 20:32:08.186 CPU0: JIT: partial JIT flush (count=201)
Dec 07 20:32:08.211 CPU0: JIT: flushing data structures (compiled pages=266)
Dec 07 20:32:08.240 CPU0: JIT: partial JIT flush (count=197)
Dec 07 20:32:08.266 CPU0: JIT: flushing data structures (compiled pages=277)
Dec 07 20:32:08.296 CPU0: JIT: partial JIT flush (count=198)
Dec 07 20:32:08.323 CPU0: JIT: flushing data structures (compiled pages=268)
Dec 07 20:32:08.353 CPU0: JIT: partial JIT flush (count=195)
Dec 07 20:32:08.382 CPU0: JIT: flushing data structures (compiled pages=272)
Dec 07 20:32:11.403 CPU0: JIT: partial JIT flush (count=171)
Dec 07 20:32:12.811 Calendar: reset
Dec 07 20:32:12.811 Calendar: reset
Dec 07 20:32:12.811 ROM: trying to set bootvar 'RET_2_RTS=20:32:12 UTC Sat Dec 7 2024'
Dec 07 20:32:12.811 ROM: trying to set bootvar 'RET_2_RCALTS=1733603532'
Dec 07 20:32:12.813 CPU0: JIT: flushing data structures (compiled pages=275)
Dec 07 20:32:13.468 CPU0: JIT: partial JIT flush (count=192)
Dec 07 20:32:18.820 CPU0: JIT: flushing data structures (compiled pages=279)
Dec 07 20:32:18.827 CPU0: CPU_STATE: Halting CPU (old state=0)...
Dec 07 20:32:18.827 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 07 20:32:18.827 CPU0: JIT: PC=0, halting CPU.
Dec 07 20:32:19.020 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 07 20:32:19.083 VM: shutdown procedure engaged.
Dec 07 20:32:19.083 VM_OBJECT: Shutdown of object "io_fpga"
Dec 07 20:32:19.083 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Dec 07 20:32:19.083 VM_OBJECT: Shutdown of object "mp_fpga"
Dec 07 20:32:19.083 DEVICE: Removal of device mp_fpga, fd=-1, host_addr=0x0, flags=0
Dec 07 20:32:19.083 VM_OBJECT: Shutdown of object "disk0"
Dec 07 20:32:19.083 DEVICE: Removal of device disk0, fd=-1, host_addr=0x0, flags=2
Dec 07 20:32:19.083 VM_OBJECT: Shutdown of object "clpd6729"
Dec 07 20:32:19.083 VM_OBJECT: Shutdown of object "mem_bswap"
Dec 07 20:32:19.083 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Dec 07 20:32:19.083 VM_OBJECT: Shutdown of object "rom"
Dec 07 20:32:19.083 DEVICE: Removal of device rom, fd=-1, host_addr=0x0, flags=2
Dec 07 20:32:19.083 VM_OBJECT: Shutdown of object "ram"
Dec 07 20:32:19.083 DEVICE: Removal of device ram, fd=12, host_addr=0x28050000, flags=2
Dec 07 20:32:19.083 MMAP: unmapping of device 'ram', fd=12, host_addr=0x28050000, len=0x10000000
Dec 07 20:32:19.096 VM_OBJECT: Shutdown of object "sram1_bswap"
Dec 07 20:32:19.096 DEVICE: Removal of device sram1_bswap, fd=-1, host_addr=0x0, flags=0
Dec 07 20:32:19.096 VM_OBJECT: Shutdown of object "sram0_bswap"
Dec 07 20:32:19.096 DEVICE: Removal of device sram0_bswap, fd=-1, host_addr=0x0, flags=0
Dec 07 20:32:19.096 VM_OBJECT: Shutdown of object "gt64010"
Dec 07 20:32:19.096 DEVICE: Removal of device gt64010, fd=-1, host_addr=0x0, flags=0
Dec 07 20:32:19.096 VM_OBJECT: Shutdown of object "zero"
Dec 07 20:32:19.096 DEVICE: Removal of device zero, fd=-1, host_addr=0x0, flags=0
Dec 07 20:32:19.096 VM_OBJECT: Shutdown of object "nvram"
Dec 07 20:32:19.096 DEVICE: Removal of device nvram, fd=9, host_addr=0x6b00000, flags=9
Dec 07 20:32:19.097 MMAP: unmapping of device 'nvram', fd=9, host_addr=0x6b00000, len=0x20000
Dec 07 20:32:19.098 VM_OBJECT: Shutdown of object "bootflash"
Dec 07 20:32:19.098 DEVICE: Removal of device bootflash, fd=8, host_addr=0x6300000, flags=1
Dec 07 20:32:19.098 MMAP: unmapping of device 'bootflash', fd=8, host_addr=0x6300000, len=0x800000
Dec 07 20:32:19.098 VM_OBJECT: Shutdown of object "remote_ctrl"
Dec 07 20:32:19.098 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Dec 07 20:32:19.098 VM: removing PCI busses.
Dec 07 20:32:19.098 DEVICE: Removal of device pci_io, fd=-1, host_addr=0x0, flags=0
Dec 07 20:32:19.098 VM: deleting VTTY.
Dec 07 20:32:19.098 VM: deleting system CPUs.
Dec 07 20:32:19.098 CPU0: CPU_STATE: Halting CPU (old state=1)...
Dec 07 20:32:19.101 VM: shutdown procedure completed.
