FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * UFS Host driver for Synopsys Designware Core
 *
 * Copyright (C) 2015-2016 Synopsys, Inc. (www.synopsys.com)
 *
 * Authors: Joao Pinto <jpinto@synopsys.com>
 */

/* bench 10108.4.0 0f5c4f3bfafd */
/* bench 10108.4.1 aa50a404adf0 */
/* bench 10108.4.2 ea08aaf492a0 */
/* bench 10108.4.3 85a577370144 */
/* bench 10108.4.4 fa797800bc76 */
/* bench 10108.4.5 234619b82cf3 */
/* bench 10108.4.6 86c06f500aa9 */
/* bench 10108.4.7 bdd79f94d3a8 */
/* bench 10108.4.8 ad4bdd81cc9c */
/* bench 10108.4.9 c113ab3a1340 */
/* bench 10108.4.10 9ef7e5c1eae9 */
/* bench 10108.4.11 276dbfa554ad */
/* bench 10108.4.12 db294a123ae1 */
/* bench 10108.4.13 5cb42c951ec2 */
/* bench 10108.4.14 0541efb67104 */
#define _UFSHCI_DWC_H

/* DWC HC UFSHCI specific Registers */
enum dwc_specific_registers {
	DWC_UFS_REG_HCLKDIV	= 0xFC,
};

/* Clock Divider Values: Hex equivalent of frequency in MHz */
enum clk_div_values {
	DWC_UFS_REG_HCLKDIV_DIV_62_5	= 0x3e,
	DWC_UFS_REG_HCLKDIV_DIV_125	= 0x7d,
	DWC_UFS_REG_HCLKDIV_DIV_200	= 0xc8,
};

/* Selector Index */
enum selector_index {
	SELIND_LN0_TX		= 0x00,
	SELIND_LN1_TX		= 0x01,
	SELIND_LN0_RX		= 0x04,
	SELIND_LN1_RX		= 0x05,
};

#endif /* End of Header */
