$date
	Wed Apr 03 14:16:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2x1_2nd_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ select $end
$scope module mux1 $end
$var wire 1 " a $end
$var wire 1 % and_1 $end
$var wire 1 & and_2 $end
$var wire 1 # b $end
$var wire 1 ! out $end
$var wire 1 $ select $end
$var wire 1 ' select_not $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1'
0&
0%
0$
0#
0"
0!
$end
#1
1!
0'
1%
1"
1$
#2
0!
0%
1#
0"
#3
