@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2014.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'abazar63' on host 'spartacus' (Linux_x86_64 version 3.5.0-25-generic) on Wed Mar 25 12:45:09 CDT 2015
            in directory '/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul'
@I [HLS-10] Opening project '/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj'.
@I [HLS-10] Opening solution '/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7vx485tffg1761-2'
@W [IMPL-206] Turned on option '-evaluate verilog' as export format 'syn_dcp' requires option '-evaluate'.
@I [IMPL-8] Starting RTL evaluation using Vivado ...

****** Vivado v2014.2 (64-bit)
  **** SW Build 928826 on Thu Jun  5 17:55:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_sdiv_32ns_32ns_32_35_seq.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_mul_32s_32s_32_3.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.v]
[Wed Mar 25 12:45:14 2015] Launched synth_1...
Run output will be captured here: /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Mar 25 12:45:14 2015] Waiting for synth_1 to finish...

*** Running vivado
    with args -log vectormul.vds -m64 -mode batch -messageDb vivado.pb -source vectormul.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 928826 on Thu Jun  5 17:55:10 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source vectormul.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx485tffg1761-2
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib {
#   /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_sdiv_32ns_32ns_32_35_seq.v
#   /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_mul_32s_32s_32_3.v
#   /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.v
# }
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_sdiv_32ns_32ns_32_35_seq.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_mul_32s_32s_32_3.v]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.v]
# read_xdc /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.xdc
# set_property used_in_implementation false [get_files /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/project.cache/wt [current_project]
# set_property parent.project_dir /home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog [current_project]
# catch { write_hwdef -file vectormul.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top vectormul -part xc7vx485tffg1761-2 -no_lc -no_iobuf -mode out_of_context
Command: synth_design -top vectormul -part xc7vx485tffg1761-2 -no_lc -no_iobuf -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 788.633 ; gain = 156.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vectormul' [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 6'b000000 
	Parameter ap_ST_st2_fsm_1 bound to: 6'b000001 
	Parameter ap_ST_st3_fsm_2 bound to: 6'b000010 
	Parameter ap_ST_st4_fsm_3 bound to: 6'b000011 
	Parameter ap_ST_st5_fsm_4 bound to: 6'b000100 
	Parameter ap_ST_st6_fsm_5 bound to: 6'b000101 
	Parameter ap_ST_st7_fsm_6 bound to: 6'b000110 
	Parameter ap_ST_st8_fsm_7 bound to: 6'b000111 
	Parameter ap_ST_st9_fsm_8 bound to: 6'b001000 
	Parameter ap_ST_st10_fsm_9 bound to: 6'b001001 
	Parameter ap_ST_st11_fsm_10 bound to: 6'b001010 
	Parameter ap_ST_st12_fsm_11 bound to: 6'b001011 
	Parameter ap_ST_st13_fsm_12 bound to: 6'b001100 
	Parameter ap_ST_st14_fsm_13 bound to: 6'b001101 
	Parameter ap_ST_st15_fsm_14 bound to: 6'b001110 
	Parameter ap_ST_st16_fsm_15 bound to: 6'b001111 
	Parameter ap_ST_st17_fsm_16 bound to: 6'b010000 
	Parameter ap_ST_st18_fsm_17 bound to: 6'b010001 
	Parameter ap_ST_st19_fsm_18 bound to: 6'b010010 
	Parameter ap_ST_st20_fsm_19 bound to: 6'b010011 
	Parameter ap_ST_st21_fsm_20 bound to: 6'b010100 
	Parameter ap_ST_st22_fsm_21 bound to: 6'b010101 
	Parameter ap_ST_st23_fsm_22 bound to: 6'b010110 
	Parameter ap_ST_st24_fsm_23 bound to: 6'b010111 
	Parameter ap_ST_st25_fsm_24 bound to: 6'b011000 
	Parameter ap_ST_st26_fsm_25 bound to: 6'b011001 
	Parameter ap_ST_st27_fsm_26 bound to: 6'b011010 
	Parameter ap_ST_st28_fsm_27 bound to: 6'b011011 
	Parameter ap_ST_st29_fsm_28 bound to: 6'b011100 
	Parameter ap_ST_st30_fsm_29 bound to: 6'b011101 
	Parameter ap_ST_st31_fsm_30 bound to: 6'b011110 
	Parameter ap_ST_st32_fsm_31 bound to: 6'b011111 
	Parameter ap_ST_st33_fsm_32 bound to: 6'b100000 
	Parameter ap_ST_st34_fsm_33 bound to: 6'b100001 
	Parameter ap_ST_st35_fsm_34 bound to: 6'b100010 
	Parameter ap_ST_st36_fsm_35 bound to: 6'b100011 
	Parameter ap_ST_st37_fsm_36 bound to: 6'b100100 
	Parameter ap_ST_st38_fsm_37 bound to: 6'b100101 
	Parameter ap_ST_st39_fsm_38 bound to: 6'b100110 
	Parameter ap_ST_st40_fsm_39 bound to: 6'b100111 
	Parameter ap_ST_st41_fsm_40 bound to: 6'b101000 
	Parameter ap_ST_st42_fsm_41 bound to: 6'b101001 
	Parameter ap_ST_st43_fsm_42 bound to: 6'b101010 
	Parameter ap_ST_st44_fsm_43 bound to: 6'b101011 
	Parameter ap_ST_st45_fsm_44 bound to: 6'b101100 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv32_FFFFFFFF bound to: -1 - type: integer 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'vectormul_sdiv_32ns_32ns_32_35_seq' [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_sdiv_32ns_32ns_32_35_seq.v:185]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 35 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vectormul_sdiv_32ns_32ns_32_35_seq_div' [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_sdiv_32ns_32ns_32_35_seq.v:117]
	Parameter M bound to: 32 - type: integer 
	Parameter N bound to: 32 - type: integer 
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vectormul_sdiv_32ns_32ns_32_35_seq_div_u' [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_sdiv_32ns_32ns_32_35_seq.v:11]
	Parameter W bound to: 31 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vectormul_sdiv_32ns_32ns_32_35_seq_div_u' (1#1) [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_sdiv_32ns_32ns_32_35_seq.v:11]
INFO: [Synth 8-256] done synthesizing module 'vectormul_sdiv_32ns_32ns_32_35_seq_div' (2#1) [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_sdiv_32ns_32ns_32_35_seq.v:117]
INFO: [Synth 8-256] done synthesizing module 'vectormul_sdiv_32ns_32ns_32_35_seq' (3#1) [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_sdiv_32ns_32ns_32_35_seq.v:185]
INFO: [Synth 8-638] synthesizing module 'vectormul_mul_32s_32s_32_3' [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_mul_32s_32s_32_3.v:34]
	Parameter ID bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'vectormul_mul_32s_32s_32_3_Mul3S_0' [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_mul_32s_32s_32_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'vectormul_mul_32s_32s_32_3_Mul3S_0' (4#1) [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_mul_32s_32s_32_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'vectormul_mul_32s_32s_32_3' (5#1) [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_mul_32s_32s_32_3.v:34]
INFO: [Synth 8-256] done synthesizing module 'vectormul' (6#1) [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.v:12]
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[31] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[30] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[29] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[28] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[27] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[26] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[25] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[24] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[23] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[22] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[21] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[20] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[19] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[18] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[17] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[16] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[15] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[14] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[13] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[12] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[11] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[10] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[9] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[8] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[7] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[6] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[5] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[4] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[3] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[2] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[1] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port resp_TDATA[0] driven by constant 1
WARNING: [Synth 8-3917] design vectormul has port a_WEN_A[3] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_WEN_A[2] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_WEN_A[1] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_WEN_A[0] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[31] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[30] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[29] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[28] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[27] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[26] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[25] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[24] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[23] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[22] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[21] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[20] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[19] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[18] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[17] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[16] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[15] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[14] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[13] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[12] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[11] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[10] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[9] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[8] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[7] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[6] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[5] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[4] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[3] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[2] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[1] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port a_Din_A[0] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_WEN_A[3] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_WEN_A[2] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_WEN_A[1] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_WEN_A[0] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[31] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[30] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[29] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[28] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[27] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[26] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[25] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[24] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[23] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[22] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[21] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[20] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[19] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[18] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[17] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[16] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[15] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[14] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[13] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[12] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[11] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[10] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[9] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[8] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[7] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[6] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[5] driven by constant 0
WARNING: [Synth 8-3917] design vectormul has port b_Din_A[4] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[31]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[30]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[29]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[28]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[27]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[26]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[25]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[24]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[23]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[22]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[21]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[20]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[19]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[18]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[17]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[16]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[15]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[14]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[13]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[12]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[11]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[10]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[9]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[8]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[7]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[6]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[5]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[4]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[3]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[2]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[1]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 823.516 ; gain = 191.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.xdc]
Finished Parsing XDC File [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1204.945 ; gain = 572.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1204.945 ; gain = 572.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1204.945 ; gain = 572.438
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_271_reg' and it is trimmed from '64' to '32' bits. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.v:298]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_293_reg' and it is trimmed from '64' to '32' bits. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.v:314]
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'vectormul'
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'sequential' in module 'vectormul'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 10    
	               31 Bit    Registers := 8     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     31 Bit        Muxes := 6     
	   2 Input     30 Bit        Muxes := 2     
	  52 Input      6 Bit        Muxes := 1     
	  46 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vectormul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  46 Input      6 Bit        Muxes := 1     
	  52 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module vectormul_sdiv_32ns_32ns_32_35_seq_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 8     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module vectormul_sdiv_32ns_32ns_32_35_seq_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
Module vectormul_sdiv_32ns_32ns_32_35_seq 
Detailed RTL Component Info : 
Module vectormul_mul_32s_32s_32_3_Mul3S_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 3     
Module vectormul_mul_32s_32s_32_3 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1204.945 ; gain = 572.438
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'vectormul_sdiv_32ns_32ns_32_35_seq_U1/vectormul_sdiv_32ns_32ns_32_35_seq_div_U/vectormul_sdiv_32ns_32ns_32_35_seq_div_u_0/remd_tmp_reg' and it is trimmed from '31' to '30' bits. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_sdiv_32ns_32ns_32_35_seq.v:89]
WARNING: [Synth 8-3936] Found unconnected internal register 'vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_mul_32s_32s_32_3.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '17' bits. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_mul_32s_32s_32_3.v:22]
WARNING: [Synth 8-3936] Found unconnected internal register 'vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul_mul_32s_32s_32_3.v:22]
DSP Report: Generating DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: register vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: operator vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: operator vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: Generating DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/tmp_product.
DSP Report: operator vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/tmp_product.
DSP Report: operator vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/tmp_product.
DSP Report: Generating DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg, operation Mode is: ((PCIN>>17)+A2*B2)'.
DSP Report: register B is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: register vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: operator vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
DSP Report: operator vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/tmp_product is absorbed into DSP vectormul_mul_32s_32s_32_3_U2/vectormul_mul_32s_32s_32_3_Mul3S_0_U/buff0_reg.
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[31]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[30]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[29]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[28]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[27]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[26]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[25]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[24]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[23]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[22]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[21]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[20]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[19]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[18]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[17]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[16]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[15]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[14]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[13]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[12]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[11]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[10]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[9]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[8]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[7]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[6]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[5]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[4]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[3]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[2]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[1]
WARNING: [Synth 8-3331] design vectormul has unconnected port result_Dout_A[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1204.945 ; gain = 572.438
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1204.945 ; gain = 572.438
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+-----------------------------------+---------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|Module Name                        | OP MODE             | Neg Edge Clk | A Size (Signed?) | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | PREG | 
+-----------------------------------+---------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+
|vectormul_mul_32s_32s_32_3_Mul3S_0 | (A2*B2)'            | No           | 18 (N)           | 15 (Y) | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 0    | 
|vectormul                          | A2*B2               | No           | 18 (N)           | 18 (N) | 48 (N) | 25 (N) | 48 (Y) | 1    | 1    | 1    | 1    | 0    | 
|vectormul_mul_32s_32s_32_3_Mul3S_0 | ((PCIN>>17)+A2*B2)' | No           | 15 (N)           | 15 (Y) | 15 (Y) | 25 (N) | 15 (Y) | 1    | 1    | 1    | 1    | 1    | 
+-----------------------------------+---------------------+--------------+------------------+--------+--------+--------+--------+------+------+------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Mutiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vectormul_sdiv_32ns_32ns_32_35_seq_U1/vectormul_sdiv_32ns_32ns_32_35_seq_div_U/vectormul_sdiv_32ns_32ns_32_35_seq_div_u_0/dividend_tmp_reg[0] )
WARNING: [Synth 8-3332] Sequential element (\vectormul_sdiv_32ns_32ns_32_35_seq_U1/vectormul_sdiv_32ns_32ns_32_35_seq_div_U/vectormul_sdiv_32ns_32ns_32_35_seq_div_u_0/dividend_tmp_reg[0] ) is unused and will be removed from module vectormul.
WARNING: [Synth 8-3332] Sequential element (\vectormul_sdiv_32ns_32ns_32_35_seq_U1/vectormul_sdiv_32ns_32ns_32_35_seq_div_U/vectormul_sdiv_32ns_32ns_32_35_seq_div_u_0/sign0_reg[0] ) is unused and will be removed from module vectormul.
WARNING: [Synth 8-3332] Sequential element (\tmp_5_reg_293_reg[31] ) is unused and will be removed from module vectormul.
WARNING: [Synth 8-3332] Sequential element (\tmp_5_reg_293_reg[30] ) is unused and will be removed from module vectormul.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_271_reg[31] ) is unused and will be removed from module vectormul.
WARNING: [Synth 8-3332] Sequential element (\tmp_s_reg_271_reg[30] ) is unused and will be removed from module vectormul.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1204.969 ; gain = 572.461
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1204.969 ; gain = 572.461
Finished Parallel Section  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1204.969 ; gain = 572.461
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1289.961 ; gain = 657.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1299.961 ; gain = 667.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1316.977 ; gain = 684.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1316.977 ; gain = 684.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1316.977 ; gain = 684.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1316.977 ; gain = 684.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    82|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |   154|
|6     |LUT2      |    21|
|7     |LUT3      |   130|
|8     |LUT4      |   212|
|9     |LUT5      |   142|
|10    |LUT6      |    63|
|11    |FDRE      |   657|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-----------------------------------------+------+
|      |Instance                                         |Module                                   |Cells |
+------+-------------------------------------------------+-----------------------------------------+------+
|1     |top                                              |                                         |  1464|
|2     |  vectormul_mul_32s_32s_32_3_U2                  |vectormul_mul_32s_32s_32_3               |    40|
|3     |    vectormul_mul_32s_32s_32_3_Mul3S_0_U         |vectormul_mul_32s_32s_32_3_Mul3S_0       |    40|
|4     |  vectormul_sdiv_32ns_32ns_32_35_seq_U1          |vectormul_sdiv_32ns_32ns_32_35_seq       |   746|
|5     |    vectormul_sdiv_32ns_32ns_32_35_seq_div_U     |vectormul_sdiv_32ns_32ns_32_35_seq_div   |   746|
|6     |      vectormul_sdiv_32ns_32ns_32_35_seq_div_u_0 |vectormul_sdiv_32ns_32ns_32_35_seq_div_u |   542|
+------+-------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1316.977 ; gain = 684.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 154 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1316.977 ; gain = 684.469
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 176 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1316.980 ; gain = 579.344
# write_checkpoint vectormul.dcp
# report_utilization -file vectormul_utilization_synth.rpt -pb vectormul_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1316.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 25 12:45:55 2015...
[Wed Mar 25 12:45:56 2015] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:42 . Memory (MB): peak = 750.625 ; gain = 8.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1761-2
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.2
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/virtex7/xc7vx485t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/virtex7/ConfigModes.xml
Parsing XDC File [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.xdc]
Finished Parsing XDC File [/home/abazar63/hthread/src/hardware/MyRepository/pcores/vivado_cores/hls_cores/vector_mul/vectormul_prj/solution1/impl/verilog/vectormul.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.562 ; gain = 361.938
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1112.562 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1630.363 ; gain = 517.801


Implementation tool: Xilinx Vivado v.2014.2
Device target:       xc7vx485tffg1761-2
Report date:         Wed Mar 25 12:46:21 CDT 2015

#=== Resource usage ===
SLICE:          657
LUT:            657
FF:             657
DSP:              3
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved:    4.108
Timing met
INFO: [Common 17-206] Exiting Vivado at Wed Mar 25 12:46:21 2015...
@I [LIC-101] Checked in feature [HLS]
