Determining the location of the ModelSim executable...

Using: /home/parallels/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off projeto_relogio -c projeto_relogio --vector_source="/home/parallels/intelFPGA_lite/17.1/projeto_relogio/Waveform6.vwf" --testbench_file="/home/parallels/intelFPGA_lite/17.1/projeto_relogio/simulation/qsim/Waveform6.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Sat Oct  5 17:35:47 2019Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off projeto_relogio -c projeto_relogio --vector_source=/home/parallels/intelFPGA_lite/17.1/projeto_relogio/Waveform6.vwf --testbench_file=/home/parallels/intelFPGA_lite/17.1/projeto_relogio/simulation/qsim/Waveform6.vwf.vhtInfo (119006): Selected device EP4CE115F29C7 for design "projeto_relogio"
Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="/home/parallels/intelFPGA_lite/17.1/projeto_relogio/simulation/qsim/" projeto_relogio -c projeto_relogio

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and its AMPP partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details.    Info: Processing started: Sat Oct  5 17:35:48 2019Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/parallels/intelFPGA_lite/17.1/projeto_relogio/simulation/qsim/ projeto_relogio -c projeto_relogioInfo (119006): Selected device EP4CE115F29C7 for design "projeto_relogio"Info (204019): Generated file projeto_relogio.vho in folder "/home/parallels/intelFPGA_lite/17.1/projeto_relogio/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings    Info: Peak virtual memory: 1053 megabytes    Info: Processing ended: Sat Oct  5 17:35:48 2019    Info: Elapsed time: 00:00:00    Info: Total CPU time (on all processors): 00:00:00
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/parallels/intelFPGA_lite/17.1/projeto_relogio/simulation/qsim/projeto_relogio.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/parallels/intelFPGA_lite/17.1/modelsim_ase/linuxaloem//vsim -c -do projeto_relogio.do

Reading pref.tcl
# 10.5b
# do projeto_relogio.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:49 on Oct 05,2019# vcom -work work projeto_relogio.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack# -- Loading package cycloneive_components
# -- Compiling entity relogio
# -- Compiling architecture structure of relogio
# End time: 17:35:49 on Oct 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:35:49 on Oct 05,2019# vcom -work work Waveform6.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity relogio_vhd_vec_tst
# -- Compiling architecture relogio_arch of relogio_vhd_vec_tst
# End time: 17:35:49 on Oct 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.relogio_vhd_vec_tst # Start time: 17:35:49 on Oct 05,2019# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.relogio_vhd_vec_tst(relogio_arch)# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading altera.dffeas_pack# Loading altera.altera_primitives_components# Loading cycloneive.cycloneive_atom_pack(body)# Loading cycloneive.cycloneive_components# Loading work.relogio(structure)# Loading ieee.std_logic_arith(body)# Loading cycloneive.cycloneive_io_obuf(arch)# Loading cycloneive.cycloneive_io_ibuf(arch)# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)# Loading altera.dffeas(vital_dffeas)# ** Warning: Design size of 12837 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#33
# End time: 17:35:49 on Oct 05,2019, Elapsed time: 0:00:00# Errors: 0, Warnings: 1
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/parallels/intelFPGA_lite/17.1/projeto_relogio/Waveform6.vwf...

Reading /home/parallels/intelFPGA_lite/17.1/projeto_relogio/simulation/qsim/projeto_relogio.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/parallels/intelFPGA_lite/17.1/projeto_relogio/simulation/qsim/projeto_relogio_20191005173549.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.