#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 30 20:54:02 2021
# Process ID: 10068
# Current directory: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21860 C:\Users\khali\ENSC_452_git\ENSC_452\DMA_Audio\CodecDmaDemoOneshot\SPIRxTxDemo.xpr
# Log file: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/vivado.log
# Journal file: C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/SPIRxTxDemo.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Test/CodecDmaDemoOneshot' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/SPIRxTxDemo.ipdefs/myIPCores_0_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 1081.309 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:user:myPrescaler:1.0 - myPrescaler_0
Adding component instance block -- xilinx.com:user:myPrescaler:1.0 - myPrescaler_1
Adding component instance block -- xilinx.com:user:mySPIRxTx:1.0 - mySPIRxTx_0
Adding component instance block -- xilinx.com:user:myI2STx:1.0 - myI2STx_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_fifo_mm_s_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from block design file <C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/SPIRxTxDemo.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 1122.008 ; gain = 40.699
ipx::edit_ip_in_project -upgrade true -name mySPIRxTx_v1_0_project -directory C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/SPIRxTxDemo.tmp/mySPIRxTx_v1_0_project c:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/SPIRxTxDemo.ipdefs/myIPCores_0_0_0_0/mySPIRxTx_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/khali/ensc_452_git/ensc_452/dma_audio/codecdmademooneshot/spirxtxdemo.tmp/myspirxtx_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1271.922 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/SPIRxTxDemo.ipdefs/myIPCores_0_0_0_0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.023 ; gain = 9.102
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/khali/ensc_452_git/ensc_452/dma_audio/codecdmademooneshot/spirxtxdemo.tmp/myspirxtx_v1_0_project/mySPIRxTx_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mySPIRxTx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/khali/ensc_452_git/ensc_452/dma_audio/codecdmademooneshot/spirxtxdemo.tmp/myspirxtx_v1_0_project/mySPIRxTx_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mySPIRxTx_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../SPIRxTxDemo.ipdefs/myIPCores_0_0_0_0/mySPIRxTx_1.0/hdl/mySPIRxTx_v1_0.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_mySPIRxTx_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1325.434 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1325.434 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/khali/ensc_452_git/ensc_452/dma_audio/codecdmademooneshot/spirxtxdemo.tmp/myspirxtx_v1_0_project/mySPIRxTx_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mySPIRxTx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/khali/ensc_452_git/ensc_452/dma_audio/codecdmademooneshot/spirxtxdemo.tmp/myspirxtx_v1_0_project/mySPIRxTx_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mySPIRxTx_vlog.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../SPIRxTxDemo.ipdefs/myIPCores_0_0_0_0/mySPIRxTx_1.0/hdl/mySPIRxTx_v1_0.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_mySPIRxTx_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/SPIRxTxDemo.tmp/myspirxtx_v1_0_project/mySPIRxTx_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/SPIRxTxDemo.tmp/myspirxtx_v1_0_project/mySPIRxTx_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'c:/users/khali/ensc_452_git/ensc_452/dma_audio/codecdmademooneshot/spirxtxdemo.tmp/myspirxtx_v1_0_project/mySPIRxTx_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_mySPIRxTx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'c:/users/khali/ensc_452_git/ensc_452/dma_audio/codecdmademooneshot/spirxtxdemo.tmp/myspirxtx_v1_0_project/mySPIRxTx_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_mySPIRxTx_vlog.prj"
ERROR: [XSIM 43-3268] Logical library name '"../../../../../../SPIRxTxDemo.ipdefs/myIPCores_0_0_0_0/mySPIRxTx_1.0/hdl/mySPIRxTx_v1_0.v"' should not contain white space, new line, /, \, = or .
ERROR: [XSIM 43-3217] tb_mySPIRxTx_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/SPIRxTxDemo.tmp/myspirxtx_v1_0_project/mySPIRxTx_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/khali/ENSC_452_git/ENSC_452/DMA_Audio/CodecDmaDemoOneshot/SPIRxTxDemo.tmp/myspirxtx_v1_0_project/mySPIRxTx_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
INFO: [Coretcl 2-12] '/axi_dma_0' selected.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 30 21:55:55 2021...
