{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573418789627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573418789627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 12:46:26 2019 " "Processing started: Sun Nov 10 12:46:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573418789627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573418789627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Z80_FPGA -c Z80_FPGA " "Command: quartus_sta Z80_FPGA -c Z80_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573418789627 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1573418791338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1573418794544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1573418794544 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418794637 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418794637 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "160 " "The Timing Analyzer is analyzing 160 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1573418795150 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Z80_FPGA.sdc " "Synopsys Design Constraints File file not found: 'Z80_FPGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573418795390 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418795390 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK_50 CLK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1573418795412 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1573418795412 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1573418795412 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1573418795412 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst4\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1573418795412 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573418795412 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418795412 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock " "create_clock -period 1.000 -name Microcomputer:inst\|cpuClock Microcomputer:inst\|cpuClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573418795422 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_IN_CDSB- FPGA_IN_CDSB- " "create_clock -period 1.000 -name FPGA_IN_CDSB- FPGA_IN_CDSB-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573418795422 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_IN_BOARD_RESET- FPGA_IN_BOARD_RESET- " "create_clock -period 1.000 -name FPGA_IN_BOARD_RESET- FPGA_IN_BOARD_RESET-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573418795422 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573418795422 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_IN_SDSB- FPGA_IN_SDSB- " "create_clock -period 1.000 -name FPGA_IN_SDSB- FPGA_IN_SDSB-" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573418795422 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573418795422 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162\|ascii_new ps2_keyboard_to_ascii:inst162\|ascii_new " "create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst162\|ascii_new ps2_keyboard_to_ascii:inst162\|ascii_new" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573418795422 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " "create_clock -period 1.000 -name Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573418795422 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573418795422 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1573418795473 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573418795493 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573418795503 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573418795582 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573418796128 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573418796128 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.766 " "Worst-case setup slack is -14.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.766           -4050.863 Microcomputer:inst\|cpuClock  " "  -14.766           -4050.863 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.578            -130.951 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -8.578            -130.951 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.477            -351.428 FPGA_IN_CDSB-  " "   -6.477            -351.428 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.456            -312.986 FPGA_IN_SDSB-  " "   -6.456            -312.986 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.488             -88.845 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.488             -88.845 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.217            -347.321 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -5.217            -347.321 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.537            -191.887 CLK_50  " "   -4.537            -191.887 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.815             -71.774 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.815             -71.774 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.764             -68.951 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.764             -68.951 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.099              -3.221 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -3.099              -3.221 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.498              -3.710 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.498              -3.710 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418796138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.616 " "Worst-case hold slack is -2.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.616             -67.348 FPGA_IN_SDSB-  " "   -2.616             -67.348 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.125             -39.802 FPGA_IN_CDSB-  " "   -2.125             -39.802 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266              -1.682 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.266              -1.682 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.190              -1.100 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.190              -1.100 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.035 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -0.018              -0.035 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.432               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 CLK_50  " "    0.452               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Microcomputer:inst\|cpuClock  " "    0.453               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.488               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.488               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.560               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.728               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.728               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418796226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.806 " "Worst-case recovery slack is -6.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.806            -339.019 FPGA_IN_CDSB-  " "   -6.806            -339.019 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.751            -347.501 FPGA_IN_SDSB-  " "   -6.751            -347.501 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.166              -9.027 FPGA_IN_BOARD_RESET-  " "   -5.166              -9.027 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.497              -4.497 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -4.497              -4.497 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.250            -215.432 Microcomputer:inst\|cpuClock  " "   -4.250            -215.432 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.383             -15.536 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -3.383             -15.536 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.092            -151.254 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -3.092            -151.254 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.001             -21.636 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.001             -21.636 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.992              -5.984 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -2.992              -5.984 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.628              -9.509 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.628              -9.509 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577              -8.795 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.577              -8.795 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418796269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.616 " "Worst-case removal slack is -0.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616              -2.420 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.616              -2.420 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.540              -1.508 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.540              -1.508 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.354              -1.002 FPGA_IN_SDSB-  " "   -0.354              -1.002 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.287              -0.574 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.287              -0.574 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223              -0.632 FPGA_IN_CDSB-  " "   -0.223              -0.632 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155              -0.310 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.155              -0.310 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "    0.321               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.924               0.000 Microcomputer:inst\|cpuClock  " "    0.924               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.436               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new  " "    1.436               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.579               0.000 FPGA_IN_BOARD_RESET-  " "    1.579               0.000 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.881               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    2.881               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418796340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -482.243 FPGA_IN_SDSB-  " "   -3.201            -482.243 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -69.086 FPGA_IN_CDSB-  " "   -3.201             -69.086 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.974 FPGA_IN_BOARD_RESET-  " "   -3.000              -5.974 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -529.372 Microcomputer:inst\|cpuClock  " "   -1.487            -529.372 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -120.447 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.487            -120.447 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -2.974 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -1.487              -1.487 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.780               0.000 CLK_50  " "    9.780               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.609               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.609               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.645               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.645               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.616               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.616               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.628               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 1249.628               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418796380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418796380 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573418798283 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573418798283 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573418798314 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573418798446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573418800868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573418801609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573418801782 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573418801782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.948 " "Worst-case setup slack is -13.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.948           -3821.407 Microcomputer:inst\|cpuClock  " "  -13.948           -3821.407 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.846            -116.009 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -7.846            -116.009 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.239            -307.223 FPGA_IN_SDSB-  " "   -6.239            -307.223 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.126            -343.448 FPGA_IN_CDSB-  " "   -6.126            -343.448 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.074             -75.215 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.074             -75.215 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.819            -316.192 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -4.819            -316.192 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.186            -170.169 CLK_50  " "   -4.186            -170.169 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.426             -53.624 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.426             -53.624 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.385             -51.779 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.385             -51.779 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.852              -2.881 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -2.852              -2.881 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350              -2.743 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.350              -2.743 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418801814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.565 " "Worst-case hold slack is -2.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.565             -64.068 FPGA_IN_SDSB-  " "   -2.565             -64.068 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.113             -39.155 FPGA_IN_CDSB-  " "   -2.113             -39.155 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299              -1.748 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.299              -1.748 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229              -1.126 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.229              -1.126 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.021 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -0.011              -0.021 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.263               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.381               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 CLK_50  " "    0.400               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Microcomputer:inst\|cpuClock  " "    0.401               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.523               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.669               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418801929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418801929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.862 " "Worst-case recovery slack is -6.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.862            -343.075 FPGA_IN_CDSB-  " "   -6.862            -343.075 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.828            -355.970 FPGA_IN_SDSB-  " "   -6.828            -355.970 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.926              -8.493 FPGA_IN_BOARD_RESET-  " "   -4.926              -8.493 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.255              -4.255 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -4.255              -4.255 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.205            -185.753 Microcomputer:inst\|cpuClock  " "   -4.205            -185.753 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.115             -15.901 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -3.115             -15.901 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.718            -126.821 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -2.718            -126.821 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.690              -5.375 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -2.690              -5.375 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.637             -19.077 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.637             -19.077 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.215              -4.909 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -2.215              -4.909 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174              -4.626 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.174              -4.626 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418802014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.594 " "Worst-case removal slack is -0.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.594              -2.428 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.594              -2.428 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.572              -1.873 FPGA_IN_SDSB-  " "   -0.572              -1.873 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.524              -1.588 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.524              -1.588 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -0.816 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.408              -0.816 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322              -0.857 FPGA_IN_CDSB-  " "   -0.322              -0.857 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.286              -0.572 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -0.286              -0.572 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "    0.309               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.943               0.000 Microcomputer:inst\|cpuClock  " "    0.943               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 FPGA_IN_BOARD_RESET-  " "    1.302               0.000 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new  " "    1.302               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.619               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    2.619               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418802083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -453.604 FPGA_IN_SDSB-  " "   -3.201            -453.604 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -70.741 FPGA_IN_CDSB-  " "   -3.201             -70.741 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.974 FPGA_IN_BOARD_RESET-  " "   -3.000              -5.974 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -529.372 Microcomputer:inst\|cpuClock  " "   -1.487            -529.372 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -120.447 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.487            -120.447 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.487             -16.357 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -3.078 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.487              -3.078 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -1.487              -1.487 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.770               0.000 CLK_50  " "    9.770               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.442               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.442               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.476               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.476               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.459               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.459               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.462               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 1249.462               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418802130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418802130 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573418804875 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573418804875 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573418804953 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573418805514 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573418805593 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573418805593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.001 " "Worst-case setup slack is -6.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.001           -1611.326 Microcomputer:inst\|cpuClock  " "   -6.001           -1611.326 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.999             -49.269 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -3.999             -49.269 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.074             -91.225 FPGA_IN_CDSB-  " "   -3.074             -91.225 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.023             -89.252 FPGA_IN_SDSB-  " "   -3.023             -89.252 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.144             -89.583 CLK_50  " "   -2.144             -89.583 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.982             -27.930 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -1.982             -27.930 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.891             -51.865 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.891             -51.865 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.862             -50.183 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.862             -50.183 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.693            -105.366 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.693            -105.366 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.449              -1.449 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.449              -1.449 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359              -0.359 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -0.359              -0.359 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418805655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.496 " "Worst-case hold slack is -1.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.496             -34.901 FPGA_IN_SDSB-  " "   -1.496             -34.901 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837             -14.674 FPGA_IN_CDSB-  " "   -0.837             -14.674 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.224              -3.010 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.224              -3.010 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.186              -2.098 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.186              -2.098 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.178               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.182               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "    0.185               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK_50  " "    0.186               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Microcomputer:inst\|cpuClock  " "    0.186               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "    0.220               0.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    0.279               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418805786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.366 " "Worst-case recovery slack is -3.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.366            -141.082 FPGA_IN_SDSB-  " "   -3.366            -141.082 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.361            -116.590 FPGA_IN_CDSB-  " "   -2.361            -116.590 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.297            -157.624 Microcomputer:inst\|cpuClock  " "   -2.297            -157.624 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.732              -2.795 FPGA_IN_BOARD_RESET-  " "   -1.732              -2.795 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628              -1.628 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -1.628              -1.628 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.531              -3.062 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.531              -3.062 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.522             -10.445 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.522             -10.445 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.512             -78.377 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -1.512             -78.377 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.493             -10.010 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.493             -10.010 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.064              -2.204 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.064              -2.204 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.867              -5.408 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.867              -5.408 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418805857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.295 " "Worst-case removal slack is -0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295              -1.721 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.295              -1.721 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257              -1.254 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.257              -1.254 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -0.583 FPGA_IN_SDSB-  " "   -0.172              -0.583 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.060              -0.174 FPGA_IN_CDSB-  " "   -0.060              -0.174 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.108 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.054              -0.108 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.005               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 Microcomputer:inst\|cpuClock  " "    0.289               0.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "    0.518               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.625               0.000 FPGA_IN_BOARD_RESET-  " "    0.625               0.000 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new  " "    0.671               0.000 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.387               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "    1.387               0.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418805948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418805948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -229.898 FPGA_IN_SDSB-  " "   -3.000            -229.898 FPGA_IN_SDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.971 FPGA_IN_CDSB-  " "   -3.000             -39.971 FPGA_IN_CDSB- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.281 FPGA_IN_BOARD_RESET-  " "   -3.000              -5.281 FPGA_IN_BOARD_RESET- " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -356.000 Microcomputer:inst\|cpuClock  " "   -1.000            -356.000 Microcomputer:inst\|cpuClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -81.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\]  " "   -1.000             -81.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result  " "   -1.000             -11.000 ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\|result " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\]  " "   -1.000              -2.000 Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\|counter_reg_bit\[16\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 ps2_keyboard_to_ascii:inst162\|ascii_new  " "   -1.000              -1.000 ps2_keyboard_to_ascii:inst162\|ascii_new " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.433               0.000 CLK_50  " "    9.433               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.582               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   19.582               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.616               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.616               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.570               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  249.570               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1249.627               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 1249.627               0.000 inst4\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573418806087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573418806087 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573418809499 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573418809499 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573418811108 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573418811110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573418811914 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 12:46:51 2019 " "Processing ended: Sun Nov 10 12:46:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573418811914 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573418811914 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573418811914 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573418811914 ""}
