Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /data/courses/ece_2612/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab -debug typical tb_lab6_alu_1 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/tun24853/ece2613/lab6/alu_1.sv:18]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/tun24853/ece2613/lab6/alu_1.sv:45]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.alu_1
Compiling module work.svn_seg_decoder
Compiling module work.lab6_alu_1
Compiling module work.tb_lab6_alu_1
Built simulation snapshot work.tb_lab6_alu_1
