/*
 * Copyright (c) 2021 Microchip Technology
 *
 * SPDX-License-Identifier: Apache-2.0
 */
#ifndef __DT_BINDING_MCHP_XEC_ECIA_H
#define __DT_BINDING_MCHP_XEC_ECIA_H


/* MEC172x only */
#define MCHP_ECIA_DIRECT_BITMAP		0xbfe000

#define MCHP_GIRQ8_SRC_BITMAP		0x3f67ffff
#define MCHP_GIRQ9_SRC_BITMAP		0x3fffffff
#define MCHP_GIRQ10_SRC_BITMAP		0x7fffffff
#define MCHP_GIRQ11_SRC_BITMAP		0x7fffffff
#define MCHP_GIRQ12_SRC_BITMAP		0x7fffffff
#define MCHP_GIRQ13_SRC_BITMAP		0x1f
#define MCHP_GIRQ14_SRC_BITMAP		0xffff
#define MCHP_GIRQ15_SRC_BITMAP		0x5fffff
#define MCHP_GIRQ16_SRC_BITMAP		0xd
#define MCHP_GIRQ17_SRC_BITMAP		0xf3ff1f
#define MCHP_GIRQ18_SRC_BITMAP		0x1ff004ff
#define MCHP_GIRQ19_SRC_BITMAP		0x7ff
#define MCHP_GIRQ20_SRC_BITMAP		0x208
#define MCHP_GIRQ21_SRC_BITMAP		0x60cfffc
#define MCHP_GIRQ22_SRC_BITMAP		0x823f
#define MCHP_GIRQ23_SRC_BITMAP		0x307ff
#define MCHP_GIRQ24_SRC_BITMAP		0x0fffffff
#define MCHP_GIRQ25_SRC_BITMAP		0xffff
#define MCHP_GIRQ26_SRC_BITMAP		0x307f

#endif /* __DT_BINDING_MCHP_XEC_ECIA_H */
