

================================================================
== Vivado HLS Report for 'generic_tanh_float_s'
================================================================
* Date:           Wed Apr 10 13:49:49 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    82.621|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-----+-----+-----+----------+
        |                                |                      |  Latency  |  Interval | Pipeline |
        |            Instance            |        Module        | min | max | min | max |   Type   |
        +--------------------------------+----------------------+-----+-----+-----+-----+----------+
        |grp_exp_generic_double_s_fu_89  |exp_generic_double_s  |    1|    1|    1|    1| function |
        +--------------------------------+----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   477|
|FIFO             |        -|      -|      -|     -|
|Instance         |        5|     48|   1672|  7149|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|   132|
|Register         |        0|      -|   1169|   320|
+-----------------+---------+-------+-------+------+
|Total            |        5|     48|   2841|  8078|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |       12|    120|     17|   100|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-----+------+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------------+----------------------+---------+-------+-----+------+
    |grp_exp_generic_double_s_fu_89  |exp_generic_double_s  |        5|     34|   72|  2617|
    |face_classifier_cbkb_U63        |face_classifier_cbkb  |        0|      2|  177|   385|
    |face_classifier_cbkb_U64        |face_classifier_cbkb  |        0|      2|  177|   385|
    |face_classifier_ccud_U66        |face_classifier_ccud  |        0|      3|  128|   320|
    |face_classifier_cg8j_U62        |face_classifier_cg8j  |        0|      2|  177|   385|
    |face_classifier_chbi_U67        |face_classifier_chbi  |        0|      0|  128|   947|
    |face_classifier_cncg_U65        |face_classifier_cncg  |        0|      2|  177|   385|
    |face_classifier_cocq_U68        |face_classifier_cocq  |        0|      0|  128|   284|
    |face_classifier_cpcA_U69        |face_classifier_cpcA  |        0|      0|  100|   137|
    |face_classifier_cqcK_U70        |face_classifier_cqcK  |        0|      0|   66|   239|
    |face_classifier_crcU_U71        |face_classifier_crcU  |        0|      3|  342|  1065|
    +--------------------------------+----------------------+---------+-------+-----+------+
    |Total                           |                      |        5|     48| 1672|  7149|
    +--------------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage0_00001             |    and   |      0|  0|   8|           1|           1|
    |ap_condition_113                      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_130                      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_173                      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_25                       |    and   |      0|  0|   8|           1|           1|
    |ap_condition_282                      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_300                      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_307                      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_346                      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_518                      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_653                      |    and   |      0|  0|   8|           1|           1|
    |ap_condition_68                       |    and   |      0|  0|   8|           1|           1|
    |ap_condition_79                       |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op43_call_state2         |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op43_call_state2_state1  |    and   |      0|  0|   8|           1|           1|
    |or_cond_fu_239_p2                     |    and   |      0|  0|   8|           1|           1|
    |tmp_29_fu_155_p2                      |   icmp   |      0|  0|  18|          23|           1|
    |tmp_30_fu_227_p2                      |   icmp   |      0|  0|  11|           8|           7|
    |tmp_31_fu_233_p2                      |   icmp   |      0|  0|  11|           8|           7|
    |tmp_32_fu_150_p2                      |   icmp   |      0|  0|  18|          23|           1|
    |tmp_34_fu_245_p2                      |   icmp   |      0|  0|  11|           8|           7|
    |tmp_i_43_fu_290_p2                    |   icmp   |      0|  0|  11|           8|           7|
    |tmp_i_fu_284_p2                       |   icmp   |      0|  0|  11|           8|           1|
    |tmp_s_fu_221_p2                       |   icmp   |      0|  0|  11|           8|           2|
    |ap_block_pp0_stage0_subdone           |    or    |      0|  0|   8|           1|           1|
    |ap_condition_200                      |    or    |      0|  0|   8|           1|           1|
    |ap_condition_324                      |    or    |      0|  0|   8|           1|           1|
    |ap_return                             |  select  |      0|  0|  32|           1|          32|
    |p_1_fu_311_p3                         |  select  |      0|  0|  31|           1|          30|
    |x_2_fu_262_p3                         |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                         |    xor   |      0|  0|   8|           1|           2|
    |tmp_92_neg_fu_251_p2                  |    xor   |      0|  0|  40|          32|          33|
    |tmp_93_neg_fu_300_p2                  |    xor   |      0|  0|  40|          32|          33|
    |tmp_97_neg_fu_322_p2                  |    xor   |      0|  0|  40|          32|          33|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 477|         213|         247|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_expx_phi_fu_62_p6           |   9|          2|   32|         64|
    |ap_phi_mux_resultf_4_phi_fu_76_p10     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_expx_reg_58       |  15|          3|   32|         96|
    |ap_phi_reg_pp0_iter1_resultf_4_reg_72  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter6_resultf_4_reg_72  |  21|          4|   32|        128|
    |expx_reg_58                            |   9|          2|   32|         64|
    |grp_fu_100_opcode                      |  15|          3|    2|          6|
    |grp_fu_100_p0                          |  15|          3|   32|         96|
    |grp_fu_100_p1                          |  15|          3|   32|         96|
    |grp_fu_126_p0                          |  15|          3|   32|         96|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 132|         27|  290|        774|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_resultf_4_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_resultf_4_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_resultf_4_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_resultf_4_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_resultf_4_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_resultf_4_reg_72        |  32|   0|   32|          0|
    |expx_reg_58                                  |  32|   0|   32|          0|
    |grp_exp_generic_double_s_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |or_cond_reg_352                              |   1|   0|    1|          0|
    |p_Result_s_reg_339                           |   1|   0|    1|          0|
    |reg_160                                      |  32|   0|   32|          0|
    |reg_165                                      |  32|   0|   32|          0|
    |resultf_reg_378                              |  32|   0|   32|          0|
    |tmp_17_reg_356                               |   1|   0|    1|          0|
    |tmp_29_reg_383                               |   1|   0|    1|          0|
    |tmp_30_reg_348                               |   1|   0|    1|          0|
    |tmp_34_reg_360                               |   1|   0|    1|          0|
    |tmp_98_i_reg_388                             |  64|   0|   64|          0|
    |tmp_i_43_reg_374                             |   1|   0|    1|          0|
    |tmp_i_reg_370                                |   1|   0|    1|          0|
    |tmp_s_reg_344                                |   1|   0|    1|          0|
    |x_2_reg_364                                  |  32|   0|   32|          0|
    |or_cond_reg_352                              |  64|  32|    1|          0|
    |p_Result_s_reg_339                           |  64|  32|    1|          0|
    |resultf_reg_378                              |  64|  32|   32|          0|
    |tmp_17_reg_356                               |  64|  32|    1|          0|
    |tmp_29_reg_383                               |  64|  32|    1|          0|
    |tmp_30_reg_348                               |  64|  32|    1|          0|
    |tmp_34_reg_360                               |  64|  32|    1|          0|
    |tmp_i_43_reg_374                             |  64|  32|    1|          0|
    |tmp_i_reg_370                                |  64|  32|    1|          0|
    |tmp_s_reg_344                                |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |1169| 320|  570|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_done    | out |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_return  | out |   32| ap_ctrl_hs | generic_tanh<float> | return value |
|t_in       |  in |   32|   ap_none  |         t_in        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 31.2>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t_in_read = call float @_ssdm_op_Read.ap_auto.float(float %t_in) nounwind"   --->   Operation 8 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %t_in_read to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:56]   --->   Operation 9 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:56]   --->   Operation 10 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:56]   --->   Operation 11 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i32 %p_Val2_s to i23" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:281->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:56]   --->   Operation 12 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %p_Val2_s to i31" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57]   --->   Operation 13 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_9 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %tmp)" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:298->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57]   --->   Operation 14 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%abst_in = bitcast i32 %p_Result_9 to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:311->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:332->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:12->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:57]   --->   Operation 15 'bitcast' 'abst_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.47ns)   --->   "%tmp_s = icmp eq i8 %loc_V, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:60]   --->   Operation 16 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %2" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:60]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.47ns)   --->   "%tmp_30 = icmp ult i8 %loc_V, 72" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:69]   --->   Operation 18 'icmp' 'tmp_30' <Predicate = (!tmp_s)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp_30, label %._crit_edge38, label %3" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:69]   --->   Operation 19 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.47ns)   --->   "%tmp_31 = icmp eq i8 %loc_V, 72" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:70]   --->   Operation 20 'icmp' 'tmp_31' <Predicate = (!tmp_s & !tmp_30)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.40ns)   --->   "%tmp_32 = icmp eq i23 %loc_V_1, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:70]   --->   Operation 21 'icmp' 'tmp_32' <Predicate = (!tmp_s & !tmp_30)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.94ns)   --->   "%or_cond = and i1 %tmp_31, %tmp_32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:70]   --->   Operation 22 'and' 'or_cond' <Predicate = (!tmp_s & !tmp_30)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %._crit_edge38, label %._crit_edge39" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:70]   --->   Operation 23 'br' <Predicate = (!tmp_s & !tmp_30)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (6.61ns)   --->   "%tmp_17 = fcmp olt float %abst_in, 2.200000e+01" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:75]   --->   Operation 24 'fcmp' 'tmp_17' <Predicate = (!tmp_s & !tmp_30 & !or_cond)> <Delay = 6.61> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.61> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.79ns)   --->   "br i1 %tmp_17, label %_ifconv, label %._crit_edge_ifconv" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:75]   --->   Operation 25 'br' <Predicate = (!tmp_s & !tmp_30 & !or_cond)> <Delay = 1.79>
ST_1 : Operation 26 [1/1] (1.47ns)   --->   "%tmp_34 = icmp ult i8 %loc_V, 127" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:78]   --->   Operation 26 'icmp' 'tmp_34' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%tmp_92_neg = xor i32 %p_Result_9, -2147483648" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:79]   --->   Operation 27 'xor' 'tmp_92_neg' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%tmp_35 = bitcast i32 %tmp_92_neg to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:79]   --->   Operation 28 'bitcast' 'tmp_35' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%x = fsub float %tmp_35, %abst_in" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:79]   --->   Operation 29 'fsub' 'x' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17)> <Delay = 0.00> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node x_2)   --->   "%x_1 = fadd float %abst_in, %abst_in" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:82]   --->   Operation 30 'fadd' 'x_1' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17)> <Delay = 0.00> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (26.5ns) (out node of the LUT)   --->   "%x_2 = select i1 %tmp_34, float %x, float %x_1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:268->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:7->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 31 'select' 'x_2' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17)> <Delay = 26.5> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_3 = bitcast float %x_2 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:273->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:7->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 32 'bitcast' 'p_Val2_3' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_3, i32 23, i32 30) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:280->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:7->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 33 'partselect' 'loc_V_2' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.47ns)   --->   "%tmp_i = icmp eq i8 %loc_V_2, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:8->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 34 'icmp' 'tmp_i' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.70ns)   --->   "br i1 %tmp_i, label %expm1.exit, label %4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:8->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 35 'br' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17)> <Delay = 1.70>
ST_1 : Operation 36 [1/1] (1.47ns)   --->   "%tmp_i_43 = icmp ult i8 %loc_V_2, 96" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 36 'icmp' 'tmp_i_43' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_i)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.70ns)   --->   "br i1 %tmp_i_43, label %expm1.exit, label %5" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:9->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 37 'br' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_i)> <Delay = 1.70>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %tmp_34, label %6, label %7" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:87]   --->   Operation 38 'br' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node resultf)   --->   "%tmp_33 = fadd float %abst_in, 1.000000e+00" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:73]   --->   Operation 39 'fadd' 'tmp_33' <Predicate = (!tmp_s & tmp_30) | (!tmp_s & or_cond)> <Delay = 0.00> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (26.5ns) (out node of the LUT)   --->   "%resultf = fmul float %abst_in, %tmp_33" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:73]   --->   Operation 40 'fmul' 'resultf' <Predicate = (!tmp_s & tmp_30) | (!tmp_s & or_cond)> <Delay = 26.5> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 0> <II = 1> <Delay = 15.4> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.40ns)   --->   "%tmp_29 = icmp eq i23 %loc_V_1, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62]   --->   Operation 41 'icmp' 'tmp_29' <Predicate = (tmp_s)> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 42.5>
ST_2 : Operation 42 [1/1] (5.34ns)   --->   "%xd = fpext float %x_2 to double" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:10->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 42 'fpext' 'xd' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_i & !tmp_i_43)> <Delay = 5.34> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 5.34> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (37.1ns)   --->   "%tmp_98_i = call fastcc double @"exp_generic<double>"(double %xd) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 43 'call' 'tmp_98_i' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_i & !tmp_i_43)> <Delay = 37.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 61.2>
ST_3 : Operation 44 [1/2] (61.2ns)   --->   "%tmp_98_i = call fastcc double @"exp_generic<double>"(double %xd) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 44 'call' 'tmp_98_i' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_i & !tmp_i_43)> <Delay = 61.2> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 72.0>
ST_4 : Operation 45 [1/1] (37.3ns)   --->   "%tmp_99_i = fadd double %tmp_98_i, -1.000000e+00" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 45 'dadd' 'tmp_99_i' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_i & !tmp_i_43)> <Delay = 37.3> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 0> <II = 1> <Delay = 37.3> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (6.40ns)   --->   "%tmp_100_i = fptrunc double %tmp_99_i to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 46 'fptrunc' 'tmp_100_i' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_i & !tmp_i_43)> <Delay = 6.40> <Core = "Double2Float">   --->   Core 117 'Double2Float' <Latency = 0> <II = 1> <Delay = 6.40> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.70ns)   --->   "br label %expm1.exit" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:11->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:85]   --->   Operation 47 'br' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_i & !tmp_i_43)> <Delay = 1.70>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%expx = phi float [ %tmp_100_i, %5 ], [ 0.000000e+00, %_ifconv ], [ %x_2, %4 ]"   --->   Operation 48 'phi' 'expx' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (26.5ns)   --->   "%tmp_38 = fadd float %expx, 2.000000e+00" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 49 'fadd' 'tmp_38' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_34)> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (26.5ns)   --->   "%tmp_37 = fadd float %expx, 2.000000e+00" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90]   --->   Operation 50 'fadd' 'tmp_37' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & tmp_34)> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 82.6>
ST_5 : Operation 51 [2/2] (81.3ns)   --->   "%tmp_39 = fdiv float 2.000000e+00, %tmp_38" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 51 'fdiv' 'tmp_39' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_34)> <Delay = 81.3> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 1> <II = 1> <Delay = 81.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_93_to_int = bitcast float %expx to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90]   --->   Operation 52 'bitcast' 'tmp_93_to_int' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & tmp_34)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.26ns)   --->   "%tmp_93_neg = xor i32 %tmp_93_to_int, -2147483648" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90]   --->   Operation 53 'xor' 'tmp_93_neg' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & tmp_34)> <Delay = 1.26> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_36 = bitcast i32 %tmp_93_neg to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90]   --->   Operation 54 'bitcast' 'tmp_36' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & tmp_34)> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (81.3ns)   --->   "%resultf_1 = fdiv float %tmp_36, %tmp_37" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90]   --->   Operation 55 'fdiv' 'resultf_1' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & tmp_34)> <Delay = 81.3> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 1> <II = 1> <Delay = 81.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 81.3>
ST_6 : Operation 56 [1/2] (81.3ns)   --->   "%tmp_39 = fdiv float 2.000000e+00, %tmp_38" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 56 'fdiv' 'tmp_39' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_34)> <Delay = 81.3> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 1> <II = 1> <Delay = 81.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/2] (81.3ns)   --->   "%resultf_1 = fdiv float %tmp_36, %tmp_37" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:90]   --->   Operation 57 'fdiv' 'resultf_1' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & tmp_34)> <Delay = 81.3> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 1> <II = 1> <Delay = 81.3> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (1.79ns)   --->   "br label %._crit_edge_ifconv" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:91]   --->   Operation 58 'br' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & tmp_34)> <Delay = 1.79>
ST_6 : Operation 59 [1/1] (1.79ns)   --->   "br label %._crit_edge_ifconv" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:74]   --->   Operation 59 'br' <Predicate = (!tmp_s & tmp_30) | (!tmp_s & or_cond)> <Delay = 1.79>
ST_6 : Operation 60 [1/1] (1.37ns)   --->   "%p_1 = select i1 %tmp_29, float 1.000000e+00, float 0x7FFFFFFFE0000000" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62]   --->   Operation 60 'select' 'p_1' <Predicate = (tmp_s)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (1.79ns)   --->   "br label %._crit_edge_ifconv" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:62]   --->   Operation 61 'br' <Predicate = (tmp_s)> <Delay = 1.79>

State 7 <SV = 6> <Delay = 29.7>
ST_7 : Operation 62 [1/1] (26.5ns)   --->   "%resultf_2 = fsub float 1.000000e+00, %tmp_39" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:95]   --->   Operation 62 'fsub' 'resultf_2' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_34)> <Delay = 26.5> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 0> <II = 1> <Delay = 26.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (1.79ns)   --->   "br label %._crit_edge_ifconv"   --->   Operation 63 'br' <Predicate = (!tmp_s & !tmp_30 & !or_cond & tmp_17 & !tmp_34)> <Delay = 1.79>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%resultf_4 = phi float [ %resultf, %._crit_edge38 ], [ %resultf_1, %6 ], [ %resultf_2, %7 ], [ 1.000000e+00, %._crit_edge39 ], [ %p_1, %1 ]"   --->   Operation 64 'phi' 'resultf_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%tmp_97_to_int = bitcast float %resultf_4 to i32" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:107]   --->   Operation 65 'bitcast' 'tmp_97_to_int' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%tmp_97_neg = xor i32 %tmp_97_to_int, -2147483648" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:107]   --->   Operation 66 'xor' 'tmp_97_neg' <Predicate = (p_Result_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%tmp_40 = bitcast i32 %tmp_97_neg to float" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:107]   --->   Operation 67 'bitcast' 'tmp_40' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_s = select i1 %p_Result_s, float %tmp_40, float %resultf_4" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:279->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:282->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:56]   --->   Operation 68 'select' 'p_s' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "ret float %p_s" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_tanh.h:109]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read     (read          ) [ 00000000]
p_Val2_s      (bitcast       ) [ 00000000]
p_Result_s    (bitselect     ) [ 01111111]
loc_V         (partselect    ) [ 00000000]
loc_V_1       (trunc         ) [ 00000000]
tmp           (trunc         ) [ 00000000]
p_Result_9    (bitconcatenate) [ 00000000]
abst_in       (bitcast       ) [ 00000000]
tmp_s         (icmp          ) [ 01111111]
StgValue_17   (br            ) [ 00000000]
tmp_30        (icmp          ) [ 01111111]
StgValue_19   (br            ) [ 00000000]
tmp_31        (icmp          ) [ 00000000]
tmp_32        (icmp          ) [ 00000000]
or_cond       (and           ) [ 01111111]
StgValue_23   (br            ) [ 00000000]
tmp_17        (fcmp          ) [ 01111111]
StgValue_25   (br            ) [ 01111111]
tmp_34        (icmp          ) [ 01111111]
tmp_92_neg    (xor           ) [ 00000000]
tmp_35        (bitcast       ) [ 00000000]
x             (fsub          ) [ 00000000]
x_1           (fadd          ) [ 00000000]
x_2           (select        ) [ 01111000]
p_Val2_3      (bitcast       ) [ 00000000]
loc_V_2       (partselect    ) [ 00000000]
tmp_i         (icmp          ) [ 01111000]
StgValue_35   (br            ) [ 01111000]
tmp_i_43      (icmp          ) [ 01111000]
StgValue_37   (br            ) [ 01111000]
StgValue_38   (br            ) [ 00000000]
tmp_33        (fadd          ) [ 00000000]
resultf       (fmul          ) [ 01111111]
tmp_29        (icmp          ) [ 01111110]
xd            (fpext         ) [ 00000000]
tmp_98_i      (call          ) [ 01001000]
tmp_99_i      (dadd          ) [ 00000000]
tmp_100_i     (fptrunc       ) [ 00000000]
StgValue_47   (br            ) [ 00000000]
expx          (phi           ) [ 01111100]
tmp_38        (fadd          ) [ 01000110]
tmp_37        (fadd          ) [ 01000110]
tmp_93_to_int (bitcast       ) [ 00000000]
tmp_93_neg    (xor           ) [ 00000000]
tmp_36        (bitcast       ) [ 01000010]
tmp_39        (fdiv          ) [ 01000001]
resultf_1     (fdiv          ) [ 01000011]
StgValue_58   (br            ) [ 01000011]
StgValue_59   (br            ) [ 01000011]
p_1           (select        ) [ 01000011]
StgValue_61   (br            ) [ 01000011]
resultf_2     (fsub          ) [ 00000000]
StgValue_63   (br            ) [ 00000000]
resultf_4     (phi           ) [ 01000001]
tmp_97_to_int (bitcast       ) [ 00000000]
tmp_97_neg    (xor           ) [ 00000000]
tmp_40        (bitcast       ) [ 00000000]
p_s           (select        ) [ 00000000]
StgValue_69   (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="t_in_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="expx_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="expx (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="expx_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="32" slack="3"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="4" bw="32" slack="3"/>
<pin id="68" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="expx/4 "/>
</bind>
</comp>

<comp id="72" class="1005" name="resultf_4_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="6"/>
<pin id="74" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="resultf_4 (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="resultf_4_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="6"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="32" slack="1"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="4" bw="32" slack="0"/>
<pin id="82" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="32" slack="6"/>
<pin id="84" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="8" bw="32" slack="1"/>
<pin id="86" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="resultf_4/7 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_exp_generic_double_s_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="0"/>
<pin id="92" dir="0" index="2" bw="58" slack="0"/>
<pin id="93" dir="0" index="3" bw="26" slack="0"/>
<pin id="94" dir="0" index="4" bw="42" slack="0"/>
<pin id="95" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_98_i/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="x/1 tmp_33/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="x_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_38/4 tmp_37/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="resultf_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="resultf_2/7 "/>
</bind>
</comp>

<comp id="121" class="1004" name="resultf_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="resultf/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="1"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_39/5 resultf_1/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_100_i_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_100_i/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="xd_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="xd/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_17_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_99_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_99_i/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_32_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="23" slack="0"/>
<pin id="152" dir="0" index="1" bw="23" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_29_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="23" slack="0"/>
<pin id="157" dir="0" index="1" bw="23" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="160" class="1005" name="reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 tmp_37 "/>
</bind>
</comp>

<comp id="165" class="1005" name="reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 resultf_1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="p_Val2_s_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_Result_s_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="loc_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="0" index="3" bw="6" slack="0"/>
<pin id="188" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="loc_V_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Result_9_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="31" slack="0"/>
<pin id="207" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="abst_in_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="abst_in/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_s_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_30_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_31_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="or_cond_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_34_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_34/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_92_neg_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="0"/>
<pin id="254" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_92_neg/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_35_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_35/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="x_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Val2_3_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="loc_V_2_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_i_43_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_43/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_93_to_int_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_93_to_int/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_93_neg_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_93_neg/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_36_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="5"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="0" index="2" bw="32" slack="0"/>
<pin id="315" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_97_to_int_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_97_to_int/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_97_neg_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_97_neg/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_40_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_40/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="6"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="0" index="2" bw="32" slack="0"/>
<pin id="336" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/7 "/>
</bind>
</comp>

<comp id="339" class="1005" name="p_Result_s_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="6"/>
<pin id="341" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_s_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_30_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="352" class="1005" name="or_cond_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_17_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_34_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="3"/>
<pin id="362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="364" class="1005" name="x_2_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="tmp_i_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_i_43_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="1"/>
<pin id="376" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_43 "/>
</bind>
</comp>

<comp id="378" class="1005" name="resultf_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="6"/>
<pin id="380" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="resultf "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_29_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="5"/>
<pin id="385" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="388" class="1005" name="tmp_98_i_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="1"/>
<pin id="390" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98_i "/>
</bind>
</comp>

<comp id="393" class="1005" name="tmp_36_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="398" class="1005" name="p_1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="46" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="58" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="71"><net_src comp="62" pin="6"/><net_sink comp="58" pin=0"/></net>

<net id="75"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="88"><net_src comp="72" pin="1"/><net_sink comp="76" pin=6"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="89" pin=4"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="113"><net_src comp="62" pin="6"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="48" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="115" pin="2"/><net_sink comp="76" pin=4"/></net>

<net id="125"><net_src comp="100" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="130"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="131" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="138"><net_src comp="135" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="149"><net_src comp="144" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="109" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="168"><net_src comp="126" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="174"><net_src comp="52" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="171" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="18" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="196"><net_src comp="171" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="202"><net_src comp="171" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="218"><net_src comp="211" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="219"><net_src comp="211" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="225"><net_src comp="183" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="24" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="183" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="26" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="183" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="233" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="150" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="183" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="203" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="34" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="267"><net_src comp="245" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="100" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="104" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="14" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="16" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="288"><net_src comp="274" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="274" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="58" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="321"><net_src comp="76" pin="10"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="328" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="338"><net_src comp="76" pin="10"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="175" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="221" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="227" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="239" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="139" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="245" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="262" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="62" pin=4"/></net>

<net id="373"><net_src comp="284" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="290" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="121" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="386"><net_src comp="155" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="391"><net_src comp="89" pin="5"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="396"><net_src comp="306" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="401"><net_src comp="311" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="76" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_in | {}
	Port: table_exp_Z1_array_s | {}
	Port: table_f_Z3_array_V | {}
	Port: table_f_Z2_array_V | {}
 - Input state : 
	Port: generic_tanh<float> : t_in | {1 }
	Port: generic_tanh<float> : table_exp_Z1_array_s | {2 3 }
	Port: generic_tanh<float> : table_f_Z3_array_V | {2 3 }
	Port: generic_tanh<float> : table_f_Z2_array_V | {2 3 }
  - Chain level:
	State 1
		p_Result_s : 1
		loc_V : 1
		loc_V_1 : 1
		tmp : 1
		p_Result_9 : 2
		abst_in : 3
		tmp_s : 2
		StgValue_17 : 3
		tmp_30 : 2
		StgValue_19 : 3
		tmp_31 : 2
		tmp_32 : 2
		or_cond : 3
		StgValue_23 : 3
		tmp_17 : 4
		StgValue_25 : 5
		tmp_34 : 2
		tmp_92_neg : 3
		tmp_35 : 3
		x : 4
		x_1 : 4
		x_2 : 5
		p_Val2_3 : 6
		loc_V_2 : 7
		tmp_i : 8
		StgValue_35 : 9
		tmp_i_43 : 8
		StgValue_37 : 9
		StgValue_38 : 3
		tmp_33 : 4
		resultf : 5
		tmp_29 : 2
	State 2
		tmp_98_i : 1
	State 3
	State 4
		tmp_100_i : 1
		expx : 2
		tmp_38 : 3
		tmp_37 : 3
	State 5
		tmp_93_neg : 1
		tmp_36 : 1
		resultf_1 : 2
	State 6
	State 7
		resultf_4 : 1
		tmp_97_to_int : 2
		tmp_97_neg : 3
		tmp_40 : 3
		p_s : 4
		StgValue_69 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_exp_generic_double_s_fu_89 |    34   |  6.656  |   102   |   2592  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_100           |    2    |    0    |   177   |   385   |
|   fadd   |           x_1_fu_104           |    2    |    0    |   177   |   385   |
|          |           grp_fu_109           |    2    |    0    |   177   |   385   |
|          |        resultf_2_fu_115        |    2    |    0    |   177   |   385   |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |         tmp_99_i_fu_144        |    3    |    0    |   342   |   1065  |
|----------|--------------------------------|---------|---------|---------|---------|
|   fdiv   |           grp_fu_126           |    0    |    0    |   128   |   947   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fmul   |         resultf_fu_121         |    3    |    0    |   128   |   320   |
|----------|--------------------------------|---------|---------|---------|---------|
|  fptrunc |        tmp_100_i_fu_131        |    0    |    0    |   128   |   284   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fcmp   |          tmp_17_fu_139         |    0    |    0    |    66   |   239   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fpext  |            xd_fu_135           |    0    |    0    |   100   |   137   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        tmp_92_neg_fu_251       |    0    |    0    |    0    |    39   |
|    xor   |        tmp_93_neg_fu_300       |    0    |    0    |    0    |    39   |
|          |        tmp_97_neg_fu_322       |    0    |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          tmp_32_fu_150         |    0    |    0    |    0    |    18   |
|          |          tmp_29_fu_155         |    0    |    0    |    0    |    18   |
|          |          tmp_s_fu_221          |    0    |    0    |    0    |    11   |
|   icmp   |          tmp_30_fu_227         |    0    |    0    |    0    |    11   |
|          |          tmp_31_fu_233         |    0    |    0    |    0    |    11   |
|          |          tmp_34_fu_245         |    0    |    0    |    0    |    11   |
|          |          tmp_i_fu_284          |    0    |    0    |    0    |    11   |
|          |         tmp_i_43_fu_290        |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           x_2_fu_262           |    0    |    0    |    0    |    32   |
|  select  |           p_1_fu_311           |    0    |    0    |    0    |    32   |
|          |           p_s_fu_332           |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|    and   |         or_cond_fu_239         |    0    |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |      t_in_read_read_fu_52      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
| bitselect|        p_Result_s_fu_175       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|          loc_V_fu_183          |    0    |    0    |    0    |    0    |
|          |         loc_V_2_fu_274         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |         loc_V_1_fu_193         |    0    |    0    |    0    |    0    |
|          |           tmp_fu_199           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|        p_Result_9_fu_203       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    48   |  6.656  |   1702  |   7447  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    expx_reg_58   |   32   |
|  or_cond_reg_352 |    1   |
|    p_1_reg_398   |   32   |
|p_Result_s_reg_339|    1   |
|      reg_160     |   32   |
|      reg_165     |   32   |
| resultf_4_reg_72 |   32   |
|  resultf_reg_378 |   32   |
|  tmp_17_reg_356  |    1   |
|  tmp_29_reg_383  |    1   |
|  tmp_30_reg_348  |    1   |
|  tmp_34_reg_360  |    1   |
|  tmp_36_reg_393  |   32   |
| tmp_98_i_reg_388 |   64   |
| tmp_i_43_reg_374 |    1   |
|   tmp_i_reg_370  |    1   |
|   tmp_s_reg_344  |    1   |
|    x_2_reg_364   |   32   |
+------------------+--------+
|       Total      |   329  |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| expx_reg_58 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_100 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_100 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_fu_126 |  p0  |   3  |  32  |   96   ||    15   |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   288  || 6.70075 ||    42   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    6   |  1702  |  7447  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   42   |
|  Register |    -   |    -   |   329  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   13   |  2031  |  7489  |
+-----------+--------+--------+--------+--------+
