/* Create by ycmo090225
 */

#ifndef __PLATFORM_DMA_H__
#define __PLATFORM_DMA_H__

#define NANDC_AHBDMA_CHANNEL	0
#define SDC_AHBDMA_CHANNEL	1

#define SDC_AHBDMA_REQ	 0
#define SDC_AHBDMA_ACK	 0
#define NANDC_AHBDMA_REQ 1
#define NANDC_AHBDMA_ACK 1
#define LVBC_AHBDMA_REQ	 6
#define LVBC_AHBDMA_ACK	 6

#define SSP_APBDMA_REQ_0 1	
#define SSP_APBDMA_ACK_0 2
#define SSP_APBDMA_REQ_1 3
#define SSP_APBDMA_ACK_1 4

#endif /*__PLATFORM_DMA_H__ */
