
*** Running vivado
    with args -log pfm_dynamic_krnl_vaddmul_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_krnl_vaddmul_1_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_krnl_vaddmul_1_0.tcl -notrace
INFO: Dispatch client connection id - 35043
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2763.430 ; gain = 0.023 ; free physical = 43883 ; free virtual = 495969
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top pfm_dynamic_krnl_vaddmul_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2970061
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3517.750 ; gain = 285.668 ; free physical = 41376 ; free virtual = 493462
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_krnl_vaddmul_1_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_1_0/synth/pfm_dynamic_krnl_vaddmul_1_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul.v:12]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1.v:10]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_urem_32ns_28ns_27_36_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_urem_32ns_28ns_27_36_1_divider' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element loop[31].divisor_tmp_reg[32] was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:52]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_urem_32ns_28ns_27_36_1_divider' (1#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:122]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_urem_32ns_28ns_27_36_1' (2#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_sdiv_64ns_64ns_64_68_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider' (3#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:8]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:146]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_sdiv_64ns_64ns_64_68_1' (4#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:74]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_flow_control_loop_pipe_sequential_init' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_flow_control_loop_pipe_sequential_init' (5#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1' (6#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1.v:10]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_control_s_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_control_s_axi.v:250]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_control_s_axi.v:331]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_control_s_axi' (7#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo' (8#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized0' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer' (10#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized1' (10#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized2' (10#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_write' (11#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer__parameterized0' (11#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0' (11#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized3' (11#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_read' (12#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1' (12#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized4' (12#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized5' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized5' (12#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_throttle' (13#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi' (14#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo' (15#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice' (16#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized0' (16#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_buffer' (17#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized1' (17#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized2' (17#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_write' (18#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_buffer__parameterized0' (18#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized0' (18#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized3' (18#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_read' (19#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized1' (19#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized4' (19#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized5' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_fifo__parameterized5' (19#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi_throttle' (20#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem1_m_axi' (21#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem1_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo' (22#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice' (23#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized0' (23#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer' (24#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized1' (24#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized2' (24#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_write' (25#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer__parameterized0' (25#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0' (25#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_read' (26#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1' (26#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized3' (26#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized4' (26#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_throttle' (27#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi' (28#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo' (29#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice' (30#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized0' (30#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer' (31#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized1' (31#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized2' (31#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_write' (32#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer__parameterized0' (32#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0' (32#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_read' (33#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1' (33#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized3' (33#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized4' (33#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_throttle' (34#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi' (35#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_mul_32ns_28ns_59_2_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_mul_32ns_28ns_59_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_mul_32ns_28ns_59_2_1' (36#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_mul_32ns_28ns_59_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul' (37#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_krnl_vaddmul_1_0' (38#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_1_0/synth/pfm_dynamic_krnl_vaddmul_1_0.v:61]
WARNING: [Synth 8-7129] Port reset in module krnl_vaddmul_mul_32ns_28ns_59_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module krnl_vaddmul_gmem1_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module krnl_vaddmul_gmem1_m_axi_write is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 3861.195 ; gain = 629.113 ; free physical = 41785 ; free virtual = 493878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3879.008 ; gain = 646.926 ; free physical = 41807 ; free virtual = 493900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 3879.008 ; gain = 646.926 ; free physical = 41807 ; free virtual = 493900
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4440.922 ; gain = 0.000 ; free physical = 39110 ; free virtual = 491235
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_1_0/constraints/krnl_vaddmul_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_1_0/constraints/krnl_vaddmul_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5340.875 ; gain = 0.000 ; free physical = 37504 ; free virtual = 489629
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_xdc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5630.875 ; gain = 290.000 ; free physical = 37347 ; free virtual = 489472
Constraint Validation Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 5630.875 ; gain = 290.000 ; free physical = 37236 ; free virtual = 489361
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:48 ; elapsed = 00:01:58 . Memory (MB): peak = 5630.875 ; gain = 2398.793 ; free physical = 38638 ; free virtual = 490763
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '32' to '27' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].dividend_tmp_reg[32]' and it is trimmed from '32' to '27' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '32' to '31' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_urem_32ns_28ns_27_36_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[62].remd_tmp_reg[63]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[61].remd_tmp_reg[62]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[60].remd_tmp_reg[61]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[59].remd_tmp_reg[60]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[58].remd_tmp_reg[59]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[57].remd_tmp_reg[58]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[56].remd_tmp_reg[57]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[55].remd_tmp_reg[56]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[54].remd_tmp_reg[55]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[53].remd_tmp_reg[54]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[52].remd_tmp_reg[53]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[51].remd_tmp_reg[52]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[50].remd_tmp_reg[51]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[49].remd_tmp_reg[50]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[48].remd_tmp_reg[49]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[47].remd_tmp_reg[48]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[46].remd_tmp_reg[47]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[45].remd_tmp_reg[46]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[44].remd_tmp_reg[45]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[43].remd_tmp_reg[44]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[42].remd_tmp_reg[43]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[41].remd_tmp_reg[42]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[40].remd_tmp_reg[41]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[39].remd_tmp_reg[40]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[38].remd_tmp_reg[39]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[37].remd_tmp_reg[38]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[36].remd_tmp_reg[37]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[35].remd_tmp_reg[36]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[34].remd_tmp_reg[35]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[33].remd_tmp_reg[34]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[32].remd_tmp_reg[33]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '64' to '63' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_sdiv_64ns_64ns_64_68_1.v:56]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'krnl_vaddmul_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'krnl_vaddmul_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'krnl_vaddmul_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'krnl_vaddmul_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 19 for RAM "krnl_vaddmul_gmem0_m_axi_buffer__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 19 for RAM "krnl_vaddmul_gmem1_m_axi_buffer__parameterized0:/mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:01 ; elapsed = 00:02:13 . Memory (MB): peak = 5642.797 ; gain = 2410.715 ; free physical = 38000 ; free virtual = 490134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   65 Bit       Adders := 2048  
	   2 Input   64 Bit       Adders := 116   
	   2 Input   52 Bit       Adders := 8     
	   3 Input   33 Bit       Adders := 32    
	   2 Input   32 Bit       Adders := 9     
	   2 Input   28 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 4     
	   3 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 28    
	   3 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 16    
	   2 Input    7 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 14    
	   2 Input    1 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 35    
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	             1153 Bit    Registers := 4     
	             1152 Bit    Registers := 12    
	             1027 Bit    Registers := 12    
	             1026 Bit    Registers := 8     
	             1024 Bit    Registers := 8     
	              128 Bit    Registers := 4     
	               96 Bit    Registers := 24    
	               72 Bit    Registers := 12    
	               64 Bit    Registers := 4428  
	               63 Bit    Registers := 2016  
	               59 Bit    Registers := 2     
	               57 Bit    Registers := 4     
	               52 Bit    Registers := 8     
	               32 Bit    Registers := 54    
	               31 Bit    Registers := 31    
	               28 Bit    Registers := 35    
	               27 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 14    
	                2 Bit    Registers := 2137  
	                1 Bit    Registers := 733   
+---Multipliers : 
	              28x32  Multipliers := 1     
+---RAMs : 
	            1027K Bit	(1024 X 1027 bit)          RAMs := 2     
	             288K Bit	(256 X 1152 bit)          RAMs := 4     
	             256K Bit	(256 X 1027 bit)          RAMs := 2     
+---Muxes : 
	   2 Input 1152 Bit        Muxes := 4     
	   2 Input 1027 Bit        Muxes := 4     
	   2 Input 1026 Bit        Muxes := 4     
	   2 Input 1024 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 8     
	   2 Input   72 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 160   
	   2 Input   63 Bit        Muxes := 2016  
	   2 Input   52 Bit        Muxes := 8     
	   2 Input   31 Bit        Muxes := 31    
	   2 Input   27 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 6     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 14    
	   2 Input    8 Bit        Muxes := 32    
	   4 Input    8 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 16    
	   2 Input    5 Bit        Muxes := 22    
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 21    
	   2 Input    2 Bit        Muxes := 266   
	   3 Input    2 Bit        Muxes := 112   
	   5 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 272   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\remd_tmp_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln81_reg_1051_pp0_iter204_reg_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\loop[0].remd_tmp_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\loop[0].remd_tmp_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\loop[0].remd_tmp_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\loop[1].remd_tmp_reg[2][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\loop[1].remd_tmp_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u /\loop[2].remd_tmp_reg[3][30] )
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_BID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_BUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_RID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_RLAST driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_RUSER[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_BID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_BUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_RID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_RLAST driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_RUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_BID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_BUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_RID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_RLAST driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem0_m_axi has port I_RUSER[0] driven by constant 0
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 19 for RAM "bus_read/buff_rdata/mem_reg"
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/13a7/hdl/verilog/krnl_vaddmul_mul_32ns_28ns_59_2_1.v:24]
DSP Report: Generating DSP mul_32ns_28ns_59_2_1_U46/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_28ns_59_2_1_U46/tmp_product is absorbed into DSP mul_32ns_28ns_59_2_1_U46/tmp_product.
DSP Report: operator mul_32ns_28ns_59_2_1_U46/tmp_product is absorbed into DSP mul_32ns_28ns_59_2_1_U46/tmp_product.
DSP Report: operator mul_32ns_28ns_59_2_1_U46/tmp_product is absorbed into DSP mul_32ns_28ns_59_2_1_U46/tmp_product.
DSP Report: Generating DSP mul_32ns_28ns_59_2_1_U46/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register vSize_reg_198_reg is absorbed into DSP mul_32ns_28ns_59_2_1_U46/dout_reg.
DSP Report: register mul_32ns_28ns_59_2_1_U46/dout_reg is absorbed into DSP mul_32ns_28ns_59_2_1_U46/dout_reg.
DSP Report: operator mul_32ns_28ns_59_2_1_U46/tmp_product is absorbed into DSP mul_32ns_28ns_59_2_1_U46/dout_reg.
DSP Report: operator mul_32ns_28ns_59_2_1_U46/tmp_product is absorbed into DSP mul_32ns_28ns_59_2_1_U46/dout_reg.
DSP Report: Generating DSP mul_32ns_28ns_59_2_1_U46/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_28ns_59_2_1_U46/tmp_product is absorbed into DSP mul_32ns_28ns_59_2_1_U46/tmp_product.
DSP Report: register mul_32ns_28ns_59_2_1_U46/tmp_product is absorbed into DSP mul_32ns_28ns_59_2_1_U46/tmp_product.
DSP Report: operator mul_32ns_28ns_59_2_1_U46/tmp_product is absorbed into DSP mul_32ns_28ns_59_2_1_U46/tmp_product.
DSP Report: operator mul_32ns_28ns_59_2_1_U46/tmp_product is absorbed into DSP mul_32ns_28ns_59_2_1_U46/tmp_product.
DSP Report: Generating DSP mul_32ns_28ns_59_2_1_U46/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register vSize_reg_198_reg is absorbed into DSP mul_32ns_28ns_59_2_1_U46/dout_reg.
DSP Report: register mul_32ns_28ns_59_2_1_U46/dout_reg is absorbed into DSP mul_32ns_28ns_59_2_1_U46/dout_reg.
DSP Report: register mul_32ns_28ns_59_2_1_U46/dout_reg is absorbed into DSP mul_32ns_28ns_59_2_1_U46/dout_reg.
DSP Report: operator mul_32ns_28ns_59_2_1_U46/tmp_product is absorbed into DSP mul_32ns_28ns_59_2_1_U46/dout_reg.
DSP Report: operator mul_32ns_28ns_59_2_1_U46/tmp_product is absorbed into DSP mul_32ns_28ns_59_2_1_U46/dout_reg.
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port O4[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port gmem1_RLAST driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port O8[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB3 has port s_axi_control_RRESP[0] driven by constant 0
WARNING: [Synth 8-7257] Removed RAM (mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element mem_reg was removed. 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "\gmem1_m_axi_U/bus_read /buff_rdata/mem_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[56]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[54]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[53]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[55]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[51]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[50]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[52]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[48]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[47]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[49]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[45]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[44]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[46]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[42]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[41]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[43]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[39]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[38]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[40]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[36]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[35]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[37]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[33]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[32]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[34]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[30]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[29]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[31]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[27]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[26]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[28]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[23]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[24]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[25]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[20]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[21]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[22]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[17]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[18]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[19]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[14]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[15]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[16]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[11]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[12]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[13]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[8]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[9]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[10]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[0]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[1]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[2]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[3]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[4]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[5]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[6]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[7]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[94]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[93]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[92]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[91]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[90]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[89]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[88]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[87]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[86]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[85]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[84]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[83]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[82]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[81]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[80]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[79]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[78]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[77]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[76]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[75]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[74]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[73]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[72]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[71]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[70]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[69]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[68]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[67]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[66]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[65]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[64]' (FDE) to 'gmem1_m_axi_U/bus_write/rs_wreq/data_p2_reg[95]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /rs_wreq/\data_p2_reg[95] )
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'gmem1_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'gmem1_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'gmem1_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'gmem1_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'gmem1_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/align_len_reg[2]' (FDRE) to 'gmem1_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/start_addr_reg[3]' (FDRE) to 'gmem1_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/align_len_reg[3]' (FDRE) to 'gmem1_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/start_addr_reg[4]' (FDRE) to 'gmem1_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/align_len_reg[4]' (FDRE) to 'gmem1_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/start_addr_reg[5]' (FDRE) to 'gmem1_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem1_m_axi_U/bus_write/align_len_reg[5]' (FDRE) to 'gmem1_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /\start_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/full_n_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/\q_tmp_reg[1034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem1_m_axi_U/bus_write /buff_wdata/i_12/\q_buf_reg[1034] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem1_m_axi_reg_slice.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem1_m_axi_reg_slice.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:53 ; elapsed = 00:03:33 . Memory (MB): peak = 5658.809 ; gain = 2426.727 ; free physical = 35149 ; free virtual = 487346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------+--------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------+
|Module Name                         | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                           | 
+------------------------------------+--------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------+
|bus_write/buff_wdata                | mem_reg            | 256 x 1152(READ_FIRST) | W |   | 256 x 1152(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                                                           | 
|bus_read/buff_rdata                 | mem_reg            | 1 K x 1027(READ_FIRST) | W |   | 1 K x 1027(WRITE_FIRST) |   | R | Port A and B     | 0      | 29     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|bus_write                           | buff_wdata/mem_reg | 256 x 1152(READ_FIRST) | W |   | 256 x 1152(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                                                           | 
|bus_read/buff_rdata                 | mem_reg            | 256 x 1027(READ_FIRST) | W |   | 256 x 1027(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                                                           | 
|bus_write                           | buff_wdata/mem_reg | 256 x 1152(READ_FIRST) | W |   | 256 x 1152(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                                                           | 
|bus_read/buff_rdata                 | mem_reg            | 256 x 1027(READ_FIRST) | W |   | 256 x 1027(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                                                           | 
|\gmem1_m_axi_U/bus_read /buff_rdata | mem_reg            | 1 K x 1027(READ_FIRST) | W |   | 1 K x 1027(WRITE_FIRST) |   | R | Port A and B     | 0      | 29     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
+------------------------------------+--------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|krnl_vaddmul__GCB3 | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul__GCB3 | (PCIN>>17)+A*B2  | 16     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul__GCB3 | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul__GCB3 | (PCIN>>17)+A2*B2 | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:09 ; elapsed = 00:03:56 . Memory (MB): peak = 5658.809 ; gain = 2426.727 ; free physical = 34403 ; free virtual = 486646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi_reg_slice.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi_reg_slice.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem3_m_axi_reg_slice__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem3_m_axi_reg_slice__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem2_m_axi_reg_slice__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem2_m_axi_reg_slice__1.
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:43 ; elapsed = 00:04:33 . Memory (MB): peak = 5658.809 ; gain = 2426.727 ; free physical = 33889 ; free virtual = 486135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------+--------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------+
|Module Name                         | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                                           | 
+------------------------------------+--------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------+
|bus_read/buff_rdata                 | mem_reg            | 1 K x 1027(READ_FIRST) | W |   | 1 K x 1027(WRITE_FIRST) |   | R | Port A and B     | 0      | 29     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
|bus_write                           | buff_wdata/mem_reg | 256 x 1152(READ_FIRST) | W |   | 256 x 1152(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                                                           | 
|bus_write                           | buff_wdata/mem_reg | 256 x 1152(READ_FIRST) | W |   | 256 x 1152(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                                                           | 
|\gmem1_m_axi_U/bus_read /buff_rdata | mem_reg            | 1 K x 1027(READ_FIRST) | W |   | 1 K x 1027(WRITE_FIRST) |   | R | Port A and B     | 0      | 29     | 1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1 | 
+------------------------------------+--------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_bram_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:33 ; elapsed = 00:05:37 . Memory (MB): peak = 5666.812 ; gain = 2434.730 ; free physical = 32452 ; free virtual = 484705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:45 ; elapsed = 00:07:27 . Memory (MB): peak = 6292.234 ; gain = 3060.152 ; free physical = 29238 ; free virtual = 481606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:46 ; elapsed = 00:07:28 . Memory (MB): peak = 6292.234 ; gain = 3060.152 ; free physical = 29292 ; free virtual = 481660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:40 ; elapsed = 00:08:22 . Memory (MB): peak = 6292.234 ; gain = 3060.152 ; free physical = 29289 ; free virtual = 481657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:41 ; elapsed = 00:08:23 . Memory (MB): peak = 6292.234 ; gain = 3060.152 ; free physical = 29289 ; free virtual = 481657
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:51 ; elapsed = 00:08:34 . Memory (MB): peak = 6292.234 ; gain = 3060.152 ; free physical = 29433 ; free virtual = 481800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:53 ; elapsed = 00:08:35 . Memory (MB): peak = 6292.234 ; gain = 3060.152 ; free physical = 29433 ; free virtual = 481800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63]  | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63]  | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63]  | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63]  | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63]  | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63]  | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63]  | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63]  | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63]  | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63]  | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63]  | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63]  | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63]  | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63]  | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63]  | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63]  | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63]  | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63]  | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63]  | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63]  | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63]  | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63]  | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63]  | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63]  | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63]  | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63]  | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63]  | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63]  | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63]  | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63]  | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63]  | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63]  | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63]  | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63]  | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63]  | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63]  | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63]  | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63]  | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63]  | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63]  | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63]  | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63]  | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63]  | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63]  | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63]  | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18]  | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17]  | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16]  | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15]  | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14]  | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13]  | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12]  | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11]  | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U2/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]       | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63]  | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63]  | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63]  | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63]  | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63]  | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63]  | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63]  | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63]  | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63]  | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63]  | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63]  | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63]  | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63]  | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63]  | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63]  | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63]  | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63]  | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63]  | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63]  | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63]  | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63]  | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63]  | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63]  | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63]  | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63]  | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63]  | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63]  | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63]  | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63]  | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63]  | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63]  | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63]  | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63]  | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63]  | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63]  | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63]  | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63]  | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63]  | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63]  | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63]  | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63]  | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63]  | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63]  | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63]  | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63]  | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18]  | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17]  | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16]  | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15]  | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14]  | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13]  | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12]  | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11]  | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U3/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]       | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63]  | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63]  | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63]  | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63]  | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63]  | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63]  | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63]  | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63]  | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63]  | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63]  | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63]  | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63]  | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63]  | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63]  | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63]  | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63]  | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63]  | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63]  | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63]  | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63]  | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63]  | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63]  | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63]  | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63]  | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63]  | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63]  | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63]  | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63]  | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63]  | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63]  | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63]  | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63]  | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63]  | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63]  | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63]  | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63]  | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63]  | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63]  | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63]  | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63]  | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63]  | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63]  | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63]  | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63]  | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63]  | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18]  | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17]  | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16]  | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15]  | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14]  | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13]  | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12]  | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11]  | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U4/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]       | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63]  | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63]  | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63]  | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63]  | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63]  | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63]  | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63]  | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63]  | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63]  | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63]  | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63]  | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63]  | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63]  | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63]  | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63]  | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63]  | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63]  | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63]  | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63]  | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63]  | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63]  | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63]  | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63]  | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63]  | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63]  | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63]  | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63]  | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63]  | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63]  | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63]  | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63]  | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63]  | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63]  | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63]  | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63]  | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63]  | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63]  | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63]  | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63]  | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63]  | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63]  | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63]  | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63]  | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63]  | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63]  | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18]  | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17]  | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16]  | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15]  | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14]  | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13]  | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12]  | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11]  | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U5/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]       | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63]  | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63]  | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63]  | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63]  | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63]  | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63]  | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63]  | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63]  | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63]  | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63]  | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63]  | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63]  | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63]  | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63]  | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63]  | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63]  | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63]  | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63]  | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63]  | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63]  | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63]  | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63]  | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63]  | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63]  | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63]  | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63]  | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63]  | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63]  | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63]  | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63]  | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63]  | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63]  | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63]  | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63]  | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63]  | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63]  | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63]  | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63]  | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63]  | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63]  | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63]  | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63]  | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63]  | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63]  | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63]  | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18]  | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17]  | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16]  | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15]  | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14]  | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13]  | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12]  | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11]  | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U6/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]       | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63]  | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63]  | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63]  | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63]  | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63]  | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63]  | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63]  | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63]  | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63]  | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63]  | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63]  | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63]  | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63]  | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63]  | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63]  | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63]  | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63]  | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63]  | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63]  | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63]  | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63]  | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63]  | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63]  | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63]  | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63]  | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63]  | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63]  | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63]  | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63]  | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63]  | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63]  | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63]  | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63]  | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63]  | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63]  | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63]  | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63]  | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63]  | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63]  | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63]  | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63]  | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63]  | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63]  | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63]  | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63]  | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18]  | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17]  | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16]  | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15]  | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14]  | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13]  | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12]  | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11]  | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U7/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]       | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63]  | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63]  | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63]  | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63]  | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63]  | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63]  | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63]  | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63]  | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63]  | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63]  | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63]  | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63]  | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63]  | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63]  | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63]  | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63]  | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63]  | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63]  | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63]  | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63]  | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63]  | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63]  | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63]  | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63]  | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63]  | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63]  | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63]  | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63]  | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63]  | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63]  | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63]  | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63]  | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63]  | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63]  | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63]  | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63]  | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63]  | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63]  | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63]  | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63]  | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63]  | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63]  | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63]  | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63]  | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63]  | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18]  | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17]  | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16]  | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15]  | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14]  | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13]  | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12]  | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11]  | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U8/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]       | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63]  | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63]  | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63]  | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63]  | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63]  | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63]  | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63]  | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63]  | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63]  | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63]  | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63]  | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63]  | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63]  | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63]  | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63]  | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63]  | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63]  | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63]  | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63]  | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63]  | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63]  | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63]  | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63]  | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63]  | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63]  | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63]  | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63]  | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63]  | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63]  | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63]  | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63]  | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63]  | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63]  | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63]  | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63]  | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63]  | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63]  | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63]  | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63]  | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63]  | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63]  | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63]  | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63]  | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63]  | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63]  | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18]  | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17]  | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16]  | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15]  | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14]  | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13]  | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12]  | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11]  | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10]  | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]   | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]   | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]   | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]   | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]   | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]   | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]   | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U9/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]       | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U10/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U11/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U12/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U13/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U14/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U15/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U16/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U17/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U18/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U19/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U20/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U21/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U22/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U23/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U24/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U25/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U26/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U27/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U28/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U29/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U30/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U31/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U32/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[62].dividend_tmp_reg[63][63] | 64     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[61].dividend_tmp_reg[62][63] | 63     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[60].dividend_tmp_reg[61][63] | 62     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[59].dividend_tmp_reg[60][63] | 61     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[58].dividend_tmp_reg[59][63] | 60     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[57].dividend_tmp_reg[58][63] | 59     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[56].dividend_tmp_reg[57][63] | 58     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[55].dividend_tmp_reg[56][63] | 57     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[54].dividend_tmp_reg[55][63] | 56     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[53].dividend_tmp_reg[54][63] | 55     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[52].dividend_tmp_reg[53][63] | 54     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[51].dividend_tmp_reg[52][63] | 53     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[50].dividend_tmp_reg[51][63] | 52     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[49].dividend_tmp_reg[50][63] | 51     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[48].dividend_tmp_reg[49][63] | 50     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[47].dividend_tmp_reg[48][63] | 49     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[46].dividend_tmp_reg[47][63] | 48     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[45].dividend_tmp_reg[46][63] | 47     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[44].dividend_tmp_reg[45][63] | 46     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[43].dividend_tmp_reg[44][63] | 45     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[42].dividend_tmp_reg[43][63] | 44     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[41].dividend_tmp_reg[42][63] | 43     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[40].dividend_tmp_reg[41][63] | 42     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[39].dividend_tmp_reg[40][63] | 41     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[38].dividend_tmp_reg[39][63] | 40     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[37].dividend_tmp_reg[38][63] | 39     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[36].dividend_tmp_reg[37][63] | 38     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[35].dividend_tmp_reg[36][63] | 37     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[34].dividend_tmp_reg[35][63] | 36     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[33].dividend_tmp_reg[34][63] | 35     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[32].dividend_tmp_reg[33][63] | 34     | 2     | NO           | NO                 | YES               | 0      | 4       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[31].dividend_tmp_reg[32][63] | 33     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[30].dividend_tmp_reg[31][63] | 32     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[29].dividend_tmp_reg[30][63] | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[28].dividend_tmp_reg[29][63] | 30     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[27].dividend_tmp_reg[28][63] | 29     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[26].dividend_tmp_reg[27][63] | 28     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[25].dividend_tmp_reg[26][63] | 27     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[24].dividend_tmp_reg[25][63] | 26     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[23].dividend_tmp_reg[24][63] | 25     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[22].dividend_tmp_reg[23][63] | 24     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[21].dividend_tmp_reg[22][63] | 23     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[20].dividend_tmp_reg[21][63] | 22     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[19].dividend_tmp_reg[20][63] | 21     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[18].dividend_tmp_reg[19][63] | 20     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][18] | 19     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][17] | 18     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][16] | 17     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][15] | 16     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][14] | 15     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][13] | 14     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][12] | 13     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][11] | 12     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][10] | 11     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][9]  | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][8]  | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][7]  | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][6]  | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][5]  | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][4]  | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][3]  | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].dividend_tmp_reg[64][2]  | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/sdiv_64ns_64ns_64_68_1_U33/krnl_vaddmul_sdiv_64ns_64ns_64_68_1_divider_u/loop[63].sign_tmp_reg[64][1]      | 65     | 1     | NO           | NO                 | YES               | 0      | 2       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[0].dividend_tmp_reg[1][31]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[1].dividend_tmp_reg[2][31]    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[2].dividend_tmp_reg[3][31]    | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[3].dividend_tmp_reg[4][31]    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[4].dividend_tmp_reg[5][31]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[5].dividend_tmp_reg[6][31]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[6].dividend_tmp_reg[7][31]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[7].dividend_tmp_reg[8][31]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[8].dividend_tmp_reg[9][31]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[9].dividend_tmp_reg[10][31]   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[10].dividend_tmp_reg[11][31]  | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[11].dividend_tmp_reg[12][31]  | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[12].dividend_tmp_reg[13][31]  | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[13].dividend_tmp_reg[14][31]  | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[14].dividend_tmp_reg[15][31]  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[15].dividend_tmp_reg[16][31]  | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[16].dividend_tmp_reg[17][31]  | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[17].dividend_tmp_reg[18][31]  | 20     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[18].dividend_tmp_reg[19][31]  | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[19].dividend_tmp_reg[20][31]  | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[20].dividend_tmp_reg[21][31]  | 23     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[21].dividend_tmp_reg[22][31]  | 24     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[22].dividend_tmp_reg[23][31]  | 25     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[23].dividend_tmp_reg[24][31]  | 26     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[24].dividend_tmp_reg[25][31]  | 27     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[25].dividend_tmp_reg[26][31]  | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[26].dividend_tmp_reg[27][31]  | 29     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[27].dividend_tmp_reg[28][31]  | 30     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[28].dividend_tmp_reg[29][31]  | 31     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[29].dividend_tmp_reg[30][31]  | 32     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/urem_32ns_28ns_27_36_1_U1/krnl_vaddmul_urem_32ns_28ns_27_36_1_divider_u/loop[30].dividend_tmp_reg[31][31]  | 33     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_126/zext_ln81_reg_1051_pp0_iter204_reg_reg[34]                                                                 | 187    | 27    | NO           | NO                 | YES               | 0      | 162     | 
+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name     | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[304] | 8      | 8          | 0      | 80      | 40     | 24     | 0      | 
|dsrl__1     | mem_reg[304] | 96     | 96         | 0      | 960     | 480    | 288    | 0      | 
|dsrl__2     | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[304] | 2      | 2          | 0      | 20      | 10     | 6      | 0      | 
|dsrl__4     | mem_reg[62]  | 2      | 2          | 0      | 4       | 2      | 0      | 0      | 
|dsrl__5     | mem_reg[15]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[15]  | 1153   | 1153       | 1153   | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[304] | 8      | 8          | 0      | 80      | 40     | 24     | 0      | 
|dsrl__8     | mem_reg[304] | 96     | 96         | 0      | 960     | 480    | 288    | 0      | 
|dsrl__9     | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[304] | 2      | 2          | 0      | 20      | 10     | 6      | 0      | 
|dsrl__11    | mem_reg[62]  | 2      | 2          | 0      | 4       | 2      | 0      | 0      | 
|dsrl__12    | mem_reg[15]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__13    | mem_reg[15]  | 1153   | 1153       | 1153   | 0       | 0      | 0      | 0      | 
|dsrl__14    | mem_reg[68]  | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__15    | mem_reg[68]  | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__16    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[68]  | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__18    | mem_reg[15]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__19    | mem_reg[15]  | 1153   | 1153       | 1153   | 0       | 0      | 0      | 0      | 
|dsrl__20    | mem_reg[68]  | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__21    | mem_reg[68]  | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__22    | mem_reg[14]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__23    | mem_reg[68]  | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__24    | mem_reg[15]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__25    | mem_reg[15]  | 1153   | 1153       | 1153   | 0       | 0      | 0      | 0      | 
+------------+--------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |CARRY8          |  19487|
|2     |DSP_ALU         |      4|
|3     |DSP_A_B_DATA    |      4|
|4     |DSP_C_DATA      |      4|
|5     |DSP_MULTIPLIER  |      4|
|6     |DSP_M_DATA      |      4|
|7     |DSP_OUTPUT      |      4|
|9     |DSP_PREADD      |      4|
|10    |DSP_PREADD_DATA |      4|
|11    |LUT1            |   6478|
|12    |LUT2            | 134419|
|13    |LUT3            | 135361|
|14    |LUT4            |   3852|
|15    |LUT5            |    340|
|16    |LUT6            |    704|
|17    |MUXF7           |   1078|
|18    |MUXF8           |    356|
|19    |RAMB36E2        |     90|
|21    |SRL16E          |   4560|
|22    |SRLC32E         |   7572|
|23    |FDRE            | 301968|
|24    |FDSE            |     17|
+------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:54 ; elapsed = 00:08:36 . Memory (MB): peak = 6292.234 ; gain = 3060.152 ; free physical = 29432 ; free virtual = 481802
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1374 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:35 ; elapsed = 00:07:16 . Memory (MB): peak = 6296.145 ; gain = 1312.195 ; free physical = 32245 ; free virtual = 484615
Synthesis Optimization Complete : Time (s): cpu = 00:06:59 ; elapsed = 00:08:42 . Memory (MB): peak = 6296.145 ; gain = 3064.062 ; free physical = 32258 ; free virtual = 484613
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6296.145 ; gain = 0.000 ; free physical = 31881 ; free virtual = 484237
INFO: [Netlist 29-17] Analyzing 20925 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 6296.145 ; gain = 0.000 ; free physical = 31452 ; free virtual = 483807
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances

Synth Design complete, checksum: bd77e51f
INFO: [Common 17-83] Releasing license: Synthesis
608 Infos, 351 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:09:09 ; elapsed = 00:11:01 . Memory (MB): peak = 6296.145 ; gain = 3532.715 ; free physical = 32262 ; free virtual = 484618
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_1_0_synth_1/pfm_dynamic_krnl_vaddmul_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 6296.145 ; gain = 0.000 ; free physical = 32246 ; free virtual = 484691
write_verilog: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 6296.145 ; gain = 0.000 ; free physical = 32080 ; free virtual = 484694
write_vhdl: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 6296.145 ; gain = 0.000 ; free physical = 31863 ; free virtual = 484691
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_krnl_vaddmul_1_0, cache-ID = d52cb338b7f2d1a9
config_ip_cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:09 . Memory (MB): peak = 6296.145 ; gain = 0.000 ; free physical = 31851 ; free virtual = 484680
INFO: [Coretcl 2-1174] Renamed 117 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth_pseudo_random/_x_8core_unsignedlong_divdiv_32.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_1_0_synth_1/pfm_dynamic_krnl_vaddmul_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:05 ; elapsed = 00:01:22 . Memory (MB): peak = 6296.145 ; gain = 0.000 ; free physical = 31546 ; free virtual = 484376
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_krnl_vaddmul_1_0_utilization_synth.rpt -pb pfm_dynamic_krnl_vaddmul_1_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 6296.145 ; gain = 0.000 ; free physical = 29966 ; free virtual = 483054
write_vhdl: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 6296.145 ; gain = 0.000 ; free physical = 27897 ; free virtual = 481200
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 15:58:35 2024...
