<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L125'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- AMDGPULegalizerInfo.cpp -----------------------------------*- C++ -*-==//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This file implements the targeting of the Machinelegalizer class for</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// AMDGPU.</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \todo This should be generated by TableGen.</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPULegalizerInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPU.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUGlobalISelUtils.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AMDGPUTargetMachine.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AMDGPUMCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIMachineFunctionInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;SIRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;Utils/AMDGPUBaseInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/ScopeExit.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/BinaryFormat/ELF.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/GenericMachineInstrs.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/LegalizerHelper.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MIPatternMatch.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/MachineIRBuilder.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/GlobalISel/Utils.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetOpcodes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/DiagnosticInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/IR/IntrinsicsR600.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;amdgpu-legalinfo&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace LegalizeActions;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace LegalizeMutations;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace LegalityPredicates;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace MIPatternMatch;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Hack until load/store selection patterns support any tuple of legal types.</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static cl::opt&lt;bool&gt; EnableNewLegality(</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  &quot;amdgpu-global-isel-new-legality&quot;,</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::desc(&quot;Use GlobalISel desired legality, rather than try to use&quot;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>           &quot;rules compatible with selection patterns&quot;),</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::init(false),</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  cl::ReallyHidden);</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static constexpr unsigned MaxRegisterSize = 1024;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Round the number of elements to the next power of two elements</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>static LLT getPow2VectorType(LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  unsigned NElts = Ty.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  unsigned Pow2NElts = 1 &lt;&lt;  Log2_32_Ceil(NElts);</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>  return Ty.changeElementCount(ElementCount::getFixed(Pow2NElts));</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Round the number of bits to the next power of two bits</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>static LLT getPow2ScalarType(LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  unsigned Bits = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  unsigned Pow2Bits = 1 &lt;&lt;  Log2_32_Ceil(Bits);</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  return LLT::scalar(Pow2Bits);</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \returns true if this is an odd sized vector which should widen by adding an</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// additional element. This is mostly to handle &lt;3 x s16&gt; -&gt; &lt;4 x s16&gt;. This</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// excludes s1 vectors, which should always be scalarized.</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>86.5k</pre></td><td class='code'><pre>static LegalityPredicate isSmallOddVector(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>86.5k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>    const LLT Ty = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>    if (!Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>480</span>, <span class='None'>False</span>: <span class='covered-line'>2.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>    const LLT EltTy = Ty.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>    const unsigned EltSize = EltTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>    return Ty.getNumElements() % 2 != 0 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L80' href='#L80'><span>80:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>649</span>, <span class='None'>False</span>: <span class='covered-line'>1.63k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>           <div class='tooltip'>EltSize &gt; 1<span class='tooltip-content'>649</span></div> &amp;&amp; <div class='tooltip'>EltSize &lt; 32<span class='tooltip-content'>639</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>639</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L81' href='#L81'><span>81:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>613</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>2.28k</pre></td><td class='code'><pre>           <div class='tooltip'>Ty.getSizeInBits() % 32 != 0<span class='tooltip-content'>613</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>613</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L80'><span>80:12</span></a></span>) to (<span class='line-number'><a href='#L80'><span>82:40</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (80:12)
     Condition C2 --> (81:12)
     Condition C3 --> (81:27)
     Condition C4 --> (82:12)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>2.76k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>86.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>static LegalityPredicate sizeIsMultipleOf32(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>    const LLT Ty = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>    return Ty.getSizeInBits() % 32 == 0;</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>40.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>static LegalityPredicate isWideVec16(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>    const LLT Ty = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>    const LLT EltTy = Ty.getScalarType();</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>    return EltTy.getSizeInBits() == 16 &amp;&amp; <div class='tooltip'>Ty.getNumElements() &gt; 2<span class='tooltip-content'>14.7k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.7k</span>, <span class='None'>False</span>: <span class='covered-line'>652</span>]
  Branch (<span class='line-number'><a name='L97' href='#L97'><span>97:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.51k</span>, <span class='None'>False</span>: <span class='covered-line'>13.2k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L97'><span>97:12</span></a></span>) to (<span class='line-number'><a href='#L97'><span>97:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (97:12)
     Condition C2 --> (97:43)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>15.3k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>86.5k</pre></td><td class='code'><pre>static LegalizeMutation oneMoreElement(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>86.5k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>613</pre></td><td class='code'><pre>    const LLT Ty = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>613</pre></td><td class='code'><pre>    const LLT EltTy = Ty.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>613</pre></td><td class='code'><pre>    return std::pair(TypeIdx,</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>613</pre></td><td class='code'><pre>                     LLT::fixed_vector(Ty.getNumElements() + 1, EltTy));</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>613</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>86.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>static LegalizeMutation fewerEltsToSize64Vector(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    const LLT Ty = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    const LLT EltTy = Ty.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    unsigned Size = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    unsigned Pieces = (Size + 63) / 64;</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    unsigned NewNumElts = (Ty.getNumElements() + 1) / Pieces;</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    return std::pair(TypeIdx, LLT::scalarOrVector(</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>                                  ElementCount::getFixed(NewNumElts), EltTy));</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Increase the number of vector elements to reach the next multiple of 32-bit</pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// type.</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>static LegalizeMutation moreEltsToNext32Bit(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const LLT Ty = Query.Types[TypeIdx];</span></pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const LLT EltTy = Ty.getElementType();</span></pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const int Size = Ty.getSizeInBits();</span></pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const int EltSize = EltTy.getSizeInBits();</span></pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    const int NextMul32 = (Size + 31) / 32;</span></pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    assert(EltSize &lt; 32);</span></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>const int NewNumElts = (32 * NextMul32 + EltSize - 1) / EltSize;</span></pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return std::pair(TypeIdx, LLT::fixed_vector(NewNumElts, EltTy))</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span>;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Increase the number of vector elements to reach the next legal RegClass.</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>30.3k</pre></td><td class='code'><pre>static LegalizeMutation moreElementsToNextExistingRegClass(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>30.3k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    const LLT Ty = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    const unsigned NumElts = Ty.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    const unsigned EltSize = Ty.getElementType().getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    const unsigned MaxNumElts = MaxRegisterSize / EltSize;</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    assert(EltSize == 32 || EltSize == 64);</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    assert(Ty.getSizeInBits() &lt; MaxRegisterSize);</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    unsigned NewNumElts;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Find the nearest legal RegClass that is larger than the current type.</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>    for (NewNumElts = NumElts; NewNumElts &lt; MaxNumElts; <div class='tooltip'>++NewNumElts<span class='tooltip-content'>123</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L153' href='#L153'><span>153:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>194</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>      if (SIRegisterInfo::getSGPRClassForBitWidth(NewNumElts * EltSize))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L154' href='#L154'><span>154:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>123</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>194</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    return std::pair(TypeIdx, LLT::fixed_vector(NewNumElts, EltSize));</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>30.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>static LLT getBufferRsrcScalarType(const LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>  if (!Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>775</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>775</pre></td><td class='code'><pre>    return LLT::scalar(128);</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  const ElementCount NumElems = Ty.getElementCount();</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  return LLT::vector(NumElems, LLT::scalar(128));</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>static LLT getBufferRsrcRegisterType(const LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>  if (!Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>775</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>775</pre></td><td class='code'><pre>    return LLT::fixed_vector(4, LLT::scalar(32));</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  const unsigned NumElems = Ty.getElementCount().getFixedValue();</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  return LLT::fixed_vector(NumElems * 4, LLT::scalar(32));</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>777</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>static LLT getBitcastRegisterType(const LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>  const unsigned Size = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>  if (Size &lt;= 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>513</span>, <span class='None'>False</span>: <span class='covered-line'>1.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // &lt;2 x s8&gt; -&gt; s16</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // &lt;4 x s8&gt; -&gt; s32</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>513</pre></td><td class='code'><pre>    return LLT::scalar(Size);</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>513</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>1.97k</pre></td><td class='code'><pre>  return LLT::scalarOrVector(ElementCount::getFixed(Size / 32), 32);</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>2.48k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>static LegalizeMutation bitcastToRegisterType(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>    const LLT Ty = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>    return std::pair(TypeIdx, getBitcastRegisterType(Ty));</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>2.47k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>static LegalizeMutation bitcastToVectorElement32(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    const LLT Ty = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    unsigned Size = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    assert(Size % 32 == 0);</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    return std::pair(</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>        TypeIdx, LLT::scalarOrVector(ElementCount::getFixed(Size / 32), 32));</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>static LegalityPredicate vectorSmallerThan(unsigned TypeIdx, unsigned Size) {</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>6.84k</pre></td><td class='code'><pre>    const LLT QueryTy = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>6.84k</pre></td><td class='code'><pre>    return QueryTy.isVector() &amp;&amp; <div class='tooltip'>QueryTy.getSizeInBits() &lt; Size<span class='tooltip-content'>1.06k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.06k</span>, <span class='None'>False</span>: <span class='covered-line'>5.78k</span>]
  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:34</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L208'><span>208:12</span></a></span>) to (<span class='line-number'><a href='#L208'><span>208:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (208:12)
     Condition C2 --> (208:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>6.84k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>30.3k</pre></td><td class='code'><pre>static LegalityPredicate vectorWiderThan(unsigned TypeIdx, unsigned Size) {</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>30.3k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    const LLT QueryTy = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>    return QueryTy.isVector() &amp;&amp; <div class='tooltip'>QueryTy.getSizeInBits() &gt; Size<span class='tooltip-content'>1.25k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.25k</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
  Branch (<span class='line-number'><a name='L215' href='#L215'><span>215:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>38</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L215'><span>215:12</span></a></span>) to (<span class='line-number'><a href='#L215'><span>215:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (215:12)
     Condition C2 --> (215:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>1.33k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>30.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>static LegalityPredicate numElementsNotEven(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    const LLT QueryTy = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    return QueryTy.isVector() &amp;&amp; <div class='tooltip'>QueryTy.getNumElements() % 2 != 0<span class='tooltip-content'>14</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L222' href='#L222'><span>222:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
  Branch (<span class='line-number'><a name='L222' href='#L222'><span>222:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L222'><span>222:12</span></a></span>) to (<span class='line-number'><a href='#L222'><span>222:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (222:12)
     Condition C2 --> (222:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>263k</pre></td><td class='code'><pre>static bool isRegisterSize(unsigned Size) {</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>263k</pre></td><td class='code'><pre>  return Size % 32 == 0 &amp;&amp; <div class='tooltip'>Size &lt;= MaxRegisterSize<span class='tooltip-content'>243k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L227' href='#L227'><span>227:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>243k</span>, <span class='None'>False</span>: <span class='covered-line'>19.7k</span>]
  Branch (<span class='line-number'><a name='L227' href='#L227'><span>227:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>243k</span>, <span class='None'>False</span>: <span class='covered-line'>98</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L227'><span>227:10</span></a></span>) to (<span class='line-number'><a href='#L227'><span>227:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (227:10)
     Condition C2 --> (227:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>263k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>static bool isRegisterVectorElementType(LLT EltTy) {</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>  const int EltSize = EltTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>  return EltSize == 16 || <div class='tooltip'>EltSize % 32 == 0<span class='tooltip-content'>3.10k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>203</span>, <span class='None'>False</span>: <span class='covered-line'>3.10k</span>]
  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.31k</span>, <span class='None'>False</span>: <span class='covered-line'>793</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L232'><span>232:10</span></a></span>) to (<span class='line-number'><a href='#L232'><span>232:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (232:10)
     Condition C2 --> (232:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>74.5k</pre></td><td class='code'><pre>static bool isRegisterVectorType(LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>74.5k</pre></td><td class='code'><pre>  const int EltSize = Ty.getElementType().getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>74.5k</pre></td><td class='code'><pre>  return EltSize == 32 || <div class='tooltip'>EltSize == 64<span class='tooltip-content'>53.8k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.7k</span>, <span class='None'>False</span>: <span class='covered-line'>53.8k</span>]
  Branch (<span class='line-number'><a name='L237' href='#L237'><span>237:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>43.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>74.5k</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>43.6k</span></div><div class='tooltip'>EltSize == 16<span class='tooltip-content'>43.6k</span></div> &amp;&amp; <div class='tooltip'>Ty.getNumElements() % 2 == 0<span class='tooltip-content'>41.8k</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.83k</span>]
  Branch (<span class='line-number'><a name='L238' href='#L238'><span>238:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.8k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>74.5k</pre></td><td class='code'><pre>         <div class='tooltip'>EltSize == 128<span class='tooltip-content'>1.83k</span></div> || <div class='tooltip'>EltSize == 256<span class='tooltip-content'>1.24k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>593</span>, <span class='None'>False</span>: <span class='covered-line'>1.24k</span>]
  Branch (<span class='line-number'><a name='L239' href='#L239'><span>239:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1.24k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L237'><span>237:10</span></a></span>) to (<span class='line-number'><a href='#L237'><span>239:42</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (237:10)
     Condition C2 --> (237:27)
     Condition C3 --> (238:11)
     Condition C4 --> (238:28)
     Condition C5 --> (239:10)
     Condition C6 --> (239:28)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  F,  -,  F,  F  = F      }
  2 { T,  -,  -,  -,  -,  -  = T      }
  3 { F,  F,  F,  -,  F,  T  = T      }
  4 { F,  F,  F,  -,  T,  -  = T      }
  5 { F,  T,  -,  -,  -,  -  = T      }
  6 { F,  F,  T,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,6)
  C4-Pair: not covered
  C5-Pair: covered: (1,4)
  C6-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 83.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>74.5k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// TODO: replace all uses of isRegisterType with isRegisterClassType</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>260k</pre></td><td class='code'><pre>static bool isRegisterType(LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>260k</pre></td><td class='code'><pre>  if (!isRegisterSize(Ty.getSizeInBits()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L244' href='#L244'><span>244:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19.4k</span>, <span class='None'>False</span>: <span class='covered-line'>241k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>19.4k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>241k</pre></td><td class='code'><pre>  if (Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L247' href='#L247'><span>247:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74.5k</span>, <span class='None'>False</span>: <span class='covered-line'>166k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>74.5k</pre></td><td class='code'><pre>    return isRegisterVectorType(Ty);</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>166k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>241k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Any combination of 32 or 64-bit elements up the maximum register size, and</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// multiples of v2s16.</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>81.0k</pre></td><td class='code'><pre>static LegalityPredicate isRegisterType(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>204k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>204k</pre></td><td class='code'><pre>    return isRegisterType(Query.Types[TypeIdx]);</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>204k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>81.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// RegisterType that doesn&apos;t have a corresponding RegClass.</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// TODO: Once `isRegisterType` is replaced with `isRegisterClassType` this</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// should be removed.</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>30.3k</pre></td><td class='code'><pre>static LegalityPredicate isIllegalRegisterType(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>30.3k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>    LLT Ty = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>    return isRegisterType(Ty) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L267' href='#L267'><span>267:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.4k</span>, <span class='None'>False</span>: <span class='covered-line'>489</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>           <div class='tooltip'>!SIRegisterInfo::getSGPRClassForBitWidth(Ty.getSizeInBits())<span class='tooltip-content'>13.4k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L268' href='#L268'><span>268:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>13.3k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L267'><span>267:12</span></a></span>) to (<span class='line-number'><a href='#L267'><span>268:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (267:12)
     Condition C2 --> (268:12)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>13.9k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>30.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>static LegalityPredicate elementTypeIsLegal(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>233</pre></td><td class='code'><pre>    const LLT QueryTy = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>233</pre></td><td class='code'><pre>    if (!QueryTy.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L275' href='#L275'><span>275:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>233</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='covered-line'><pre>233</pre></td><td class='code'><pre>    const LLT EltTy = QueryTy.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>233</pre></td><td class='code'><pre>    return EltTy == LLT::scalar(16) || <div class='tooltip'>EltTy.getSizeInBits() &gt;= 32<span class='tooltip-content'>225</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L278' href='#L278'><span>278:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>225</span>]
  Branch (<span class='line-number'><a name='L278' href='#L278'><span>278:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>211</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L278'><span>278:12</span></a></span>) to (<span class='line-number'><a href='#L278'><span>278:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (278:12)
     Condition C2 --> (278:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>233</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT S8 = LLT::scalar(8);</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT S16 = LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT S96 = LLT::scalar(96);</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT S128 = LLT::scalar(128);</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT S160 = LLT::scalar(160);</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT S224 = LLT::scalar(224);</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT S256 = LLT::scalar(256);</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT S512 = LLT::scalar(512);</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT MaxScalar = LLT::scalar(MaxRegisterSize);</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V2S8 = LLT::fixed_vector(2, 8);</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V2S16 = LLT::fixed_vector(2, 16);</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V4S16 = LLT::fixed_vector(4, 16);</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V6S16 = LLT::fixed_vector(6, 16);</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V8S16 = LLT::fixed_vector(8, 16);</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V10S16 = LLT::fixed_vector(10, 16);</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V12S16 = LLT::fixed_vector(12, 16);</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V16S16 = LLT::fixed_vector(16, 16);</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V2S32 = LLT::fixed_vector(2, 32);</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V3S32 = LLT::fixed_vector(3, 32);</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V4S32 = LLT::fixed_vector(4, 32);</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V5S32 = LLT::fixed_vector(5, 32);</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V6S32 = LLT::fixed_vector(6, 32);</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V7S32 = LLT::fixed_vector(7, 32);</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V8S32 = LLT::fixed_vector(8, 32);</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V9S32 = LLT::fixed_vector(9, 32);</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V10S32 = LLT::fixed_vector(10, 32);</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V11S32 = LLT::fixed_vector(11, 32);</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V12S32 = LLT::fixed_vector(12, 32);</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V16S32 = LLT::fixed_vector(16, 32);</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V32S32 = LLT::fixed_vector(32, 32);</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V2S64 = LLT::fixed_vector(2, 64);</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V3S64 = LLT::fixed_vector(3, 64);</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V4S64 = LLT::fixed_vector(4, 64);</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V5S64 = LLT::fixed_vector(5, 64);</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V6S64 = LLT::fixed_vector(6, 64);</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V7S64 = LLT::fixed_vector(7, 64);</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V8S64 = LLT::fixed_vector(8, 64);</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V16S64 = LLT::fixed_vector(16, 64);</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V2S128 = LLT::fixed_vector(2, 128);</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static const LLT V4S128 = LLT::fixed_vector(4, 128);</pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::initializer_list&lt;LLT&gt; AllScalarTypes = {S32,  S64,  S96,  S128,</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    S160, S224, S256, S512};</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::initializer_list&lt;LLT&gt; AllS16Vectors{</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    V2S16, V4S16, V6S16, V8S16, V10S16, V12S16, V16S16, V2S128, V4S128};</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::initializer_list&lt;LLT&gt; AllS32Vectors = {</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    V2S32, V3S32,  V4S32,  V5S32,  V6S32,  V7S32, V8S32,</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    V9S32, V10S32, V11S32, V12S32, V16S32, V32S32};</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::initializer_list&lt;LLT&gt; AllS64Vectors = {V2S64, V3S64, V4S64, V5S64,</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                   V6S64, V7S64, V8S64, V16S64};</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Checks whether a type is in the list of legal register types.</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>static bool isRegisterClassType(LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  if (Ty.isPointerOrPointerVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L345' href='#L345'><span>345:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247</span>, <span class='None'>False</span>: <span class='covered-line'>49.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>    Ty = Ty.changeElementType(LLT::scalar(Ty.getScalarSizeInBits()));</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  return is_contained(AllS32Vectors, Ty) || <div class='tooltip'>is_contained(AllS64Vectors, Ty)<span class='tooltip-content'>44.2k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.07k</span>, <span class='None'>False</span>: <span class='covered-line'>44.2k</span>]
  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>348</span>, <span class='None'>False</span>: <span class='covered-line'>43.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>         <div class='tooltip'>is_contained(AllScalarTypes, Ty)<span class='tooltip-content'>43.9k</span></div> || <div class='tooltip'>is_contained(AllS16Vectors, Ty)<span class='tooltip-content'>22.6k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L349' href='#L349'><span>349:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.2k</span>, <span class='None'>False</span>: <span class='covered-line'>22.6k</span>]
  Branch (<span class='line-number'><a name='L349' href='#L349'><span>349:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.6k</span>, <span class='None'>False</span>: <span class='covered-line'>4.00k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L348'><span>348:10</span></a></span>) to (<span class='line-number'><a href='#L348'><span>349:77</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (348:10)
     Condition C2 --> (348:45)
     Condition C3 --> (349:10)
     Condition C4 --> (349:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>static LegalityPredicate isRegisterClassType(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  return [TypeIdx](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>    return isRegisterClassType(Query.Types[TypeIdx]);</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>49.3k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// If we have a truncating store or an extending load with a data size larger</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// than 32-bits, we need to reduce to a 32-bit type.</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>static LegalityPredicate isWideScalarExtLoadTruncStore(unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  return [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='covered-line'><pre>7.52k</pre></td><td class='code'><pre>    const LLT Ty = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>7.52k</pre></td><td class='code'><pre>    return !Ty.isVector() &amp;&amp; <div class='tooltip'>Ty.getSizeInBits() &gt; 32<span class='tooltip-content'>6.46k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.46k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
  Branch (<span class='line-number'><a name='L363' href='#L363'><span>363:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.01k</span>, <span class='None'>False</span>: <span class='covered-line'>5.44k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>7.52k</pre></td><td class='code'><pre>           <div class='tooltip'>Query.MMODescrs[0].MemoryTy.getSizeInBits() &lt; Ty.getSizeInBits()<span class='tooltip-content'>1.01k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L364' href='#L364'><span>364:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>663</span>, <span class='None'>False</span>: <span class='covered-line'>349</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L363'><span>363:12</span></a></span>) to (<span class='line-number'><a href='#L363'><span>364:76</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (363:12)
     Condition C2 --> (363:30)
     Condition C3 --> (364:12)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>7.52k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// TODO: Should load to s16 be legal? Most loads extend to 32-bits, but we</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// handle some operations by just promoting the register during</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// selection. There are also d16 loads on GFX9+ which preserve the high bits.</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static unsigned maxSizeForAddrSpace(const GCNSubtarget &amp;ST, unsigned AS,</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>50.0k</pre></td><td class='code'><pre>                                    bool IsLoad, bool IsAtomic) {</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>50.0k</pre></td><td class='code'><pre>  switch (AS) {</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>4.20k</pre></td><td class='code'><pre>  case AMDGPUAS::PRIVATE_ADDRESS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L374' href='#L374'><span>374:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.20k</span>, <span class='None'>False</span>: <span class='covered-line'>45.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Private element size.</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='covered-line'><pre>4.20k</pre></td><td class='code'><pre>    return ST.enableFlatScratch() ? <div class='tooltip'>128<span class='tooltip-content'>764</span></div> : <div class='tooltip'>32<span class='tooltip-content'>3.43k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L376' href='#L376'><span>376:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>764</span>, <span class='None'>False</span>: <span class='covered-line'>3.43k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>6.80k</pre></td><td class='code'><pre>  case AMDGPUAS::LOCAL_ADDRESS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.80k</span>, <span class='None'>False</span>: <span class='covered-line'>43.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>6.80k</pre></td><td class='code'><pre>    return ST.useDS128() ? <div class='tooltip'>128<span class='tooltip-content'>5.61k</span></div> : <div class='tooltip'>64<span class='tooltip-content'>1.18k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L378' href='#L378'><span>378:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.61k</span>, <span class='None'>False</span>: <span class='covered-line'>1.18k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>  case AMDGPUAS::GLOBAL_ADDRESS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L379' href='#L379'><span>379:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.0k</span>, <span class='None'>False</span>: <span class='covered-line'>35.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>  case AMDGPUAS::CONSTANT_ADDRESS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L380' href='#L380'><span>380:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.3k</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>  case AMDGPUAS::CONSTANT_ADDRESS_32BIT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L381' href='#L381'><span>381:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>50.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>  case AMDGPUAS::BUFFER_RESOURCE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L382' href='#L382'><span>382:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>50.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Treat constant and global as identical. SMRD loads are sometimes usable for</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // global loads (ideally constant address space should be eliminated)</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // depending on the context. Legality cannot be context dependent, but</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // RegBankSelect can split the load as necessary depending on the pointer</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // register bank/uniformity and if the memory is invariant or not written in a</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // kernel.</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>31.3k</pre></td><td class='code'><pre>    return IsLoad ? <div class='tooltip'>512<span class='tooltip-content'>25.3k</span></div> : <div class='tooltip'>128<span class='tooltip-content'>6.08k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L389' href='#L389'><span>389:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.3k</span>, <span class='None'>False</span>: <span class='covered-line'>6.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>7.62k</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L390' href='#L390'><span>390:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.62k</span>, <span class='None'>False</span>: <span class='covered-line'>42.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Flat addresses may contextually need to be split to 32-bit parts</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // if they may alias scratch depending on the subtarget.  This needs to be</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // moved to custom handling to use addressMayBeAccessedAsPrivate</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>7.62k</pre></td><td class='code'><pre>    return ST.hasMultiDwordFlatScratchAddressing() || <div class='tooltip'>IsAtomic<span class='tooltip-content'>2.57k</span></div> ? <div class='tooltip'>128<span class='tooltip-content'>5.07k</span></div> : <div class='tooltip'>32<span class='tooltip-content'>2.55k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.05k</span>, <span class='None'>False</span>: <span class='covered-line'>2.57k</span>]
  Branch (<span class='line-number'><a name='L394' href='#L394'><span>394:55</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>2.55k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L394'><span>394:12</span></a></span>) to (<span class='line-number'><a href='#L394'><span>394:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (394:12)
     Condition C2 --> (394:55)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>50.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>50.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isLoadStoreSizeLegal(const GCNSubtarget &amp;ST,</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>                                 const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>  const LLT Ty = Query.Types[0];</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle G_LOAD, G_ZEXTLOAD, G_SEXTLOAD</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>  const bool IsLoad = Query.Opcode != AMDGPU::G_STORE;</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>  unsigned RegSize = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>  uint64_t MemSize = Query.MMODescrs[0].MemoryTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>  uint64_t AlignBits = Query.MMODescrs[0].AlignInBits;</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>  unsigned AS = Query.Types[1].getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // All of these need to be custom lowered to cast the pointer operand.</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>  if (AS == AMDGPUAS::CONSTANT_ADDRESS_32BIT)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L411' href='#L411'><span>411:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>34.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do not handle extending vector loads.</pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>34.5k</pre></td><td class='code'><pre>  if (Ty.isVector() &amp;&amp; <div class='tooltip'>MemSize != RegSize<span class='tooltip-content'>10.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>24.3k</span>]
  Branch (<span class='line-number'><a name='L415' href='#L415'><span>415:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='None'>False</span>: <span class='covered-line'>10.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L415'><span>415:7</span></a></span>) to (<span class='line-number'><a href='#L415'><span>415:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (415:7)
     Condition C2 --> (415:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='covered-line'><pre>180</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: We should be able to widen loads if the alignment is high enough, but</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we also need to modify the memory access size.</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if 0</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Accept widening loads based on alignment.</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  if (IsLoad &amp;&amp; MemSize &lt; Size)</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MemSize = std::max(MemSize, Align);</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Only 1-byte and 2-byte to 32-bit extloads are valid.</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='covered-line'><pre>34.3k</pre></td><td class='code'><pre>  if (MemSize != RegSize &amp;&amp; <div class='tooltip'>RegSize != 32<span class='tooltip-content'>9.59k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L427' href='#L427'><span>427:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.59k</span>, <span class='None'>False</span>: <span class='covered-line'>24.7k</span>]
  Branch (<span class='line-number'><a name='L427' href='#L427'><span>427:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>8.43k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L427'><span>427:7</span></a></span>) to (<span class='line-number'><a href='#L427'><span>427:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (427:7)
     Condition C2 --> (427:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>33.2k</pre></td><td class='code'><pre>  if (MemSize &gt; maxSizeForAddrSpace(ST, AS, IsLoad,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L430' href='#L430'><span>430:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.71k</span>, <span class='None'>False</span>: <span class='covered-line'>31.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>33.2k</pre></td><td class='code'><pre>                                    Query.MMODescrs[0].Ordering !=</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>33.2k</pre></td><td class='code'><pre>                                        AtomicOrdering::NotAtomic))</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>31.4k</pre></td><td class='code'><pre>  switch (MemSize) {</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>3.07k</pre></td><td class='code'><pre>  case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L436' href='#L436'><span>436:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.07k</span>, <span class='None'>False</span>: <span class='covered-line'>28.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>8.07k</pre></td><td class='code'><pre>  case 16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L437' href='#L437'><span>437:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.00k</span>, <span class='None'>False</span>: <span class='covered-line'>26.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>13.5k</pre></td><td class='code'><pre>  case 32:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L438' href='#L438'><span>438:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.48k</span>, <span class='None'>False</span>: <span class='covered-line'>26.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='covered-line'><pre>22.7k</pre></td><td class='code'><pre>  case 64:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L439' href='#L439'><span>439:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.20k</span>, <span class='None'>False</span>: <span class='covered-line'>22.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='covered-line'><pre>27.2k</pre></td><td class='code'><pre>  case 128:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L440' href='#L440'><span>440:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.49k</span>, <span class='None'>False</span>: <span class='covered-line'>27.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='covered-line'><pre>27.2k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>  case 96:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L442' href='#L442'><span>442:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.07k</span>, <span class='None'>False</span>: <span class='covered-line'>29.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>    if (!ST.hasDwordx3LoadStores())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L443' href='#L443'><span>443:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>85</span>, <span class='None'>False</span>: <span class='covered-line'>1.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>85</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>1.98k</pre></td><td class='code'><pre>  case 256:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L446' href='#L446'><span>446:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00k</span>, <span class='None'>False</span>: <span class='covered-line'>30.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>  case 512:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L447' href='#L447'><span>447:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>530</span>, <span class='None'>False</span>: <span class='covered-line'>30.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // These may contextually need to be broken down.</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>634</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L450' href='#L450'><span>450:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>634</span>, <span class='None'>False</span>: <span class='covered-line'>30.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>634</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>31.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>  assert(RegSize &gt;= MemSize);</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>  if (AlignBits &lt; MemSize) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18.4k</span>, <span class='None'>False</span>: <span class='covered-line'>12.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>18.4k</pre></td><td class='code'><pre>    const SITargetLowering *TLI = ST.getTargetLowering();</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>18.4k</pre></td><td class='code'><pre>    if (!TLI-&gt;allowsMisalignedMemoryAccessesImpl(MemSize, AS,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L458' href='#L458'><span>458:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.15k</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>18.4k</pre></td><td class='code'><pre>                                                 Align(AlignBits / 8)))</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>8.15k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>18.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>22.6k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>30.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The newer buffer intrinsic forms take their resource arguments as</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// pointers in address space 8, aka s128 values. However, in order to not break</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SelectionDAG, the underlying operations have to continue to take v4i32</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// arguments. Therefore, we convert resource pointers - or vectors of them</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// to integer values here.</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>76.6k</pre></td><td class='code'><pre>static bool hasBufferRsrcWorkaround(const LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='covered-line'><pre>76.6k</pre></td><td class='code'><pre>  if (Ty.isPointer() &amp;&amp; <div class='tooltip'>Ty.getAddressSpace() == AMDGPUAS::BUFFER_RESOURCE<span class='tooltip-content'>10.8k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L472' href='#L472'><span>472:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>65.8k</span>]
  Branch (<span class='line-number'><a name='L472' href='#L472'><span>472:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>977</span>, <span class='None'>False</span>: <span class='covered-line'>9.84k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L472'><span>472:7</span></a></span>) to (<span class='line-number'><a href='#L472'><span>472:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (472:7)
     Condition C2 --> (472:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='covered-line'><pre>977</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>75.7k</pre></td><td class='code'><pre>  if (Ty.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L474' href='#L474'><span>474:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.1k</span>, <span class='None'>False</span>: <span class='covered-line'>52.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='covered-line'><pre>23.1k</pre></td><td class='code'><pre>    const LLT ElemTy = Ty.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>23.1k</pre></td><td class='code'><pre>    return hasBufferRsrcWorkaround(ElemTy);</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>23.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>52.5k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>75.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The current selector can&apos;t handle &lt;6 x s16&gt;, &lt;8 x s16&gt;, s96, s128 etc, so</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// workaround this. Eventually it should ignore the type for loads and only care</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// about the size. Return true in cases where we will workaround this for now by</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// bitcasting.</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>static bool loadStoreBitcastWorkaround(const LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>34.7k</pre></td><td class='code'><pre>  if (EnableNewLegality)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L486' href='#L486'><span>486:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>753</span>, <span class='None'>False</span>: <span class='covered-line'>33.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>753</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>33.9k</pre></td><td class='code'><pre>  const unsigned Size = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>33.9k</pre></td><td class='code'><pre>  if (Size &lt;= 64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L490' href='#L490'><span>490:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.1k</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>23.1k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Address space 8 pointers get their own workaround.</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  if (hasBufferRsrcWorkaround(Ty))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L493' href='#L493'><span>493:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>10.7k</pre></td><td class='code'><pre>  if (!Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.44k</span>, <span class='None'>False</span>: <span class='covered-line'>9.35k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>1.44k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>9.35k</pre></td><td class='code'><pre>  if (Ty.isPointerVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>360</span>, <span class='None'>False</span>: <span class='covered-line'>8.99k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>360</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  unsigned EltSize = Ty.getScalarSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='covered-line'><pre>8.99k</pre></td><td class='code'><pre>  return EltSize != 32 &amp;&amp; <div class='tooltip'>EltSize != 64<span class='tooltip-content'>5.04k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.04k</span>, <span class='None'>False</span>: <span class='covered-line'>3.94k</span>]
  Branch (<span class='line-number'><a name='L502' href='#L502'><span>502:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31k</span>, <span class='None'>False</span>: <span class='covered-line'>3.73k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L502'><span>502:10</span></a></span>) to (<span class='line-number'><a href='#L502'><span>502:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (502:10)
     Condition C2 --> (502:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>9.35k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>40.0k</pre></td><td class='code'><pre>static bool isLoadStoreLegal(const GCNSubtarget &amp;ST, const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>40.0k</pre></td><td class='code'><pre>  const LLT Ty = Query.Types[0];</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>40.0k</pre></td><td class='code'><pre>  return isRegisterType(Ty) &amp;&amp; <div class='tooltip'>isLoadStoreSizeLegal(ST, Query)<span class='tooltip-content'>34.5k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.5k</span>, <span class='None'>False</span>: <span class='covered-line'>5.47k</span>]
  Branch (<span class='line-number'><a name='L507' href='#L507'><span>507:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.6k</span>, <span class='None'>False</span>: <span class='covered-line'>11.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>40.0k</pre></td><td class='code'><pre>         <div class='tooltip'>!hasBufferRsrcWorkaround(Ty)<span class='tooltip-content'>22.6k</span></div> &amp;&amp; <div class='tooltip'>!loadStoreBitcastWorkaround(Ty)<span class='tooltip-content'>22.5k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.5k</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5k</span>, <span class='None'>False</span>: <span class='covered-line'>973</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L507'><span>507:10</span></a></span>) to (<span class='line-number'><a href='#L507'><span>508:73</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (507:10)
     Condition C2 --> (507:32)
     Condition C3 --> (508:10)
     Condition C4 --> (508:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  -  = F      }
  4 { T,  T,  T,  F  = F      }
  5 { T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,5)
  C3-Pair: covered: (3,5)
  C4-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>40.0k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if a load or store of the type should be lowered with a bitcast</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to a different type.</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool shouldBitcastLoadStoreType(const GCNSubtarget &amp;ST, const LLT Ty,</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>16.6k</pre></td><td class='code'><pre>                                       const LLT MemTy) {</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>16.6k</pre></td><td class='code'><pre>  const unsigned MemSizeInBits = MemTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>16.6k</pre></td><td class='code'><pre>  const unsigned Size = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>16.6k</pre></td><td class='code'><pre>  if (Size != MemSizeInBits)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L517' href='#L517'><span>517:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.45k</span>, <span class='None'>False</span>: <span class='covered-line'>12.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>4.45k</pre></td><td class='code'><pre>    return Size &lt;= 32 &amp;&amp; <div class='tooltip'>Ty.isVector()<span class='tooltip-content'>3.63k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L518' href='#L518'><span>518:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.63k</span>, <span class='None'>False</span>: <span class='covered-line'>823</span>]
  Branch (<span class='line-number'><a name='L518' href='#L518'><span>518:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>3.62k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L518'><span>518:12</span></a></span>) to (<span class='line-number'><a href='#L518'><span>518:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (518:12)
     Condition C2 --> (518:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>  if (loadStoreBitcastWorkaround(Ty) &amp;&amp; <div class='tooltip'>isRegisterType(Ty)<span class='tooltip-content'>2.14k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L520' href='#L520'><span>520:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.14k</span>, <span class='None'>False</span>: <span class='covered-line'>10.0k</span>]
  Branch (<span class='line-number'><a name='L520' href='#L520'><span>520:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.68k</span>, <span class='None'>False</span>: <span class='covered-line'>458</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L520'><span>520:7</span></a></span>) to (<span class='line-number'><a href='#L520'><span>520:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (520:7)
     Condition C2 --> (520:41)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>1.68k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Don&apos;t try to handle bitcasting vector ext loads for now.</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>  return Ty.isVector() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>3.65k</span></div><div class='tooltip'>!MemTy.isVector()<span class='tooltip-content'>3.65k</span></div> || <div class='tooltip'>MemTy == Ty<span class='tooltip-content'>3.48k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.65k</span>, <span class='None'>False</span>: <span class='covered-line'>6.82k</span>]
  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='None'>False</span>: <span class='covered-line'>3.48k</span>]
  Branch (<span class='line-number'><a name='L524' href='#L524'><span>524:49</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.48k</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>         <div class='tooltip'>(<span class='tooltip-content'>3.65k</span></div><div class='tooltip'>Size &lt;= 32<span class='tooltip-content'>3.65k</span></div> || <div class='tooltip'>isRegisterSize(Size)<span class='tooltip-content'>3.04k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L525' href='#L525'><span>525:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>611</span>, <span class='None'>False</span>: <span class='covered-line'>3.04k</span>]
  Branch (<span class='line-number'><a name='L525' href='#L525'><span>525:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.70k</span>, <span class='None'>False</span>: <span class='covered-line'>344</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>         <div class='tooltip'>!isRegisterVectorElementType(Ty.getElementType())<span class='tooltip-content'>3.31k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L526' href='#L526'><span>526:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>793</span>, <span class='None'>False</span>: <span class='covered-line'>2.51k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L524'><span>524:10</span></a></span>) to (<span class='line-number'><a href='#L524'><span>526:59</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (524:10)
     Condition C2 --> (524:28)
     Condition C3 --> (524:49)
     Condition C4 --> (525:11)
     Condition C5 --> (525:25)
     Condition C6 --> (526:10)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  -,  -,  -,  -,  -  = F      }
  2 { T,  F,  F,  -,  -,  -  = F      }
  3 { T,  F,  T,  F,  F,  -  = F      }
  4 { T,  F,  T,  T,  -,  F  = F      }
  5 { T,  F,  T,  T,  -,  T  = T      }
  6 { T,  T,  -,  F,  T,  F  = F      }
  7 { T,  T,  -,  F,  T,  T  = T      }
  8 { T,  F,  T,  F,  T,  F  = F      }
  9 { T,  F,  T,  F,  T,  T  = T      }

  C1-Pair: covered: (1,5)
  C2-Pair: covered: (2,7)
  C3-Pair: covered: (2,5)
  C4-Pair: covered: (3,5)
  C5-Pair: covered: (3,9)
  C6-Pair: covered: (4,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>12.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if we should legalize a load by widening an odd sized memory</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// access up to the alignment. Note this case when the memory access itself</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// changes, not the size of the result register.</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool shouldWidenLoad(const GCNSubtarget &amp;ST, LLT MemoryTy,</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            uint64_t AlignInBits, unsigned AddrSpace,</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>                            unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>  unsigned SizeInBits = MemoryTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We don&apos;t want to widen cases that are naturally legal.</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>  if (isPowerOf2_32(SizeInBits))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.64k</span>, <span class='None'>False</span>: <span class='covered-line'>1.80k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>8.64k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have 96-bit memory operations, we shouldn&apos;t touch them. Note we may</pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // end up widening these for a scalar load during RegBankSelect, if we don&apos;t</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // have 96-bit scalar loads.</pre></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>1.80k</pre></td><td class='code'><pre>  if (SizeInBits == 96 &amp;&amp; <div class='tooltip'>ST.hasDwordx3LoadStores()<span class='tooltip-content'>386</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>386</span>, <span class='None'>False</span>: <span class='covered-line'>1.42k</span>]
  Branch (<span class='line-number'><a name='L543' href='#L543'><span>543:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>313</span>, <span class='None'>False</span>: <span class='covered-line'>73</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L543'><span>543:7</span></a></span>) to (<span class='line-number'><a href='#L543'><span>543:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (543:7)
     Condition C2 --> (543:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>313</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>  if (SizeInBits &gt;= maxSizeForAddrSpace(ST, AddrSpace, Opcode, false))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L546' href='#L546'><span>546:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>190</span>, <span class='None'>False</span>: <span class='covered-line'>1.30k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>190</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // A load is known dereferenceable up to the alignment, so it&apos;s legal to widen</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to it.</pre></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Could check dereferenceable for less aligned cases.</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  unsigned RoundedSize = NextPowerOf2(SizeInBits);</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  if (AlignInBits &lt; RoundedSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L554' href='#L554'><span>554:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>804</span>, <span class='None'>False</span>: <span class='covered-line'>502</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>804</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Do not widen if it would introduce a slow unaligned load.</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='covered-line'><pre>502</pre></td><td class='code'><pre>  const SITargetLowering *TLI = ST.getTargetLowering();</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>502</pre></td><td class='code'><pre>  unsigned Fast = 0;</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>502</pre></td><td class='code'><pre>  return TLI-&gt;allowsMisalignedMemoryAccessesImpl(</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>498</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>502</pre></td><td class='code'><pre>             RoundedSize, AddrSpace, Align(AlignInBits / 8),</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>502</pre></td><td class='code'><pre>             MachineMemOperand::MOLoad, &amp;Fast) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>502</pre></td><td class='code'><pre>         <div class='tooltip'>Fast<span class='tooltip-content'>498</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L563' href='#L563'><span>563:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>498</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L560'><span>560:10</span></a></span>) to (<span class='line-number'><a href='#L560'><span>563:14</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (560:10)
     Condition C2 --> (563:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool shouldWidenLoad(const GCNSubtarget &amp;ST, const LegalityQuery &amp;Query,</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>                            unsigned Opcode) {</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  if (Query.MMODescrs[0].Ordering != AtomicOrdering::NotAtomic)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L568' href='#L568'><span>568:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>10.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>  return shouldWidenLoad(ST, Query.MMODescrs[0].MemoryTy,</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>                         Query.MMODescrs[0].AlignInBits,</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>                         Query.Types[1].getAddressSpace(), Opcode);</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Mutates IR (typicaly a load instruction) to use a &lt;4 x s32&gt; as the initial</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// type of the operand `idx` and then to transform it to a `p8` via bitcasts</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// and inttoptr. In addition, handle vectors of p8. Returns the new type.</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static LLT castBufferRsrcFromV4I32(MachineInstr &amp;MI, MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>                                   MachineRegisterInfo &amp;MRI, unsigned Idx) {</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  MachineOperand &amp;MO = MI.getOperand(Idx);</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  const LLT PointerTy = MRI.getType(MO.getReg());</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Paranoidly prevent us from doing this multiple times.</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  if (!hasBufferRsrcWorkaround(PointerTy))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L586' href='#L586'><span>586:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>65</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return PointerTy</span>;</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  const LLT ScalarTy = getBufferRsrcScalarType(PointerTy);</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  const LLT VectorTy = getBufferRsrcRegisterType(PointerTy);</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  if (!PointerTy.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L591' href='#L591'><span>591:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Happy path: (4 x s32) -&gt; (s32, s32, s32, s32) -&gt; (p8)</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    const unsigned NumParts = PointerTy.getSizeInBits() / 32;</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    Register VectorReg = MRI.createGenericVirtualRegister(VectorTy);</pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    std::array&lt;Register, 4&gt; VectorElems;</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    B.setInsertPt(B.getMBB(), ++B.getInsertPt());</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; NumParts; <div class='tooltip'>++I<span class='tooltip-content'>256</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L599' href='#L599'><span>599:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>256</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>      VectorElems[I] =</pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='covered-line'><pre>256</pre></td><td class='code'><pre>          B.buildExtractVectorElementConstant(S32, VectorReg, I).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    B.buildMergeValues(MO, VectorElems);</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    MO.setReg(VectorReg);</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    return VectorTy;</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  Register BitcastReg = MRI.createGenericVirtualRegister(VectorTy);</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  B.setInsertPt(B.getMBB(), ++B.getInsertPt());</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  auto Scalar = B.buildBitcast(ScalarTy, BitcastReg);</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  B.buildIntToPtr(MO, Scalar);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  MO.setReg(BitcastReg);</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  return VectorTy;</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Cast a buffer resource (an address space 8 pointer) into a 4xi32, which is</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the form in which the value must be in order to be passed to the low-level</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// representations used for MUBUF/MTBUF intrinsics. This is a hack, which is</pre></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// needed in order to account for the fact that we can&apos;t define a register</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// class for s128 without breaking SelectionDAG.</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>712</pre></td><td class='code'><pre>static Register castBufferRsrcToV4I32(Register Pointer, MachineIRBuilder &amp;B) {</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>712</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='covered-line'><pre>712</pre></td><td class='code'><pre>  const LLT PointerTy = MRI.getType(Pointer);</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>712</pre></td><td class='code'><pre>  const LLT ScalarTy = getBufferRsrcScalarType(PointerTy);</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='covered-line'><pre>712</pre></td><td class='code'><pre>  const LLT VectorTy = getBufferRsrcRegisterType(PointerTy);</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>712</pre></td><td class='code'><pre>  if (!PointerTy.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L626' href='#L626'><span>626:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>711</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Special case: p8 -&gt; (s32, s32, s32, s32) -&gt; (4xs32)</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>711</pre></td><td class='code'><pre>    SmallVector&lt;Register, 4&gt; PointerParts;</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>711</pre></td><td class='code'><pre>    const unsigned NumParts = PointerTy.getSizeInBits() / 32;</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>711</pre></td><td class='code'><pre>    auto Unmerged = B.buildUnmerge(LLT::scalar(32), Pointer);</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='covered-line'><pre>3.55k</pre></td><td class='code'><pre>    for (unsigned I = 0; I &lt; NumParts; <div class='tooltip'>++I<span class='tooltip-content'>2.84k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L631' href='#L631'><span>631:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.84k</span>, <span class='None'>False</span>: <span class='covered-line'>711</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>      PointerParts.push_back(Unmerged.getReg(I));</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>711</pre></td><td class='code'><pre>    return B.buildBuildVector(VectorTy, PointerParts).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>711</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  Register Scalar = B.buildPtrToInt(ScalarTy, Pointer).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  return B.buildBitcast(VectorTy, Scalar).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>712</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void castBufferRsrcArgToV4I32(MachineInstr &amp;MI, MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>                                     unsigned Idx) {</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  MachineOperand &amp;MO = MI.getOperand(Idx);</pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  const LLT PointerTy = B.getMRI()-&gt;getType(MO.getReg());</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Paranoidly prevent us from doing this multiple times.</pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  if (!hasBufferRsrcWorkaround(PointerTy))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L645' href='#L645'><span>645:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.08k</span>, <span class='None'>False</span>: <span class='covered-line'>712</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>1.08k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>712</pre></td><td class='code'><pre>  MO.setReg(castBufferRsrcToV4I32(MO.getReg(), B));</pre></td></tr><tr><td class='line-number'><a name='L648' href='#L648'><pre>648</pre></a></td><td class='covered-line'><pre>712</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L649' href='#L649'><pre>649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L650' href='#L650'><pre>650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPULegalizerInfo::AMDGPULegalizerInfo(const GCNSubtarget &amp;ST_,</pre></td></tr><tr><td class='line-number'><a name='L651' href='#L651'><pre>651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const GCNTargetMachine &amp;TM)</pre></td></tr><tr><td class='line-number'><a name='L652' href='#L652'><pre>652</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  :  ST(ST_) {</pre></td></tr><tr><td class='line-number'><a name='L653' href='#L653'><pre>653</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  using namespace TargetOpcode;</pre></td></tr><tr><td class='line-number'><a name='L654' href='#L654'><pre>654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L655' href='#L655'><pre>655</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  auto GetAddrSpacePtr = [&amp;TM](unsigned AS) {</pre></td></tr><tr><td class='line-number'><a name='L656' href='#L656'><pre>656</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>    return LLT::pointer(AS, TM.getPointerSizeInBits(AS));</pre></td></tr><tr><td class='line-number'><a name='L657' href='#L657'><pre>657</pre></a></td><td class='covered-line'><pre>101k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L658' href='#L658'><pre>658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L659' href='#L659'><pre>659</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const LLT GlobalPtr = GetAddrSpacePtr(AMDGPUAS::GLOBAL_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L660' href='#L660'><pre>660</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const LLT ConstantPtr = GetAddrSpacePtr(AMDGPUAS::CONSTANT_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L661' href='#L661'><pre>661</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const LLT Constant32Ptr = GetAddrSpacePtr(AMDGPUAS::CONSTANT_ADDRESS_32BIT);</pre></td></tr><tr><td class='line-number'><a name='L662' href='#L662'><pre>662</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const LLT LocalPtr = GetAddrSpacePtr(AMDGPUAS::LOCAL_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L663' href='#L663'><pre>663</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const LLT RegionPtr = GetAddrSpacePtr(AMDGPUAS::REGION_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L664' href='#L664'><pre>664</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const LLT FlatPtr = GetAddrSpacePtr(AMDGPUAS::FLAT_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L665' href='#L665'><pre>665</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const LLT PrivatePtr = GetAddrSpacePtr(AMDGPUAS::PRIVATE_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L666' href='#L666'><pre>666</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const LLT BufferFatPtr = GetAddrSpacePtr(AMDGPUAS::BUFFER_FAT_POINTER);</pre></td></tr><tr><td class='line-number'><a name='L667' href='#L667'><pre>667</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const LLT RsrcPtr = GetAddrSpacePtr(AMDGPUAS::BUFFER_RESOURCE);</pre></td></tr><tr><td class='line-number'><a name='L668' href='#L668'><pre>668</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const LLT BufferStridedPtr =</pre></td></tr><tr><td class='line-number'><a name='L669' href='#L669'><pre>669</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      GetAddrSpacePtr(AMDGPUAS::BUFFER_STRIDED_POINTER);</pre></td></tr><tr><td class='line-number'><a name='L670' href='#L670'><pre>670</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L671' href='#L671'><pre>671</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const LLT CodePtr = FlatPtr;</pre></td></tr><tr><td class='line-number'><a name='L672' href='#L672'><pre>672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L673' href='#L673'><pre>673</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const std::initializer_list&lt;LLT&gt; AddrSpaces64 = {</pre></td></tr><tr><td class='line-number'><a name='L674' href='#L674'><pre>674</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    GlobalPtr, ConstantPtr, FlatPtr</pre></td></tr><tr><td class='line-number'><a name='L675' href='#L675'><pre>675</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L676' href='#L676'><pre>676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L677' href='#L677'><pre>677</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const std::initializer_list&lt;LLT&gt; AddrSpaces32 = {</pre></td></tr><tr><td class='line-number'><a name='L678' href='#L678'><pre>678</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    LocalPtr, PrivatePtr, Constant32Ptr, RegionPtr</pre></td></tr><tr><td class='line-number'><a name='L679' href='#L679'><pre>679</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L680' href='#L680'><pre>680</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L681' href='#L681'><pre>681</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const std::initializer_list&lt;LLT&gt; AddrSpaces128 = {RsrcPtr};</pre></td></tr><tr><td class='line-number'><a name='L682' href='#L682'><pre>682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L683' href='#L683'><pre>683</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const std::initializer_list&lt;LLT&gt; FPTypesBase = {</pre></td></tr><tr><td class='line-number'><a name='L684' href='#L684'><pre>684</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    S32, S64</pre></td></tr><tr><td class='line-number'><a name='L685' href='#L685'><pre>685</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L686' href='#L686'><pre>686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L687' href='#L687'><pre>687</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const std::initializer_list&lt;LLT&gt; FPTypes16 = {</pre></td></tr><tr><td class='line-number'><a name='L688' href='#L688'><pre>688</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    S32, S64, S16</pre></td></tr><tr><td class='line-number'><a name='L689' href='#L689'><pre>689</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L690' href='#L690'><pre>690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L691' href='#L691'><pre>691</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const std::initializer_list&lt;LLT&gt; FPTypesPK16 = {</pre></td></tr><tr><td class='line-number'><a name='L692' href='#L692'><pre>692</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    S32, S64, S16, V2S16</pre></td></tr><tr><td class='line-number'><a name='L693' href='#L693'><pre>693</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L694' href='#L694'><pre>694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L695' href='#L695'><pre>695</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const LLT MinScalarFPTy = ST.has16BitInsts() ? <div class='tooltip'>S16<span class='tooltip-content'>7.39k</span></div> : <div class='tooltip'>S32<span class='tooltip-content'>2.73k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L695' href='#L695'><span>695:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L696' href='#L696'><pre>696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L697' href='#L697'><pre>697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // s1 for VCC branches, s32 for SCC branches.</pre></td></tr><tr><td class='line-number'><a name='L698' href='#L698'><pre>698</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_BRCOND).legalFor({S1, S32});</pre></td></tr><tr><td class='line-number'><a name='L699' href='#L699'><pre>699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L700' href='#L700'><pre>700</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: All multiples of 32, vectors of pointers, all v2s16 pairs, more</pre></td></tr><tr><td class='line-number'><a name='L701' href='#L701'><pre>701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // elements for v3s16</pre></td></tr><tr><td class='line-number'><a name='L702' href='#L702'><pre>702</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_PHI)</pre></td></tr><tr><td class='line-number'><a name='L703' href='#L703'><pre>703</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalFor({S32, S64, V2S16, S16, V4S16, S1, S128, S256})</pre></td></tr><tr><td class='line-number'><a name='L704' href='#L704'><pre>704</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalFor(AllS32Vectors)</pre></td></tr><tr><td class='line-number'><a name='L705' href='#L705'><pre>705</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalFor(AllS64Vectors)</pre></td></tr><tr><td class='line-number'><a name='L706' href='#L706'><pre>706</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalFor(AddrSpaces64)</pre></td></tr><tr><td class='line-number'><a name='L707' href='#L707'><pre>707</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalFor(AddrSpaces32)</pre></td></tr><tr><td class='line-number'><a name='L708' href='#L708'><pre>708</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalFor(AddrSpaces128)</pre></td></tr><tr><td class='line-number'><a name='L709' href='#L709'><pre>709</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalIf(isPointer(0))</pre></td></tr><tr><td class='line-number'><a name='L710' href='#L710'><pre>710</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .clampScalar(0, S16, S256)</pre></td></tr><tr><td class='line-number'><a name='L711' href='#L711'><pre>711</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L712' href='#L712'><pre>712</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .clampMaxNumElements(0, S32, 16)</pre></td></tr><tr><td class='line-number'><a name='L713' href='#L713'><pre>713</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .moreElementsIf(isSmallOddVector(0), oneMoreElement(0))</pre></td></tr><tr><td class='line-number'><a name='L714' href='#L714'><pre>714</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L715' href='#L715'><pre>715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L716' href='#L716'><pre>716</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasVOP3PInsts() &amp;&amp; <div class='tooltip'>ST.hasAddNoCarry()<span class='tooltip-content'>5.54k</span></div> &amp;&amp; <div class='tooltip'>ST.hasIntClamp()<span class='tooltip-content'>5.54k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='None'>False</span>: <span class='covered-line'>4.58k</span>]
  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L716' href='#L716'><span>716:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L716'><span>716:7</span></a></span>) to (<span class='line-number'><a href='#L716'><span>716:67</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (716:7)
     Condition C2 --> (716:29)
     Condition C3 --> (716:51)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L717' href='#L717'><pre>717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Full set of gfx9 features.</pre></td></tr><tr><td class='line-number'><a name='L718' href='#L718'><pre>718</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    if (ST.hasScalarAddSub64()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L718' href='#L718'><span>718:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>415</span>, <span class='None'>False</span>: <span class='covered-line'>5.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L719' href='#L719'><pre>719</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>      getActionDefinitionsBuilder({G_ADD, G_SUB})</pre></td></tr><tr><td class='line-number'><a name='L720' href='#L720'><pre>720</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          .legalFor({S64, S32, S16, V2S16})</pre></td></tr><tr><td class='line-number'><a name='L721' href='#L721'><pre>721</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          .clampMaxNumElementsStrict(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L722' href='#L722'><pre>722</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L723' href='#L723'><pre>723</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          .minScalar(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L724' href='#L724'><pre>724</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          .widenScalarToNextMultipleOf(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L725' href='#L725'><pre>725</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          .maxScalar(0, S32);</pre></td></tr><tr><td class='line-number'><a name='L726' href='#L726'><pre>726</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L727' href='#L727'><pre>727</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>      getActionDefinitionsBuilder({G_ADD, G_SUB})</pre></td></tr><tr><td class='line-number'><a name='L728' href='#L728'><pre>728</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>          .legalFor({S32, S16, V2S16})</pre></td></tr><tr><td class='line-number'><a name='L729' href='#L729'><pre>729</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>          .clampMaxNumElementsStrict(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L730' href='#L730'><pre>730</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>          .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L731' href='#L731'><pre>731</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>          .minScalar(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L732' href='#L732'><pre>732</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>          .widenScalarToNextMultipleOf(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L733' href='#L733'><pre>733</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>          .maxScalar(0, S32);</pre></td></tr><tr><td class='line-number'><a name='L734' href='#L734'><pre>734</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L735' href='#L735'><pre>735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L736' href='#L736'><pre>736</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    if (ST.hasScalarSMulU64()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L736' href='#L736'><span>736:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>415</span>, <span class='None'>False</span>: <span class='covered-line'>5.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L737' href='#L737'><pre>737</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>      getActionDefinitionsBuilder(G_MUL)</pre></td></tr><tr><td class='line-number'><a name='L738' href='#L738'><pre>738</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          .legalFor({S64, S32, S16, V2S16})</pre></td></tr><tr><td class='line-number'><a name='L739' href='#L739'><pre>739</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          .clampMaxNumElementsStrict(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L740' href='#L740'><pre>740</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L741' href='#L741'><pre>741</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          .minScalar(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L742' href='#L742'><pre>742</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          .widenScalarToNextMultipleOf(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L743' href='#L743'><pre>743</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>          .custom();</pre></td></tr><tr><td class='line-number'><a name='L744' href='#L744'><pre>744</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L745' href='#L745'><pre>745</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>      getActionDefinitionsBuilder(G_MUL)</pre></td></tr><tr><td class='line-number'><a name='L746' href='#L746'><pre>746</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>          .legalFor({S32, S16, V2S16})</pre></td></tr><tr><td class='line-number'><a name='L747' href='#L747'><pre>747</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>          .clampMaxNumElementsStrict(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L748' href='#L748'><pre>748</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>          .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L749' href='#L749'><pre>749</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>          .minScalar(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L750' href='#L750'><pre>750</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>          .widenScalarToNextMultipleOf(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L751' href='#L751'><pre>751</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>          .custom();</pre></td></tr><tr><td class='line-number'><a name='L752' href='#L752'><pre>752</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L753' href='#L753'><pre>753</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    assert(ST.hasMad64_32());</pre></td></tr><tr><td class='line-number'><a name='L754' href='#L754'><pre>754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L755' href='#L755'><pre>755</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_UADDSAT, G_USUBSAT, G_SADDSAT, G_SSUBSAT})</pre></td></tr><tr><td class='line-number'><a name='L756' href='#L756'><pre>756</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .legalFor({S32, S16, V2S16}) // Clamp modifier</pre></td></tr><tr><td class='line-number'><a name='L757' href='#L757'><pre>757</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .minScalarOrElt(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L758' href='#L758'><pre>758</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .clampMaxNumElementsStrict(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L759' href='#L759'><pre>759</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L760' href='#L760'><pre>760</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L761' href='#L761'><pre>761</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L762' href='#L762'><pre>762</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>4.58k</span></div><div class='tooltip'>ST.has16BitInsts()<span class='tooltip-content'>4.58k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L762' href='#L762'><span>762:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L763' href='#L763'><pre>763</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_ADD, G_SUB})</pre></td></tr><tr><td class='line-number'><a name='L764' href='#L764'><pre>764</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .legalFor({S32, S16})</pre></td></tr><tr><td class='line-number'><a name='L765' href='#L765'><pre>765</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .minScalar(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L766' href='#L766'><pre>766</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .widenScalarToNextMultipleOf(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L767' href='#L767'><pre>767</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .maxScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L768' href='#L768'><pre>768</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L769' href='#L769'><pre>769</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L770' href='#L770'><pre>770</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_MUL)</pre></td></tr><tr><td class='line-number'><a name='L771' href='#L771'><pre>771</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .legalFor({S32, S16})</pre></td></tr><tr><td class='line-number'><a name='L772' href='#L772'><pre>772</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L773' href='#L773'><pre>773</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .minScalar(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L774' href='#L774'><pre>774</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .widenScalarToNextMultipleOf(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L775' href='#L775'><pre>775</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .custom();</pre></td></tr><tr><td class='line-number'><a name='L776' href='#L776'><pre>776</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    assert(ST.hasMad64_32());</pre></td></tr><tr><td class='line-number'><a name='L777' href='#L777'><pre>777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L778' href='#L778'><pre>778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Technically the saturating operations require clamp bit support, but this</pre></td></tr><tr><td class='line-number'><a name='L779' href='#L779'><pre>779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // was introduced at the same time as 16-bit operations.</pre></td></tr><tr><td class='line-number'><a name='L780' href='#L780'><pre>780</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_UADDSAT, G_USUBSAT})</pre></td></tr><tr><td class='line-number'><a name='L781' href='#L781'><pre>781</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .legalFor({S32, S16}) // Clamp modifier</pre></td></tr><tr><td class='line-number'><a name='L782' href='#L782'><pre>782</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .minScalar(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L783' href='#L783'><pre>783</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L784' href='#L784'><pre>784</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(0, 16)</pre></td></tr><tr><td class='line-number'><a name='L785' href='#L785'><pre>785</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L786' href='#L786'><pre>786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L787' href='#L787'><pre>787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We&apos;re just lowering this, but it helps get a better result to try to</pre></td></tr><tr><td class='line-number'><a name='L788' href='#L788'><pre>788</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // coerce to the desired type first.</pre></td></tr><tr><td class='line-number'><a name='L789' href='#L789'><pre>789</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_SADDSAT, G_SSUBSAT})</pre></td></tr><tr><td class='line-number'><a name='L790' href='#L790'><pre>790</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .minScalar(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L791' href='#L791'><pre>791</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L792' href='#L792'><pre>792</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L793' href='#L793'><pre>793</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L794' href='#L794'><pre>794</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_ADD, G_SUB})</pre></td></tr><tr><td class='line-number'><a name='L795' href='#L795'><pre>795</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .legalFor({S32})</pre></td></tr><tr><td class='line-number'><a name='L796' href='#L796'><pre>796</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .widenScalarToNextMultipleOf(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L797' href='#L797'><pre>797</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .clampScalar(0, S32, S32)</pre></td></tr><tr><td class='line-number'><a name='L798' href='#L798'><pre>798</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L799' href='#L799'><pre>799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L800' href='#L800'><pre>800</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    auto &amp;Mul = getActionDefinitionsBuilder(G_MUL)</pre></td></tr><tr><td class='line-number'><a name='L801' href='#L801'><pre>801</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .legalFor({S32})</pre></td></tr><tr><td class='line-number'><a name='L802' href='#L802'><pre>802</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L803' href='#L803'><pre>803</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .minScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L804' href='#L804'><pre>804</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .widenScalarToNextMultipleOf(0, 32);</pre></td></tr><tr><td class='line-number'><a name='L805' href='#L805'><pre>805</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L806' href='#L806'><pre>806</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    if (ST.hasMad64_32())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L806' href='#L806'><span>806:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19k</span>, <span class='None'>False</span>: <span class='covered-line'>1.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L807' href='#L807'><pre>807</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>      Mul.custom();</pre></td></tr><tr><td class='line-number'><a name='L808' href='#L808'><pre>808</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L809' href='#L809'><pre>809</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>      Mul.maxScalar(0, S32);</pre></td></tr><tr><td class='line-number'><a name='L810' href='#L810'><pre>810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L811' href='#L811'><pre>811</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    if (ST.hasIntClamp()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L811' href='#L811'><span>811:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L812' href='#L812'><pre>812</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      getActionDefinitionsBuilder({G_UADDSAT, G_USUBSAT})</span></pre></td></tr><tr><td class='line-number'><a name='L813' href='#L813'><pre>813</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        .legalFor({S32}) // Clamp modifier.</span></pre></td></tr><tr><td class='line-number'><a name='L814' href='#L814'><pre>814</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        .scalarize(0)</span></pre></td></tr><tr><td class='line-number'><a name='L815' href='#L815'><pre>815</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        .minScalarOrElt(0, S32)</span></pre></td></tr><tr><td class='line-number'><a name='L816' href='#L816'><pre>816</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        .lower();</span></pre></td></tr><tr><td class='line-number'><a name='L817' href='#L817'><pre>817</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre><span class='red'>    }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L818' href='#L818'><pre>818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Clamp bit support was added in VI, along with 16-bit operations.</pre></td></tr><tr><td class='line-number'><a name='L819' href='#L819'><pre>819</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      getActionDefinitionsBuilder({G_UADDSAT, G_USUBSAT})</pre></td></tr><tr><td class='line-number'><a name='L820' href='#L820'><pre>820</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>        .minScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L821' href='#L821'><pre>821</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>        .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L822' href='#L822'><pre>822</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>        .lower();</pre></td></tr><tr><td class='line-number'><a name='L823' href='#L823'><pre>823</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L824' href='#L824'><pre>824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L825' href='#L825'><pre>825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: DAG expansion gets better results. The widening uses the smaller</pre></td></tr><tr><td class='line-number'><a name='L826' href='#L826'><pre>826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // range values and goes for the min/max lowering directly.</pre></td></tr><tr><td class='line-number'><a name='L827' href='#L827'><pre>827</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_SADDSAT, G_SSUBSAT})</pre></td></tr><tr><td class='line-number'><a name='L828' href='#L828'><pre>828</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .minScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L829' href='#L829'><pre>829</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L830' href='#L830'><pre>830</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L831' href='#L831'><pre>831</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L832' href='#L832'><pre>832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L833' href='#L833'><pre>833</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(</pre></td></tr><tr><td class='line-number'><a name='L834' href='#L834'><pre>834</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      {G_SDIV, G_UDIV, G_SREM, G_UREM, G_SDIVREM, G_UDIVREM})</pre></td></tr><tr><td class='line-number'><a name='L835' href='#L835'><pre>835</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .customFor({S32, S64})</pre></td></tr><tr><td class='line-number'><a name='L836' href='#L836'><pre>836</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .clampScalar(0, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L837' href='#L837'><pre>837</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L838' href='#L838'><pre>838</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L839' href='#L839'><pre>839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L840' href='#L840'><pre>840</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;Mulh = getActionDefinitionsBuilder({G_UMULH, G_SMULH})</pre></td></tr><tr><td class='line-number'><a name='L841' href='#L841'><pre>841</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                   .legalFor({S32})</pre></td></tr><tr><td class='line-number'><a name='L842' href='#L842'><pre>842</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                   .maxScalar(0, S32);</pre></td></tr><tr><td class='line-number'><a name='L843' href='#L843'><pre>843</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L844' href='#L844'><pre>844</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasVOP3PInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L844' href='#L844'><span>844:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='None'>False</span>: <span class='covered-line'>4.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L845' href='#L845'><pre>845</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    Mulh</pre></td></tr><tr><td class='line-number'><a name='L846' href='#L846'><pre>846</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .clampMaxNumElements(0, S8, 2)</pre></td></tr><tr><td class='line-number'><a name='L847' href='#L847'><pre>847</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .lowerFor({V2S8});</pre></td></tr><tr><td class='line-number'><a name='L848' href='#L848'><pre>848</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L849' href='#L849'><pre>849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L850' href='#L850'><pre>850</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  Mulh</pre></td></tr><tr><td class='line-number'><a name='L851' href='#L851'><pre>851</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L852' href='#L852'><pre>852</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .lower();</pre></td></tr><tr><td class='line-number'><a name='L853' href='#L853'><pre>853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L854' href='#L854'><pre>854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Report legal for any types we can handle anywhere. For the cases only legal</pre></td></tr><tr><td class='line-number'><a name='L855' href='#L855'><pre>855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // on the SALU, RegBankSelect will be able to re-legalize.</pre></td></tr><tr><td class='line-number'><a name='L856' href='#L856'><pre>856</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_AND, G_OR, G_XOR})</pre></td></tr><tr><td class='line-number'><a name='L857' href='#L857'><pre>857</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({S32, S1, S64, V2S32, S16, V2S16, V4S16})</pre></td></tr><tr><td class='line-number'><a name='L858' href='#L858'><pre>858</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L859' href='#L859'><pre>859</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .moreElementsIf(isSmallOddVector(0), oneMoreElement(0))</pre></td></tr><tr><td class='line-number'><a name='L860' href='#L860'><pre>860</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .fewerElementsIf(vectorWiderThan(0, 64), fewerEltsToSize64Vector(0))</pre></td></tr><tr><td class='line-number'><a name='L861' href='#L861'><pre>861</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(0)</pre></td></tr><tr><td class='line-number'><a name='L862' href='#L862'><pre>862</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L863' href='#L863'><pre>863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L864' href='#L864'><pre>864</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(</pre></td></tr><tr><td class='line-number'><a name='L865' href='#L865'><pre>865</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      {G_UADDO, G_USUBO, G_UADDE, G_SADDE, G_USUBE, G_SSUBE})</pre></td></tr><tr><td class='line-number'><a name='L866' href='#L866'><pre>866</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalFor({{S32, S1}, {S32, S32}})</pre></td></tr><tr><td class='line-number'><a name='L867' href='#L867'><pre>867</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .clampScalar(0, S32, S32)</pre></td></tr><tr><td class='line-number'><a name='L868' href='#L868'><pre>868</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L869' href='#L869'><pre>869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L870' href='#L870'><pre>870</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_BITCAST)</pre></td></tr><tr><td class='line-number'><a name='L871' href='#L871'><pre>871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Don&apos;t worry about the size constraint.</pre></td></tr><tr><td class='line-number'><a name='L872' href='#L872'><pre>872</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalIf(all(isRegisterClassType(0), isRegisterClassType(1)))</pre></td></tr><tr><td class='line-number'><a name='L873' href='#L873'><pre>873</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L874' href='#L874'><pre>874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L875' href='#L875'><pre>875</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_CONSTANT)</pre></td></tr><tr><td class='line-number'><a name='L876' href='#L876'><pre>876</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({S1, S32, S64, S16, GlobalPtr,</pre></td></tr><tr><td class='line-number'><a name='L877' href='#L877'><pre>877</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>               LocalPtr, ConstantPtr, PrivatePtr, FlatPtr })</pre></td></tr><tr><td class='line-number'><a name='L878' href='#L878'><pre>878</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalIf(isPointer(0))</pre></td></tr><tr><td class='line-number'><a name='L879' href='#L879'><pre>879</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L880' href='#L880'><pre>880</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(0);</pre></td></tr><tr><td class='line-number'><a name='L881' href='#L881'><pre>881</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L882' href='#L882'><pre>882</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_FCONSTANT)</pre></td></tr><tr><td class='line-number'><a name='L883' href='#L883'><pre>883</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({S32, S64, S16})</pre></td></tr><tr><td class='line-number'><a name='L884' href='#L884'><pre>884</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, S16, S64);</pre></td></tr><tr><td class='line-number'><a name='L885' href='#L885'><pre>885</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L886' href='#L886'><pre>886</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_IMPLICIT_DEF, G_FREEZE})</pre></td></tr><tr><td class='line-number'><a name='L887' href='#L887'><pre>887</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalIf(isRegisterType(0))</pre></td></tr><tr><td class='line-number'><a name='L888' href='#L888'><pre>888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // s1 and s16 are special cases because they have legal operations on</pre></td></tr><tr><td class='line-number'><a name='L889' href='#L889'><pre>889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // them, but don&apos;t really occupy registers in the normal way.</pre></td></tr><tr><td class='line-number'><a name='L890' href='#L890'><pre>890</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalFor({S1, S16})</pre></td></tr><tr><td class='line-number'><a name='L891' href='#L891'><pre>891</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .moreElementsIf(isSmallOddVector(0), oneMoreElement(0))</pre></td></tr><tr><td class='line-number'><a name='L892' href='#L892'><pre>892</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .clampScalarOrElt(0, S32, MaxScalar)</pre></td></tr><tr><td class='line-number'><a name='L893' href='#L893'><pre>893</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L894' href='#L894'><pre>894</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .clampMaxNumElements(0, S32, 16);</pre></td></tr><tr><td class='line-number'><a name='L895' href='#L895'><pre>895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L896' href='#L896'><pre>896</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_FRAME_INDEX).legalFor({PrivatePtr});</pre></td></tr><tr><td class='line-number'><a name='L897' href='#L897'><pre>897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L898' href='#L898'><pre>898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the amount is divergent, we have to do a wave reduction to get the</pre></td></tr><tr><td class='line-number'><a name='L899' href='#L899'><pre>899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // maximum value, so this is expanded during RegBankSelect.</pre></td></tr><tr><td class='line-number'><a name='L900' href='#L900'><pre>900</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_DYN_STACKALLOC)</pre></td></tr><tr><td class='line-number'><a name='L901' href='#L901'><pre>901</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{PrivatePtr, S32}});</pre></td></tr><tr><td class='line-number'><a name='L902' href='#L902'><pre>902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L903' href='#L903'><pre>903</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_STACKSAVE)</pre></td></tr><tr><td class='line-number'><a name='L904' href='#L904'><pre>904</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .customFor({PrivatePtr});</pre></td></tr><tr><td class='line-number'><a name='L905' href='#L905'><pre>905</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_STACKRESTORE)</pre></td></tr><tr><td class='line-number'><a name='L906' href='#L906'><pre>906</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({PrivatePtr});</pre></td></tr><tr><td class='line-number'><a name='L907' href='#L907'><pre>907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L908' href='#L908'><pre>908</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_GET_FPENV, G_SET_FPENV}).customFor({S64});</pre></td></tr><tr><td class='line-number'><a name='L909' href='#L909'><pre>909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L910' href='#L910'><pre>910</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_GLOBAL_VALUE)</pre></td></tr><tr><td class='line-number'><a name='L911' href='#L911'><pre>911</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .customIf(typeIsNot(0, PrivatePtr));</pre></td></tr><tr><td class='line-number'><a name='L912' href='#L912'><pre>912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L913' href='#L913'><pre>913</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_BLOCK_ADDR).legalFor({CodePtr});</pre></td></tr><tr><td class='line-number'><a name='L914' href='#L914'><pre>914</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L915' href='#L915'><pre>915</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;FPOpActions = getActionDefinitionsBuilder(</pre></td></tr><tr><td class='line-number'><a name='L916' href='#L916'><pre>916</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    { G_FADD, G_FMUL, G_FMA, G_FCANONICALIZE,</pre></td></tr><tr><td class='line-number'><a name='L917' href='#L917'><pre>917</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      G_STRICT_FADD, G_STRICT_FMUL, G_STRICT_FMA})</pre></td></tr><tr><td class='line-number'><a name='L918' href='#L918'><pre>918</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({S32, S64});</pre></td></tr><tr><td class='line-number'><a name='L919' href='#L919'><pre>919</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;TrigActions = getActionDefinitionsBuilder({G_FSIN, G_FCOS})</pre></td></tr><tr><td class='line-number'><a name='L920' href='#L920'><pre>920</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .customFor({S32, S64});</pre></td></tr><tr><td class='line-number'><a name='L921' href='#L921'><pre>921</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;FDIVActions = getActionDefinitionsBuilder(G_FDIV)</pre></td></tr><tr><td class='line-number'><a name='L922' href='#L922'><pre>922</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .customFor({S32, S64});</pre></td></tr><tr><td class='line-number'><a name='L923' href='#L923'><pre>923</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L924' href='#L924'><pre>924</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L924' href='#L924'><span>924:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L925' href='#L925'><pre>925</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    if (ST.hasVOP3PInsts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L925' href='#L925'><span>925:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='None'>False</span>: <span class='covered-line'>1.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L926' href='#L926'><pre>926</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      FPOpActions.legalFor({S16, V2S16});</pre></td></tr><tr><td class='line-number'><a name='L927' href='#L927'><pre>927</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L928' href='#L928'><pre>928</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      FPOpActions.legalFor({S16});</pre></td></tr><tr><td class='line-number'><a name='L929' href='#L929'><pre>929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L930' href='#L930'><pre>930</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    TrigActions.customFor({S16});</pre></td></tr><tr><td class='line-number'><a name='L931' href='#L931'><pre>931</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    FDIVActions.customFor({S16});</pre></td></tr><tr><td class='line-number'><a name='L932' href='#L932'><pre>932</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L933' href='#L933'><pre>933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L934' href='#L934'><pre>934</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasPackedFP32Ops()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L934' href='#L934'><span>934:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>553</span>, <span class='None'>False</span>: <span class='covered-line'>9.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L935' href='#L935'><pre>935</pre></a></td><td class='covered-line'><pre>553</pre></td><td class='code'><pre>    FPOpActions.legalFor({V2S32});</pre></td></tr><tr><td class='line-number'><a name='L936' href='#L936'><pre>936</pre></a></td><td class='covered-line'><pre>553</pre></td><td class='code'><pre>    FPOpActions.clampMaxNumElementsStrict(0, S32, 2);</pre></td></tr><tr><td class='line-number'><a name='L937' href='#L937'><pre>937</pre></a></td><td class='covered-line'><pre>553</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L938' href='#L938'><pre>938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L939' href='#L939'><pre>939</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;MinNumMaxNum = getActionDefinitionsBuilder({</pre></td></tr><tr><td class='line-number'><a name='L940' href='#L940'><pre>940</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      G_FMINNUM, G_FMAXNUM, G_FMINNUM_IEEE, G_FMAXNUM_IEEE});</pre></td></tr><tr><td class='line-number'><a name='L941' href='#L941'><pre>941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L942' href='#L942'><pre>942</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasVOP3PInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L942' href='#L942'><span>942:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='None'>False</span>: <span class='covered-line'>4.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L943' href='#L943'><pre>943</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    MinNumMaxNum.customFor(FPTypesPK16)</pre></td></tr><tr><td class='line-number'><a name='L944' href='#L944'><pre>944</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .moreElementsIf(isSmallOddVector(0), oneMoreElement(0))</pre></td></tr><tr><td class='line-number'><a name='L945' href='#L945'><pre>945</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .clampMaxNumElements(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L946' href='#L946'><pre>946</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .clampScalar(0, S16, S64)</pre></td></tr><tr><td class='line-number'><a name='L947' href='#L947'><pre>947</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L948' href='#L948'><pre>948</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>4.58k</span></div><div class='tooltip'>ST.has16BitInsts()<span class='tooltip-content'>4.58k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L948' href='#L948'><span>948:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L949' href='#L949'><pre>949</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    MinNumMaxNum.customFor(FPTypes16)</pre></td></tr><tr><td class='line-number'><a name='L950' href='#L950'><pre>950</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .clampScalar(0, S16, S64)</pre></td></tr><tr><td class='line-number'><a name='L951' href='#L951'><pre>951</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L952' href='#L952'><pre>952</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L953' href='#L953'><pre>953</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    MinNumMaxNum.customFor(FPTypesBase)</pre></td></tr><tr><td class='line-number'><a name='L954' href='#L954'><pre>954</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .clampScalar(0, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L955' href='#L955'><pre>955</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L956' href='#L956'><pre>956</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L957' href='#L957'><pre>957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L958' href='#L958'><pre>958</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasVOP3PInsts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L958' href='#L958'><span>958:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='None'>False</span>: <span class='covered-line'>4.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L959' href='#L959'><pre>959</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    FPOpActions.clampMaxNumElementsStrict(0, S16, 2);</pre></td></tr><tr><td class='line-number'><a name='L960' href='#L960'><pre>960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L961' href='#L961'><pre>961</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  FPOpActions</pre></td></tr><tr><td class='line-number'><a name='L962' href='#L962'><pre>962</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L963' href='#L963'><pre>963</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, ST.has16BitInsts() ? <div class='tooltip'>S16<span class='tooltip-content'>7.39k</span></div> : <div class='tooltip'>S32<span class='tooltip-content'>2.73k</span></div>, S64);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L963' href='#L963'><span>963:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L964' href='#L964'><pre>964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L965' href='#L965'><pre>965</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  TrigActions</pre></td></tr><tr><td class='line-number'><a name='L966' href='#L966'><pre>966</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L967' href='#L967'><pre>967</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, ST.has16BitInsts() ? <div class='tooltip'>S16<span class='tooltip-content'>7.39k</span></div> : <div class='tooltip'>S32<span class='tooltip-content'>2.73k</span></div>, S64);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L967' href='#L967'><span>967:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L968' href='#L968'><pre>968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L969' href='#L969'><pre>969</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  FDIVActions</pre></td></tr><tr><td class='line-number'><a name='L970' href='#L970'><pre>970</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L971' href='#L971'><pre>971</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, ST.has16BitInsts() ? <div class='tooltip'>S16<span class='tooltip-content'>7.39k</span></div> : <div class='tooltip'>S32<span class='tooltip-content'>2.73k</span></div>, S64);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L971' href='#L971'><span>971:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L972' href='#L972'><pre>972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L973' href='#L973'><pre>973</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_FNEG, G_FABS})</pre></td></tr><tr><td class='line-number'><a name='L974' href='#L974'><pre>974</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor(FPTypesPK16)</pre></td></tr><tr><td class='line-number'><a name='L975' href='#L975'><pre>975</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampMaxNumElementsStrict(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L976' href='#L976'><pre>976</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L977' href='#L977'><pre>977</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, S16, S64);</pre></td></tr><tr><td class='line-number'><a name='L978' href='#L978'><pre>978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L979' href='#L979'><pre>979</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L979' href='#L979'><span>979:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L980' href='#L980'><pre>980</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_FSQRT)</pre></td></tr><tr><td class='line-number'><a name='L981' href='#L981'><pre>981</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .legalFor({S16})</pre></td></tr><tr><td class='line-number'><a name='L982' href='#L982'><pre>982</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .customFor({S32, S64})</pre></td></tr><tr><td class='line-number'><a name='L983' href='#L983'><pre>983</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L984' href='#L984'><pre>984</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .unsupported();</pre></td></tr><tr><td class='line-number'><a name='L985' href='#L985'><pre>985</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_FFLOOR)</pre></td></tr><tr><td class='line-number'><a name='L986' href='#L986'><pre>986</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .legalFor({S32, S64, S16})</pre></td></tr><tr><td class='line-number'><a name='L987' href='#L987'><pre>987</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L988' href='#L988'><pre>988</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .clampScalar(0, S16, S64);</pre></td></tr><tr><td class='line-number'><a name='L989' href='#L989'><pre>989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L990' href='#L990'><pre>990</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_FLDEXP, G_STRICT_FLDEXP})</pre></td></tr><tr><td class='line-number'><a name='L991' href='#L991'><pre>991</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .legalFor({{S32, S32}, {S64, S32}, {S16, S16}})</pre></td></tr><tr><td class='line-number'><a name='L992' href='#L992'><pre>992</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L993' href='#L993'><pre>993</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .maxScalarIf(typeIs(0, S16), 1, S16)</pre></td></tr><tr><td class='line-number'><a name='L994' href='#L994'><pre>994</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .clampScalar(1, S32, S32)</pre></td></tr><tr><td class='line-number'><a name='L995' href='#L995'><pre>995</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L996' href='#L996'><pre>996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L997' href='#L997'><pre>997</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_FFREXP)</pre></td></tr><tr><td class='line-number'><a name='L998' href='#L998'><pre>998</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .customFor({{S32, S32}, {S64, S32}, {S16, S16}, {S16, S32}})</pre></td></tr><tr><td class='line-number'><a name='L999' href='#L999'><pre>999</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1000' href='#L1000'><pre>1000</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1001' href='#L1001'><pre>1001</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1002' href='#L1002'><pre>1002</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_FSQRT)</pre></td></tr><tr><td class='line-number'><a name='L1003' href='#L1003'><pre>1003</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .customFor({S32, S64, S16})</pre></td></tr><tr><td class='line-number'><a name='L1004' href='#L1004'><pre>1004</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1005' href='#L1005'><pre>1005</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .unsupported();</pre></td></tr><tr><td class='line-number'><a name='L1006' href='#L1006'><pre>1006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1007' href='#L1007'><pre>1007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1008' href='#L1008'><pre>1008</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    if (ST.hasFractBug()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1008' href='#L1008'><span>1008:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.54k</span>, <span class='None'>False</span>: <span class='covered-line'>1.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1009' href='#L1009'><pre>1009</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>      getActionDefinitionsBuilder(G_FFLOOR)</pre></td></tr><tr><td class='line-number'><a name='L1010' href='#L1010'><pre>1010</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>        .customFor({S64})</pre></td></tr><tr><td class='line-number'><a name='L1011' href='#L1011'><pre>1011</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>        .legalFor({S32, S64})</pre></td></tr><tr><td class='line-number'><a name='L1012' href='#L1012'><pre>1012</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>        .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1013' href='#L1013'><pre>1013</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>        .clampScalar(0, S32, S64);</pre></td></tr><tr><td class='line-number'><a name='L1014' href='#L1014'><pre>1014</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1015' href='#L1015'><pre>1015</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>      getActionDefinitionsBuilder(G_FFLOOR)</pre></td></tr><tr><td class='line-number'><a name='L1016' href='#L1016'><pre>1016</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>        .legalFor({S32, S64})</pre></td></tr><tr><td class='line-number'><a name='L1017' href='#L1017'><pre>1017</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>        .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1018' href='#L1018'><pre>1018</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>        .clampScalar(0, S32, S64);</pre></td></tr><tr><td class='line-number'><a name='L1019' href='#L1019'><pre>1019</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1020' href='#L1020'><pre>1020</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1021' href='#L1021'><pre>1021</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_FLDEXP, G_STRICT_FLDEXP})</pre></td></tr><tr><td class='line-number'><a name='L1022' href='#L1022'><pre>1022</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .legalFor({{S32, S32}, {S64, S32}})</pre></td></tr><tr><td class='line-number'><a name='L1023' href='#L1023'><pre>1023</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1024' href='#L1024'><pre>1024</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .clampScalar(0, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1025' href='#L1025'><pre>1025</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .clampScalar(1, S32, S32)</pre></td></tr><tr><td class='line-number'><a name='L1026' href='#L1026'><pre>1026</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1027' href='#L1027'><pre>1027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1028' href='#L1028'><pre>1028</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_FFREXP)</pre></td></tr><tr><td class='line-number'><a name='L1029' href='#L1029'><pre>1029</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .customFor({{S32, S32}, {S64, S32}})</pre></td></tr><tr><td class='line-number'><a name='L1030' href='#L1030'><pre>1030</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1031' href='#L1031'><pre>1031</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .minScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L1032' href='#L1032'><pre>1032</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .clampScalar(1, S32, S32)</pre></td></tr><tr><td class='line-number'><a name='L1033' href='#L1033'><pre>1033</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1034' href='#L1034'><pre>1034</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1035' href='#L1035'><pre>1035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1036' href='#L1036'><pre>1036</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_FPTRUNC)</pre></td></tr><tr><td class='line-number'><a name='L1037' href='#L1037'><pre>1037</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{S32, S64}, {S16, S32}})</pre></td></tr><tr><td class='line-number'><a name='L1038' href='#L1038'><pre>1038</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1039' href='#L1039'><pre>1039</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .lower();</pre></td></tr><tr><td class='line-number'><a name='L1040' href='#L1040'><pre>1040</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1041' href='#L1041'><pre>1041</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_FPEXT)</pre></td></tr><tr><td class='line-number'><a name='L1042' href='#L1042'><pre>1042</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{S64, S32}, {S32, S16}})</pre></td></tr><tr><td class='line-number'><a name='L1043' href='#L1043'><pre>1043</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .narrowScalarFor({{S64, S16}}, changeTo(0, S32))</pre></td></tr><tr><td class='line-number'><a name='L1044' href='#L1044'><pre>1044</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L1045' href='#L1045'><pre>1045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1046' href='#L1046'><pre>1046</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;FSubActions = getActionDefinitionsBuilder({G_FSUB, G_STRICT_FSUB});</pre></td></tr><tr><td class='line-number'><a name='L1047' href='#L1047'><pre>1047</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1047' href='#L1047'><span>1047:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1048' href='#L1048'><pre>1048</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    FSubActions</pre></td></tr><tr><td class='line-number'><a name='L1049' href='#L1049'><pre>1049</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Use actual fsub instruction</pre></td></tr><tr><td class='line-number'><a name='L1050' href='#L1050'><pre>1050</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .legalFor({S32, S16})</pre></td></tr><tr><td class='line-number'><a name='L1051' href='#L1051'><pre>1051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Must use fadd + fneg</pre></td></tr><tr><td class='line-number'><a name='L1052' href='#L1052'><pre>1052</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .lowerFor({S64, V2S16});</pre></td></tr><tr><td class='line-number'><a name='L1053' href='#L1053'><pre>1053</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1054' href='#L1054'><pre>1054</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    FSubActions</pre></td></tr><tr><td class='line-number'><a name='L1055' href='#L1055'><pre>1055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Use actual fsub instruction</pre></td></tr><tr><td class='line-number'><a name='L1056' href='#L1056'><pre>1056</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .legalFor({S32})</pre></td></tr><tr><td class='line-number'><a name='L1057' href='#L1057'><pre>1057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Must use fadd + fneg</pre></td></tr><tr><td class='line-number'><a name='L1058' href='#L1058'><pre>1058</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .lowerFor({S64, S16, V2S16});</pre></td></tr><tr><td class='line-number'><a name='L1059' href='#L1059'><pre>1059</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1060' href='#L1060'><pre>1060</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1061' href='#L1061'><pre>1061</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  FSubActions</pre></td></tr><tr><td class='line-number'><a name='L1062' href='#L1062'><pre>1062</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1063' href='#L1063'><pre>1063</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, S32, S64);</pre></td></tr><tr><td class='line-number'><a name='L1064' href='#L1064'><pre>1064</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1065' href='#L1065'><pre>1065</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Whether this is legal depends on the floating point mode for the function.</pre></td></tr><tr><td class='line-number'><a name='L1066' href='#L1066'><pre>1066</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;FMad = getActionDefinitionsBuilder(G_FMAD);</pre></td></tr><tr><td class='line-number'><a name='L1067' href='#L1067'><pre>1067</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasMadF16() &amp;&amp; <div class='tooltip'>ST.hasMadMacF32Insts()<span class='tooltip-content'>4.45k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1067' href='#L1067'><span>1067:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.45k</span>, <span class='None'>False</span>: <span class='covered-line'>5.67k</span>]
  Branch (<span class='line-number'><a name='L1067' href='#L1067'><span>1067:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.26k</span>, <span class='None'>False</span>: <span class='covered-line'>187</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1067'><span>1067:7</span></a></span>) to (<span class='line-number'><a href='#L1067'><span>1067:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1067:7)
     Condition C2 --> (1067:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1068' href='#L1068'><pre>1068</pre></a></td><td class='covered-line'><pre>4.26k</pre></td><td class='code'><pre>    FMad.customFor({S32, S16});</pre></td></tr><tr><td class='line-number'><a name='L1069' href='#L1069'><pre>1069</pre></a></td><td class='covered-line'><pre>5.86k</pre></td><td class='code'><pre>  else if (ST.hasMadMacF32Insts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1069' href='#L1069'><span>1069:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.55k</span>, <span class='None'>False</span>: <span class='covered-line'>3.31k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1070' href='#L1070'><pre>1070</pre></a></td><td class='covered-line'><pre>2.55k</pre></td><td class='code'><pre>    FMad.customFor({S32});</pre></td></tr><tr><td class='line-number'><a name='L1071' href='#L1071'><pre>1071</pre></a></td><td class='covered-line'><pre>3.31k</pre></td><td class='code'><pre>  else if (ST.hasMadF16())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1071' href='#L1071'><span>1071:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>187</span>, <span class='None'>False</span>: <span class='covered-line'>3.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1072' href='#L1072'><pre>1072</pre></a></td><td class='covered-line'><pre>187</pre></td><td class='code'><pre>    FMad.customFor({S16});</pre></td></tr><tr><td class='line-number'><a name='L1073' href='#L1073'><pre>1073</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  FMad.scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1074' href='#L1074'><pre>1074</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1075' href='#L1075'><pre>1075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1076' href='#L1076'><pre>1076</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;FRem = getActionDefinitionsBuilder(G_FREM);</pre></td></tr><tr><td class='line-number'><a name='L1077' href='#L1077'><pre>1077</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1077' href='#L1077'><span>1077:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1078' href='#L1078'><pre>1078</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    FRem.customFor({S16, S32, S64});</pre></td></tr><tr><td class='line-number'><a name='L1079' href='#L1079'><pre>1079</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1080' href='#L1080'><pre>1080</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    FRem.minScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L1081' href='#L1081'><pre>1081</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>        .customFor({S32, S64});</pre></td></tr><tr><td class='line-number'><a name='L1082' href='#L1082'><pre>1082</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1083' href='#L1083'><pre>1083</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  FRem.scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L1084' href='#L1084'><pre>1084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1085' href='#L1085'><pre>1085</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Do we need to clamp maximum bitwidth?</pre></td></tr><tr><td class='line-number'><a name='L1086' href='#L1086'><pre>1086</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_TRUNC)</pre></td></tr><tr><td class='line-number'><a name='L1087' href='#L1087'><pre>1087</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalIf(isScalar(0))</pre></td></tr><tr><td class='line-number'><a name='L1088' href='#L1088'><pre>1088</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{V2S16, V2S32}})</pre></td></tr><tr><td class='line-number'><a name='L1089' href='#L1089'><pre>1089</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampMaxNumElements(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L1090' href='#L1090'><pre>1090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Avoid scalarizing in cases that should be truly illegal. In unresolvable</pre></td></tr><tr><td class='line-number'><a name='L1091' href='#L1091'><pre>1091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // situations (like an invalid implicit use), we don&apos;t want to infinite loop</pre></td></tr><tr><td class='line-number'><a name='L1092' href='#L1092'><pre>1092</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // in the legalizer.</pre></td></tr><tr><td class='line-number'><a name='L1093' href='#L1093'><pre>1093</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .fewerElementsIf(elementTypeIsLegal(0), LegalizeMutations::scalarize(0))</pre></td></tr><tr><td class='line-number'><a name='L1094' href='#L1094'><pre>1094</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .alwaysLegal();</pre></td></tr><tr><td class='line-number'><a name='L1095' href='#L1095'><pre>1095</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1096' href='#L1096'><pre>1096</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_SEXT, G_ZEXT, G_ANYEXT})</pre></td></tr><tr><td class='line-number'><a name='L1097' href='#L1097'><pre>1097</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{S64, S32}, {S32, S16}, {S64, S16},</pre></td></tr><tr><td class='line-number'><a name='L1098' href='#L1098'><pre>1098</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>               {S32, S1}, {S64, S1}, {S16, S1}})</pre></td></tr><tr><td class='line-number'><a name='L1099' href='#L1099'><pre>1099</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1100' href='#L1100'><pre>1100</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1101' href='#L1101'><pre>1101</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(1, 32);</pre></td></tr><tr><td class='line-number'><a name='L1102' href='#L1102'><pre>1102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1103' href='#L1103'><pre>1103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Split s1-&gt;s64 during regbankselect for VALU.</pre></td></tr><tr><td class='line-number'><a name='L1104' href='#L1104'><pre>1104</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;IToFP = getActionDefinitionsBuilder({G_SITOFP, G_UITOFP})</pre></td></tr><tr><td class='line-number'><a name='L1105' href='#L1105'><pre>1105</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                    .legalFor({{S32, S32}, {S64, S32}, {S16, S32}})</pre></td></tr><tr><td class='line-number'><a name='L1106' href='#L1106'><pre>1106</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                    .lowerIf(typeIs(1, S1))</pre></td></tr><tr><td class='line-number'><a name='L1107' href='#L1107'><pre>1107</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                    .customFor({{S32, S64}, {S64, S64}});</pre></td></tr><tr><td class='line-number'><a name='L1108' href='#L1108'><pre>1108</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1108' href='#L1108'><span>1108:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1109' href='#L1109'><pre>1109</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    IToFP.legalFor({{S16, S16}});</pre></td></tr><tr><td class='line-number'><a name='L1110' href='#L1110'><pre>1110</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  IToFP.clampScalar(1, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1111' href='#L1111'><pre>1111</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>       .minScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L1112' href='#L1112'><pre>1112</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>       .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1113' href='#L1113'><pre>1113</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>       .widenScalarToNextPow2(1);</pre></td></tr><tr><td class='line-number'><a name='L1114' href='#L1114'><pre>1114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1115' href='#L1115'><pre>1115</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;FPToI = getActionDefinitionsBuilder({G_FPTOSI, G_FPTOUI})</pre></td></tr><tr><td class='line-number'><a name='L1116' href='#L1116'><pre>1116</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{S32, S32}, {S32, S64}, {S32, S16}})</pre></td></tr><tr><td class='line-number'><a name='L1117' href='#L1117'><pre>1117</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .customFor({{S64, S32}, {S64, S64}})</pre></td></tr><tr><td class='line-number'><a name='L1118' href='#L1118'><pre>1118</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .narrowScalarFor({{S64, S16}}, changeTo(0, S32));</pre></td></tr><tr><td class='line-number'><a name='L1119' href='#L1119'><pre>1119</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1119' href='#L1119'><span>1119:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1120' href='#L1120'><pre>1120</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    FPToI.legalFor({{S16, S16}});</pre></td></tr><tr><td class='line-number'><a name='L1121' href='#L1121'><pre>1121</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1122' href='#L1122'><pre>1122</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    FPToI.minScalar(1, S32);</pre></td></tr><tr><td class='line-number'><a name='L1123' href='#L1123'><pre>1123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1124' href='#L1124'><pre>1124</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  FPToI.minScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L1125' href='#L1125'><pre>1125</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>       .widenScalarToNextPow2(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L1126' href='#L1126'><pre>1126</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>       .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1127' href='#L1127'><pre>1127</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>       .lower();</pre></td></tr><tr><td class='line-number'><a name='L1128' href='#L1128'><pre>1128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1129' href='#L1129'><pre>1129</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_INTRINSIC_FPTRUNC_ROUND)</pre></td></tr><tr><td class='line-number'><a name='L1130' href='#L1130'><pre>1130</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .customFor({S16, S32})</pre></td></tr><tr><td class='line-number'><a name='L1131' href='#L1131'><pre>1131</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1132' href='#L1132'><pre>1132</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1133' href='#L1133'><pre>1133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1134' href='#L1134'><pre>1134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Lower G_FNEARBYINT and G_FRINT into G_INTRINSIC_ROUNDEVEN</pre></td></tr><tr><td class='line-number'><a name='L1135' href='#L1135'><pre>1135</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_INTRINSIC_ROUND, G_FRINT, G_FNEARBYINT})</pre></td></tr><tr><td class='line-number'><a name='L1136' href='#L1136'><pre>1136</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1137' href='#L1137'><pre>1137</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1138' href='#L1138'><pre>1138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1139' href='#L1139'><pre>1139</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1139' href='#L1139'><span>1139:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1140' href='#L1140'><pre>1140</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(</pre></td></tr><tr><td class='line-number'><a name='L1141' href='#L1141'><pre>1141</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>        {G_INTRINSIC_TRUNC, G_FCEIL, G_INTRINSIC_ROUNDEVEN})</pre></td></tr><tr><td class='line-number'><a name='L1142' href='#L1142'><pre>1142</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>        .legalFor({S16, S32, S64})</pre></td></tr><tr><td class='line-number'><a name='L1143' href='#L1143'><pre>1143</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>        .clampScalar(0, S16, S64)</pre></td></tr><tr><td class='line-number'><a name='L1144' href='#L1144'><pre>1144</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>        .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L1145' href='#L1145'><pre>1145</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>2.73k</span></div><div class='tooltip'>ST.getGeneration() &gt;= AMDGPUSubtarget::SEA_ISLANDS<span class='tooltip-content'>2.73k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1145' href='#L1145'><span>1145:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19k</span>, <span class='None'>False</span>: <span class='covered-line'>1.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1146' href='#L1146'><pre>1146</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(</pre></td></tr><tr><td class='line-number'><a name='L1147' href='#L1147'><pre>1147</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>        {G_INTRINSIC_TRUNC, G_FCEIL, G_INTRINSIC_ROUNDEVEN})</pre></td></tr><tr><td class='line-number'><a name='L1148' href='#L1148'><pre>1148</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>        .legalFor({S32, S64})</pre></td></tr><tr><td class='line-number'><a name='L1149' href='#L1149'><pre>1149</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>        .clampScalar(0, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1150' href='#L1150'><pre>1150</pre></a></td><td class='covered-line'><pre>1.19k</pre></td><td class='code'><pre>        .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L1151' href='#L1151'><pre>1151</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1152' href='#L1152'><pre>1152</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(</pre></td></tr><tr><td class='line-number'><a name='L1153' href='#L1153'><pre>1153</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>        {G_INTRINSIC_TRUNC, G_FCEIL, G_INTRINSIC_ROUNDEVEN})</pre></td></tr><tr><td class='line-number'><a name='L1154' href='#L1154'><pre>1154</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>        .legalFor({S32})</pre></td></tr><tr><td class='line-number'><a name='L1155' href='#L1155'><pre>1155</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>        .customFor({S64})</pre></td></tr><tr><td class='line-number'><a name='L1156' href='#L1156'><pre>1156</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>        .clampScalar(0, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1157' href='#L1157'><pre>1157</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>        .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L1158' href='#L1158'><pre>1158</pre></a></td><td class='covered-line'><pre>1.54k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1159' href='#L1159'><pre>1159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1160' href='#L1160'><pre>1160</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_PTR_ADD)</pre></td></tr><tr><td class='line-number'><a name='L1161' href='#L1161'><pre>1161</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .unsupportedFor({BufferFatPtr, BufferStridedPtr, RsrcPtr})</pre></td></tr><tr><td class='line-number'><a name='L1162' href='#L1162'><pre>1162</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalIf(all(isPointer(0), sameSize(0, 1)))</pre></td></tr><tr><td class='line-number'><a name='L1163' href='#L1163'><pre>1163</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1164' href='#L1164'><pre>1164</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarSameSizeAs(1, 0);</pre></td></tr><tr><td class='line-number'><a name='L1165' href='#L1165'><pre>1165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1166' href='#L1166'><pre>1166</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_PTRMASK)</pre></td></tr><tr><td class='line-number'><a name='L1167' href='#L1167'><pre>1167</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalIf(all(sameSize(0, 1), typeInSet(1, {S64, S32})))</pre></td></tr><tr><td class='line-number'><a name='L1168' href='#L1168'><pre>1168</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarSameSizeAs(1, 0)</pre></td></tr><tr><td class='line-number'><a name='L1169' href='#L1169'><pre>1169</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L1170' href='#L1170'><pre>1170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;CmpBuilder =</pre></td></tr><tr><td class='line-number'><a name='L1172' href='#L1172'><pre>1172</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_ICMP)</pre></td></tr><tr><td class='line-number'><a name='L1173' href='#L1173'><pre>1173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The compare output type differs based on the register bank of the output,</pre></td></tr><tr><td class='line-number'><a name='L1174' href='#L1174'><pre>1174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // so make both s1 and s32 legal.</pre></td></tr><tr><td class='line-number'><a name='L1175' href='#L1175'><pre>1175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1176' href='#L1176'><pre>1176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Scalar compares producing output in scc will be promoted to s32, as that</pre></td></tr><tr><td class='line-number'><a name='L1177' href='#L1177'><pre>1177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is the allocatable register type that will be needed for the copy from</pre></td></tr><tr><td class='line-number'><a name='L1178' href='#L1178'><pre>1178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // scc. This will be promoted during RegBankSelect, and we assume something</pre></td></tr><tr><td class='line-number'><a name='L1179' href='#L1179'><pre>1179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // before that won&apos;t try to use s32 result types.</pre></td></tr><tr><td class='line-number'><a name='L1180' href='#L1180'><pre>1180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1181' href='#L1181'><pre>1181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Vector compares producing an output in vcc/SGPR will use s1 in VCC reg</pre></td></tr><tr><td class='line-number'><a name='L1182' href='#L1182'><pre>1182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // bank.</pre></td></tr><tr><td class='line-number'><a name='L1183' href='#L1183'><pre>1183</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalForCartesianProduct(</pre></td></tr><tr><td class='line-number'><a name='L1184' href='#L1184'><pre>1184</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      {S1}, {S32, S64, GlobalPtr, LocalPtr, ConstantPtr, PrivatePtr, FlatPtr})</pre></td></tr><tr><td class='line-number'><a name='L1185' href='#L1185'><pre>1185</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalForCartesianProduct(</pre></td></tr><tr><td class='line-number'><a name='L1186' href='#L1186'><pre>1186</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      {S32}, {S32, S64, GlobalPtr, LocalPtr, ConstantPtr, PrivatePtr, FlatPtr});</pre></td></tr><tr><td class='line-number'><a name='L1187' href='#L1187'><pre>1187</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1187' href='#L1187'><span>1187:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1188' href='#L1188'><pre>1188</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    CmpBuilder.legalFor({{S1, S16}});</pre></td></tr><tr><td class='line-number'><a name='L1189' href='#L1189'><pre>1189</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1190' href='#L1190'><pre>1190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1191' href='#L1191'><pre>1191</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  CmpBuilder</pre></td></tr><tr><td class='line-number'><a name='L1192' href='#L1192'><pre>1192</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(1)</pre></td></tr><tr><td class='line-number'><a name='L1193' href='#L1193'><pre>1193</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(1, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1194' href='#L1194'><pre>1194</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1195' href='#L1195'><pre>1195</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalIf(all(typeInSet(0, {S1, S32}), isPointer(1)));</pre></td></tr><tr><td class='line-number'><a name='L1196' href='#L1196'><pre>1196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1197' href='#L1197'><pre>1197</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;FCmpBuilder =</pre></td></tr><tr><td class='line-number'><a name='L1198' href='#L1198'><pre>1198</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      getActionDefinitionsBuilder(G_FCMP).legalForCartesianProduct(</pre></td></tr><tr><td class='line-number'><a name='L1199' href='#L1199'><pre>1199</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>          {S1}, ST.has16BitInsts() ? <div class='tooltip'>FPTypes16<span class='tooltip-content'>7.39k</span></div> : <div class='tooltip'>FPTypesBase<span class='tooltip-content'>2.73k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1199' href='#L1199'><span>1199:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1200' href='#L1200'><pre>1200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1201' href='#L1201'><pre>1201</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasSALUFloatInsts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1201' href='#L1201'><span>1201:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>458</span>, <span class='None'>False</span>: <span class='covered-line'>9.67k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1202' href='#L1202'><pre>1202</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>    FCmpBuilder.legalForCartesianProduct({S32}, {S16, S32});</pre></td></tr><tr><td class='line-number'><a name='L1203' href='#L1203'><pre>1203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1204' href='#L1204'><pre>1204</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  FCmpBuilder</pre></td></tr><tr><td class='line-number'><a name='L1205' href='#L1205'><pre>1205</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(1)</pre></td></tr><tr><td class='line-number'><a name='L1206' href='#L1206'><pre>1206</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(1, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1207' href='#L1207'><pre>1207</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L1208' href='#L1208'><pre>1208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1209' href='#L1209'><pre>1209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: fpow has a selection pattern that should move to custom lowering.</pre></td></tr><tr><td class='line-number'><a name='L1210' href='#L1210'><pre>1210</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;ExpOps = getActionDefinitionsBuilder(G_FPOW);</pre></td></tr><tr><td class='line-number'><a name='L1211' href='#L1211'><pre>1211</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1211' href='#L1211'><span>1211:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1212' href='#L1212'><pre>1212</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    ExpOps.customFor({{S32}, {S16}});</pre></td></tr><tr><td class='line-number'><a name='L1213' href='#L1213'><pre>1213</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1214' href='#L1214'><pre>1214</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    ExpOps.customFor({S32});</pre></td></tr><tr><td class='line-number'><a name='L1215' href='#L1215'><pre>1215</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  ExpOps.clampScalar(0, MinScalarFPTy, S32)</pre></td></tr><tr><td class='line-number'><a name='L1216' href='#L1216'><pre>1216</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>        .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L1217' href='#L1217'><pre>1217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1218' href='#L1218'><pre>1218</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_FPOWI)</pre></td></tr><tr><td class='line-number'><a name='L1219' href='#L1219'><pre>1219</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, MinScalarFPTy, S32)</pre></td></tr><tr><td class='line-number'><a name='L1220' href='#L1220'><pre>1220</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .lower();</pre></td></tr><tr><td class='line-number'><a name='L1221' href='#L1221'><pre>1221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1222' href='#L1222'><pre>1222</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;Log2Ops = getActionDefinitionsBuilder({G_FLOG2, G_FEXP2});</pre></td></tr><tr><td class='line-number'><a name='L1223' href='#L1223'><pre>1223</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  Log2Ops.customFor({S32});</pre></td></tr><tr><td class='line-number'><a name='L1224' href='#L1224'><pre>1224</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1224' href='#L1224'><span>1224:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1225' href='#L1225'><pre>1225</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    Log2Ops.legalFor({S16});</pre></td></tr><tr><td class='line-number'><a name='L1226' href='#L1226'><pre>1226</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1227' href='#L1227'><pre>1227</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    Log2Ops.customFor({S16});</pre></td></tr><tr><td class='line-number'><a name='L1228' href='#L1228'><pre>1228</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  Log2Ops.scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1229' href='#L1229'><pre>1229</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .lower();</pre></td></tr><tr><td class='line-number'><a name='L1230' href='#L1230'><pre>1230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1231' href='#L1231'><pre>1231</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;LogOps =</pre></td></tr><tr><td class='line-number'><a name='L1232' href='#L1232'><pre>1232</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      getActionDefinitionsBuilder({G_FLOG, G_FLOG10, G_FEXP, G_FEXP10});</pre></td></tr><tr><td class='line-number'><a name='L1233' href='#L1233'><pre>1233</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  LogOps.customFor({S32, S16});</pre></td></tr><tr><td class='line-number'><a name='L1234' href='#L1234'><pre>1234</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  LogOps.clampScalar(0, MinScalarFPTy, S32)</pre></td></tr><tr><td class='line-number'><a name='L1235' href='#L1235'><pre>1235</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>        .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L1236' href='#L1236'><pre>1236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1237' href='#L1237'><pre>1237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The 64-bit versions produce 32-bit results, but only on the SALU.</pre></td></tr><tr><td class='line-number'><a name='L1238' href='#L1238'><pre>1238</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_CTPOP)</pre></td></tr><tr><td class='line-number'><a name='L1239' href='#L1239'><pre>1239</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{S32, S32}, {S32, S64}})</pre></td></tr><tr><td class='line-number'><a name='L1240' href='#L1240'><pre>1240</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, S32, S32)</pre></td></tr><tr><td class='line-number'><a name='L1241' href='#L1241'><pre>1241</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(1, 32)</pre></td></tr><tr><td class='line-number'><a name='L1242' href='#L1242'><pre>1242</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(1, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1243' href='#L1243'><pre>1243</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1244' href='#L1244'><pre>1244</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(0, 32);</pre></td></tr><tr><td class='line-number'><a name='L1245' href='#L1245'><pre>1245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1246' href='#L1246'><pre>1246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If no 16 bit instr is available, lower into different instructions.</pre></td></tr><tr><td class='line-number'><a name='L1247' href='#L1247'><pre>1247</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1247' href='#L1247'><span>1247:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1248' href='#L1248'><pre>1248</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_IS_FPCLASS)</pre></td></tr><tr><td class='line-number'><a name='L1249' href='#L1249'><pre>1249</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>        .legalForCartesianProduct({S1}, FPTypes16)</pre></td></tr><tr><td class='line-number'><a name='L1250' href='#L1250'><pre>1250</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>        .widenScalarToNextPow2(1)</pre></td></tr><tr><td class='line-number'><a name='L1251' href='#L1251'><pre>1251</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>        .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1252' href='#L1252'><pre>1252</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>        .lower();</pre></td></tr><tr><td class='line-number'><a name='L1253' href='#L1253'><pre>1253</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L1254' href='#L1254'><pre>1254</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_IS_FPCLASS)</pre></td></tr><tr><td class='line-number'><a name='L1255' href='#L1255'><pre>1255</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>        .legalForCartesianProduct({S1}, FPTypesBase)</pre></td></tr><tr><td class='line-number'><a name='L1256' href='#L1256'><pre>1256</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>        .lowerFor({S1, S16})</pre></td></tr><tr><td class='line-number'><a name='L1257' href='#L1257'><pre>1257</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>        .widenScalarToNextPow2(1)</pre></td></tr><tr><td class='line-number'><a name='L1258' href='#L1258'><pre>1258</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>        .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1259' href='#L1259'><pre>1259</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>        .lower();</pre></td></tr><tr><td class='line-number'><a name='L1260' href='#L1260'><pre>1260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1261' href='#L1261'><pre>1261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The hardware instructions return a different result on 0 than the generic</pre></td></tr><tr><td class='line-number'><a name='L1262' href='#L1262'><pre>1262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instructions expect. The hardware produces -1, but these produce the</pre></td></tr><tr><td class='line-number'><a name='L1263' href='#L1263'><pre>1263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // bitwidth.</pre></td></tr><tr><td class='line-number'><a name='L1264' href='#L1264'><pre>1264</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_CTLZ, G_CTTZ})</pre></td></tr><tr><td class='line-number'><a name='L1265' href='#L1265'><pre>1265</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1266' href='#L1266'><pre>1266</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, S32, S32)</pre></td></tr><tr><td class='line-number'><a name='L1267' href='#L1267'><pre>1267</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(1, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1268' href='#L1268'><pre>1268</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L1269' href='#L1269'><pre>1269</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(1, 32)</pre></td></tr><tr><td class='line-number'><a name='L1270' href='#L1270'><pre>1270</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .custom();</pre></td></tr><tr><td class='line-number'><a name='L1271' href='#L1271'><pre>1271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1272' href='#L1272'><pre>1272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The 64-bit versions produce 32-bit results, but only on the SALU.</pre></td></tr><tr><td class='line-number'><a name='L1273' href='#L1273'><pre>1273</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_CTLZ_ZERO_UNDEF, G_CTTZ_ZERO_UNDEF})</pre></td></tr><tr><td class='line-number'><a name='L1274' href='#L1274'><pre>1274</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{S32, S32}, {S32, S64}})</pre></td></tr><tr><td class='line-number'><a name='L1275' href='#L1275'><pre>1275</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, S32, S32)</pre></td></tr><tr><td class='line-number'><a name='L1276' href='#L1276'><pre>1276</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(1, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1277' href='#L1277'><pre>1277</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1278' href='#L1278'><pre>1278</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(0, 32)</pre></td></tr><tr><td class='line-number'><a name='L1279' href='#L1279'><pre>1279</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(1, 32);</pre></td></tr><tr><td class='line-number'><a name='L1280' href='#L1280'><pre>1280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1281' href='#L1281'><pre>1281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // S64 is only legal on SALU, and needs to be broken into 32-bit elements in</pre></td></tr><tr><td class='line-number'><a name='L1282' href='#L1282'><pre>1282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // RegBankSelect.</pre></td></tr><tr><td class='line-number'><a name='L1283' href='#L1283'><pre>1283</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_BITREVERSE)</pre></td></tr><tr><td class='line-number'><a name='L1284' href='#L1284'><pre>1284</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({S32, S64})</pre></td></tr><tr><td class='line-number'><a name='L1285' href='#L1285'><pre>1285</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1286' href='#L1286'><pre>1286</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1287' href='#L1287'><pre>1287</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(0);</pre></td></tr><tr><td class='line-number'><a name='L1288' href='#L1288'><pre>1288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1289' href='#L1289'><pre>1289</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1289' href='#L1289'><span>1289:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1290' href='#L1290'><pre>1290</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_BSWAP)</pre></td></tr><tr><td class='line-number'><a name='L1291' href='#L1291'><pre>1291</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .legalFor({S16, S32, V2S16})</pre></td></tr><tr><td class='line-number'><a name='L1292' href='#L1292'><pre>1292</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .clampMaxNumElementsStrict(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L1293' href='#L1293'><pre>1293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Fixing non-power-of-2 before clamp is workaround for</pre></td></tr><tr><td class='line-number'><a name='L1294' href='#L1294'><pre>1294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // narrowScalar limitation.</pre></td></tr><tr><td class='line-number'><a name='L1295' href='#L1295'><pre>1295</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(0)</pre></td></tr><tr><td class='line-number'><a name='L1296' href='#L1296'><pre>1296</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .clampScalar(0, S16, S32)</pre></td></tr><tr><td class='line-number'><a name='L1297' href='#L1297'><pre>1297</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L1298' href='#L1298'><pre>1298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1299' href='#L1299'><pre>1299</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    if (ST.hasVOP3PInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1299' href='#L1299'><span>1299:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='None'>False</span>: <span class='covered-line'>1.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1300' href='#L1300'><pre>1300</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      getActionDefinitionsBuilder({G_SMIN, G_SMAX, G_UMIN, G_UMAX, G_ABS})</pre></td></tr><tr><td class='line-number'><a name='L1301' href='#L1301'><pre>1301</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>        .legalFor({S32, S16, V2S16})</pre></td></tr><tr><td class='line-number'><a name='L1302' href='#L1302'><pre>1302</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>        .clampMaxNumElements(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L1303' href='#L1303'><pre>1303</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>        .minScalar(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L1304' href='#L1304'><pre>1304</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>        .widenScalarToNextPow2(0)</pre></td></tr><tr><td class='line-number'><a name='L1305' href='#L1305'><pre>1305</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>        .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1306' href='#L1306'><pre>1306</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>        .lower();</pre></td></tr><tr><td class='line-number'><a name='L1307' href='#L1307'><pre>1307</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1308' href='#L1308'><pre>1308</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      getActionDefinitionsBuilder({G_SMIN, G_SMAX, G_UMIN, G_UMAX, G_ABS})</pre></td></tr><tr><td class='line-number'><a name='L1309' href='#L1309'><pre>1309</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>        .legalFor({S32, S16})</pre></td></tr><tr><td class='line-number'><a name='L1310' href='#L1310'><pre>1310</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>        .widenScalarToNextPow2(0)</pre></td></tr><tr><td class='line-number'><a name='L1311' href='#L1311'><pre>1311</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>        .minScalar(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L1312' href='#L1312'><pre>1312</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>        .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1313' href='#L1313'><pre>1313</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>        .lower();</pre></td></tr><tr><td class='line-number'><a name='L1314' href='#L1314'><pre>1314</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1315' href='#L1315'><pre>1315</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1316' href='#L1316'><pre>1316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Should have same legality without v_perm_b32</pre></td></tr><tr><td class='line-number'><a name='L1317' href='#L1317'><pre>1317</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_BSWAP)</pre></td></tr><tr><td class='line-number'><a name='L1318' href='#L1318'><pre>1318</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .legalFor({S32})</pre></td></tr><tr><td class='line-number'><a name='L1319' href='#L1319'><pre>1319</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .lowerIf(scalarNarrowerThan(0, 32))</pre></td></tr><tr><td class='line-number'><a name='L1320' href='#L1320'><pre>1320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Fixing non-power-of-2 before clamp is workaround for</pre></td></tr><tr><td class='line-number'><a name='L1321' href='#L1321'><pre>1321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // narrowScalar limitation.</pre></td></tr><tr><td class='line-number'><a name='L1322' href='#L1322'><pre>1322</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(0)</pre></td></tr><tr><td class='line-number'><a name='L1323' href='#L1323'><pre>1323</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .maxScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L1324' href='#L1324'><pre>1324</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1325' href='#L1325'><pre>1325</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1326' href='#L1326'><pre>1326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1327' href='#L1327'><pre>1327</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_SMIN, G_SMAX, G_UMIN, G_UMAX, G_ABS})</pre></td></tr><tr><td class='line-number'><a name='L1328' href='#L1328'><pre>1328</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .legalFor({S32})</pre></td></tr><tr><td class='line-number'><a name='L1329' href='#L1329'><pre>1329</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .minScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L1330' href='#L1330'><pre>1330</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(0)</pre></td></tr><tr><td class='line-number'><a name='L1331' href='#L1331'><pre>1331</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1332' href='#L1332'><pre>1332</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1333' href='#L1333'><pre>1333</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1334' href='#L1334'><pre>1334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1335' href='#L1335'><pre>1335</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_INTTOPTR)</pre></td></tr><tr><td class='line-number'><a name='L1336' href='#L1336'><pre>1336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // List the common cases</pre></td></tr><tr><td class='line-number'><a name='L1337' href='#L1337'><pre>1337</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalForCartesianProduct(AddrSpaces64, {S64})</pre></td></tr><tr><td class='line-number'><a name='L1338' href='#L1338'><pre>1338</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalForCartesianProduct(AddrSpaces32, {S32})</pre></td></tr><tr><td class='line-number'><a name='L1339' href='#L1339'><pre>1339</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1340' href='#L1340'><pre>1340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Accept any address space as long as the size matches</pre></td></tr><tr><td class='line-number'><a name='L1341' href='#L1341'><pre>1341</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalIf(sameSize(0, 1))</pre></td></tr><tr><td class='line-number'><a name='L1342' href='#L1342'><pre>1342</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .widenScalarIf(smallerThan(1, 0),</pre></td></tr><tr><td class='line-number'><a name='L1343' href='#L1343'><pre>1343</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                     [](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1344' href='#L1344'><pre>1344</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                       return std::pair(</pre></td></tr><tr><td class='line-number'><a name='L1345' href='#L1345'><pre>1345</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                           1, LLT::scalar(Query.Types[0].getSizeInBits()));</pre></td></tr><tr><td class='line-number'><a name='L1346' href='#L1346'><pre>1346</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                     })</pre></td></tr><tr><td class='line-number'><a name='L1347' href='#L1347'><pre>1347</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .narrowScalarIf(largerThan(1, 0), [](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1348' href='#L1348'><pre>1348</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        return std::pair(1, LLT::scalar(Query.Types[0].getSizeInBits()));</pre></td></tr><tr><td class='line-number'><a name='L1349' href='#L1349'><pre>1349</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L1350' href='#L1350'><pre>1350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1351' href='#L1351'><pre>1351</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_PTRTOINT)</pre></td></tr><tr><td class='line-number'><a name='L1352' href='#L1352'><pre>1352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // List the common cases</pre></td></tr><tr><td class='line-number'><a name='L1353' href='#L1353'><pre>1353</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalForCartesianProduct(AddrSpaces64, {S64})</pre></td></tr><tr><td class='line-number'><a name='L1354' href='#L1354'><pre>1354</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalForCartesianProduct(AddrSpaces32, {S32})</pre></td></tr><tr><td class='line-number'><a name='L1355' href='#L1355'><pre>1355</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1356' href='#L1356'><pre>1356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Accept any address space as long as the size matches</pre></td></tr><tr><td class='line-number'><a name='L1357' href='#L1357'><pre>1357</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalIf(sameSize(0, 1))</pre></td></tr><tr><td class='line-number'><a name='L1358' href='#L1358'><pre>1358</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .widenScalarIf(smallerThan(0, 1),</pre></td></tr><tr><td class='line-number'><a name='L1359' href='#L1359'><pre>1359</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                     [](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1360' href='#L1360'><pre>1360</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                       return std::pair(</pre></td></tr><tr><td class='line-number'><a name='L1361' href='#L1361'><pre>1361</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                           0, LLT::scalar(Query.Types[1].getSizeInBits()));</pre></td></tr><tr><td class='line-number'><a name='L1362' href='#L1362'><pre>1362</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                     })</pre></td></tr><tr><td class='line-number'><a name='L1363' href='#L1363'><pre>1363</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .narrowScalarIf(largerThan(0, 1), [](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1364' href='#L1364'><pre>1364</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        return std::pair(0, LLT::scalar(Query.Types[1].getSizeInBits()));</pre></td></tr><tr><td class='line-number'><a name='L1365' href='#L1365'><pre>1365</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L1366' href='#L1366'><pre>1366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1367' href='#L1367'><pre>1367</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_ADDRSPACE_CAST)</pre></td></tr><tr><td class='line-number'><a name='L1368' href='#L1368'><pre>1368</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1369' href='#L1369'><pre>1369</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .custom();</pre></td></tr><tr><td class='line-number'><a name='L1370' href='#L1370'><pre>1370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1371' href='#L1371'><pre>1371</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  const auto needToSplitMemOp = [=](const LegalityQuery &amp;Query,</pre></td></tr><tr><td class='line-number'><a name='L1372' href='#L1372'><pre>1372</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>                                    bool IsLoad) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L1373' href='#L1373'><pre>1373</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>    const LLT DstTy = Query.Types[0];</pre></td></tr><tr><td class='line-number'><a name='L1374' href='#L1374'><pre>1374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1375' href='#L1375'><pre>1375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Split vector extloads.</pre></td></tr><tr><td class='line-number'><a name='L1376' href='#L1376'><pre>1376</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>    unsigned MemSize = Query.MMODescrs[0].MemoryTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1377' href='#L1377'><pre>1377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1378' href='#L1378'><pre>1378</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>    if (DstTy.isVector() &amp;&amp; <div class='tooltip'>DstTy.getSizeInBits() &gt; MemSize<span class='tooltip-content'>2.77k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1378' href='#L1378'><span>1378:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>160</span>, <span class='None'>False</span>: <span class='covered-line'>13.3k</span>]
  Branch (<span class='line-number'><a name='L1378' href='#L1378'><span>1378:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.77k</span>, <span class='None'>False</span>: <span class='covered-line'>10.7k</span>]
  Branch (<span class='line-number'><a name='L1378' href='#L1378'><span>1378:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>160</span>, <span class='None'>False</span>: <span class='covered-line'>2.61k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1378'><span>1378:9</span></a></span>) to (<span class='line-number'><a href='#L1378'><span>1378:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1378:9)
     Condition C2 --> (1378:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1379' href='#L1379'><pre>1379</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1380' href='#L1380'><pre>1380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1381' href='#L1381'><pre>1381</pre></a></td><td class='covered-line'><pre>13.3k</pre></td><td class='code'><pre>    const LLT PtrTy = Query.Types[1];</pre></td></tr><tr><td class='line-number'><a name='L1382' href='#L1382'><pre>1382</pre></a></td><td class='covered-line'><pre>13.3k</pre></td><td class='code'><pre>    unsigned AS = PtrTy.getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L1383' href='#L1383'><pre>1383</pre></a></td><td class='covered-line'><pre>13.3k</pre></td><td class='code'><pre>    if (MemSize &gt; maxSizeForAddrSpace(ST, AS, IsLoad,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1383' href='#L1383'><span>1383:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47k</span>, <span class='None'>False</span>: <span class='covered-line'>11.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1384' href='#L1384'><pre>1384</pre></a></td><td class='covered-line'><pre>13.3k</pre></td><td class='code'><pre>                                      Query.MMODescrs[0].Ordering !=</pre></td></tr><tr><td class='line-number'><a name='L1385' href='#L1385'><pre>1385</pre></a></td><td class='covered-line'><pre>13.3k</pre></td><td class='code'><pre>                                          AtomicOrdering::NotAtomic))</pre></td></tr><tr><td class='line-number'><a name='L1386' href='#L1386'><pre>1386</pre></a></td><td class='covered-line'><pre>1.47k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L1387' href='#L1387'><pre>1387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1388' href='#L1388'><pre>1388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Catch weird sized loads that don&apos;t evenly divide into the access sizes</pre></td></tr><tr><td class='line-number'><a name='L1389' href='#L1389'><pre>1389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: May be able to widen depending on alignment etc.</pre></td></tr><tr><td class='line-number'><a name='L1390' href='#L1390'><pre>1390</pre></a></td><td class='covered-line'><pre>11.8k</pre></td><td class='code'><pre>    unsigned NumRegs = (MemSize + 31) / 32;</pre></td></tr><tr><td class='line-number'><a name='L1391' href='#L1391'><pre>1391</pre></a></td><td class='covered-line'><pre>11.8k</pre></td><td class='code'><pre>    if (NumRegs == 3) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1391' href='#L1391'><span>1391:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>361</span>, <span class='None'>False</span>: <span class='covered-line'>11.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1392' href='#L1392'><pre>1392</pre></a></td><td class='covered-line'><pre>361</pre></td><td class='code'><pre>      if (!ST.hasDwordx3LoadStores())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1392' href='#L1392'><span>1392:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>306</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1393' href='#L1393'><pre>1393</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1394' href='#L1394'><pre>1394</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L1395' href='#L1395'><pre>1395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If the alignment allows, these should have been widened.</pre></td></tr><tr><td class='line-number'><a name='L1396' href='#L1396'><pre>1396</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>      if (!isPowerOf2_32(NumRegs))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1396' href='#L1396'><span>1396:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>290</span>, <span class='None'>False</span>: <span class='covered-line'>11.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1397' href='#L1397'><pre>1397</pre></a></td><td class='covered-line'><pre>290</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L1398' href='#L1398'><pre>1398</pre></a></td><td class='covered-line'><pre>11.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1399' href='#L1399'><pre>1399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1400' href='#L1400'><pre>1400</pre></a></td><td class='covered-line'><pre>11.5k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L1401' href='#L1401'><pre>1401</pre></a></td><td class='covered-line'><pre>11.8k</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L1402' href='#L1402'><pre>1402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1403' href='#L1403'><pre>1403</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  unsigned GlobalAlign32 = ST.hasUnalignedBufferAccessEnabled() ? <div class='tooltip'>0<span class='tooltip-content'>2.12k</span></div> : <div class='tooltip'>32<span class='tooltip-content'>8.00k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1403' href='#L1403'><span>1403:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.12k</span>, <span class='None'>False</span>: <span class='covered-line'>8.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1404' href='#L1404'><pre>1404</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  unsigned GlobalAlign16 = ST.hasUnalignedBufferAccessEnabled() ? <div class='tooltip'>0<span class='tooltip-content'>2.12k</span></div> : <div class='tooltip'>16<span class='tooltip-content'>8.00k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1404' href='#L1404'><span>1404:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.12k</span>, <span class='None'>False</span>: <span class='covered-line'>8.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1405' href='#L1405'><pre>1405</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  unsigned GlobalAlign8 = ST.hasUnalignedBufferAccessEnabled() ? <div class='tooltip'>0<span class='tooltip-content'>2.12k</span></div> : <div class='tooltip'>8<span class='tooltip-content'>8.00k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1405' href='#L1405'><span>1405:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.12k</span>, <span class='None'>False</span>: <span class='covered-line'>8.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1406' href='#L1406'><pre>1406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1407' href='#L1407'><pre>1407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Refine based on subtargets which support unaligned access or 128-bit</pre></td></tr><tr><td class='line-number'><a name='L1408' href='#L1408'><pre>1408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // LDS</pre></td></tr><tr><td class='line-number'><a name='L1409' href='#L1409'><pre>1409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Unsupported flat for SI.</pre></td></tr><tr><td class='line-number'><a name='L1410' href='#L1410'><pre>1410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1411' href='#L1411'><pre>1411</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  for (unsigned Op : {G_LOAD, G_STORE}) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1411' href='#L1411'><span>1411:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.2k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1412' href='#L1412'><pre>1412</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    const bool IsStore = Op == G_STORE;</pre></td></tr><tr><td class='line-number'><a name='L1413' href='#L1413'><pre>1413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1414' href='#L1414'><pre>1414</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    auto &amp;Actions = getActionDefinitionsBuilder(Op);</pre></td></tr><tr><td class='line-number'><a name='L1415' href='#L1415'><pre>1415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Explicitly list some common cases.</pre></td></tr><tr><td class='line-number'><a name='L1416' href='#L1416'><pre>1416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Does this help compile time at all?</pre></td></tr><tr><td class='line-number'><a name='L1417' href='#L1417'><pre>1417</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    Actions.legalForTypesWithMemDesc({{S32, GlobalPtr, S32, GlobalAlign32},</pre></td></tr><tr><td class='line-number'><a name='L1418' href='#L1418'><pre>1418</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {V2S32, GlobalPtr, V2S32, GlobalAlign32},</pre></td></tr><tr><td class='line-number'><a name='L1419' href='#L1419'><pre>1419</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {V4S32, GlobalPtr, V4S32, GlobalAlign32},</pre></td></tr><tr><td class='line-number'><a name='L1420' href='#L1420'><pre>1420</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {S64, GlobalPtr, S64, GlobalAlign32},</pre></td></tr><tr><td class='line-number'><a name='L1421' href='#L1421'><pre>1421</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {V2S64, GlobalPtr, V2S64, GlobalAlign32},</pre></td></tr><tr><td class='line-number'><a name='L1422' href='#L1422'><pre>1422</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {V2S16, GlobalPtr, V2S16, GlobalAlign32},</pre></td></tr><tr><td class='line-number'><a name='L1423' href='#L1423'><pre>1423</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {S32, GlobalPtr, S8, GlobalAlign8},</pre></td></tr><tr><td class='line-number'><a name='L1424' href='#L1424'><pre>1424</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {S32, GlobalPtr, S16, GlobalAlign16},</pre></td></tr><tr><td class='line-number'><a name='L1425' href='#L1425'><pre>1425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1426' href='#L1426'><pre>1426</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {S32, LocalPtr, S32, 32},</pre></td></tr><tr><td class='line-number'><a name='L1427' href='#L1427'><pre>1427</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {S64, LocalPtr, S64, 32},</pre></td></tr><tr><td class='line-number'><a name='L1428' href='#L1428'><pre>1428</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {V2S32, LocalPtr, V2S32, 32},</pre></td></tr><tr><td class='line-number'><a name='L1429' href='#L1429'><pre>1429</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {S32, LocalPtr, S8, 8},</pre></td></tr><tr><td class='line-number'><a name='L1430' href='#L1430'><pre>1430</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {S32, LocalPtr, S16, 16},</pre></td></tr><tr><td class='line-number'><a name='L1431' href='#L1431'><pre>1431</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {V2S16, LocalPtr, S32, 32},</pre></td></tr><tr><td class='line-number'><a name='L1432' href='#L1432'><pre>1432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1433' href='#L1433'><pre>1433</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {S32, PrivatePtr, S32, 32},</pre></td></tr><tr><td class='line-number'><a name='L1434' href='#L1434'><pre>1434</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {S32, PrivatePtr, S8, 8},</pre></td></tr><tr><td class='line-number'><a name='L1435' href='#L1435'><pre>1435</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {S32, PrivatePtr, S16, 16},</pre></td></tr><tr><td class='line-number'><a name='L1436' href='#L1436'><pre>1436</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {V2S16, PrivatePtr, S32, 32},</pre></td></tr><tr><td class='line-number'><a name='L1437' href='#L1437'><pre>1437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1438' href='#L1438'><pre>1438</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {S32, ConstantPtr, S32, GlobalAlign32},</pre></td></tr><tr><td class='line-number'><a name='L1439' href='#L1439'><pre>1439</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {V2S32, ConstantPtr, V2S32, GlobalAlign32},</pre></td></tr><tr><td class='line-number'><a name='L1440' href='#L1440'><pre>1440</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {V4S32, ConstantPtr, V4S32, GlobalAlign32},</pre></td></tr><tr><td class='line-number'><a name='L1441' href='#L1441'><pre>1441</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {S64, ConstantPtr, S64, GlobalAlign32},</pre></td></tr><tr><td class='line-number'><a name='L1442' href='#L1442'><pre>1442</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                                      {V2S32, ConstantPtr, V2S32, GlobalAlign32}});</pre></td></tr><tr><td class='line-number'><a name='L1443' href='#L1443'><pre>1443</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    Actions.legalIf(</pre></td></tr><tr><td class='line-number'><a name='L1444' href='#L1444'><pre>1444</pre></a></td><td class='covered-line'><pre>36.9k</pre></td><td class='code'><pre>      [=](const LegalityQuery &amp;Query) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L1445' href='#L1445'><pre>1445</pre></a></td><td class='covered-line'><pre>36.9k</pre></td><td class='code'><pre>        return isLoadStoreLegal(ST, Query);</pre></td></tr><tr><td class='line-number'><a name='L1446' href='#L1446'><pre>1446</pre></a></td><td class='covered-line'><pre>36.9k</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L1447' href='#L1447'><pre>1447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1448' href='#L1448'><pre>1448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The custom pointers (fat pointers, buffer resources) don&apos;t work with load</pre></td></tr><tr><td class='line-number'><a name='L1449' href='#L1449'><pre>1449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // and store at this level. Fat pointers should have been lowered to</pre></td></tr><tr><td class='line-number'><a name='L1450' href='#L1450'><pre>1450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // intrinsics before the translation to MIR.</pre></td></tr><tr><td class='line-number'><a name='L1451' href='#L1451'><pre>1451</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    Actions.unsupportedIf(</pre></td></tr><tr><td class='line-number'><a name='L1452' href='#L1452'><pre>1452</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        typeInSet(1, {BufferFatPtr, BufferStridedPtr, RsrcPtr}));</pre></td></tr><tr><td class='line-number'><a name='L1453' href='#L1453'><pre>1453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1454' href='#L1454'><pre>1454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Address space 8 pointers are handled by a 4xs32 load, bitcast, and</pre></td></tr><tr><td class='line-number'><a name='L1455' href='#L1455'><pre>1455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // ptrtoint. This is needed to account for the fact that we can&apos;t have i128</pre></td></tr><tr><td class='line-number'><a name='L1456' href='#L1456'><pre>1456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // as a register class for SelectionDAG reasons.</pre></td></tr><tr><td class='line-number'><a name='L1457' href='#L1457'><pre>1457</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    Actions.customIf([=](const LegalityQuery &amp;Query) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L1458' href='#L1458'><pre>1458</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>      return hasBufferRsrcWorkaround(Query.Types[0]);</pre></td></tr><tr><td class='line-number'><a name='L1459' href='#L1459'><pre>1459</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>    });</pre></td></tr><tr><td class='line-number'><a name='L1460' href='#L1460'><pre>1460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1461' href='#L1461'><pre>1461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Constant 32-bit is handled by addrspacecasting the 32-bit pointer to</pre></td></tr><tr><td class='line-number'><a name='L1462' href='#L1462'><pre>1462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 64-bits.</pre></td></tr><tr><td class='line-number'><a name='L1463' href='#L1463'><pre>1463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1464' href='#L1464'><pre>1464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Should generalize bitcast action into coerce, which will also cover</pre></td></tr><tr><td class='line-number'><a name='L1465' href='#L1465'><pre>1465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // inserting addrspacecasts.</pre></td></tr><tr><td class='line-number'><a name='L1466' href='#L1466'><pre>1466</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    Actions.customIf(typeIs(1, Constant32Ptr));</pre></td></tr><tr><td class='line-number'><a name='L1467' href='#L1467'><pre>1467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1468' href='#L1468'><pre>1468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Turn any illegal element vectors into something easier to deal</pre></td></tr><tr><td class='line-number'><a name='L1469' href='#L1469'><pre>1469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // with. These will ultimately produce 32-bit scalar shifts to extract the</pre></td></tr><tr><td class='line-number'><a name='L1470' href='#L1470'><pre>1470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // parts anyway.</pre></td></tr><tr><td class='line-number'><a name='L1471' href='#L1471'><pre>1471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L1472' href='#L1472'><pre>1472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For odd 16-bit element vectors, prefer to split those into pieces with</pre></td></tr><tr><td class='line-number'><a name='L1473' href='#L1473'><pre>1473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 16-bit vector parts.</pre></td></tr><tr><td class='line-number'><a name='L1474' href='#L1474'><pre>1474</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    Actions.bitcastIf(</pre></td></tr><tr><td class='line-number'><a name='L1475' href='#L1475'><pre>1475</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      [=](const LegalityQuery &amp;Query) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L1476' href='#L1476'><pre>1476</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>        return shouldBitcastLoadStoreType(ST, Query.Types[0],</pre></td></tr><tr><td class='line-number'><a name='L1477' href='#L1477'><pre>1477</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>                                          Query.MMODescrs[0].MemoryTy);</pre></td></tr><tr><td class='line-number'><a name='L1478' href='#L1478'><pre>1478</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>      }, bitcastToRegisterType(0));</pre></td></tr><tr><td class='line-number'><a name='L1479' href='#L1479'><pre>1479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1480' href='#L1480'><pre>1480</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    if (!IsStore) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1480' href='#L1480'><span>1480:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1481' href='#L1481'><pre>1481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Widen suitably aligned loads by loading extra bytes. The standard</pre></td></tr><tr><td class='line-number'><a name='L1482' href='#L1482'><pre>1482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // legalization actions can&apos;t properly express widening memory operands.</pre></td></tr><tr><td class='line-number'><a name='L1483' href='#L1483'><pre>1483</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>      Actions.customIf([=](const LegalityQuery &amp;Query) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L1484' href='#L1484'><pre>1484</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>        return shouldWidenLoad(ST, Query, G_LOAD);</pre></td></tr><tr><td class='line-number'><a name='L1485' href='#L1485'><pre>1485</pre></a></td><td class='covered-line'><pre>10.2k</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L1486' href='#L1486'><pre>1486</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1487' href='#L1487'><pre>1487</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1488' href='#L1488'><pre>1488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: load/store narrowing should be moved to lower action</pre></td></tr><tr><td class='line-number'><a name='L1489' href='#L1489'><pre>1489</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    Actions</pre></td></tr><tr><td class='line-number'><a name='L1490' href='#L1490'><pre>1490</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        .narrowScalarIf(</pre></td></tr><tr><td class='line-number'><a name='L1491' href='#L1491'><pre>1491</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>            [=](const LegalityQuery &amp;Query) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L1492' href='#L1492'><pre>1492</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>              return !Query.Types[0].isVector() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1492' href='#L1492'><span>1492:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.7k</span>, <span class='None'>False</span>: <span class='covered-line'>2.77k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1493' href='#L1493'><pre>1493</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>                     <div class='tooltip'>needToSplitMemOp(Query, Op == G_LOAD)<span class='tooltip-content'>10.7k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1493' href='#L1493'><span>1493:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>270</span>, <span class='None'>False</span>: <span class='covered-line'>10.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1492'><span>1492:22</span></a></span>) to (<span class='line-number'><a href='#L1492'><span>1493:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1492:22)
     Condition C2 --> (1493:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1494' href='#L1494'><pre>1494</pre></a></td><td class='covered-line'><pre>13.4k</pre></td><td class='code'><pre>            },</pre></td></tr><tr><td class='line-number'><a name='L1495' href='#L1495'><pre>1495</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>            [=](const LegalityQuery &amp;Query) -&gt; std::pair&lt;unsigned, LLT&gt; {</pre></td></tr><tr><td class='line-number'><a name='L1496' href='#L1496'><pre>1496</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>              const LLT DstTy = Query.Types[0];</pre></td></tr><tr><td class='line-number'><a name='L1497' href='#L1497'><pre>1497</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>              const LLT PtrTy = Query.Types[1];</pre></td></tr><tr><td class='line-number'><a name='L1498' href='#L1498'><pre>1498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1499' href='#L1499'><pre>1499</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>              const unsigned DstSize = DstTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1500' href='#L1500'><pre>1500</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>              unsigned MemSize = Query.MMODescrs[0].MemoryTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1501' href='#L1501'><pre>1501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1502' href='#L1502'><pre>1502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // Split extloads.</pre></td></tr><tr><td class='line-number'><a name='L1503' href='#L1503'><pre>1503</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>              if (DstSize &gt; MemSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1503' href='#L1503'><span>1503:19</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>270</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1504' href='#L1504'><pre>1504</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                <span class='red'>return std::pair(0, LLT::scalar(MemSize))</span>;</pre></td></tr><tr><td class='line-number'><a name='L1505' href='#L1505'><pre>1505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1506' href='#L1506'><pre>1506</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>              unsigned MaxSize = maxSizeForAddrSpace(</pre></td></tr><tr><td class='line-number'><a name='L1507' href='#L1507'><pre>1507</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>                  ST, PtrTy.getAddressSpace(), Op == G_LOAD,</pre></td></tr><tr><td class='line-number'><a name='L1508' href='#L1508'><pre>1508</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>                  Query.MMODescrs[0].Ordering != AtomicOrdering::NotAtomic);</pre></td></tr><tr><td class='line-number'><a name='L1509' href='#L1509'><pre>1509</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>              if (MemSize &gt; MaxSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1509' href='#L1509'><span>1509:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>270</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1510' href='#L1510'><pre>1510</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>                return std::pair(0, LLT::scalar(MaxSize));</pre></td></tr><tr><td class='line-number'><a name='L1511' href='#L1511'><pre>1511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1512' href='#L1512'><pre>1512</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>              <span class='red'>uint64_t Align = Query.MMODescrs[0].AlignInBits;</span></pre></td></tr><tr><td class='line-number'><a name='L1513' href='#L1513'><pre>1513</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              return std::pair(0, LLT::scalar(Align))</span>;</pre></td></tr><tr><td class='line-number'><a name='L1514' href='#L1514'><pre>1514</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>            })</pre></td></tr><tr><td class='line-number'><a name='L1515' href='#L1515'><pre>1515</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        .fewerElementsIf(</pre></td></tr><tr><td class='line-number'><a name='L1516' href='#L1516'><pre>1516</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>            [=](const LegalityQuery &amp;Query) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L1517' href='#L1517'><pre>1517</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>              return Query.Types[0].isVector() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1517' href='#L1517'><span>1517:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.77k</span>, <span class='None'>False</span>: <span class='covered-line'>10.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1518' href='#L1518'><pre>1518</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>                     <div class='tooltip'>needToSplitMemOp(Query, Op == G_LOAD)<span class='tooltip-content'>2.77k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1518' href='#L1518'><span>1518:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.70k</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1517'><span>1517:22</span></a></span>) to (<span class='line-number'><a href='#L1517'><span>1518:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1517:22)
     Condition C2 --> (1518:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1519' href='#L1519'><pre>1519</pre></a></td><td class='covered-line'><pre>13.2k</pre></td><td class='code'><pre>            },</pre></td></tr><tr><td class='line-number'><a name='L1520' href='#L1520'><pre>1520</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>            [=](const LegalityQuery &amp;Query) -&gt; std::pair&lt;unsigned, LLT&gt; {</pre></td></tr><tr><td class='line-number'><a name='L1521' href='#L1521'><pre>1521</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>              const LLT DstTy = Query.Types[0];</pre></td></tr><tr><td class='line-number'><a name='L1522' href='#L1522'><pre>1522</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>              const LLT PtrTy = Query.Types[1];</pre></td></tr><tr><td class='line-number'><a name='L1523' href='#L1523'><pre>1523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1524' href='#L1524'><pre>1524</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>              LLT EltTy = DstTy.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L1525' href='#L1525'><pre>1525</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>              unsigned MaxSize = maxSizeForAddrSpace(</pre></td></tr><tr><td class='line-number'><a name='L1526' href='#L1526'><pre>1526</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>                  ST, PtrTy.getAddressSpace(), Op == G_LOAD,</pre></td></tr><tr><td class='line-number'><a name='L1527' href='#L1527'><pre>1527</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>                  Query.MMODescrs[0].Ordering != AtomicOrdering::NotAtomic);</pre></td></tr><tr><td class='line-number'><a name='L1528' href='#L1528'><pre>1528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1529' href='#L1529'><pre>1529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // FIXME: Handle widened to power of 2 results better. This ends</pre></td></tr><tr><td class='line-number'><a name='L1530' href='#L1530'><pre>1530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // up scalarizing.</pre></td></tr><tr><td class='line-number'><a name='L1531' href='#L1531'><pre>1531</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // FIXME: 3 element stores scalarized on SI</pre></td></tr><tr><td class='line-number'><a name='L1532' href='#L1532'><pre>1532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1533' href='#L1533'><pre>1533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // Split if it&apos;s too large for the address space.</pre></td></tr><tr><td class='line-number'><a name='L1534' href='#L1534'><pre>1534</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>              unsigned MemSize = Query.MMODescrs[0].MemoryTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1535' href='#L1535'><pre>1535</pre></a></td><td class='covered-line'><pre>1.70k</pre></td><td class='code'><pre>              if (MemSize &gt; MaxSize) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1535' href='#L1535'><span>1535:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>495</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1536' href='#L1536'><pre>1536</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>                unsigned NumElts = DstTy.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L1537' href='#L1537'><pre>1537</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>                unsigned EltSize = EltTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1538' href='#L1538'><pre>1538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1539' href='#L1539'><pre>1539</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>                if (MaxSize % EltSize == 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1539' href='#L1539'><span>1539:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.09k</span>, <span class='None'>False</span>: <span class='covered-line'>118</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1540' href='#L1540'><pre>1540</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>                  return std::pair(</pre></td></tr><tr><td class='line-number'><a name='L1541' href='#L1541'><pre>1541</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>                      0, LLT::scalarOrVector(</pre></td></tr><tr><td class='line-number'><a name='L1542' href='#L1542'><pre>1542</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>                             ElementCount::getFixed(MaxSize / EltSize), EltTy));</pre></td></tr><tr><td class='line-number'><a name='L1543' href='#L1543'><pre>1543</pre></a></td><td class='covered-line'><pre>1.09k</pre></td><td class='code'><pre>                }</pre></td></tr><tr><td class='line-number'><a name='L1544' href='#L1544'><pre>1544</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1545' href='#L1545'><pre>1545</pre></a></td><td class='covered-line'><pre>118</pre></td><td class='code'><pre>                unsigned NumPieces = MemSize / MaxSize;</pre></td></tr><tr><td class='line-number'><a name='L1546' href='#L1546'><pre>1546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1547' href='#L1547'><pre>1547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                // FIXME: Refine when odd breakdowns handled</pre></td></tr><tr><td class='line-number'><a name='L1548' href='#L1548'><pre>1548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                // The scalars will need to be re-legalized.</pre></td></tr><tr><td class='line-number'><a name='L1549' href='#L1549'><pre>1549</pre></a></td><td class='covered-line'><pre>118</pre></td><td class='code'><pre>                if (NumPieces == 1 || <div class='tooltip'>NumPieces &gt;= NumElts<span class='tooltip-content'>70</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1549' href='#L1549'><span>1549:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
  Branch (<span class='line-number'><a name='L1549' href='#L1549'><span>1549:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1550' href='#L1550'><pre>1550</pre></a></td><td class='covered-line'><pre>118</pre></td><td class='code'><pre>                    <div class='tooltip'><span class='red'>NumElts % NumPieces != 0</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1550' href='#L1550'><span>1550:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1549'><span>1549:21</span></a></span>) to (<span class='line-number'><a href='#L1549'><span>1550:45</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (1549:21)
     Condition C2 --> (1549:39)
     Condition C3 --> (1550:21)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { T,  -,  -  = T      }
  2 { F,  T,  -  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1551' href='#L1551'><pre>1551</pre></a></td><td class='covered-line'><pre>118</pre></td><td class='code'><pre>                  return std::pair(0, EltTy);</pre></td></tr><tr><td class='line-number'><a name='L1552' href='#L1552'><pre>1552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1553' href='#L1553'><pre>1553</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                <span class='red'>return std::pair(0,</span></pre></td></tr><tr><td class='line-number'><a name='L1554' href='#L1554'><pre>1554</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                 LLT::fixed_vector(NumElts / NumPieces, EltTy))</span>;</pre></td></tr><tr><td class='line-number'><a name='L1555' href='#L1555'><pre>1555</pre></a></td><td class='covered-line'><pre>118</pre></td><td class='code'><pre>              }</pre></td></tr><tr><td class='line-number'><a name='L1556' href='#L1556'><pre>1556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1557' href='#L1557'><pre>1557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // FIXME: We could probably handle weird extending loads better.</pre></td></tr><tr><td class='line-number'><a name='L1558' href='#L1558'><pre>1558</pre></a></td><td class='covered-line'><pre>495</pre></td><td class='code'><pre>              if (DstTy.getSizeInBits() &gt; MemSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1558' href='#L1558'><span>1558:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>345</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1559' href='#L1559'><pre>1559</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>                return std::pair(0, EltTy);</pre></td></tr><tr><td class='line-number'><a name='L1560' href='#L1560'><pre>1560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1561' href='#L1561'><pre>1561</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>              unsigned EltSize = EltTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1562' href='#L1562'><pre>1562</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>              unsigned DstSize = DstTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1563' href='#L1563'><pre>1563</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>              if (!isPowerOf2_32(DstSize)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1563' href='#L1563'><span>1563:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>345</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1564' href='#L1564'><pre>1564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                // We&apos;re probably decomposing an odd sized store. Try to split</pre></td></tr><tr><td class='line-number'><a name='L1565' href='#L1565'><pre>1565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                // to the widest type. TODO: Account for alignment. As-is it</pre></td></tr><tr><td class='line-number'><a name='L1566' href='#L1566'><pre>1566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                // should be OK, since the new parts will be further legalized.</pre></td></tr><tr><td class='line-number'><a name='L1567' href='#L1567'><pre>1567</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>                unsigned FloorSize = llvm::bit_floor(DstSize);</pre></td></tr><tr><td class='line-number'><a name='L1568' href='#L1568'><pre>1568</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>                return std::pair(</pre></td></tr><tr><td class='line-number'><a name='L1569' href='#L1569'><pre>1569</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>                    0, LLT::scalarOrVector(</pre></td></tr><tr><td class='line-number'><a name='L1570' href='#L1570'><pre>1570</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>                           ElementCount::getFixed(FloorSize / EltSize), EltTy));</pre></td></tr><tr><td class='line-number'><a name='L1571' href='#L1571'><pre>1571</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>              }</pre></td></tr><tr><td class='line-number'><a name='L1572' href='#L1572'><pre>1572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1573' href='#L1573'><pre>1573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // May need relegalization for the scalars.</pre></td></tr><tr><td class='line-number'><a name='L1574' href='#L1574'><pre>1574</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>              <span class='red'>return std::pair(0, EltTy)</span>;</pre></td></tr><tr><td class='line-number'><a name='L1575' href='#L1575'><pre>1575</pre></a></td><td class='covered-line'><pre>345</pre></td><td class='code'><pre>            })</pre></td></tr><tr><td class='line-number'><a name='L1576' href='#L1576'><pre>1576</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    .minScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L1577' href='#L1577'><pre>1577</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    .narrowScalarIf(isWideScalarExtLoadTruncStore(0), changeTo(0, S32))</pre></td></tr><tr><td class='line-number'><a name='L1578' href='#L1578'><pre>1578</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    .widenScalarToNextPow2(0)</pre></td></tr><tr><td class='line-number'><a name='L1579' href='#L1579'><pre>1579</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    .moreElementsIf(vectorSmallerThan(0, 32), moreEltsToNext32Bit(0))</pre></td></tr><tr><td class='line-number'><a name='L1580' href='#L1580'><pre>1580</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    .lower();</pre></td></tr><tr><td class='line-number'><a name='L1581' href='#L1581'><pre>1581</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1582' href='#L1582'><pre>1582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1583' href='#L1583'><pre>1583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Unaligned accesses not lowered.</pre></td></tr><tr><td class='line-number'><a name='L1584' href='#L1584'><pre>1584</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;ExtLoads = getActionDefinitionsBuilder({G_SEXTLOAD, G_ZEXTLOAD})</pre></td></tr><tr><td class='line-number'><a name='L1585' href='#L1585'><pre>1585</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                       .legalForTypesWithMemDesc({{S32, GlobalPtr, S8, 8},</pre></td></tr><tr><td class='line-number'><a name='L1586' href='#L1586'><pre>1586</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                                                  {S32, GlobalPtr, S16, 2 * 8},</pre></td></tr><tr><td class='line-number'><a name='L1587' href='#L1587'><pre>1587</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                                                  {S32, LocalPtr, S8, 8},</pre></td></tr><tr><td class='line-number'><a name='L1588' href='#L1588'><pre>1588</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                                                  {S32, LocalPtr, S16, 16},</pre></td></tr><tr><td class='line-number'><a name='L1589' href='#L1589'><pre>1589</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                                                  {S32, PrivatePtr, S8, 8},</pre></td></tr><tr><td class='line-number'><a name='L1590' href='#L1590'><pre>1590</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                                                  {S32, PrivatePtr, S16, 16},</pre></td></tr><tr><td class='line-number'><a name='L1591' href='#L1591'><pre>1591</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                                                  {S32, ConstantPtr, S8, 8},</pre></td></tr><tr><td class='line-number'><a name='L1592' href='#L1592'><pre>1592</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                                                  {S32, ConstantPtr, S16, 2 * 8}})</pre></td></tr><tr><td class='line-number'><a name='L1593' href='#L1593'><pre>1593</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                       .legalIf(</pre></td></tr><tr><td class='line-number'><a name='L1594' href='#L1594'><pre>1594</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                         [=](const LegalityQuery &amp;Query) -&gt; bool {</pre></td></tr><tr><td class='line-number'><a name='L1595' href='#L1595'><pre>1595</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>                           return isLoadStoreLegal(ST, Query);</pre></td></tr><tr><td class='line-number'><a name='L1596' href='#L1596'><pre>1596</pre></a></td><td class='covered-line'><pre>3.10k</pre></td><td class='code'><pre>                         });</pre></td></tr><tr><td class='line-number'><a name='L1597' href='#L1597'><pre>1597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1598' href='#L1598'><pre>1598</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasFlatAddressSpace()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1598' href='#L1598'><span>1598:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.58k</span>, <span class='None'>False</span>: <span class='covered-line'>1.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1599' href='#L1599'><pre>1599</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>    ExtLoads.legalForTypesWithMemDesc(</pre></td></tr><tr><td class='line-number'><a name='L1600' href='#L1600'><pre>1600</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>        {{S32, FlatPtr, S8, 8}, {S32, FlatPtr, S16, 16}});</pre></td></tr><tr><td class='line-number'><a name='L1601' href='#L1601'><pre>1601</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1602' href='#L1602'><pre>1602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1603' href='#L1603'><pre>1603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Constant 32-bit is handled by addrspacecasting the 32-bit pointer to</pre></td></tr><tr><td class='line-number'><a name='L1604' href='#L1604'><pre>1604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 64-bits.</pre></td></tr><tr><td class='line-number'><a name='L1605' href='#L1605'><pre>1605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L1606' href='#L1606'><pre>1606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Should generalize bitcast action into coerce, which will also cover</pre></td></tr><tr><td class='line-number'><a name='L1607' href='#L1607'><pre>1607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // inserting addrspacecasts.</pre></td></tr><tr><td class='line-number'><a name='L1608' href='#L1608'><pre>1608</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  ExtLoads.customIf(typeIs(1, Constant32Ptr));</pre></td></tr><tr><td class='line-number'><a name='L1609' href='#L1609'><pre>1609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1610' href='#L1610'><pre>1610</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  ExtLoads.clampScalar(0, S32, S32)</pre></td></tr><tr><td class='line-number'><a name='L1611' href='#L1611'><pre>1611</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>          .widenScalarToNextPow2(0)</pre></td></tr><tr><td class='line-number'><a name='L1612' href='#L1612'><pre>1612</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>          .lower();</pre></td></tr><tr><td class='line-number'><a name='L1613' href='#L1613'><pre>1613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1614' href='#L1614'><pre>1614</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;Atomics = getActionDefinitionsBuilder(</pre></td></tr><tr><td class='line-number'><a name='L1615' href='#L1615'><pre>1615</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    {G_ATOMICRMW_XCHG, G_ATOMICRMW_ADD, G_ATOMICRMW_SUB,</pre></td></tr><tr><td class='line-number'><a name='L1616' href='#L1616'><pre>1616</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>     G_ATOMICRMW_AND, G_ATOMICRMW_OR, G_ATOMICRMW_XOR,</pre></td></tr><tr><td class='line-number'><a name='L1617' href='#L1617'><pre>1617</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>     G_ATOMICRMW_MAX, G_ATOMICRMW_MIN, G_ATOMICRMW_UMAX,</pre></td></tr><tr><td class='line-number'><a name='L1618' href='#L1618'><pre>1618</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>     G_ATOMICRMW_UMIN, G_ATOMICRMW_UINC_WRAP, G_ATOMICRMW_UDEC_WRAP})</pre></td></tr><tr><td class='line-number'><a name='L1619' href='#L1619'><pre>1619</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{S32, GlobalPtr}, {S32, LocalPtr},</pre></td></tr><tr><td class='line-number'><a name='L1620' href='#L1620'><pre>1620</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>               {S64, GlobalPtr}, {S64, LocalPtr},</pre></td></tr><tr><td class='line-number'><a name='L1621' href='#L1621'><pre>1621</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>               {S32, RegionPtr}, {S64, RegionPtr}});</pre></td></tr><tr><td class='line-number'><a name='L1622' href='#L1622'><pre>1622</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasFlatAddressSpace()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1622' href='#L1622'><span>1622:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.58k</span>, <span class='None'>False</span>: <span class='covered-line'>1.54k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1623' href='#L1623'><pre>1623</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>    Atomics.legalFor({{S32, FlatPtr}, {S64, FlatPtr}});</pre></td></tr><tr><td class='line-number'><a name='L1624' href='#L1624'><pre>1624</pre></a></td><td class='covered-line'><pre>8.58k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1625' href='#L1625'><pre>1625</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1626' href='#L1626'><pre>1626</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;Atomic = getActionDefinitionsBuilder(G_ATOMICRMW_FADD);</pre></td></tr><tr><td class='line-number'><a name='L1627' href='#L1627'><pre>1627</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasLDSFPAtomicAddF32()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1627' href='#L1627'><span>1627:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1628' href='#L1628'><pre>1628</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    Atomic.legalFor({{S32, LocalPtr}, {S32, RegionPtr}});</pre></td></tr><tr><td class='line-number'><a name='L1629' href='#L1629'><pre>1629</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    if (ST.hasLdsAtomicAddF64())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1629' href='#L1629'><span>1629:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>553</span>, <span class='None'>False</span>: <span class='covered-line'>6.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1630' href='#L1630'><pre>1630</pre></a></td><td class='covered-line'><pre>553</pre></td><td class='code'><pre>      Atomic.legalFor({{S64, LocalPtr}});</pre></td></tr><tr><td class='line-number'><a name='L1631' href='#L1631'><pre>1631</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    if (ST.hasAtomicDsPkAdd16Insts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1631' href='#L1631'><span>1631:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>602</span>, <span class='None'>False</span>: <span class='covered-line'>6.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1632' href='#L1632'><pre>1632</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>      Atomic.legalFor({{V2S16, LocalPtr}});</pre></td></tr><tr><td class='line-number'><a name='L1633' href='#L1633'><pre>1633</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1634' href='#L1634'><pre>1634</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasAtomicFaddInsts())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1634' href='#L1634'><span>1634:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.41k</span>, <span class='None'>False</span>: <span class='covered-line'>7.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1635' href='#L1635'><pre>1635</pre></a></td><td class='covered-line'><pre>2.41k</pre></td><td class='code'><pre>    Atomic.legalFor({{S32, GlobalPtr}});</pre></td></tr><tr><td class='line-number'><a name='L1636' href='#L1636'><pre>1636</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasFlatAtomicFaddF32Inst())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1636' href='#L1636'><span>1636:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.79k</span>, <span class='None'>False</span>: <span class='covered-line'>8.33k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1637' href='#L1637'><pre>1637</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>    Atomic.legalFor({{S32, FlatPtr}});</pre></td></tr><tr><td class='line-number'><a name='L1638' href='#L1638'><pre>1638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1639' href='#L1639'><pre>1639</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasGFX90AInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1639' href='#L1639'><span>1639:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>553</span>, <span class='None'>False</span>: <span class='covered-line'>9.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1640' href='#L1640'><pre>1640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // These are legal with some caveats, and should have undergone expansion in</pre></td></tr><tr><td class='line-number'><a name='L1641' href='#L1641'><pre>1641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the IR in most situations</pre></td></tr><tr><td class='line-number'><a name='L1642' href='#L1642'><pre>1642</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Move atomic expansion into legalizer</pre></td></tr><tr><td class='line-number'><a name='L1643' href='#L1643'><pre>1643</pre></a></td><td class='covered-line'><pre>553</pre></td><td class='code'><pre>    Atomic.legalFor({</pre></td></tr><tr><td class='line-number'><a name='L1644' href='#L1644'><pre>1644</pre></a></td><td class='covered-line'><pre>553</pre></td><td class='code'><pre>        {S32, GlobalPtr},</pre></td></tr><tr><td class='line-number'><a name='L1645' href='#L1645'><pre>1645</pre></a></td><td class='covered-line'><pre>553</pre></td><td class='code'><pre>        {S64, GlobalPtr},</pre></td></tr><tr><td class='line-number'><a name='L1646' href='#L1646'><pre>1646</pre></a></td><td class='covered-line'><pre>553</pre></td><td class='code'><pre>        {S64, FlatPtr}</pre></td></tr><tr><td class='line-number'><a name='L1647' href='#L1647'><pre>1647</pre></a></td><td class='covered-line'><pre>553</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L1648' href='#L1648'><pre>1648</pre></a></td><td class='covered-line'><pre>553</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1649' href='#L1649'><pre>1649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1650' href='#L1650'><pre>1650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // BUFFER/FLAT_ATOMIC_CMP_SWAP on GCN GPUs needs input marshalling, and output</pre></td></tr><tr><td class='line-number'><a name='L1651' href='#L1651'><pre>1651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // demarshalling</pre></td></tr><tr><td class='line-number'><a name='L1652' href='#L1652'><pre>1652</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_ATOMIC_CMPXCHG)</pre></td></tr><tr><td class='line-number'><a name='L1653' href='#L1653'><pre>1653</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .customFor({{S32, GlobalPtr}, {S64, GlobalPtr},</pre></td></tr><tr><td class='line-number'><a name='L1654' href='#L1654'><pre>1654</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                {S32, FlatPtr}, {S64, FlatPtr}})</pre></td></tr><tr><td class='line-number'><a name='L1655' href='#L1655'><pre>1655</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{S32, LocalPtr}, {S64, LocalPtr},</pre></td></tr><tr><td class='line-number'><a name='L1656' href='#L1656'><pre>1656</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>               {S32, RegionPtr}, {S64, RegionPtr}});</pre></td></tr><tr><td class='line-number'><a name='L1657' href='#L1657'><pre>1657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Pointer types, any 32-bit or 64-bit vector</pre></td></tr><tr><td class='line-number'><a name='L1658' href='#L1658'><pre>1658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1659' href='#L1659'><pre>1659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Condition should be s32 for scalar, s1 for vector.</pre></td></tr><tr><td class='line-number'><a name='L1660' href='#L1660'><pre>1660</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_SELECT)</pre></td></tr><tr><td class='line-number'><a name='L1661' href='#L1661'><pre>1661</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalForCartesianProduct({S32, S64, S16, V2S32, V2S16, V4S16, GlobalPtr,</pre></td></tr><tr><td class='line-number'><a name='L1662' href='#L1662'><pre>1662</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                                 LocalPtr, FlatPtr, PrivatePtr,</pre></td></tr><tr><td class='line-number'><a name='L1663' href='#L1663'><pre>1663</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                                 LLT::fixed_vector(2, LocalPtr),</pre></td></tr><tr><td class='line-number'><a name='L1664' href='#L1664'><pre>1664</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                                 LLT::fixed_vector(2, PrivatePtr)},</pre></td></tr><tr><td class='line-number'><a name='L1665' href='#L1665'><pre>1665</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>                                {S1, S32})</pre></td></tr><tr><td class='line-number'><a name='L1666' href='#L1666'><pre>1666</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .clampScalar(0, S16, S64)</pre></td></tr><tr><td class='line-number'><a name='L1667' href='#L1667'><pre>1667</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarize(1)</pre></td></tr><tr><td class='line-number'><a name='L1668' href='#L1668'><pre>1668</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .moreElementsIf(isSmallOddVector(0), oneMoreElement(0))</pre></td></tr><tr><td class='line-number'><a name='L1669' href='#L1669'><pre>1669</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .fewerElementsIf(numElementsNotEven(0), scalarize(0))</pre></td></tr><tr><td class='line-number'><a name='L1670' href='#L1670'><pre>1670</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .clampMaxNumElements(0, S32, 2)</pre></td></tr><tr><td class='line-number'><a name='L1671' href='#L1671'><pre>1671</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .clampMaxNumElements(0, LocalPtr, 2)</pre></td></tr><tr><td class='line-number'><a name='L1672' href='#L1672'><pre>1672</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .clampMaxNumElements(0, PrivatePtr, 2)</pre></td></tr><tr><td class='line-number'><a name='L1673' href='#L1673'><pre>1673</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1674' href='#L1674'><pre>1674</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(0)</pre></td></tr><tr><td class='line-number'><a name='L1675' href='#L1675'><pre>1675</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalIf(all(isPointer(0), typeInSet(1, {S1, S32})));</pre></td></tr><tr><td class='line-number'><a name='L1676' href='#L1676'><pre>1676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1677' href='#L1677'><pre>1677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Only the low 4/5/6 bits of the shift amount are observed, so we can</pre></td></tr><tr><td class='line-number'><a name='L1678' href='#L1678'><pre>1678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // be more flexible with the shift amount type.</pre></td></tr><tr><td class='line-number'><a name='L1679' href='#L1679'><pre>1679</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;Shifts = getActionDefinitionsBuilder({G_SHL, G_LSHR, G_ASHR})</pre></td></tr><tr><td class='line-number'><a name='L1680' href='#L1680'><pre>1680</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{S32, S32}, {S64, S32}});</pre></td></tr><tr><td class='line-number'><a name='L1681' href='#L1681'><pre>1681</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.has16BitInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1681' href='#L1681'><span>1681:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.39k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1682' href='#L1682'><pre>1682</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    if (ST.hasVOP3PInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1682' href='#L1682'><span>1682:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='None'>False</span>: <span class='covered-line'>1.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1683' href='#L1683'><pre>1683</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      Shifts.legalFor({{S16, S16}, {V2S16, V2S16}})</pre></td></tr><tr><td class='line-number'><a name='L1684' href='#L1684'><pre>1684</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>            .clampMaxNumElements(0, S16, 2);</pre></td></tr><tr><td class='line-number'><a name='L1685' href='#L1685'><pre>1685</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L1686' href='#L1686'><pre>1686</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>      Shifts.legalFor({{S16, S16}});</pre></td></tr><tr><td class='line-number'><a name='L1687' href='#L1687'><pre>1687</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1688' href='#L1688'><pre>1688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Support 16-bit shift amounts for all types</pre></td></tr><tr><td class='line-number'><a name='L1689' href='#L1689'><pre>1689</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    Shifts.widenScalarIf(</pre></td></tr><tr><td class='line-number'><a name='L1690' href='#L1690'><pre>1690</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1691' href='#L1691'><pre>1691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Use 16-bit shift amounts for any 16-bit shift. Otherwise we want a</pre></td></tr><tr><td class='line-number'><a name='L1692' href='#L1692'><pre>1692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // 32-bit amount.</pre></td></tr><tr><td class='line-number'><a name='L1693' href='#L1693'><pre>1693</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>        const LLT ValTy = Query.Types[0];</pre></td></tr><tr><td class='line-number'><a name='L1694' href='#L1694'><pre>1694</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>        const LLT AmountTy = Query.Types[1];</pre></td></tr><tr><td class='line-number'><a name='L1695' href='#L1695'><pre>1695</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>        return ValTy.getSizeInBits() &lt;= 16 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1695' href='#L1695'><span>1695:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.32k</span>, <span class='None'>False</span>: <span class='covered-line'>3.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1696' href='#L1696'><pre>1696</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>               <div class='tooltip'>AmountTy.getSizeInBits() &lt; 16<span class='tooltip-content'>2.32k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1696' href='#L1696'><span>1696:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>525</span>, <span class='None'>False</span>: <span class='covered-line'>1.80k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1695'><span>1695:16</span></a></span>) to (<span class='line-number'><a href='#L1695'><span>1696:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1695:16)
     Condition C2 --> (1696:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1697' href='#L1697'><pre>1697</pre></a></td><td class='covered-line'><pre>5.89k</pre></td><td class='code'><pre>      }, changeTo(1, S16));</pre></td></tr><tr><td class='line-number'><a name='L1698' href='#L1698'><pre>1698</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    Shifts.maxScalarIf(typeIs(0, S16), 1, S16);</pre></td></tr><tr><td class='line-number'><a name='L1699' href='#L1699'><pre>1699</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    Shifts.clampScalar(1, S32, S32);</pre></td></tr><tr><td class='line-number'><a name='L1700' href='#L1700'><pre>1700</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    Shifts.widenScalarToNextPow2(0, 16);</pre></td></tr><tr><td class='line-number'><a name='L1701' href='#L1701'><pre>1701</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    Shifts.clampScalar(0, S16, S64);</pre></td></tr><tr><td class='line-number'><a name='L1702' href='#L1702'><pre>1702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1703' href='#L1703'><pre>1703</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_SSHLSAT, G_USHLSAT})</pre></td></tr><tr><td class='line-number'><a name='L1704' href='#L1704'><pre>1704</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .minScalar(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L1705' href='#L1705'><pre>1705</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1706' href='#L1706'><pre>1706</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1707' href='#L1707'><pre>1707</pre></a></td><td class='covered-line'><pre>7.39k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1708' href='#L1708'><pre>1708</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Make sure we legalize the shift amount type first, as the general</pre></td></tr><tr><td class='line-number'><a name='L1709' href='#L1709'><pre>1709</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // expansion for the shifted type will produce much worse code if it hasn&apos;t</pre></td></tr><tr><td class='line-number'><a name='L1710' href='#L1710'><pre>1710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // been truncated already.</pre></td></tr><tr><td class='line-number'><a name='L1711' href='#L1711'><pre>1711</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    Shifts.clampScalar(1, S32, S32);</pre></td></tr><tr><td class='line-number'><a name='L1712' href='#L1712'><pre>1712</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    Shifts.widenScalarToNextPow2(0, 32);</pre></td></tr><tr><td class='line-number'><a name='L1713' href='#L1713'><pre>1713</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    Shifts.clampScalar(0, S32, S64);</pre></td></tr><tr><td class='line-number'><a name='L1714' href='#L1714'><pre>1714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1715' href='#L1715'><pre>1715</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_SSHLSAT, G_USHLSAT})</pre></td></tr><tr><td class='line-number'><a name='L1716' href='#L1716'><pre>1716</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .minScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L1717' href='#L1717'><pre>1717</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1718' href='#L1718'><pre>1718</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1719' href='#L1719'><pre>1719</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1720' href='#L1720'><pre>1720</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  Shifts.scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L1721' href='#L1721'><pre>1721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1722' href='#L1722'><pre>1722</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  for (unsigned Op : {G_EXTRACT_VECTOR_ELT, G_INSERT_VECTOR_ELT}) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1722' href='#L1722'><span>1722:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.2k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1723' href='#L1723'><pre>1723</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    unsigned VecTypeIdx = Op == G_EXTRACT_VECTOR_ELT ? <div class='tooltip'>1<span class='tooltip-content'>10.1k</span></div> : <div class='tooltip'>0<span class='tooltip-content'>10.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1723' href='#L1723'><span>1723:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1724' href='#L1724'><pre>1724</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    unsigned EltTypeIdx = Op == G_EXTRACT_VECTOR_ELT ? <div class='tooltip'>0<span class='tooltip-content'>10.1k</span></div> : <div class='tooltip'>1<span class='tooltip-content'>10.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1724' href='#L1724'><span>1724:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1725' href='#L1725'><pre>1725</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    unsigned IdxTypeIdx = 2;</pre></td></tr><tr><td class='line-number'><a name='L1726' href='#L1726'><pre>1726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1727' href='#L1727'><pre>1727</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(Op)</pre></td></tr><tr><td class='line-number'><a name='L1728' href='#L1728'><pre>1728</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .customIf([=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1729' href='#L1729'><pre>1729</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>          const LLT EltTy = Query.Types[EltTypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L1730' href='#L1730'><pre>1730</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>          const LLT VecTy = Query.Types[VecTypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L1731' href='#L1731'><pre>1731</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>          const LLT IdxTy = Query.Types[IdxTypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L1732' href='#L1732'><pre>1732</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>          const unsigned EltSize = EltTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1733' href='#L1733'><pre>1733</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>          const bool isLegalVecType =</pre></td></tr><tr><td class='line-number'><a name='L1734' href='#L1734'><pre>1734</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>              !!SIRegisterInfo::getSGPRClassForBitWidth(VecTy.getSizeInBits());</pre></td></tr><tr><td class='line-number'><a name='L1735' href='#L1735'><pre>1735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Address space 8 pointers are 128-bit wide values, but the logic</pre></td></tr><tr><td class='line-number'><a name='L1736' href='#L1736'><pre>1736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // below will try to bitcast them to 2N x s64, which will fail.</pre></td></tr><tr><td class='line-number'><a name='L1737' href='#L1737'><pre>1737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Therefore, as an intermediate step, wrap extracts/insertions from a</pre></td></tr><tr><td class='line-number'><a name='L1738' href='#L1738'><pre>1738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // ptrtoint-ing the vector and scalar arguments (or inttoptring the</pre></td></tr><tr><td class='line-number'><a name='L1739' href='#L1739'><pre>1739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // extraction result) in order to produce a vector operation that can</pre></td></tr><tr><td class='line-number'><a name='L1740' href='#L1740'><pre>1740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // be handled by the logic below.</pre></td></tr><tr><td class='line-number'><a name='L1741' href='#L1741'><pre>1741</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>          if (EltTy.isPointer() &amp;&amp; <div class='tooltip'>EltSize &gt; 64<span class='tooltip-content'>75</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1741' href='#L1741'><span>1741:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>9.02k</span>]
  Branch (<span class='line-number'><a name='L1741' href='#L1741'><span>1741:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>71</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1741'><span>1741:15</span></a></span>) to (<span class='line-number'><a href='#L1741'><span>1741:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1741:15)
     Condition C2 --> (1741:36)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1742' href='#L1742'><pre>1742</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>            return true;</pre></td></tr><tr><td class='line-number'><a name='L1743' href='#L1743'><pre>1743</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>          return (EltSize == 32 || <div class='tooltip'>EltSize == 64<span class='tooltip-content'>4.89k</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1743' href='#L1743'><span>1743:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.20k</span>, <span class='None'>False</span>: <span class='covered-line'>4.89k</span>]
  Branch (<span class='line-number'><a name='L1743' href='#L1743'><span>1743:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.43k</span>, <span class='None'>False</span>: <span class='covered-line'>1.45k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1744' href='#L1744'><pre>1744</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>                  <div class='tooltip'>VecTy.getSizeInBits() % 32 == 0<span class='tooltip-content'>7.63k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1744' href='#L1744'><span>1744:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.63k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1745' href='#L1745'><pre>1745</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>                  <div class='tooltip'>VecTy.getSizeInBits() &lt;= MaxRegisterSize<span class='tooltip-content'>7.63k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1745' href='#L1745'><span>1745:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.61k</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1746' href='#L1746'><pre>1746</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>                  <div class='tooltip'>IdxTy.getSizeInBits() == 32<span class='tooltip-content'>7.61k</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1746' href='#L1746'><span>1746:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.61k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1747' href='#L1747'><pre>1747</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>                  <div class='tooltip'>isLegalVecType<span class='tooltip-content'>7.61k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1747' href='#L1747'><span>1747:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.54k</span>, <span class='None'>False</span>: <span class='covered-line'>75</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1743'><span>1743:18</span></a></span>) to (<span class='line-number'><a href='#L1743'><span>1747:33</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (1743:19)
     Condition C2 --> (1743:36)
     Condition C3 --> (1744:19)
     Condition C4 --> (1745:19)
     Condition C5 --> (1746:19)
     Condition C6 --> (1747:19)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { F,  F,  -,  -,  -,  -  = F      }
  2 { T,  -,  T,  F,  -,  -  = F      }
  3 { T,  -,  T,  T,  T,  F  = F      }
  4 { T,  -,  T,  T,  T,  T  = T      }
  5 { F,  T,  T,  T,  T,  F  = F      }
  6 { F,  T,  T,  T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (1,6)
  C3-Pair: not covered
  C4-Pair: covered: (2,4)
  C5-Pair: not covered
  C6-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L1748' href='#L1748'><pre>1748</pre></a></td><td class='covered-line'><pre>9.09k</pre></td><td class='code'><pre>        })</pre></td></tr><tr><td class='line-number'><a name='L1749' href='#L1749'><pre>1749</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .bitcastIf(all(sizeIsMultipleOf32(VecTypeIdx), scalarOrEltNarrowerThan(VecTypeIdx, 32)),</pre></td></tr><tr><td class='line-number'><a name='L1750' href='#L1750'><pre>1750</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                 bitcastToVectorElement32(VecTypeIdx))</pre></td></tr><tr><td class='line-number'><a name='L1751' href='#L1751'><pre>1751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      //.bitcastIf(vectorSmallerThan(1, 32), bitcastToScalar(1))</pre></td></tr><tr><td class='line-number'><a name='L1752' href='#L1752'><pre>1752</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .bitcastIf(</pre></td></tr><tr><td class='line-number'><a name='L1753' href='#L1753'><pre>1753</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        all(sizeIsMultipleOf32(VecTypeIdx), scalarOrEltWiderThan(VecTypeIdx, 64)),</pre></td></tr><tr><td class='line-number'><a name='L1754' href='#L1754'><pre>1754</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1755' href='#L1755'><pre>1755</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // For &gt; 64-bit element types, try to turn this into a 64-bit</pre></td></tr><tr><td class='line-number'><a name='L1756' href='#L1756'><pre>1756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // element vector since we may be able to do better indexing</pre></td></tr><tr><td class='line-number'><a name='L1757' href='#L1757'><pre>1757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // if this is scalar. If not, fall back to 32.</pre></td></tr><tr><td class='line-number'><a name='L1758' href='#L1758'><pre>1758</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          const LLT EltTy = Query.Types[EltTypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L1759' href='#L1759'><pre>1759</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          const LLT VecTy = Query.Types[VecTypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L1760' href='#L1760'><pre>1760</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          const unsigned DstEltSize = EltTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1761' href='#L1761'><pre>1761</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          const unsigned VecSize = VecTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L1762' href='#L1762'><pre>1762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1763' href='#L1763'><pre>1763</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          const unsigned TargetEltSize = DstEltSize % 64 == 0 ? 64 : <div class='tooltip'><span class='red'>32</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1763' href='#L1763'><span>1763:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1764' href='#L1764'><pre>1764</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>          return std::pair(</pre></td></tr><tr><td class='line-number'><a name='L1765' href='#L1765'><pre>1765</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>              VecTypeIdx,</pre></td></tr><tr><td class='line-number'><a name='L1766' href='#L1766'><pre>1766</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>              LLT::fixed_vector(VecSize / TargetEltSize, TargetEltSize));</pre></td></tr><tr><td class='line-number'><a name='L1767' href='#L1767'><pre>1767</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>        })</pre></td></tr><tr><td class='line-number'><a name='L1768' href='#L1768'><pre>1768</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .clampScalar(EltTypeIdx, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1769' href='#L1769'><pre>1769</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .clampScalar(VecTypeIdx, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1770' href='#L1770'><pre>1770</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .clampScalar(IdxTypeIdx, S32, S32)</pre></td></tr><tr><td class='line-number'><a name='L1771' href='#L1771'><pre>1771</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .clampMaxNumElements(VecTypeIdx, S32, 32)</pre></td></tr><tr><td class='line-number'><a name='L1772' href='#L1772'><pre>1772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Clamp elements for 64-bit vectors?</pre></td></tr><tr><td class='line-number'><a name='L1773' href='#L1773'><pre>1773</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .moreElementsIf(</pre></td></tr><tr><td class='line-number'><a name='L1774' href='#L1774'><pre>1774</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        isIllegalRegisterType(VecTypeIdx),</pre></td></tr><tr><td class='line-number'><a name='L1775' href='#L1775'><pre>1775</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        moreElementsToNextExistingRegClass(VecTypeIdx))</pre></td></tr><tr><td class='line-number'><a name='L1776' href='#L1776'><pre>1776</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // It should only be necessary with variable indexes.</pre></td></tr><tr><td class='line-number'><a name='L1777' href='#L1777'><pre>1777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // As a last resort, lower to the stack</pre></td></tr><tr><td class='line-number'><a name='L1778' href='#L1778'><pre>1778</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1779' href='#L1779'><pre>1779</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1780' href='#L1780'><pre>1780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1781' href='#L1781'><pre>1781</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_EXTRACT_VECTOR_ELT)</pre></td></tr><tr><td class='line-number'><a name='L1782' href='#L1782'><pre>1782</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .unsupportedIf([=](const LegalityQuery &amp;Query) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1783' href='#L1783'><pre>1783</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        const LLT &amp;EltTy = Query.Types[1].getElementType();</span></pre></td></tr><tr><td class='line-number'><a name='L1784' href='#L1784'><pre>1784</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        return Query.Types[0] != EltTy;</span></pre></td></tr><tr><td class='line-number'><a name='L1785' href='#L1785'><pre>1785</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span>);</pre></td></tr><tr><td class='line-number'><a name='L1786' href='#L1786'><pre>1786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1787' href='#L1787'><pre>1787</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  for (unsigned Op : {G_EXTRACT, G_INSERT}) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1787' href='#L1787'><span>1787:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.2k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1788' href='#L1788'><pre>1788</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    unsigned BigTyIdx = Op == G_EXTRACT ? <div class='tooltip'>1<span class='tooltip-content'>10.1k</span></div> : <div class='tooltip'>0<span class='tooltip-content'>10.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1788' href='#L1788'><span>1788:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1789' href='#L1789'><pre>1789</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    unsigned LitTyIdx = Op == G_EXTRACT ? <div class='tooltip'>0<span class='tooltip-content'>10.1k</span></div> : <div class='tooltip'>1<span class='tooltip-content'>10.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1789' href='#L1789'><span>1789:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1790' href='#L1790'><pre>1790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1791' href='#L1791'><pre>1791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: Doesn&apos;t handle extract of illegal sizes.</pre></td></tr><tr><td class='line-number'><a name='L1792' href='#L1792'><pre>1792</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(Op)</pre></td></tr><tr><td class='line-number'><a name='L1793' href='#L1793'><pre>1793</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .lowerIf(all(typeIs(LitTyIdx, S16), sizeIs(BigTyIdx, 32)))</pre></td></tr><tr><td class='line-number'><a name='L1794' href='#L1794'><pre>1794</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .lowerIf([=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1795' href='#L1795'><pre>1795</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Sub-vector(or single element) insert and extract.</pre></td></tr><tr><td class='line-number'><a name='L1796' href='#L1796'><pre>1796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // TODO: verify immediate offset here since lower only works with</pre></td></tr><tr><td class='line-number'><a name='L1797' href='#L1797'><pre>1797</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // whole elements.</pre></td></tr><tr><td class='line-number'><a name='L1798' href='#L1798'><pre>1798</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>          const LLT BigTy = Query.Types[BigTyIdx];</pre></td></tr><tr><td class='line-number'><a name='L1799' href='#L1799'><pre>1799</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>          return BigTy.isVector();</pre></td></tr><tr><td class='line-number'><a name='L1800' href='#L1800'><pre>1800</pre></a></td><td class='covered-line'><pre>592</pre></td><td class='code'><pre>        })</pre></td></tr><tr><td class='line-number'><a name='L1801' href='#L1801'><pre>1801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Multiples of 16 should not be legal.</pre></td></tr><tr><td class='line-number'><a name='L1802' href='#L1802'><pre>1802</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .legalIf([=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1803' href='#L1803'><pre>1803</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>          const LLT BigTy = Query.Types[BigTyIdx];</pre></td></tr><tr><td class='line-number'><a name='L1804' href='#L1804'><pre>1804</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>          const LLT LitTy = Query.Types[LitTyIdx];</pre></td></tr><tr><td class='line-number'><a name='L1805' href='#L1805'><pre>1805</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>          return (BigTy.getSizeInBits() % 32 == 0) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1805' href='#L1805'><span>1805:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>277</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1806' href='#L1806'><pre>1806</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>                 <div class='tooltip'>(LitTy.getSizeInBits() % 16 == 0)<span class='tooltip-content'>277</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1806' href='#L1806'><span>1806:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>268</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1805'><span>1805:18</span></a></span>) to (<span class='line-number'><a href='#L1805'><span>1806:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1805:18)
     Condition C2 --> (1806:18)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1807' href='#L1807'><pre>1807</pre></a></td><td class='covered-line'><pre>323</pre></td><td class='code'><pre>        })</pre></td></tr><tr><td class='line-number'><a name='L1808' href='#L1808'><pre>1808</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .widenScalarIf(</pre></td></tr><tr><td class='line-number'><a name='L1809' href='#L1809'><pre>1809</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1810' href='#L1810'><pre>1810</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>          const LLT BigTy = Query.Types[BigTyIdx];</pre></td></tr><tr><td class='line-number'><a name='L1811' href='#L1811'><pre>1811</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>          return (BigTy.getScalarSizeInBits() &lt; 16);</pre></td></tr><tr><td class='line-number'><a name='L1812' href='#L1812'><pre>1812</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>        },</pre></td></tr><tr><td class='line-number'><a name='L1813' href='#L1813'><pre>1813</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        LegalizeMutations::widenScalarOrEltToNextPow2(BigTyIdx, 16))</pre></td></tr><tr><td class='line-number'><a name='L1814' href='#L1814'><pre>1814</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .widenScalarIf(</pre></td></tr><tr><td class='line-number'><a name='L1815' href='#L1815'><pre>1815</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1816' href='#L1816'><pre>1816</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>          const LLT LitTy = Query.Types[LitTyIdx];</pre></td></tr><tr><td class='line-number'><a name='L1817' href='#L1817'><pre>1817</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>          return (LitTy.getScalarSizeInBits() &lt; 16);</pre></td></tr><tr><td class='line-number'><a name='L1818' href='#L1818'><pre>1818</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>        },</pre></td></tr><tr><td class='line-number'><a name='L1819' href='#L1819'><pre>1819</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        LegalizeMutations::widenScalarOrEltToNextPow2(LitTyIdx, 16))</pre></td></tr><tr><td class='line-number'><a name='L1820' href='#L1820'><pre>1820</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .moreElementsIf(isSmallOddVector(BigTyIdx), oneMoreElement(BigTyIdx))</pre></td></tr><tr><td class='line-number'><a name='L1821' href='#L1821'><pre>1821</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(BigTyIdx, 32);</pre></td></tr><tr><td class='line-number'><a name='L1822' href='#L1822'><pre>1822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1823' href='#L1823'><pre>1823</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1824' href='#L1824'><pre>1824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1825' href='#L1825'><pre>1825</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;BuildVector = getActionDefinitionsBuilder(G_BUILD_VECTOR)</pre></td></tr><tr><td class='line-number'><a name='L1826' href='#L1826'><pre>1826</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalForCartesianProduct(AllS32Vectors, {S32})</pre></td></tr><tr><td class='line-number'><a name='L1827' href='#L1827'><pre>1827</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalForCartesianProduct(AllS64Vectors, {S64})</pre></td></tr><tr><td class='line-number'><a name='L1828' href='#L1828'><pre>1828</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampNumElements(0, V16S32, V32S32)</pre></td></tr><tr><td class='line-number'><a name='L1829' href='#L1829'><pre>1829</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampNumElements(0, V2S64, V16S64)</pre></td></tr><tr><td class='line-number'><a name='L1830' href='#L1830'><pre>1830</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .fewerElementsIf(isWideVec16(0), changeTo(0, V2S16))</pre></td></tr><tr><td class='line-number'><a name='L1831' href='#L1831'><pre>1831</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .moreElementsIf(</pre></td></tr><tr><td class='line-number'><a name='L1832' href='#L1832'><pre>1832</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      isIllegalRegisterType(0),</pre></td></tr><tr><td class='line-number'><a name='L1833' href='#L1833'><pre>1833</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      moreElementsToNextExistingRegClass(0));</pre></td></tr><tr><td class='line-number'><a name='L1834' href='#L1834'><pre>1834</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1835' href='#L1835'><pre>1835</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasScalarPackInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1835' href='#L1835'><span>1835:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.55k</span>, <span class='None'>False</span>: <span class='covered-line'>4.57k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1836' href='#L1836'><pre>1836</pre></a></td><td class='covered-line'><pre>5.55k</pre></td><td class='code'><pre>    BuildVector</pre></td></tr><tr><td class='line-number'><a name='L1837' href='#L1837'><pre>1837</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // FIXME: Should probably widen s1 vectors straight to s32</pre></td></tr><tr><td class='line-number'><a name='L1838' href='#L1838'><pre>1838</pre></a></td><td class='covered-line'><pre>5.55k</pre></td><td class='code'><pre>      .minScalarOrElt(0, S16)</pre></td></tr><tr><td class='line-number'><a name='L1839' href='#L1839'><pre>1839</pre></a></td><td class='covered-line'><pre>5.55k</pre></td><td class='code'><pre>      .minScalar(1, S16);</pre></td></tr><tr><td class='line-number'><a name='L1840' href='#L1840'><pre>1840</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1841' href='#L1841'><pre>1841</pre></a></td><td class='covered-line'><pre>5.55k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_BUILD_VECTOR_TRUNC)</pre></td></tr><tr><td class='line-number'><a name='L1842' href='#L1842'><pre>1842</pre></a></td><td class='covered-line'><pre>5.55k</pre></td><td class='code'><pre>      .legalFor({V2S16, S32})</pre></td></tr><tr><td class='line-number'><a name='L1843' href='#L1843'><pre>1843</pre></a></td><td class='covered-line'><pre>5.55k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1844' href='#L1844'><pre>1844</pre></a></td><td class='covered-line'><pre>5.55k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1845' href='#L1845'><pre>1845</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>    BuildVector.customFor({V2S16, S16});</pre></td></tr><tr><td class='line-number'><a name='L1846' href='#L1846'><pre>1846</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>    BuildVector.minScalarOrElt(0, S32);</pre></td></tr><tr><td class='line-number'><a name='L1847' href='#L1847'><pre>1847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1848' href='#L1848'><pre>1848</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_BUILD_VECTOR_TRUNC)</pre></td></tr><tr><td class='line-number'><a name='L1849' href='#L1849'><pre>1849</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>      .customFor({V2S16, S32})</pre></td></tr><tr><td class='line-number'><a name='L1850' href='#L1850'><pre>1850</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1851' href='#L1851'><pre>1851</pre></a></td><td class='covered-line'><pre>4.57k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1852' href='#L1852'><pre>1852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1853' href='#L1853'><pre>1853</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  BuildVector.legalIf(isRegisterType(0));</pre></td></tr><tr><td class='line-number'><a name='L1854' href='#L1854'><pre>1854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1855' href='#L1855'><pre>1855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Clamp maximum size</pre></td></tr><tr><td class='line-number'><a name='L1856' href='#L1856'><pre>1856</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_CONCAT_VECTORS)</pre></td></tr><tr><td class='line-number'><a name='L1857' href='#L1857'><pre>1857</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalIf(all(isRegisterType(0), isRegisterType(1)))</pre></td></tr><tr><td class='line-number'><a name='L1858' href='#L1858'><pre>1858</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampMaxNumElements(0, S32, 32)</pre></td></tr><tr><td class='line-number'><a name='L1859' href='#L1859'><pre>1859</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampMaxNumElements(1, S16, 2) // TODO: Make 4?</pre></td></tr><tr><td class='line-number'><a name='L1860' href='#L1860'><pre>1860</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampMaxNumElements(0, S16, 64);</pre></td></tr><tr><td class='line-number'><a name='L1861' href='#L1861'><pre>1861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1862' href='#L1862'><pre>1862</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_SHUFFLE_VECTOR).lower();</pre></td></tr><tr><td class='line-number'><a name='L1863' href='#L1863'><pre>1863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1864' href='#L1864'><pre>1864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Merge/Unmerge</pre></td></tr><tr><td class='line-number'><a name='L1865' href='#L1865'><pre>1865</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  for (unsigned Op : {G_MERGE_VALUES, G_UNMERGE_VALUES}) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1865' href='#L1865'><span>1865:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.2k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1866' href='#L1866'><pre>1866</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    unsigned BigTyIdx = Op == G_MERGE_VALUES ? <div class='tooltip'>0<span class='tooltip-content'>10.1k</span></div> : <div class='tooltip'>1<span class='tooltip-content'>10.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1866' href='#L1866'><span>1866:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1867' href='#L1867'><pre>1867</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    unsigned LitTyIdx = Op == G_MERGE_VALUES ? <div class='tooltip'>1<span class='tooltip-content'>10.1k</span></div> : <div class='tooltip'>0<span class='tooltip-content'>10.1k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1867' href='#L1867'><span>1867:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1868' href='#L1868'><pre>1868</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1869' href='#L1869'><pre>1869</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    auto notValidElt = [=](const LegalityQuery &amp;Query, unsigned TypeIdx) {</pre></td></tr><tr><td class='line-number'><a name='L1870' href='#L1870'><pre>1870</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>      const LLT Ty = Query.Types[TypeIdx];</pre></td></tr><tr><td class='line-number'><a name='L1871' href='#L1871'><pre>1871</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>      if (Ty.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1871' href='#L1871'><span>1871:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>541</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1872' href='#L1872'><pre>1872</pre></a></td><td class='covered-line'><pre>541</pre></td><td class='code'><pre>        const LLT &amp;EltTy = Ty.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L1873' href='#L1873'><pre>1873</pre></a></td><td class='covered-line'><pre>541</pre></td><td class='code'><pre>        if (EltTy.getSizeInBits() &lt; 8 || <div class='tooltip'>EltTy.getSizeInBits() &gt; 512<span class='tooltip-content'>539</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1873' href='#L1873'><span>1873:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>539</span>]
  Branch (<span class='line-number'><a name='L1873' href='#L1873'><span>1873:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>539</span>]
  Branch (<span class='line-number'><a name='L1873' href='#L1873'><span>1873:42</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>539</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L1873'><span>1873:13</span></a></span>) to (<span class='line-number'><a href='#L1873'><span>1873:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (1873:13)
     Condition C2 --> (1873:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L1874' href='#L1874'><pre>1874</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          return true;</pre></td></tr><tr><td class='line-number'><a name='L1875' href='#L1875'><pre>1875</pre></a></td><td class='covered-line'><pre>539</pre></td><td class='code'><pre>        if (!llvm::has_single_bit&lt;uint32_t&gt;(EltTy.getSizeInBits()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1875' href='#L1875'><span>1875:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>539</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1876' href='#L1876'><pre>1876</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L1877' href='#L1877'><pre>1877</pre></a></td><td class='covered-line'><pre>539</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L1878' href='#L1878'><pre>1878</pre></a></td><td class='covered-line'><pre>540</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L1879' href='#L1879'><pre>1879</pre></a></td><td class='covered-line'><pre>542</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L1880' href='#L1880'><pre>1880</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1881' href='#L1881'><pre>1881</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    auto &amp;Builder = getActionDefinitionsBuilder(Op)</pre></td></tr><tr><td class='line-number'><a name='L1882' href='#L1882'><pre>1882</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .legalIf(all(isRegisterType(0), isRegisterType(1)))</pre></td></tr><tr><td class='line-number'><a name='L1883' href='#L1883'><pre>1883</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .lowerFor({{S16, V2S16}})</pre></td></tr><tr><td class='line-number'><a name='L1884' href='#L1884'><pre>1884</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .lowerIf([=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1885' href='#L1885'><pre>1885</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>          const LLT BigTy = Query.Types[BigTyIdx];</pre></td></tr><tr><td class='line-number'><a name='L1886' href='#L1886'><pre>1886</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>          return BigTy.getSizeInBits() == 32;</pre></td></tr><tr><td class='line-number'><a name='L1887' href='#L1887'><pre>1887</pre></a></td><td class='covered-line'><pre>6.60k</pre></td><td class='code'><pre>        })</pre></td></tr><tr><td class='line-number'><a name='L1888' href='#L1888'><pre>1888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Try to widen to s16 first for small types.</pre></td></tr><tr><td class='line-number'><a name='L1889' href='#L1889'><pre>1889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Only do this on targets with legal s16 shifts</pre></td></tr><tr><td class='line-number'><a name='L1890' href='#L1890'><pre>1890</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .minScalarOrEltIf(scalarNarrowerThan(LitTyIdx, 16), LitTyIdx, S16)</pre></td></tr><tr><td class='line-number'><a name='L1891' href='#L1891'><pre>1891</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(LitTyIdx, /*Min*/ 16)</pre></td></tr><tr><td class='line-number'><a name='L1892' href='#L1892'><pre>1892</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .moreElementsIf(isSmallOddVector(BigTyIdx), oneMoreElement(BigTyIdx))</pre></td></tr><tr><td class='line-number'><a name='L1893' href='#L1893'><pre>1893</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .fewerElementsIf(all(typeIs(0, S16), vectorWiderThan(1, 32),</pre></td></tr><tr><td class='line-number'><a name='L1894' href='#L1894'><pre>1894</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                           elementTypeIs(1, S16)),</pre></td></tr><tr><td class='line-number'><a name='L1895' href='#L1895'><pre>1895</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>                       changeTo(1, V2S16))</pre></td></tr><tr><td class='line-number'><a name='L1896' href='#L1896'><pre>1896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Clamp the little scalar to s8-s256 and make it a power of 2. It&apos;s not</pre></td></tr><tr><td class='line-number'><a name='L1897' href='#L1897'><pre>1897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // worth considering the multiples of 64 since 2*192 and 2*384 are not</pre></td></tr><tr><td class='line-number'><a name='L1898' href='#L1898'><pre>1898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // valid.</pre></td></tr><tr><td class='line-number'><a name='L1899' href='#L1899'><pre>1899</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .clampScalar(LitTyIdx, S32, S512)</pre></td></tr><tr><td class='line-number'><a name='L1900' href='#L1900'><pre>1900</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(LitTyIdx, /*Min*/ 32)</pre></td></tr><tr><td class='line-number'><a name='L1901' href='#L1901'><pre>1901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Break up vectors with weird elements into scalars</pre></td></tr><tr><td class='line-number'><a name='L1902' href='#L1902'><pre>1902</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .fewerElementsIf(</pre></td></tr><tr><td class='line-number'><a name='L1903' href='#L1903'><pre>1903</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        [=](const LegalityQuery &amp;Query) <div class='tooltip'>{ return notValidElt(Query, LitTyIdx); }<span class='tooltip-content'>272</span></div>,</pre></td></tr><tr><td class='line-number'><a name='L1904' href='#L1904'><pre>1904</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        scalarize(0))</pre></td></tr><tr><td class='line-number'><a name='L1905' href='#L1905'><pre>1905</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .fewerElementsIf(</pre></td></tr><tr><td class='line-number'><a name='L1906' href='#L1906'><pre>1906</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        [=](const LegalityQuery &amp;Query) <div class='tooltip'>{ return notValidElt(Query, BigTyIdx); }<span class='tooltip-content'>270</span></div>,</pre></td></tr><tr><td class='line-number'><a name='L1907' href='#L1907'><pre>1907</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>        scalarize(1))</pre></td></tr><tr><td class='line-number'><a name='L1908' href='#L1908'><pre>1908</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .clampScalar(BigTyIdx, S32, MaxScalar);</pre></td></tr><tr><td class='line-number'><a name='L1909' href='#L1909'><pre>1909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1910' href='#L1910'><pre>1910</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    if (Op == G_MERGE_VALUES) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1910' href='#L1910'><span>1910:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>10.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1911' href='#L1911'><pre>1911</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      Builder.widenScalarIf(</pre></td></tr><tr><td class='line-number'><a name='L1912' href='#L1912'><pre>1912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // TODO: Use 16-bit shifts if legal for 8-bit values?</pre></td></tr><tr><td class='line-number'><a name='L1913' href='#L1913'><pre>1913</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>        [=](const LegalityQuery &amp;Query) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1914' href='#L1914'><pre>1914</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          const LLT Ty = Query.Types[LitTyIdx];</span></pre></td></tr><tr><td class='line-number'><a name='L1915' href='#L1915'><pre>1915</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          return Ty.getSizeInBits() &lt; 32;</span></pre></td></tr><tr><td class='line-number'><a name='L1916' href='#L1916'><pre>1916</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span>,</pre></td></tr><tr><td class='line-number'><a name='L1917' href='#L1917'><pre>1917</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>        changeTo(LitTyIdx, S32));</pre></td></tr><tr><td class='line-number'><a name='L1918' href='#L1918'><pre>1918</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L1919' href='#L1919'><pre>1919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1920' href='#L1920'><pre>1920</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>    Builder.widenScalarIf(</pre></td></tr><tr><td class='line-number'><a name='L1921' href='#L1921'><pre>1921</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      [=](const LegalityQuery &amp;Query) {</pre></td></tr><tr><td class='line-number'><a name='L1922' href='#L1922'><pre>1922</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>        const LLT Ty = Query.Types[BigTyIdx];</pre></td></tr><tr><td class='line-number'><a name='L1923' href='#L1923'><pre>1923</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>        return Ty.getSizeInBits() % 16 != 0;</pre></td></tr><tr><td class='line-number'><a name='L1924' href='#L1924'><pre>1924</pre></a></td><td class='covered-line'><pre>270</pre></td><td class='code'><pre>      },</pre></td></tr><tr><td class='line-number'><a name='L1925' href='#L1925'><pre>1925</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      [=](const LegalityQuery &amp;Query) <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L1926' href='#L1926'><pre>1926</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Pick the next power of 2, or a multiple of 64 over 128.</pre></td></tr><tr><td class='line-number'><a name='L1927' href='#L1927'><pre>1927</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Whichever is smaller.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L1928' href='#L1928'><pre>1928</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        const LLT &amp;Ty = Query.Types[BigTyIdx];</span></pre></td></tr><tr><td class='line-number'><a name='L1929' href='#L1929'><pre>1929</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        unsigned NewSizeInBits = 1 &lt;&lt; Log2_32_Ceil(Ty.getSizeInBits() + 1);</span></pre></td></tr><tr><td class='line-number'><a name='L1930' href='#L1930'><pre>1930</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        if (</span><span class='red'>NewSizeInBits &gt;= 256</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1930' href='#L1930'><span>1930:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1931' href='#L1931'><pre>1931</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          unsigned RoundedTo = alignTo&lt;64&gt;(Ty.getSizeInBits() + 1);</span></pre></td></tr><tr><td class='line-number'><a name='L1932' href='#L1932'><pre>1932</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          if (</span><span class='red'>RoundedTo &lt; NewSizeInBits</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1932' href='#L1932'><span>1932:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1933' href='#L1933'><pre>1933</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            </span><span class='red'>NewSizeInBits = RoundedTo</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L1934' href='#L1934'><pre>1934</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L1935' href='#L1935'><pre>1935</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        return std::pair(BigTyIdx, LLT::scalar(NewSizeInBits));</span></pre></td></tr><tr><td class='line-number'><a name='L1936' href='#L1936'><pre>1936</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span>)</pre></td></tr><tr><td class='line-number'><a name='L1937' href='#L1937'><pre>1937</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Any vectors left are the wrong size. Scalarize them.</pre></td></tr><tr><td class='line-number'><a name='L1938' href='#L1938'><pre>1938</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1939' href='#L1939'><pre>1939</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>      .scalarize(1);</pre></td></tr><tr><td class='line-number'><a name='L1940' href='#L1940'><pre>1940</pre></a></td><td class='covered-line'><pre>20.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1941' href='#L1941'><pre>1941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1942' href='#L1942'><pre>1942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // S64 is only legal on SALU, and needs to be broken into 32-bit elements in</pre></td></tr><tr><td class='line-number'><a name='L1943' href='#L1943'><pre>1943</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // RegBankSelect.</pre></td></tr><tr><td class='line-number'><a name='L1944' href='#L1944'><pre>1944</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  auto &amp;SextInReg = getActionDefinitionsBuilder(G_SEXT_INREG)</pre></td></tr><tr><td class='line-number'><a name='L1945' href='#L1945'><pre>1945</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{S32}, {S64}});</pre></td></tr><tr><td class='line-number'><a name='L1946' href='#L1946'><pre>1946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1947' href='#L1947'><pre>1947</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasVOP3PInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1947' href='#L1947'><span>1947:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='None'>False</span>: <span class='covered-line'>4.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1948' href='#L1948'><pre>1948</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    SextInReg.lowerFor({{V2S16}})</pre></td></tr><tr><td class='line-number'><a name='L1949' href='#L1949'><pre>1949</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Prefer to reduce vector widths for 16-bit vectors before lowering, to</pre></td></tr><tr><td class='line-number'><a name='L1950' href='#L1950'><pre>1950</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // get more vector shift opportunities, since we&apos;ll get those when</pre></td></tr><tr><td class='line-number'><a name='L1951' href='#L1951'><pre>1951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // expanded.</pre></td></tr><tr><td class='line-number'><a name='L1952' href='#L1952'><pre>1952</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .clampMaxNumElementsStrict(0, S16, 2);</pre></td></tr><tr><td class='line-number'><a name='L1953' href='#L1953'><pre>1953</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>4.58k</span></div><div class='tooltip'>ST.has16BitInsts()<span class='tooltip-content'>4.58k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1953' href='#L1953'><span>1953:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84k</span>, <span class='None'>False</span>: <span class='covered-line'>2.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1954' href='#L1954'><pre>1954</pre></a></td><td class='covered-line'><pre>1.84k</pre></td><td class='code'><pre>    SextInReg.lowerFor({{S32}, {S64}, {S16}});</pre></td></tr><tr><td class='line-number'><a name='L1955' href='#L1955'><pre>1955</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1956' href='#L1956'><pre>1956</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Prefer to promote to s32 before lowering if we don&apos;t have 16-bit</pre></td></tr><tr><td class='line-number'><a name='L1957' href='#L1957'><pre>1957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // shifts. This avoid a lot of intermediate truncate and extend operations.</pre></td></tr><tr><td class='line-number'><a name='L1958' href='#L1958'><pre>1958</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>    SextInReg.lowerFor({{S32}, {S64}});</pre></td></tr><tr><td class='line-number'><a name='L1959' href='#L1959'><pre>1959</pre></a></td><td class='covered-line'><pre>2.73k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1960' href='#L1960'><pre>1960</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1961' href='#L1961'><pre>1961</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  SextInReg</pre></td></tr><tr><td class='line-number'><a name='L1962' href='#L1962'><pre>1962</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1963' href='#L1963'><pre>1963</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampScalar(0, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L1964' href='#L1964'><pre>1964</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .lower();</pre></td></tr><tr><td class='line-number'><a name='L1965' href='#L1965'><pre>1965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1966' href='#L1966'><pre>1966</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_ROTR, G_ROTL})</pre></td></tr><tr><td class='line-number'><a name='L1967' href='#L1967'><pre>1967</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1968' href='#L1968'><pre>1968</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .lower();</pre></td></tr><tr><td class='line-number'><a name='L1969' href='#L1969'><pre>1969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1970' href='#L1970'><pre>1970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Only Try to form v2s16 with legal packed instructions.</pre></td></tr><tr><td class='line-number'><a name='L1971' href='#L1971'><pre>1971</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_FSHR)</pre></td></tr><tr><td class='line-number'><a name='L1972' href='#L1972'><pre>1972</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({{S32, S32}})</pre></td></tr><tr><td class='line-number'><a name='L1973' href='#L1973'><pre>1973</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .lowerFor({{V2S16, V2S16}})</pre></td></tr><tr><td class='line-number'><a name='L1974' href='#L1974'><pre>1974</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .clampMaxNumElementsStrict(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L1975' href='#L1975'><pre>1975</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1976' href='#L1976'><pre>1976</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .lower();</pre></td></tr><tr><td class='line-number'><a name='L1977' href='#L1977'><pre>1977</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1978' href='#L1978'><pre>1978</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasVOP3PInsts()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L1978' href='#L1978'><span>1978:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.54k</span>, <span class='None'>False</span>: <span class='covered-line'>4.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L1979' href='#L1979'><pre>1979</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_FSHL)</pre></td></tr><tr><td class='line-number'><a name='L1980' href='#L1980'><pre>1980</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .lowerFor({{V2S16, V2S16}})</pre></td></tr><tr><td class='line-number'><a name='L1981' href='#L1981'><pre>1981</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .clampMaxNumElementsStrict(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L1982' href='#L1982'><pre>1982</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1983' href='#L1983'><pre>1983</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1984' href='#L1984'><pre>1984</pre></a></td><td class='covered-line'><pre>5.54k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L1985' href='#L1985'><pre>1985</pre></a></td><td class='covered-line'><pre>4.58k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder(G_FSHL)</pre></td></tr><tr><td class='line-number'><a name='L1986' href='#L1986'><pre>1986</pre></a></td><td class='covered-line'><pre>4.58k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L1987' href='#L1987'><pre>1987</pre></a></td><td class='covered-line'><pre>4.58k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L1988' href='#L1988'><pre>1988</pre></a></td><td class='covered-line'><pre>4.58k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L1989' href='#L1989'><pre>1989</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1990' href='#L1990'><pre>1990</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_READCYCLECOUNTER)</pre></td></tr><tr><td class='line-number'><a name='L1991' href='#L1991'><pre>1991</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .legalFor({S64});</pre></td></tr><tr><td class='line-number'><a name='L1992' href='#L1992'><pre>1992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1993' href='#L1993'><pre>1993</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_READSTEADYCOUNTER).legalFor({S64});</pre></td></tr><tr><td class='line-number'><a name='L1994' href='#L1994'><pre>1994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1995' href='#L1995'><pre>1995</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_FENCE)</pre></td></tr><tr><td class='line-number'><a name='L1996' href='#L1996'><pre>1996</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .alwaysLegal();</pre></td></tr><tr><td class='line-number'><a name='L1997' href='#L1997'><pre>1997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L1998' href='#L1998'><pre>1998</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_SMULO, G_UMULO})</pre></td></tr><tr><td class='line-number'><a name='L1999' href='#L1999'><pre>1999</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarize(0)</pre></td></tr><tr><td class='line-number'><a name='L2000' href='#L2000'><pre>2000</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .minScalar(0, S32)</pre></td></tr><tr><td class='line-number'><a name='L2001' href='#L2001'><pre>2001</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L2002' href='#L2002'><pre>2002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2003' href='#L2003'><pre>2003</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_SBFX, G_UBFX})</pre></td></tr><tr><td class='line-number'><a name='L2004' href='#L2004'><pre>2004</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .legalFor({{S32, S32}, {S64, S32}})</pre></td></tr><tr><td class='line-number'><a name='L2005' href='#L2005'><pre>2005</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .clampScalar(1, S32, S32)</pre></td></tr><tr><td class='line-number'><a name='L2006' href='#L2006'><pre>2006</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .clampScalar(0, S32, S64)</pre></td></tr><tr><td class='line-number'><a name='L2007' href='#L2007'><pre>2007</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .widenScalarToNextPow2(0)</pre></td></tr><tr><td class='line-number'><a name='L2008' href='#L2008'><pre>2008</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L2009' href='#L2009'><pre>2009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2010' href='#L2010'><pre>2010</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(</pre></td></tr><tr><td class='line-number'><a name='L2011' href='#L2011'><pre>2011</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      {// TODO: Verify V_BFI_B32 is generated from expanded bit ops</pre></td></tr><tr><td class='line-number'><a name='L2012' href='#L2012'><pre>2012</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>       G_FCOPYSIGN,</pre></td></tr><tr><td class='line-number'><a name='L2013' href='#L2013'><pre>2013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2014' href='#L2014'><pre>2014</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>       G_ATOMIC_CMPXCHG_WITH_SUCCESS, G_ATOMICRMW_NAND, G_ATOMICRMW_FSUB,</pre></td></tr><tr><td class='line-number'><a name='L2015' href='#L2015'><pre>2015</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>       G_READ_REGISTER, G_WRITE_REGISTER,</pre></td></tr><tr><td class='line-number'><a name='L2016' href='#L2016'><pre>2016</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2017' href='#L2017'><pre>2017</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>       G_SADDO, G_SSUBO})</pre></td></tr><tr><td class='line-number'><a name='L2018' href='#L2018'><pre>2018</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L2019' href='#L2019'><pre>2019</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2020' href='#L2020'><pre>2020</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  if (ST.hasIEEEMinMax()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2020' href='#L2020'><span>2020:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>415</span>, <span class='None'>False</span>: <span class='covered-line'>9.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2021' href='#L2021'><pre>2021</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_FMINIMUM, G_FMAXIMUM})</pre></td></tr><tr><td class='line-number'><a name='L2022' href='#L2022'><pre>2022</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>        .legalFor(FPTypesPK16)</pre></td></tr><tr><td class='line-number'><a name='L2023' href='#L2023'><pre>2023</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>        .clampMaxNumElements(0, S16, 2)</pre></td></tr><tr><td class='line-number'><a name='L2024' href='#L2024'><pre>2024</pre></a></td><td class='covered-line'><pre>415</pre></td><td class='code'><pre>        .scalarize(0);</pre></td></tr><tr><td class='line-number'><a name='L2025' href='#L2025'><pre>2025</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2026' href='#L2026'><pre>2026</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Implement</pre></td></tr><tr><td class='line-number'><a name='L2027' href='#L2027'><pre>2027</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>    getActionDefinitionsBuilder({G_FMINIMUM, G_FMAXIMUM}).lower();</pre></td></tr><tr><td class='line-number'><a name='L2028' href='#L2028'><pre>2028</pre></a></td><td class='covered-line'><pre>9.71k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2029' href='#L2029'><pre>2029</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2030' href='#L2030'><pre>2030</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_MEMCPY, G_MEMCPY_INLINE, G_MEMMOVE, G_MEMSET})</pre></td></tr><tr><td class='line-number'><a name='L2031' href='#L2031'><pre>2031</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      .lower();</pre></td></tr><tr><td class='line-number'><a name='L2032' href='#L2032'><pre>2032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2033' href='#L2033'><pre>2033</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_TRAP, G_DEBUGTRAP}).custom();</pre></td></tr><tr><td class='line-number'><a name='L2034' href='#L2034'><pre>2034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2035' href='#L2035'><pre>2035</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder({G_VASTART, G_VAARG, G_BRJT, G_JUMP_TABLE,</pre></td></tr><tr><td class='line-number'><a name='L2036' href='#L2036'><pre>2036</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>        G_INDEXED_LOAD, G_INDEXED_SEXTLOAD,</pre></td></tr><tr><td class='line-number'><a name='L2037' href='#L2037'><pre>2037</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>        G_INDEXED_ZEXTLOAD, G_INDEXED_STORE})</pre></td></tr><tr><td class='line-number'><a name='L2038' href='#L2038'><pre>2038</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>    .unsupported();</pre></td></tr><tr><td class='line-number'><a name='L2039' href='#L2039'><pre>2039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2040' href='#L2040'><pre>2040</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getActionDefinitionsBuilder(G_PREFETCH).alwaysLegal();</pre></td></tr><tr><td class='line-number'><a name='L2041' href='#L2041'><pre>2041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2042' href='#L2042'><pre>2042</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  getLegacyLegalizerInfo().computeTables();</pre></td></tr><tr><td class='line-number'><a name='L2043' href='#L2043'><pre>2043</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>  verify(*ST.getInstrInfo());</pre></td></tr><tr><td class='line-number'><a name='L2044' href='#L2044'><pre>2044</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2045' href='#L2045'><pre>2045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2046' href='#L2046'><pre>2046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeCustom(</pre></td></tr><tr><td class='line-number'><a name='L2047' href='#L2047'><pre>2047</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    LegalizerHelper &amp;Helper, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L2048' href='#L2048'><pre>2048</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>    LostDebugLocObserver &amp;LocObserver) const {</pre></td></tr><tr><td class='line-number'><a name='L2049' href='#L2049'><pre>2049</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B = Helper.MIRBuilder;</pre></td></tr><tr><td class='line-number'><a name='L2050' href='#L2050'><pre>2050</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L2051' href='#L2051'><pre>2051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2052' href='#L2052'><pre>2052</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L2053' href='#L2053'><pre>2053</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>  case TargetOpcode::G_ADDRSPACE_CAST:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2053' href='#L2053'><span>2053:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>185</span>, <span class='None'>False</span>: <span class='covered-line'>18.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2054' href='#L2054'><pre>2054</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>    return legalizeAddrSpaceCast(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2055' href='#L2055'><pre>2055</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case TargetOpcode::G_INTRINSIC_ROUNDEVEN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2055' href='#L2055'><span>2055:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2056' href='#L2056'><pre>2056</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return legalizeFroundeven(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2057' href='#L2057'><pre>2057</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case TargetOpcode::G_FCEIL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2057' href='#L2057'><span>2057:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2058' href='#L2058'><pre>2058</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return legalizeFceil(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2059' href='#L2059'><pre>2059</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  case TargetOpcode::G_FREM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2059' href='#L2059'><span>2059:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2060' href='#L2060'><pre>2060</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    return legalizeFrem(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2061' href='#L2061'><pre>2061</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  case TargetOpcode::G_INTRINSIC_TRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2061' href='#L2061'><span>2061:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2062' href='#L2062'><pre>2062</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    return legalizeIntrinsicTrunc(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2063' href='#L2063'><pre>2063</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case TargetOpcode::G_SITOFP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2063' href='#L2063'><span>2063:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2064' href='#L2064'><pre>2064</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return legalizeITOFP(MI, MRI, B, true);</pre></td></tr><tr><td class='line-number'><a name='L2065' href='#L2065'><pre>2065</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case TargetOpcode::G_UITOFP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2065' href='#L2065'><span>2065:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2066' href='#L2066'><pre>2066</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return legalizeITOFP(MI, MRI, B, false);</pre></td></tr><tr><td class='line-number'><a name='L2067' href='#L2067'><pre>2067</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case TargetOpcode::G_FPTOSI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2067' href='#L2067'><span>2067:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2068' href='#L2068'><pre>2068</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return legalizeFPTOI(MI, MRI, B, true);</pre></td></tr><tr><td class='line-number'><a name='L2069' href='#L2069'><pre>2069</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case TargetOpcode::G_FPTOUI:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2069' href='#L2069'><span>2069:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2070' href='#L2070'><pre>2070</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return legalizeFPTOI(MI, MRI, B, false);</pre></td></tr><tr><td class='line-number'><a name='L2071' href='#L2071'><pre>2071</pre></a></td><td class='covered-line'><pre>718</pre></td><td class='code'><pre>  case TargetOpcode::G_FMINNUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2071' href='#L2071'><span>2071:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>718</span>, <span class='None'>False</span>: <span class='covered-line'>17.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2072' href='#L2072'><pre>2072</pre></a></td><td class='covered-line'><pre>1.43k</pre></td><td class='code'><pre>  case TargetOpcode::G_FMAXNUM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2072' href='#L2072'><span>2072:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>720</span>, <span class='None'>False</span>: <span class='covered-line'>17.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2073' href='#L2073'><pre>2073</pre></a></td><td class='covered-line'><pre>2.15k</pre></td><td class='code'><pre>  case TargetOpcode::G_FMINNUM_IEEE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2073' href='#L2073'><span>2073:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>712</span>, <span class='None'>False</span>: <span class='covered-line'>17.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2074' href='#L2074'><pre>2074</pre></a></td><td class='covered-line'><pre>2.85k</pre></td><td class='code'><pre>  case TargetOpcode::G_FMAXNUM_IEEE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2074' href='#L2074'><span>2074:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>703</span>, <span class='None'>False</span>: <span class='covered-line'>17.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2075' href='#L2075'><pre>2075</pre></a></td><td class='covered-line'><pre>2.85k</pre></td><td class='code'><pre>    return legalizeMinNumMaxNum(Helper, MI);</pre></td></tr><tr><td class='line-number'><a name='L2076' href='#L2076'><pre>2076</pre></a></td><td class='covered-line'><pre>5.39k</pre></td><td class='code'><pre>  case TargetOpcode::G_EXTRACT_VECTOR_ELT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2076' href='#L2076'><span>2076:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.39k</span>, <span class='None'>False</span>: <span class='covered-line'>12.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2077' href='#L2077'><pre>2077</pre></a></td><td class='covered-line'><pre>5.39k</pre></td><td class='code'><pre>    return legalizeExtractVectorElt(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2078' href='#L2078'><pre>2078</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>  case TargetOpcode::G_INSERT_VECTOR_ELT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2078' href='#L2078'><span>2078:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>596</span>, <span class='None'>False</span>: <span class='covered-line'>17.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2079' href='#L2079'><pre>2079</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>    return legalizeInsertVectorElt(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2080' href='#L2080'><pre>2080</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case TargetOpcode::G_FSIN:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2080' href='#L2080'><span>2080:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2081' href='#L2081'><pre>2081</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  case TargetOpcode::G_FCOS:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2081' href='#L2081'><span>2081:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2082' href='#L2082'><pre>2082</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>    return legalizeSinCos(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2083' href='#L2083'><pre>2083</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  case TargetOpcode::G_GLOBAL_VALUE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2083' href='#L2083'><span>2083:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>291</span>, <span class='None'>False</span>: <span class='covered-line'>17.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2084' href='#L2084'><pre>2084</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>    return legalizeGlobalValue(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2085' href='#L2085'><pre>2085</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>  case TargetOpcode::G_LOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2085' href='#L2085'><span>2085:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>326</span>, <span class='None'>False</span>: <span class='covered-line'>17.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2086' href='#L2086'><pre>2086</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>  case TargetOpcode::G_SEXTLOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2086' href='#L2086'><span>2086:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2087' href='#L2087'><pre>2087</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>  case TargetOpcode::G_ZEXTLOAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2087' href='#L2087'><span>2087:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2088' href='#L2088'><pre>2088</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>    return legalizeLoad(Helper, MI);</pre></td></tr><tr><td class='line-number'><a name='L2089' href='#L2089'><pre>2089</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case TargetOpcode::G_STORE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2089' href='#L2089'><span>2089:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>18.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2090' href='#L2090'><pre>2090</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return legalizeStore(Helper, MI);</pre></td></tr><tr><td class='line-number'><a name='L2091' href='#L2091'><pre>2091</pre></a></td><td class='covered-line'><pre>427</pre></td><td class='code'><pre>  case TargetOpcode::G_FMAD:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2091' href='#L2091'><span>2091:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>427</span>, <span class='None'>False</span>: <span class='covered-line'>17.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2092' href='#L2092'><pre>2092</pre></a></td><td class='covered-line'><pre>427</pre></td><td class='code'><pre>    return legalizeFMad(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2093' href='#L2093'><pre>2093</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>  case TargetOpcode::G_FDIV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2093' href='#L2093'><span>2093:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.63k</span>, <span class='None'>False</span>: <span class='covered-line'>16.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2094' href='#L2094'><pre>2094</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>    return legalizeFDIV(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2095' href='#L2095'><pre>2095</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  case TargetOpcode::G_FFREXP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2095' href='#L2095'><span>2095:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>382</span>, <span class='None'>False</span>: <span class='covered-line'>17.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2096' href='#L2096'><pre>2096</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>    return legalizeFFREXP(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2097' href='#L2097'><pre>2097</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>  case TargetOpcode::G_FSQRT:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2097' href='#L2097'><span>2097:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>395</span>, <span class='None'>False</span>: <span class='covered-line'>17.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2098' href='#L2098'><pre>2098</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>    return legalizeFSQRT(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2099' href='#L2099'><pre>2099</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  case TargetOpcode::G_UDIV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2099' href='#L2099'><span>2099:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109</span>, <span class='None'>False</span>: <span class='covered-line'>18.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2100' href='#L2100'><pre>2100</pre></a></td><td class='covered-line'><pre>322</pre></td><td class='code'><pre>  case TargetOpcode::G_UREM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2100' href='#L2100'><span>2100:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>213</span>, <span class='None'>False</span>: <span class='covered-line'>17.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2101' href='#L2101'><pre>2101</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  case TargetOpcode::G_UDIVREM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2101' href='#L2101'><span>2101:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2102' href='#L2102'><pre>2102</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>    return legalizeUnsignedDIV_REM(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2103' href='#L2103'><pre>2103</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>  case TargetOpcode::G_SDIV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2103' href='#L2103'><span>2103:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2104' href='#L2104'><pre>2104</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>  case TargetOpcode::G_SREM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2104' href='#L2104'><span>2104:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111</span>, <span class='None'>False</span>: <span class='covered-line'>18.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2105' href='#L2105'><pre>2105</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  case TargetOpcode::G_SDIVREM:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2105' href='#L2105'><span>2105:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2106' href='#L2106'><pre>2106</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>    return legalizeSignedDIV_REM(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2107' href='#L2107'><pre>2107</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  case TargetOpcode::G_ATOMIC_CMPXCHG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2107' href='#L2107'><span>2107:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2108' href='#L2108'><pre>2108</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    return legalizeAtomicCmpXChg(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2109' href='#L2109'><pre>2109</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  case TargetOpcode::G_FLOG2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2109' href='#L2109'><span>2109:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>312</span>, <span class='None'>False</span>: <span class='covered-line'>17.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2110' href='#L2110'><pre>2110</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>    return legalizeFlog2(MI, B);</pre></td></tr><tr><td class='line-number'><a name='L2111' href='#L2111'><pre>2111</pre></a></td><td class='covered-line'><pre>274</pre></td><td class='code'><pre>  case TargetOpcode::G_FLOG:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2111' href='#L2111'><span>2111:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>274</span>, <span class='None'>False</span>: <span class='covered-line'>17.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2112' href='#L2112'><pre>2112</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  case TargetOpcode::G_FLOG10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2112' href='#L2112'><span>2112:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>274</span>, <span class='None'>False</span>: <span class='covered-line'>17.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2113' href='#L2113'><pre>2113</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>    return legalizeFlogCommon(MI, B);</pre></td></tr><tr><td class='line-number'><a name='L2114' href='#L2114'><pre>2114</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  case TargetOpcode::G_FEXP2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2114' href='#L2114'><span>2114:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>314</span>, <span class='None'>False</span>: <span class='covered-line'>17.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2115' href='#L2115'><pre>2115</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>    return legalizeFExp2(MI, B);</pre></td></tr><tr><td class='line-number'><a name='L2116' href='#L2116'><pre>2116</pre></a></td><td class='covered-line'><pre>236</pre></td><td class='code'><pre>  case TargetOpcode::G_FEXP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2116' href='#L2116'><span>2116:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>236</span>, <span class='None'>False</span>: <span class='covered-line'>17.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2117' href='#L2117'><pre>2117</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>  case TargetOpcode::G_FEXP10:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2117' href='#L2117'><span>2117:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>18.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2118' href='#L2118'><pre>2118</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>    return legalizeFExp(MI, B);</pre></td></tr><tr><td class='line-number'><a name='L2119' href='#L2119'><pre>2119</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  case TargetOpcode::G_FPOW:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2119' href='#L2119'><span>2119:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>18.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2120' href='#L2120'><pre>2120</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>    return legalizeFPow(MI, B);</pre></td></tr><tr><td class='line-number'><a name='L2121' href='#L2121'><pre>2121</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  case TargetOpcode::G_FFLOOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2121' href='#L2121'><span>2121:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2122' href='#L2122'><pre>2122</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    return legalizeFFloor(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2123' href='#L2123'><pre>2123</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  case TargetOpcode::G_BUILD_VECTOR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2123' href='#L2123'><span>2123:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.03k</span>, <span class='None'>False</span>: <span class='covered-line'>16.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2124' href='#L2124'><pre>2124</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  case TargetOpcode::G_BUILD_VECTOR_TRUNC:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2124' href='#L2124'><span>2124:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>18.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2125' href='#L2125'><pre>2125</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>    return legalizeBuildVector(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2126' href='#L2126'><pre>2126</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  case TargetOpcode::G_MUL:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2126' href='#L2126'><span>2126:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>622</span>, <span class='None'>False</span>: <span class='covered-line'>17.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2127' href='#L2127'><pre>2127</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>    return legalizeMul(Helper, MI);</pre></td></tr><tr><td class='line-number'><a name='L2128' href='#L2128'><pre>2128</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  case TargetOpcode::G_CTLZ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2128' href='#L2128'><span>2128:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2129' href='#L2129'><pre>2129</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  case TargetOpcode::G_CTTZ:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2129' href='#L2129'><span>2129:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2130' href='#L2130'><pre>2130</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    return legalizeCTLZ_CTTZ(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2131' href='#L2131'><pre>2131</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  case TargetOpcode::G_INTRINSIC_FPTRUNC_ROUND:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2131' href='#L2131'><span>2131:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2132' href='#L2132'><pre>2132</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    return legalizeFPTruncRound(MI, B);</pre></td></tr><tr><td class='line-number'><a name='L2133' href='#L2133'><pre>2133</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case TargetOpcode::G_STACKSAVE:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2133' href='#L2133'><span>2133:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2134' href='#L2134'><pre>2134</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return legalizeStackSave(MI, B)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2135' href='#L2135'><pre>2135</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  case TargetOpcode::G_GET_FPENV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2135' href='#L2135'><span>2135:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2136' href='#L2136'><pre>2136</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return legalizeGetFPEnv(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2137' href='#L2137'><pre>2137</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  case TargetOpcode::G_SET_FPENV:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2137' href='#L2137'><span>2137:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2138' href='#L2138'><pre>2138</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    return legalizeSetFPEnv(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2139' href='#L2139'><pre>2139</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  case TargetOpcode::G_TRAP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2139' href='#L2139'><span>2139:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2140' href='#L2140'><pre>2140</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    return legalizeTrap(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2141' href='#L2141'><pre>2141</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  case TargetOpcode::G_DEBUGTRAP:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2141' href='#L2141'><span>2141:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>18.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2142' href='#L2142'><pre>2142</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    return legalizeDebugTrap(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2143' href='#L2143'><pre>2143</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2143' href='#L2143'><span>2143:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2144' href='#L2144'><pre>2144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2145' href='#L2145'><pre>2145</pre></a></td><td class='covered-line'><pre>18.2k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2146' href='#L2146'><pre>2146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2147' href='#L2147'><pre>2147</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>llvm_unreachable</span><span class='red'>(&quot;expected switch to return&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L2148' href='#L2148'><pre>2148</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L2149' href='#L2149'><pre>2149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2150' href='#L2150'><pre>2150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register AMDGPULegalizerInfo::getSegmentAperture(</pre></td></tr><tr><td class='line-number'><a name='L2151' href='#L2151'><pre>2151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  unsigned AS,</pre></td></tr><tr><td class='line-number'><a name='L2152' href='#L2152'><pre>2152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2153' href='#L2153'><pre>2153</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L2154' href='#L2154'><pre>2154</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L2155' href='#L2155'><pre>2155</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  const GCNSubtarget &amp;ST = MF.getSubtarget&lt;GCNSubtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2156' href='#L2156'><pre>2156</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2157' href='#L2157'><pre>2157</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L2158' href='#L2158'><pre>2158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2159' href='#L2159'><pre>2159</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  assert(AS == AMDGPUAS::LOCAL_ADDRESS || AS == AMDGPUAS::PRIVATE_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L2160' href='#L2160'><pre>2160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2161' href='#L2161'><pre>2161</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  if (ST.hasApertureRegs()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2161' href='#L2161'><span>2161:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2162' href='#L2162'><pre>2162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Note: this register is somewhat broken. When used as a 32-bit operand,</pre></td></tr><tr><td class='line-number'><a name='L2163' href='#L2163'><pre>2163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // it only returns zeroes. The real value is in the upper 32 bits.</pre></td></tr><tr><td class='line-number'><a name='L2164' href='#L2164'><pre>2164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Thus, we must emit extract the high 32 bits.</pre></td></tr><tr><td class='line-number'><a name='L2165' href='#L2165'><pre>2165</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    const unsigned ApertureRegNo = (AS == AMDGPUAS::LOCAL_ADDRESS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2165' href='#L2165'><span>2165:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2166' href='#L2166'><pre>2166</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>                                       ? <div class='tooltip'>AMDGPU::SRC_SHARED_BASE<span class='tooltip-content'>26</span></div></pre></td></tr><tr><td class='line-number'><a name='L2167' href='#L2167'><pre>2167</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>                                       : <div class='tooltip'>AMDGPU::SRC_PRIVATE_BASE<span class='tooltip-content'>28</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2168' href='#L2168'><pre>2168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: It would be more natural to emit a COPY here, but then copy</pre></td></tr><tr><td class='line-number'><a name='L2169' href='#L2169'><pre>2169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // coalescing would kick in and it would think it&apos;s okay to use the &quot;HI&quot;</pre></td></tr><tr><td class='line-number'><a name='L2170' href='#L2170'><pre>2170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // subregister (instead of extracting the HI 32 bits) which is an artificial</pre></td></tr><tr><td class='line-number'><a name='L2171' href='#L2171'><pre>2171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // (unusable) register.</pre></td></tr><tr><td class='line-number'><a name='L2172' href='#L2172'><pre>2172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //  Register TableGen definitions would need an overhaul to get rid of the</pre></td></tr><tr><td class='line-number'><a name='L2173' href='#L2173'><pre>2173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //  artificial &quot;HI&quot; aperture registers and prevent this kind of issue from</pre></td></tr><tr><td class='line-number'><a name='L2174' href='#L2174'><pre>2174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //  happening.</pre></td></tr><tr><td class='line-number'><a name='L2175' href='#L2175'><pre>2175</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    Register Dst = MRI.createGenericVirtualRegister(S64);</pre></td></tr><tr><td class='line-number'><a name='L2176' href='#L2176'><pre>2176</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    MRI.setRegClass(Dst, &amp;AMDGPU::SReg_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2177' href='#L2177'><pre>2177</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    B.buildInstr(AMDGPU::S_MOV_B64, {Dst}, {Register(ApertureRegNo)});</pre></td></tr><tr><td class='line-number'><a name='L2178' href='#L2178'><pre>2178</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    return B.buildUnmerge(S32, Dst).getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L2179' href='#L2179'><pre>2179</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2180' href='#L2180'><pre>2180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2181' href='#L2181'><pre>2181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: can we be smarter about machine pointer info?</pre></td></tr><tr><td class='line-number'><a name='L2182' href='#L2182'><pre>2182</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  MachinePointerInfo PtrInfo(AMDGPUAS::CONSTANT_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L2183' href='#L2183'><pre>2183</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  Register LoadAddr = MRI.createGenericVirtualRegister(</pre></td></tr><tr><td class='line-number'><a name='L2184' href='#L2184'><pre>2184</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</pre></td></tr><tr><td class='line-number'><a name='L2185' href='#L2185'><pre>2185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For code object version 5, private_base and shared_base are passed through</pre></td></tr><tr><td class='line-number'><a name='L2186' href='#L2186'><pre>2186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // implicit kernargs.</pre></td></tr><tr><td class='line-number'><a name='L2187' href='#L2187'><pre>2187</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  if (AMDGPU::getAMDHSACodeObjectVersion(*MF.getFunction().getParent()) &gt;=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2187' href='#L2187'><span>2187:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2188' href='#L2188'><pre>2188</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      AMDGPU::AMDHSA_COV5) {</pre></td></tr><tr><td class='line-number'><a name='L2189' href='#L2189'><pre>2189</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    AMDGPUTargetLowering::ImplicitParameter Param =</pre></td></tr><tr><td class='line-number'><a name='L2190' href='#L2190'><pre>2190</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        AS == AMDGPUAS::LOCAL_ADDRESS ? <div class='tooltip'>AMDGPUTargetLowering::SHARED_BASE<span class='tooltip-content'>9</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2190' href='#L2190'><span>2190:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2191' href='#L2191'><pre>2191</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                                      : <div class='tooltip'>AMDGPUTargetLowering::PRIVATE_BASE<span class='tooltip-content'>9</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2192' href='#L2192'><pre>2192</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    uint64_t Offset =</pre></td></tr><tr><td class='line-number'><a name='L2193' href='#L2193'><pre>2193</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        ST.getTargetLowering()-&gt;getImplicitParameterOffset(B.getMF(), Param);</pre></td></tr><tr><td class='line-number'><a name='L2194' href='#L2194'><pre>2194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2195' href='#L2195'><pre>2195</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    Register KernargPtrReg = MRI.createGenericVirtualRegister(</pre></td></tr><tr><td class='line-number'><a name='L2196' href='#L2196'><pre>2196</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</pre></td></tr><tr><td class='line-number'><a name='L2197' href='#L2197'><pre>2197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2198' href='#L2198'><pre>2198</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    if (!loadInputValue(KernargPtrReg, B,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2198' href='#L2198'><span>2198:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2199' href='#L2199'><pre>2199</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                        AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR))</pre></td></tr><tr><td class='line-number'><a name='L2200' href='#L2200'><pre>2200</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return Register()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2201' href='#L2201'><pre>2201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2202' href='#L2202'><pre>2202</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L2203' href='#L2203'><pre>2203</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        PtrInfo,</pre></td></tr><tr><td class='line-number'><a name='L2204' href='#L2204'><pre>2204</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        MachineMemOperand::MOLoad | MachineMemOperand::MODereferenceable |</pre></td></tr><tr><td class='line-number'><a name='L2205' href='#L2205'><pre>2205</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>            MachineMemOperand::MOInvariant,</pre></td></tr><tr><td class='line-number'><a name='L2206' href='#L2206'><pre>2206</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>        LLT::scalar(32), commonAlignment(Align(64), Offset));</pre></td></tr><tr><td class='line-number'><a name='L2207' href='#L2207'><pre>2207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2208' href='#L2208'><pre>2208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Pointer address</pre></td></tr><tr><td class='line-number'><a name='L2209' href='#L2209'><pre>2209</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    B.buildPtrAdd(LoadAddr, KernargPtrReg,</pre></td></tr><tr><td class='line-number'><a name='L2210' href='#L2210'><pre>2210</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                  B.buildConstant(LLT::scalar(64), Offset).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L2211' href='#L2211'><pre>2211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Load address</pre></td></tr><tr><td class='line-number'><a name='L2212' href='#L2212'><pre>2212</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    return B.buildLoad(S32, LoadAddr, *MMO).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2213' href='#L2213'><pre>2213</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2214' href='#L2214'><pre>2214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2215' href='#L2215'><pre>2215</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  Register QueuePtr = MRI.createGenericVirtualRegister(</pre></td></tr><tr><td class='line-number'><a name='L2216' href='#L2216'><pre>2216</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</pre></td></tr><tr><td class='line-number'><a name='L2217' href='#L2217'><pre>2217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2218' href='#L2218'><pre>2218</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  if (!loadInputValue(QueuePtr, B, AMDGPUFunctionArgInfo::QUEUE_PTR))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2218' href='#L2218'><span>2218:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2219' href='#L2219'><pre>2219</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return Register()</span>;</pre></td></tr><tr><td class='line-number'><a name='L2220' href='#L2220'><pre>2220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2221' href='#L2221'><pre>2221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Offset into amd_queue_t for group_segment_aperture_base_hi /</pre></td></tr><tr><td class='line-number'><a name='L2222' href='#L2222'><pre>2222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // private_segment_aperture_base_hi.</pre></td></tr><tr><td class='line-number'><a name='L2223' href='#L2223'><pre>2223</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  uint32_t StructOffset = (AS == AMDGPUAS::LOCAL_ADDRESS) ? <div class='tooltip'>0x40<span class='tooltip-content'>8</span></div> : <div class='tooltip'>0x44<span class='tooltip-content'>6</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2223' href='#L2223'><span>2223:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2224' href='#L2224'><pre>2224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2225' href='#L2225'><pre>2225</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L2226' href='#L2226'><pre>2226</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      PtrInfo,</pre></td></tr><tr><td class='line-number'><a name='L2227' href='#L2227'><pre>2227</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      MachineMemOperand::MOLoad | MachineMemOperand::MODereferenceable |</pre></td></tr><tr><td class='line-number'><a name='L2228' href='#L2228'><pre>2228</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>          MachineMemOperand::MOInvariant,</pre></td></tr><tr><td class='line-number'><a name='L2229' href='#L2229'><pre>2229</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      LLT::scalar(32), commonAlignment(Align(64), StructOffset));</pre></td></tr><tr><td class='line-number'><a name='L2230' href='#L2230'><pre>2230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2231' href='#L2231'><pre>2231</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  B.buildPtrAdd(LoadAddr, QueuePtr,</pre></td></tr><tr><td class='line-number'><a name='L2232' href='#L2232'><pre>2232</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                B.buildConstant(LLT::scalar(64), StructOffset).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L2233' href='#L2233'><pre>2233</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  return B.buildLoad(S32, LoadAddr, *MMO).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2234' href='#L2234'><pre>2234</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2235' href='#L2235'><pre>2235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2236' href='#L2236'><pre>2236</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if the value is a known valid address, such that a null check is</pre></td></tr><tr><td class='line-number'><a name='L2237' href='#L2237'><pre>2237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// not necessary.</pre></td></tr><tr><td class='line-number'><a name='L2238' href='#L2238'><pre>2238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool isKnownNonNull(Register Val, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2239' href='#L2239'><pre>2239</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>                           const AMDGPUTargetMachine &amp;TM, unsigned AddrSpace) {</pre></td></tr><tr><td class='line-number'><a name='L2240' href='#L2240'><pre>2240</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  MachineInstr *Def = MRI.getVRegDef(Val);</pre></td></tr><tr><td class='line-number'><a name='L2241' href='#L2241'><pre>2241</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  switch (Def-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L2242' href='#L2242'><pre>2242</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  case AMDGPU::G_FRAME_INDEX:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2242' href='#L2242'><span>2242:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>65</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2243' href='#L2243'><pre>2243</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case AMDGPU::G_GLOBAL_VALUE:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2243' href='#L2243'><span>2243:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>69</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2244' href='#L2244'><pre>2244</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  case AMDGPU::G_BLOCK_ADDR:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2244' href='#L2244'><span>2244:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2245' href='#L2245'><pre>2245</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2246' href='#L2246'><pre>2246</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case AMDGPU::G_CONSTANT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2246' href='#L2246'><span>2246:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>68</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2247' href='#L2247'><pre>2247</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    const ConstantInt *CI = Def-&gt;getOperand(1).getCImm();</pre></td></tr><tr><td class='line-number'><a name='L2248' href='#L2248'><pre>2248</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return CI-&gt;getSExtValue() != TM.getNullPointerValue(AddrSpace);</pre></td></tr><tr><td class='line-number'><a name='L2249' href='#L2249'><pre>2249</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2250' href='#L2250'><pre>2250</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2250' href='#L2250'><span>2250:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2251' href='#L2251'><pre>2251</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L2252' href='#L2252'><pre>2252</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2253' href='#L2253'><pre>2253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2254' href='#L2254'><pre>2254</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2255' href='#L2255'><pre>2255</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2256' href='#L2256'><pre>2256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2257' href='#L2257'><pre>2257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeAddrSpaceCast(</pre></td></tr><tr><td class='line-number'><a name='L2258' href='#L2258'><pre>2258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2259' href='#L2259'><pre>2259</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L2260' href='#L2260'><pre>2260</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L2261' href='#L2261'><pre>2261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2262' href='#L2262'><pre>2262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MI can either be a G_ADDRSPACE_CAST or a</pre></td></tr><tr><td class='line-number'><a name='L2263' href='#L2263'><pre>2263</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // G_INTRINSIC @llvm.amdgcn.addrspacecast.nonnull</pre></td></tr><tr><td class='line-number'><a name='L2264' href='#L2264'><pre>2264</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_ADDRSPACE_CAST ||</pre></td></tr><tr><td class='line-number'><a name='L2265' href='#L2265'><pre>2265</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>         (isa&lt;GIntrinsic&gt;(MI) &amp;&amp; cast&lt;GIntrinsic&gt;(MI).getIntrinsicID() ==</pre></td></tr><tr><td class='line-number'><a name='L2266' href='#L2266'><pre>2266</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>                                     Intrinsic::amdgcn_addrspacecast_nonnull));</pre></td></tr><tr><td class='line-number'><a name='L2267' href='#L2267'><pre>2267</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2268' href='#L2268'><pre>2268</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2269' href='#L2269'><pre>2269</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2270' href='#L2270'><pre>2270</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  Register Src = isa&lt;GIntrinsic&gt;(MI) ? <div class='tooltip'>MI.getOperand(2).getReg()<span class='tooltip-content'>15</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2270' href='#L2270'><span>2270:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>185</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2271' href='#L2271'><pre>2271</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>                                     : <div class='tooltip'>MI.getOperand(1).getReg()<span class='tooltip-content'>185</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2272' href='#L2272'><pre>2272</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L2273' href='#L2273'><pre>2273</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  LLT SrcTy = MRI.getType(Src);</pre></td></tr><tr><td class='line-number'><a name='L2274' href='#L2274'><pre>2274</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  unsigned DestAS = DstTy.getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L2275' href='#L2275'><pre>2275</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  unsigned SrcAS = SrcTy.getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L2276' href='#L2276'><pre>2276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2277' href='#L2277'><pre>2277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Avoid reloading from the queue ptr for each cast, or at least each</pre></td></tr><tr><td class='line-number'><a name='L2278' href='#L2278'><pre>2278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // vector element.</pre></td></tr><tr><td class='line-number'><a name='L2279' href='#L2279'><pre>2279</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  assert(!DstTy.isVector());</pre></td></tr><tr><td class='line-number'><a name='L2280' href='#L2280'><pre>2280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2281' href='#L2281'><pre>2281</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  const AMDGPUTargetMachine &amp;TM</pre></td></tr><tr><td class='line-number'><a name='L2282' href='#L2282'><pre>2282</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>    = static_cast&lt;const AMDGPUTargetMachine &amp;&gt;(MF.getTarget());</pre></td></tr><tr><td class='line-number'><a name='L2283' href='#L2283'><pre>2283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2284' href='#L2284'><pre>2284</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  if (TM.isNoopAddrSpaceCast(SrcAS, DestAS)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2284' href='#L2284'><span>2284:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>146</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2285' href='#L2285'><pre>2285</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    MI.setDesc(B.getTII().get(TargetOpcode::G_BITCAST));</pre></td></tr><tr><td class='line-number'><a name='L2286' href='#L2286'><pre>2286</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2287' href='#L2287'><pre>2287</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2288' href='#L2288'><pre>2288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2289' href='#L2289'><pre>2289</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>  if (SrcAS == AMDGPUAS::FLAT_ADDRESS &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2289' href='#L2289'><span>2289:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2290' href='#L2290'><pre>2290</pre></a></td><td class='covered-line'><pre>146</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>35</span></div><div class='tooltip'>DestAS == AMDGPUAS::LOCAL_ADDRESS<span class='tooltip-content'>35</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2290' href='#L2290'><span>2290:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2291' href='#L2291'><pre>2291</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>       <div class='tooltip'>DestAS == AMDGPUAS::PRIVATE_ADDRESS<span class='tooltip-content'>16</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2291' href='#L2291'><span>2291:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2289'><span>2289:7</span></a></span>) to (<span class='line-number'><a href='#L2289'><span>2291:44</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2289:7)
     Condition C2 --> (2290:8)
     Condition C3 --> (2291:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2292' href='#L2292'><pre>2292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For llvm.amdgcn.addrspacecast.nonnull we can always assume non-null, for</pre></td></tr><tr><td class='line-number'><a name='L2293' href='#L2293'><pre>2293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // G_ADDRSPACE_CAST we need to guess.</pre></td></tr><tr><td class='line-number'><a name='L2294' href='#L2294'><pre>2294</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    if (isa&lt;GIntrinsic&gt;(MI) || <div class='tooltip'>isKnownNonNull(Src, MRI, TM, SrcAS)<span class='tooltip-content'>24</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2294' href='#L2294'><span>2294:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L2294' href='#L2294'><span>2294:32</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2294'><span>2294:9</span></a></span>) to (<span class='line-number'><a href='#L2294'><span>2294:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2294:9)
     Condition C2 --> (2294:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2295' href='#L2295'><pre>2295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Extract low 32-bits of the pointer.</pre></td></tr><tr><td class='line-number'><a name='L2296' href='#L2296'><pre>2296</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      B.buildExtract(Dst, Src, 0);</pre></td></tr><tr><td class='line-number'><a name='L2297' href='#L2297'><pre>2297</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2298' href='#L2298'><pre>2298</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L2299' href='#L2299'><pre>2299</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2300' href='#L2300'><pre>2300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2301' href='#L2301'><pre>2301</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    unsigned NullVal = TM.getNullPointerValue(DestAS);</pre></td></tr><tr><td class='line-number'><a name='L2302' href='#L2302'><pre>2302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2303' href='#L2303'><pre>2303</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    auto SegmentNull = B.buildConstant(DstTy, NullVal);</pre></td></tr><tr><td class='line-number'><a name='L2304' href='#L2304'><pre>2304</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    auto FlatNull = B.buildConstant(SrcTy, 0);</pre></td></tr><tr><td class='line-number'><a name='L2305' href='#L2305'><pre>2305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2306' href='#L2306'><pre>2306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Extract low 32-bits of the pointer.</pre></td></tr><tr><td class='line-number'><a name='L2307' href='#L2307'><pre>2307</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    auto PtrLo32 = B.buildExtract(DstTy, Src, 0);</pre></td></tr><tr><td class='line-number'><a name='L2308' href='#L2308'><pre>2308</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2309' href='#L2309'><pre>2309</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    auto CmpRes =</pre></td></tr><tr><td class='line-number'><a name='L2310' href='#L2310'><pre>2310</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        B.buildICmp(CmpInst::ICMP_NE, LLT::scalar(1), Src, FlatNull.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L2311' href='#L2311'><pre>2311</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    B.buildSelect(Dst, CmpRes, PtrLo32, SegmentNull.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L2312' href='#L2312'><pre>2312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2313' href='#L2313'><pre>2313</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2314' href='#L2314'><pre>2314</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2315' href='#L2315'><pre>2315</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2316' href='#L2316'><pre>2316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2317' href='#L2317'><pre>2317</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  if (DestAS == AMDGPUAS::FLAT_ADDRESS &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2317' href='#L2317'><span>2317:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>52</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2318' href='#L2318'><pre>2318</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>65</span></div><div class='tooltip'>SrcAS == AMDGPUAS::LOCAL_ADDRESS<span class='tooltip-content'>65</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2318' href='#L2318'><span>2318:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>37</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2319' href='#L2319'><pre>2319</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>       <div class='tooltip'>SrcAS == AMDGPUAS::PRIVATE_ADDRESS<span class='tooltip-content'>37</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2319' href='#L2319'><span>2319:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2317'><span>2317:7</span></a></span>) to (<span class='line-number'><a href='#L2317'><span>2319:43</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (2317:7)
     Condition C2 --> (2318:8)
     Condition C3 --> (2319:8)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2320' href='#L2320'><pre>2320</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    Register ApertureReg = getSegmentAperture(SrcAS, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L2321' href='#L2321'><pre>2321</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    if (!ApertureReg.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2321' href='#L2321'><span>2321:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2322' href='#L2322'><pre>2322</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L2323' href='#L2323'><pre>2323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2324' href='#L2324'><pre>2324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Coerce the type of the low half of the result so we can use merge_values.</pre></td></tr><tr><td class='line-number'><a name='L2325' href='#L2325'><pre>2325</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    Register SrcAsInt = B.buildPtrToInt(S32, Src).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2326' href='#L2326'><pre>2326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2327' href='#L2327'><pre>2327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Should we allow mismatched types but matching sizes in merges to</pre></td></tr><tr><td class='line-number'><a name='L2328' href='#L2328'><pre>2328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // avoid the ptrtoint?</pre></td></tr><tr><td class='line-number'><a name='L2329' href='#L2329'><pre>2329</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    auto BuildPtr = B.buildMergeLikeInstr(DstTy, {SrcAsInt, ApertureReg});</pre></td></tr><tr><td class='line-number'><a name='L2330' href='#L2330'><pre>2330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2331' href='#L2331'><pre>2331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For llvm.amdgcn.addrspacecast.nonnull we can always assume non-null, for</pre></td></tr><tr><td class='line-number'><a name='L2332' href='#L2332'><pre>2332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // G_ADDRSPACE_CAST we need to guess.</pre></td></tr><tr><td class='line-number'><a name='L2333' href='#L2333'><pre>2333</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    if (isa&lt;GIntrinsic&gt;(MI) || <div class='tooltip'>isKnownNonNull(Src, MRI, TM, SrcAS)<span class='tooltip-content'>46</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2333' href='#L2333'><span>2333:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
  Branch (<span class='line-number'><a name='L2333' href='#L2333'><span>2333:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2333'><span>2333:9</span></a></span>) to (<span class='line-number'><a href='#L2333'><span>2333:67</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2333:9)
     Condition C2 --> (2333:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2334' href='#L2334'><pre>2334</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      B.buildCopy(Dst, BuildPtr);</pre></td></tr><tr><td class='line-number'><a name='L2335' href='#L2335'><pre>2335</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2336' href='#L2336'><pre>2336</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L2337' href='#L2337'><pre>2337</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2338' href='#L2338'><pre>2338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2339' href='#L2339'><pre>2339</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    auto SegmentNull = B.buildConstant(SrcTy, TM.getNullPointerValue(SrcAS));</pre></td></tr><tr><td class='line-number'><a name='L2340' href='#L2340'><pre>2340</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    auto FlatNull = B.buildConstant(DstTy, TM.getNullPointerValue(DestAS));</pre></td></tr><tr><td class='line-number'><a name='L2341' href='#L2341'><pre>2341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2342' href='#L2342'><pre>2342</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    auto CmpRes = B.buildICmp(CmpInst::ICMP_NE, LLT::scalar(1), Src,</pre></td></tr><tr><td class='line-number'><a name='L2343' href='#L2343'><pre>2343</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>                              SegmentNull.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L2344' href='#L2344'><pre>2344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2345' href='#L2345'><pre>2345</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    B.buildSelect(Dst, CmpRes, BuildPtr, FlatNull);</pre></td></tr><tr><td class='line-number'><a name='L2346' href='#L2346'><pre>2346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2347' href='#L2347'><pre>2347</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2348' href='#L2348'><pre>2348</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2349' href='#L2349'><pre>2349</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2350' href='#L2350'><pre>2350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2351' href='#L2351'><pre>2351</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>  if (DestAS == AMDGPUAS::CONSTANT_ADDRESS_32BIT &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2351' href='#L2351'><span>2351:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
  Branch (<span class='line-number'><a name='L2351' href='#L2351'><span>2351:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2352' href='#L2352'><pre>2352</pre></a></td><td class='covered-line'><pre>61</pre></td><td class='code'><pre>      <div class='tooltip'>SrcTy.getSizeInBits() == 64<span class='tooltip-content'>14</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2352' href='#L2352'><span>2352:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2351'><span>2351:7</span></a></span>) to (<span class='line-number'><a href='#L2351'><span>2352:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2351:7)
     Condition C2 --> (2352:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2353' href='#L2353'><pre>2353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Truncate.</pre></td></tr><tr><td class='line-number'><a name='L2354' href='#L2354'><pre>2354</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    B.buildExtract(Dst, Src, 0);</pre></td></tr><tr><td class='line-number'><a name='L2355' href='#L2355'><pre>2355</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2356' href='#L2356'><pre>2356</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2357' href='#L2357'><pre>2357</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2358' href='#L2358'><pre>2358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2359' href='#L2359'><pre>2359</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  if (SrcAS == AMDGPUAS::CONSTANT_ADDRESS_32BIT &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2359' href='#L2359'><span>2359:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
  Branch (<span class='line-number'><a name='L2359' href='#L2359'><span>2359:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2360' href='#L2360'><pre>2360</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      <div class='tooltip'>DstTy.getSizeInBits() == 64<span class='tooltip-content'>44</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2360' href='#L2360'><span>2360:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>43</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2359'><span>2359:7</span></a></span>) to (<span class='line-number'><a href='#L2359'><span>2360:34</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2359:7)
     Condition C2 --> (2360:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2361' href='#L2361'><pre>2361</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    const SIMachineFunctionInfo *Info = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2362' href='#L2362'><pre>2362</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    uint32_t AddrHiVal = Info-&gt;get32BitAddressHighBits();</pre></td></tr><tr><td class='line-number'><a name='L2363' href='#L2363'><pre>2363</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    auto PtrLo = B.buildPtrToInt(S32, Src);</pre></td></tr><tr><td class='line-number'><a name='L2364' href='#L2364'><pre>2364</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    auto HighAddr = B.buildConstant(S32, AddrHiVal);</pre></td></tr><tr><td class='line-number'><a name='L2365' href='#L2365'><pre>2365</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    B.buildMergeLikeInstr(Dst, {PtrLo, HighAddr});</pre></td></tr><tr><td class='line-number'><a name='L2366' href='#L2366'><pre>2366</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2367' href='#L2367'><pre>2367</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2368' href='#L2368'><pre>2368</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2369' href='#L2369'><pre>2369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2370' href='#L2370'><pre>2370</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  DiagnosticInfoUnsupported InvalidAddrSpaceCast(</pre></td></tr><tr><td class='line-number'><a name='L2371' href='#L2371'><pre>2371</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      MF.getFunction(), &quot;invalid addrspacecast&quot;, B.getDebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L2372' href='#L2372'><pre>2372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2373' href='#L2373'><pre>2373</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  LLVMContext &amp;Ctx = MF.getFunction().getContext();</pre></td></tr><tr><td class='line-number'><a name='L2374' href='#L2374'><pre>2374</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  Ctx.diagnose(InvalidAddrSpaceCast);</pre></td></tr><tr><td class='line-number'><a name='L2375' href='#L2375'><pre>2375</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  B.buildUndef(Dst);</pre></td></tr><tr><td class='line-number'><a name='L2376' href='#L2376'><pre>2376</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2377' href='#L2377'><pre>2377</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2378' href='#L2378'><pre>2378</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2379' href='#L2379'><pre>2379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2380' href='#L2380'><pre>2380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFroundeven(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L2381' href='#L2381'><pre>2381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2382' href='#L2382'><pre>2382</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                             MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L2383' href='#L2383'><pre>2383</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  Register Src = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2384' href='#L2384'><pre>2384</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(Src);</pre></td></tr><tr><td class='line-number'><a name='L2385' href='#L2385'><pre>2385</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  assert(Ty.isScalar() &amp;&amp; Ty.getSizeInBits() == 64);</pre></td></tr><tr><td class='line-number'><a name='L2386' href='#L2386'><pre>2386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2387' href='#L2387'><pre>2387</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  APFloat C1Val(APFloat::IEEEdouble(), &quot;0x1.0p+52&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2388' href='#L2388'><pre>2388</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  APFloat C2Val(APFloat::IEEEdouble(), &quot;0x1.fffffffffffffp+51&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2389' href='#L2389'><pre>2389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2390' href='#L2390'><pre>2390</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  auto C1 = B.buildFConstant(Ty, C1Val);</pre></td></tr><tr><td class='line-number'><a name='L2391' href='#L2391'><pre>2391</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  auto CopySign = B.buildFCopysign(Ty, C1, Src);</pre></td></tr><tr><td class='line-number'><a name='L2392' href='#L2392'><pre>2392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2393' href='#L2393'><pre>2393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Should this propagate fast-math-flags?</pre></td></tr><tr><td class='line-number'><a name='L2394' href='#L2394'><pre>2394</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  auto Tmp1 = B.buildFAdd(Ty, Src, CopySign);</pre></td></tr><tr><td class='line-number'><a name='L2395' href='#L2395'><pre>2395</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  auto Tmp2 = B.buildFSub(Ty, Tmp1, CopySign);</pre></td></tr><tr><td class='line-number'><a name='L2396' href='#L2396'><pre>2396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2397' href='#L2397'><pre>2397</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  auto C2 = B.buildFConstant(Ty, C2Val);</pre></td></tr><tr><td class='line-number'><a name='L2398' href='#L2398'><pre>2398</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  auto Fabs = B.buildFAbs(Ty, Src);</pre></td></tr><tr><td class='line-number'><a name='L2399' href='#L2399'><pre>2399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2400' href='#L2400'><pre>2400</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  auto Cond = B.buildFCmp(CmpInst::FCMP_OGT, LLT::scalar(1), Fabs, C2);</pre></td></tr><tr><td class='line-number'><a name='L2401' href='#L2401'><pre>2401</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  B.buildSelect(MI.getOperand(0).getReg(), Cond, Src, Tmp2);</pre></td></tr><tr><td class='line-number'><a name='L2402' href='#L2402'><pre>2402</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2403' href='#L2403'><pre>2403</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2404' href='#L2404'><pre>2404</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2405' href='#L2405'><pre>2405</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2406' href='#L2406'><pre>2406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFceil(</pre></td></tr><tr><td class='line-number'><a name='L2407' href='#L2407'><pre>2407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2408' href='#L2408'><pre>2408</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L2409' href='#L2409'><pre>2409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2410' href='#L2410'><pre>2410</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  const LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L2411' href='#L2411'><pre>2411</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L2412' href='#L2412'><pre>2412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2413' href='#L2413'><pre>2413</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  Register Src = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2414' href='#L2414'><pre>2414</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  assert(MRI.getType(Src) == S64);</pre></td></tr><tr><td class='line-number'><a name='L2415' href='#L2415'><pre>2415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2416' href='#L2416'><pre>2416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // result = trunc(src)</pre></td></tr><tr><td class='line-number'><a name='L2417' href='#L2417'><pre>2417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if (src &gt; 0.0 &amp;&amp; src != result)</pre></td></tr><tr><td class='line-number'><a name='L2418' href='#L2418'><pre>2418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   result += 1.0</pre></td></tr><tr><td class='line-number'><a name='L2419' href='#L2419'><pre>2419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2420' href='#L2420'><pre>2420</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  auto Trunc = B.buildIntrinsicTrunc(S64, Src);</pre></td></tr><tr><td class='line-number'><a name='L2421' href='#L2421'><pre>2421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2422' href='#L2422'><pre>2422</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  const auto Zero = B.buildFConstant(S64, 0.0);</pre></td></tr><tr><td class='line-number'><a name='L2423' href='#L2423'><pre>2423</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  const auto One = B.buildFConstant(S64, 1.0);</pre></td></tr><tr><td class='line-number'><a name='L2424' href='#L2424'><pre>2424</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  auto Lt0 = B.buildFCmp(CmpInst::FCMP_OGT, S1, Src, Zero);</pre></td></tr><tr><td class='line-number'><a name='L2425' href='#L2425'><pre>2425</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  auto NeTrunc = B.buildFCmp(CmpInst::FCMP_ONE, S1, Src, Trunc);</pre></td></tr><tr><td class='line-number'><a name='L2426' href='#L2426'><pre>2426</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  auto And = B.buildAnd(S1, Lt0, NeTrunc);</pre></td></tr><tr><td class='line-number'><a name='L2427' href='#L2427'><pre>2427</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  auto Add = B.buildSelect(S64, And, One, Zero);</pre></td></tr><tr><td class='line-number'><a name='L2428' href='#L2428'><pre>2428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2429' href='#L2429'><pre>2429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Should this propagate fast-math-flags?</pre></td></tr><tr><td class='line-number'><a name='L2430' href='#L2430'><pre>2430</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  B.buildFAdd(MI.getOperand(0).getReg(), Trunc, Add);</pre></td></tr><tr><td class='line-number'><a name='L2431' href='#L2431'><pre>2431</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2432' href='#L2432'><pre>2432</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2433' href='#L2433'><pre>2433</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2434' href='#L2434'><pre>2434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2435' href='#L2435'><pre>2435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFrem(</pre></td></tr><tr><td class='line-number'><a name='L2436' href='#L2436'><pre>2436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2437' href='#L2437'><pre>2437</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L2438' href='#L2438'><pre>2438</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2439' href='#L2439'><pre>2439</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    Register Src0Reg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2440' href='#L2440'><pre>2440</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    Register Src1Reg = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2441' href='#L2441'><pre>2441</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    auto Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L2442' href='#L2442'><pre>2442</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    LLT Ty = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2443' href='#L2443'><pre>2443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2444' href='#L2444'><pre>2444</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    auto Div = B.buildFDiv(Ty, Src0Reg, Src1Reg, Flags);</pre></td></tr><tr><td class='line-number'><a name='L2445' href='#L2445'><pre>2445</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    auto Trunc = B.buildIntrinsicTrunc(Ty, Div, Flags);</pre></td></tr><tr><td class='line-number'><a name='L2446' href='#L2446'><pre>2446</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    auto Neg = B.buildFNeg(Ty, Trunc, Flags);</pre></td></tr><tr><td class='line-number'><a name='L2447' href='#L2447'><pre>2447</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    B.buildFMA(DstReg, Neg, Src1Reg, Src0Reg, Flags);</pre></td></tr><tr><td class='line-number'><a name='L2448' href='#L2448'><pre>2448</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2449' href='#L2449'><pre>2449</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2450' href='#L2450'><pre>2450</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2451' href='#L2451'><pre>2451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2452' href='#L2452'><pre>2452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MachineInstrBuilder extractF64Exponent(Register Hi,</pre></td></tr><tr><td class='line-number'><a name='L2453' href='#L2453'><pre>2453</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                                              MachineIRBuilder &amp;B) {</pre></td></tr><tr><td class='line-number'><a name='L2454' href='#L2454'><pre>2454</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const unsigned FractBits = 52;</pre></td></tr><tr><td class='line-number'><a name='L2455' href='#L2455'><pre>2455</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const unsigned ExpBits = 11;</pre></td></tr><tr><td class='line-number'><a name='L2456' href='#L2456'><pre>2456</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2457' href='#L2457'><pre>2457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2458' href='#L2458'><pre>2458</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto Const0 = B.buildConstant(S32, FractBits - 32);</pre></td></tr><tr><td class='line-number'><a name='L2459' href='#L2459'><pre>2459</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto Const1 = B.buildConstant(S32, ExpBits);</pre></td></tr><tr><td class='line-number'><a name='L2460' href='#L2460'><pre>2460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2461' href='#L2461'><pre>2461</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto ExpPart = B.buildIntrinsic(Intrinsic::amdgcn_ubfe, {S32})</pre></td></tr><tr><td class='line-number'><a name='L2462' href='#L2462'><pre>2462</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                     .addUse(Hi)</pre></td></tr><tr><td class='line-number'><a name='L2463' href='#L2463'><pre>2463</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                     .addUse(Const0.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L2464' href='#L2464'><pre>2464</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                     .addUse(Const1.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L2465' href='#L2465'><pre>2465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2466' href='#L2466'><pre>2466</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  return B.buildSub(S32, ExpPart, B.buildConstant(S32, 1023));</pre></td></tr><tr><td class='line-number'><a name='L2467' href='#L2467'><pre>2467</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2468' href='#L2468'><pre>2468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2469' href='#L2469'><pre>2469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeIntrinsicTrunc(</pre></td></tr><tr><td class='line-number'><a name='L2470' href='#L2470'><pre>2470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2471' href='#L2471'><pre>2471</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L2472' href='#L2472'><pre>2472</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L2473' href='#L2473'><pre>2473</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2474' href='#L2474'><pre>2474</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L2475' href='#L2475'><pre>2475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2476' href='#L2476'><pre>2476</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Register Src = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2477' href='#L2477'><pre>2477</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  assert(MRI.getType(Src) == S64);</pre></td></tr><tr><td class='line-number'><a name='L2478' href='#L2478'><pre>2478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2479' href='#L2479'><pre>2479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Should this use extract since the low half is unused?</pre></td></tr><tr><td class='line-number'><a name='L2480' href='#L2480'><pre>2480</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto Unmerge = B.buildUnmerge({S32, S32}, Src);</pre></td></tr><tr><td class='line-number'><a name='L2481' href='#L2481'><pre>2481</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  Register Hi = Unmerge.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L2482' href='#L2482'><pre>2482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2483' href='#L2483'><pre>2483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Extract the upper half, since this is where we will find the sign and</pre></td></tr><tr><td class='line-number'><a name='L2484' href='#L2484'><pre>2484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // exponent.</pre></td></tr><tr><td class='line-number'><a name='L2485' href='#L2485'><pre>2485</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto Exp = extractF64Exponent(Hi, B);</pre></td></tr><tr><td class='line-number'><a name='L2486' href='#L2486'><pre>2486</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2487' href='#L2487'><pre>2487</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const unsigned FractBits = 52;</pre></td></tr><tr><td class='line-number'><a name='L2488' href='#L2488'><pre>2488</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2489' href='#L2489'><pre>2489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Extract the sign bit.</pre></td></tr><tr><td class='line-number'><a name='L2490' href='#L2490'><pre>2490</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const auto SignBitMask = B.buildConstant(S32, UINT32_C(1) &lt;&lt; 31);</pre></td></tr><tr><td class='line-number'><a name='L2491' href='#L2491'><pre>2491</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto SignBit = B.buildAnd(S32, Hi, SignBitMask);</pre></td></tr><tr><td class='line-number'><a name='L2492' href='#L2492'><pre>2492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2493' href='#L2493'><pre>2493</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const auto FractMask = B.buildConstant(S64, (UINT64_C(1) &lt;&lt; FractBits) - 1);</pre></td></tr><tr><td class='line-number'><a name='L2494' href='#L2494'><pre>2494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2495' href='#L2495'><pre>2495</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  const auto Zero32 = B.buildConstant(S32, 0);</pre></td></tr><tr><td class='line-number'><a name='L2496' href='#L2496'><pre>2496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2497' href='#L2497'><pre>2497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Extend back to 64-bits.</pre></td></tr><tr><td class='line-number'><a name='L2498' href='#L2498'><pre>2498</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto SignBit64 = B.buildMergeLikeInstr(S64, {Zero32, SignBit});</pre></td></tr><tr><td class='line-number'><a name='L2499' href='#L2499'><pre>2499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2500' href='#L2500'><pre>2500</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto Shr = B.buildAShr(S64, FractMask, Exp);</pre></td></tr><tr><td class='line-number'><a name='L2501' href='#L2501'><pre>2501</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto Not = B.buildNot(S64, Shr);</pre></td></tr><tr><td class='line-number'><a name='L2502' href='#L2502'><pre>2502</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto Tmp0 = B.buildAnd(S64, Src, Not);</pre></td></tr><tr><td class='line-number'><a name='L2503' href='#L2503'><pre>2503</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto FiftyOne = B.buildConstant(S32, FractBits - 1);</pre></td></tr><tr><td class='line-number'><a name='L2504' href='#L2504'><pre>2504</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2505' href='#L2505'><pre>2505</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto ExpLt0 = B.buildICmp(CmpInst::ICMP_SLT, S1, Exp, Zero32);</pre></td></tr><tr><td class='line-number'><a name='L2506' href='#L2506'><pre>2506</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto ExpGt51 = B.buildICmp(CmpInst::ICMP_SGT, S1, Exp, FiftyOne);</pre></td></tr><tr><td class='line-number'><a name='L2507' href='#L2507'><pre>2507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2508' href='#L2508'><pre>2508</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  auto Tmp1 = B.buildSelect(S64, ExpLt0, SignBit64, Tmp0);</pre></td></tr><tr><td class='line-number'><a name='L2509' href='#L2509'><pre>2509</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  B.buildSelect(MI.getOperand(0).getReg(), ExpGt51, Src, Tmp1);</pre></td></tr><tr><td class='line-number'><a name='L2510' href='#L2510'><pre>2510</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2511' href='#L2511'><pre>2511</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2512' href='#L2512'><pre>2512</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2513' href='#L2513'><pre>2513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2514' href='#L2514'><pre>2514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeITOFP(</pre></td></tr><tr><td class='line-number'><a name='L2515' href='#L2515'><pre>2515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2516' href='#L2516'><pre>2516</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B, bool Signed) const {</pre></td></tr><tr><td class='line-number'><a name='L2517' href='#L2517'><pre>2517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2518' href='#L2518'><pre>2518</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2519' href='#L2519'><pre>2519</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  Register Src = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2520' href='#L2520'><pre>2520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2521' href='#L2521'><pre>2521</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L2522' href='#L2522'><pre>2522</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2523' href='#L2523'><pre>2523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2524' href='#L2524'><pre>2524</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  assert(MRI.getType(Src) == S64);</pre></td></tr><tr><td class='line-number'><a name='L2525' href='#L2525'><pre>2525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2526' href='#L2526'><pre>2526</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  auto Unmerge = B.buildUnmerge({S32, S32}, Src);</pre></td></tr><tr><td class='line-number'><a name='L2527' href='#L2527'><pre>2527</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  auto ThirtyTwo = B.buildConstant(S32, 32);</pre></td></tr><tr><td class='line-number'><a name='L2528' href='#L2528'><pre>2528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2529' href='#L2529'><pre>2529</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  if (MRI.getType(Dst) == S64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2529' href='#L2529'><span>2529:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2530' href='#L2530'><pre>2530</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    auto CvtHi = Signed ? <div class='tooltip'>B.buildSITOFP(S64, Unmerge.getReg(1))<span class='tooltip-content'>2</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2530' href='#L2530'><span>2530:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2531' href='#L2531'><pre>2531</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                        : <div class='tooltip'>B.buildUITOFP(S64, Unmerge.getReg(1))<span class='tooltip-content'>2</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2532' href='#L2532'><pre>2532</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2533' href='#L2533'><pre>2533</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    auto CvtLo = B.buildUITOFP(S64, Unmerge.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L2534' href='#L2534'><pre>2534</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    auto LdExp = B.buildFLdexp(S64, CvtHi, ThirtyTwo);</pre></td></tr><tr><td class='line-number'><a name='L2535' href='#L2535'><pre>2535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2536' href='#L2536'><pre>2536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Should this propagate fast-math-flags?</pre></td></tr><tr><td class='line-number'><a name='L2537' href='#L2537'><pre>2537</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    B.buildFAdd(Dst, LdExp, CvtLo);</pre></td></tr><tr><td class='line-number'><a name='L2538' href='#L2538'><pre>2538</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2539' href='#L2539'><pre>2539</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2540' href='#L2540'><pre>2540</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2541' href='#L2541'><pre>2541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2542' href='#L2542'><pre>2542</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  assert(MRI.getType(Dst) == S32);</pre></td></tr><tr><td class='line-number'><a name='L2543' href='#L2543'><pre>2543</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2544' href='#L2544'><pre>2544</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  auto One = B.buildConstant(S32, 1);</pre></td></tr><tr><td class='line-number'><a name='L2545' href='#L2545'><pre>2545</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2546' href='#L2546'><pre>2546</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  MachineInstrBuilder ShAmt;</pre></td></tr><tr><td class='line-number'><a name='L2547' href='#L2547'><pre>2547</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (Signed) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2547' href='#L2547'><span>2547:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2548' href='#L2548'><pre>2548</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    auto ThirtyOne = B.buildConstant(S32, 31);</pre></td></tr><tr><td class='line-number'><a name='L2549' href='#L2549'><pre>2549</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    auto X = B.buildXor(S32, Unmerge.getReg(0), Unmerge.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L2550' href='#L2550'><pre>2550</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    auto OppositeSign = B.buildAShr(S32, X, ThirtyOne);</pre></td></tr><tr><td class='line-number'><a name='L2551' href='#L2551'><pre>2551</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    auto MaxShAmt = B.buildAdd(S32, ThirtyTwo, OppositeSign);</pre></td></tr><tr><td class='line-number'><a name='L2552' href='#L2552'><pre>2552</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    auto LS = B.buildIntrinsic(Intrinsic::amdgcn_sffbh, {S32})</pre></td></tr><tr><td class='line-number'><a name='L2553' href='#L2553'><pre>2553</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                  .addUse(Unmerge.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L2554' href='#L2554'><pre>2554</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    auto LS2 = B.buildSub(S32, LS, One);</pre></td></tr><tr><td class='line-number'><a name='L2555' href='#L2555'><pre>2555</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    ShAmt = B.buildUMin(S32, LS2, MaxShAmt);</pre></td></tr><tr><td class='line-number'><a name='L2556' href='#L2556'><pre>2556</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L2557' href='#L2557'><pre>2557</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    ShAmt = B.buildCTLZ(S32, Unmerge.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L2558' href='#L2558'><pre>2558</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  auto Norm = B.buildShl(S64, Src, ShAmt);</pre></td></tr><tr><td class='line-number'><a name='L2559' href='#L2559'><pre>2559</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  auto Unmerge2 = B.buildUnmerge({S32, S32}, Norm);</pre></td></tr><tr><td class='line-number'><a name='L2560' href='#L2560'><pre>2560</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  auto Adjust = B.buildUMin(S32, One, Unmerge2.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L2561' href='#L2561'><pre>2561</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  auto Norm2 = B.buildOr(S32, Unmerge2.getReg(1), Adjust);</pre></td></tr><tr><td class='line-number'><a name='L2562' href='#L2562'><pre>2562</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  auto FVal = Signed ? <div class='tooltip'>B.buildSITOFP(S32, Norm2)<span class='tooltip-content'>12</span></div> : <div class='tooltip'>B.buildUITOFP(S32, Norm2)<span class='tooltip-content'>12</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2562' href='#L2562'><span>2562:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2563' href='#L2563'><pre>2563</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  auto Scale = B.buildSub(S32, ThirtyTwo, ShAmt);</pre></td></tr><tr><td class='line-number'><a name='L2564' href='#L2564'><pre>2564</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  B.buildFLdexp(Dst, FVal, Scale);</pre></td></tr><tr><td class='line-number'><a name='L2565' href='#L2565'><pre>2565</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2566' href='#L2566'><pre>2566</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2567' href='#L2567'><pre>2567</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2568' href='#L2568'><pre>2568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2569' href='#L2569'><pre>2569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// TODO: Copied from DAG implementation. Verify logic and document how this</pre></td></tr><tr><td class='line-number'><a name='L2570' href='#L2570'><pre>2570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// actually works.</pre></td></tr><tr><td class='line-number'><a name='L2571' href='#L2571'><pre>2571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFPTOI(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L2572' href='#L2572'><pre>2572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2573' href='#L2573'><pre>2573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L2574' href='#L2574'><pre>2574</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>                                        bool Signed) const {</pre></td></tr><tr><td class='line-number'><a name='L2575' href='#L2575'><pre>2575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2576' href='#L2576'><pre>2576</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2577' href='#L2577'><pre>2577</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  Register Src = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2578' href='#L2578'><pre>2578</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2579' href='#L2579'><pre>2579</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L2580' href='#L2580'><pre>2580</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2581' href='#L2581'><pre>2581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2582' href='#L2582'><pre>2582</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  const LLT SrcLT = MRI.getType(Src);</pre></td></tr><tr><td class='line-number'><a name='L2583' href='#L2583'><pre>2583</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  assert((SrcLT == S32 || SrcLT == S64) &amp;&amp; MRI.getType(Dst) == S64);</pre></td></tr><tr><td class='line-number'><a name='L2584' href='#L2584'><pre>2584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2585' href='#L2585'><pre>2585</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  unsigned Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L2586' href='#L2586'><pre>2586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2587' href='#L2587'><pre>2587</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The basic idea of converting a floating point number into a pair of 32-bit</pre></td></tr><tr><td class='line-number'><a name='L2588' href='#L2588'><pre>2588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // integers is illustrated as follows:</pre></td></tr><tr><td class='line-number'><a name='L2589' href='#L2589'><pre>2589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L2590' href='#L2590'><pre>2590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     tf := trunc(val);</pre></td></tr><tr><td class='line-number'><a name='L2591' href='#L2591'><pre>2591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    hif := floor(tf * 2^-32);</pre></td></tr><tr><td class='line-number'><a name='L2592' href='#L2592'><pre>2592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    lof := tf - hif * 2^32; // lof is always positive due to floor.</pre></td></tr><tr><td class='line-number'><a name='L2593' href='#L2593'><pre>2593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     hi := fptoi(hif);</pre></td></tr><tr><td class='line-number'><a name='L2594' href='#L2594'><pre>2594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //     lo := fptoi(lof);</pre></td></tr><tr><td class='line-number'><a name='L2595' href='#L2595'><pre>2595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L2596' href='#L2596'><pre>2596</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  auto Trunc = B.buildIntrinsicTrunc(SrcLT, Src, Flags);</pre></td></tr><tr><td class='line-number'><a name='L2597' href='#L2597'><pre>2597</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  MachineInstrBuilder Sign;</pre></td></tr><tr><td class='line-number'><a name='L2598' href='#L2598'><pre>2598</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  if (Signed &amp;&amp; <div class='tooltip'>SrcLT == S32<span class='tooltip-content'>16</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2598' href='#L2598'><span>2598:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
  Branch (<span class='line-number'><a name='L2598' href='#L2598'><span>2598:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2598'><span>2598:7</span></a></span>) to (<span class='line-number'><a href='#L2598'><span>2598:29</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2598:7)
     Condition C2 --> (2598:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2599' href='#L2599'><pre>2599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // However, a 32-bit floating point number has only 23 bits mantissa and</pre></td></tr><tr><td class='line-number'><a name='L2600' href='#L2600'><pre>2600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // it&apos;s not enough to hold all the significant bits of `lof` if val is</pre></td></tr><tr><td class='line-number'><a name='L2601' href='#L2601'><pre>2601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // negative. To avoid the loss of precision, We need to take the absolute</pre></td></tr><tr><td class='line-number'><a name='L2602' href='#L2602'><pre>2602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // value after truncating and flip the result back based on the original</pre></td></tr><tr><td class='line-number'><a name='L2603' href='#L2603'><pre>2603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // signedness.</pre></td></tr><tr><td class='line-number'><a name='L2604' href='#L2604'><pre>2604</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Sign = B.buildAShr(S32, Src, B.buildConstant(S32, 31));</pre></td></tr><tr><td class='line-number'><a name='L2605' href='#L2605'><pre>2605</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Trunc = B.buildFAbs(S32, Trunc, Flags);</pre></td></tr><tr><td class='line-number'><a name='L2606' href='#L2606'><pre>2606</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2607' href='#L2607'><pre>2607</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  MachineInstrBuilder K0, K1;</pre></td></tr><tr><td class='line-number'><a name='L2608' href='#L2608'><pre>2608</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  if (SrcLT == S64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2608' href='#L2608'><span>2608:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2609' href='#L2609'><pre>2609</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    K0 = B.buildFConstant(</pre></td></tr><tr><td class='line-number'><a name='L2610' href='#L2610'><pre>2610</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        S64, llvm::bit_cast&lt;double&gt;(UINT64_C(/*2^-32*/ 0x3df0000000000000)));</pre></td></tr><tr><td class='line-number'><a name='L2611' href='#L2611'><pre>2611</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    K1 = B.buildFConstant(</pre></td></tr><tr><td class='line-number'><a name='L2612' href='#L2612'><pre>2612</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        S64, llvm::bit_cast&lt;double&gt;(UINT64_C(/*-2^32*/ 0xc1f0000000000000)));</pre></td></tr><tr><td class='line-number'><a name='L2613' href='#L2613'><pre>2613</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2614' href='#L2614'><pre>2614</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    K0 = B.buildFConstant(</pre></td></tr><tr><td class='line-number'><a name='L2615' href='#L2615'><pre>2615</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        S32, llvm::bit_cast&lt;float&gt;(UINT32_C(/*2^-32*/ 0x2f800000)));</pre></td></tr><tr><td class='line-number'><a name='L2616' href='#L2616'><pre>2616</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    K1 = B.buildFConstant(</pre></td></tr><tr><td class='line-number'><a name='L2617' href='#L2617'><pre>2617</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>        S32, llvm::bit_cast&lt;float&gt;(UINT32_C(/*-2^32*/ 0xcf800000)));</pre></td></tr><tr><td class='line-number'><a name='L2618' href='#L2618'><pre>2618</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2619' href='#L2619'><pre>2619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2620' href='#L2620'><pre>2620</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  auto Mul = B.buildFMul(SrcLT, Trunc, K0, Flags);</pre></td></tr><tr><td class='line-number'><a name='L2621' href='#L2621'><pre>2621</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  auto FloorMul = B.buildFFloor(SrcLT, Mul, Flags);</pre></td></tr><tr><td class='line-number'><a name='L2622' href='#L2622'><pre>2622</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  auto Fma = B.buildFMA(SrcLT, FloorMul, K1, Trunc, Flags);</pre></td></tr><tr><td class='line-number'><a name='L2623' href='#L2623'><pre>2623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2624' href='#L2624'><pre>2624</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  auto Hi = (Signed &amp;&amp; <div class='tooltip'>SrcLT == S64<span class='tooltip-content'>16</span></div>) ? <div class='tooltip'>B.buildFPTOSI(S32, FloorMul)<span class='tooltip-content'>8</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2624' href='#L2624'><span>2624:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
  Branch (<span class='line-number'><a name='L2624' href='#L2624'><span>2624:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2624'><span>2624:14</span></a></span>) to (<span class='line-number'><a href='#L2624'><span>2624:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2624:14)
     Condition C2 --> (2624:24)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2625' href='#L2625'><pre>2625</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>                                     : <div class='tooltip'>B.buildFPTOUI(S32, FloorMul)<span class='tooltip-content'>24</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2626' href='#L2626'><pre>2626</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  auto Lo = B.buildFPTOUI(S32, Fma);</pre></td></tr><tr><td class='line-number'><a name='L2627' href='#L2627'><pre>2627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2628' href='#L2628'><pre>2628</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  if (Signed &amp;&amp; <div class='tooltip'>SrcLT == S32<span class='tooltip-content'>16</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2628' href='#L2628'><span>2628:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
  Branch (<span class='line-number'><a name='L2628' href='#L2628'><span>2628:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2628'><span>2628:7</span></a></span>) to (<span class='line-number'><a href='#L2628'><span>2628:29</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2628:7)
     Condition C2 --> (2628:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2629' href='#L2629'><pre>2629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Flip the result based on the signedness, which is either all 0s or 1s.</pre></td></tr><tr><td class='line-number'><a name='L2630' href='#L2630'><pre>2630</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    Sign = B.buildMergeLikeInstr(S64, {Sign, Sign});</pre></td></tr><tr><td class='line-number'><a name='L2631' href='#L2631'><pre>2631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // r := xor({lo, hi}, sign) - sign;</pre></td></tr><tr><td class='line-number'><a name='L2632' href='#L2632'><pre>2632</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    B.buildSub(Dst, B.buildXor(S64, B.buildMergeLikeInstr(S64, {Lo, Hi}), Sign),</pre></td></tr><tr><td class='line-number'><a name='L2633' href='#L2633'><pre>2633</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>               Sign);</pre></td></tr><tr><td class='line-number'><a name='L2634' href='#L2634'><pre>2634</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L2635' href='#L2635'><pre>2635</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    B.buildMergeLikeInstr(Dst, {Lo, Hi});</pre></td></tr><tr><td class='line-number'><a name='L2636' href='#L2636'><pre>2636</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2637' href='#L2637'><pre>2637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2638' href='#L2638'><pre>2638</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2639' href='#L2639'><pre>2639</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2640' href='#L2640'><pre>2640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2641' href='#L2641'><pre>2641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeMinNumMaxNum(LegalizerHelper &amp;Helper,</pre></td></tr><tr><td class='line-number'><a name='L2642' href='#L2642'><pre>2642</pre></a></td><td class='covered-line'><pre>2.85k</pre></td><td class='code'><pre>                                               MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L2643' href='#L2643'><pre>2643</pre></a></td><td class='covered-line'><pre>2.85k</pre></td><td class='code'><pre>  MachineFunction &amp;MF = Helper.MIRBuilder.getMF();</pre></td></tr><tr><td class='line-number'><a name='L2644' href='#L2644'><pre>2644</pre></a></td><td class='covered-line'><pre>2.85k</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2645' href='#L2645'><pre>2645</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2646' href='#L2646'><pre>2646</pre></a></td><td class='covered-line'><pre>2.85k</pre></td><td class='code'><pre>  const bool IsIEEEOp = MI.getOpcode() == AMDGPU::G_FMINNUM_IEEE ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2646' href='#L2646'><span>2646:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>712</span>, <span class='None'>False</span>: <span class='covered-line'>2.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2647' href='#L2647'><pre>2647</pre></a></td><td class='covered-line'><pre>2.85k</pre></td><td class='code'><pre>                        <div class='tooltip'>MI.getOpcode() == AMDGPU::G_FMAXNUM_IEEE<span class='tooltip-content'>2.14k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2647' href='#L2647'><span>2647:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>703</span>, <span class='None'>False</span>: <span class='covered-line'>1.43k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2646'><span>2646:25</span></a></span>) to (<span class='line-number'><a href='#L2646'><span>2647:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2646:25)
     Condition C2 --> (2647:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2648' href='#L2648'><pre>2648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2649' href='#L2649'><pre>2649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // With ieee_mode disabled, the instructions have the correct behavior</pre></td></tr><tr><td class='line-number'><a name='L2650' href='#L2650'><pre>2650</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // already for G_FMINNUM/G_FMAXNUM</pre></td></tr><tr><td class='line-number'><a name='L2651' href='#L2651'><pre>2651</pre></a></td><td class='covered-line'><pre>2.85k</pre></td><td class='code'><pre>  if (!MFI-&gt;getMode().IEEE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2651' href='#L2651'><span>2651:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>2.77k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2652' href='#L2652'><pre>2652</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>    return !IsIEEEOp;</pre></td></tr><tr><td class='line-number'><a name='L2653' href='#L2653'><pre>2653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2654' href='#L2654'><pre>2654</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>  if (IsIEEEOp)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2654' href='#L2654'><span>2654:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.41k</span>, <span class='None'>False</span>: <span class='covered-line'>1.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2655' href='#L2655'><pre>2655</pre></a></td><td class='covered-line'><pre>1.41k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2656' href='#L2656'><pre>2656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2657' href='#L2657'><pre>2657</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>  return Helper.lowerFMinNumMaxNum(MI) == LegalizerHelper::Legalized;</pre></td></tr><tr><td class='line-number'><a name='L2658' href='#L2658'><pre>2658</pre></a></td><td class='covered-line'><pre>2.77k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2659' href='#L2659'><pre>2659</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2660' href='#L2660'><pre>2660</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeExtractVectorElt(</pre></td></tr><tr><td class='line-number'><a name='L2661' href='#L2661'><pre>2661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2662' href='#L2662'><pre>2662</pre></a></td><td class='covered-line'><pre>5.39k</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L2663' href='#L2663'><pre>2663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Should move some of this into LegalizerHelper.</pre></td></tr><tr><td class='line-number'><a name='L2664' href='#L2664'><pre>2664</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2665' href='#L2665'><pre>2665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Promote dynamic indexing of s16 to s32</pre></td></tr><tr><td class='line-number'><a name='L2666' href='#L2666'><pre>2666</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2667' href='#L2667'><pre>2667</pre></a></td><td class='covered-line'><pre>5.39k</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2668' href='#L2668'><pre>2668</pre></a></td><td class='covered-line'><pre>5.39k</pre></td><td class='code'><pre>  Register Vec = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2669' href='#L2669'><pre>2669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2670' href='#L2670'><pre>2670</pre></a></td><td class='covered-line'><pre>5.39k</pre></td><td class='code'><pre>  LLT VecTy = MRI.getType(Vec);</pre></td></tr><tr><td class='line-number'><a name='L2671' href='#L2671'><pre>2671</pre></a></td><td class='covered-line'><pre>5.39k</pre></td><td class='code'><pre>  LLT EltTy = VecTy.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L2672' href='#L2672'><pre>2672</pre></a></td><td class='covered-line'><pre>5.39k</pre></td><td class='code'><pre>  assert(EltTy == MRI.getType(Dst));</pre></td></tr><tr><td class='line-number'><a name='L2673' href='#L2673'><pre>2673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2674' href='#L2674'><pre>2674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Other legalization maps vector&lt;? x [type bigger than 64 bits]&gt; via bitcasts</pre></td></tr><tr><td class='line-number'><a name='L2675' href='#L2675'><pre>2675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // but we can&apos;t go directly to that logic becasue you can&apos;t bitcast a vector</pre></td></tr><tr><td class='line-number'><a name='L2676' href='#L2676'><pre>2676</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of pointers to a vector of integers. Therefore, introduce an intermediate</pre></td></tr><tr><td class='line-number'><a name='L2677' href='#L2677'><pre>2677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // vector of integers using ptrtoint (and inttoptr on the output) in order to</pre></td></tr><tr><td class='line-number'><a name='L2678' href='#L2678'><pre>2678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // drive the legalization forward.</pre></td></tr><tr><td class='line-number'><a name='L2679' href='#L2679'><pre>2679</pre></a></td><td class='covered-line'><pre>5.39k</pre></td><td class='code'><pre>  if (EltTy.isPointer() &amp;&amp; <div class='tooltip'>EltTy.getSizeInBits() &gt; 64<span class='tooltip-content'>20</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2679' href='#L2679'><span>2679:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>5.38k</span>]
  Branch (<span class='line-number'><a name='L2679' href='#L2679'><span>2679:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>5.37k</span>]
  Branch (<span class='line-number'><a name='L2679' href='#L2679'><span>2679:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2679'><span>2679:7</span></a></span>) to (<span class='line-number'><a href='#L2679'><span>2679:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2679:7)
     Condition C2 --> (2679:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2680' href='#L2680'><pre>2680</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    LLT IntTy = LLT::scalar(EltTy.getSizeInBits());</pre></td></tr><tr><td class='line-number'><a name='L2681' href='#L2681'><pre>2681</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    LLT IntVecTy = VecTy.changeElementType(IntTy);</pre></td></tr><tr><td class='line-number'><a name='L2682' href='#L2682'><pre>2682</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2683' href='#L2683'><pre>2683</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    auto IntVec = B.buildPtrToInt(IntVecTy, Vec);</pre></td></tr><tr><td class='line-number'><a name='L2684' href='#L2684'><pre>2684</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    auto IntElt = B.buildExtractVectorElement(IntTy, IntVec, MI.getOperand(2));</pre></td></tr><tr><td class='line-number'><a name='L2685' href='#L2685'><pre>2685</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    B.buildIntToPtr(Dst, IntElt);</pre></td></tr><tr><td class='line-number'><a name='L2686' href='#L2686'><pre>2686</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2687' href='#L2687'><pre>2687</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2688' href='#L2688'><pre>2688</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2689' href='#L2689'><pre>2689</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2690' href='#L2690'><pre>2690</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2691' href='#L2691'><pre>2691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Artifact combiner probably should have replaced the truncated</pre></td></tr><tr><td class='line-number'><a name='L2692' href='#L2692'><pre>2692</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constant before this, so we shouldn&apos;t need</pre></td></tr><tr><td class='line-number'><a name='L2693' href='#L2693'><pre>2693</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // getIConstantVRegValWithLookThrough.</pre></td></tr><tr><td class='line-number'><a name='L2694' href='#L2694'><pre>2694</pre></a></td><td class='covered-line'><pre>5.38k</pre></td><td class='code'><pre>  std::optional&lt;ValueAndVReg&gt; MaybeIdxVal =</pre></td></tr><tr><td class='line-number'><a name='L2695' href='#L2695'><pre>2695</pre></a></td><td class='covered-line'><pre>5.38k</pre></td><td class='code'><pre>      getIConstantVRegValWithLookThrough(MI.getOperand(2).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L2696' href='#L2696'><pre>2696</pre></a></td><td class='covered-line'><pre>5.38k</pre></td><td class='code'><pre>  if (!MaybeIdxVal) // Dynamic case will be selected to register indexing.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2696' href='#L2696'><span>2696:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>536</span>, <span class='None'>False</span>: <span class='covered-line'>4.85k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2697' href='#L2697'><pre>2697</pre></a></td><td class='covered-line'><pre>536</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2698' href='#L2698'><pre>2698</pre></a></td><td class='covered-line'><pre>4.85k</pre></td><td class='code'><pre>  const uint64_t IdxVal = MaybeIdxVal-&gt;Value.getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L2699' href='#L2699'><pre>2699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2700' href='#L2700'><pre>2700</pre></a></td><td class='covered-line'><pre>4.85k</pre></td><td class='code'><pre>  if (IdxVal &lt; VecTy.getNumElements()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2700' href='#L2700'><span>2700:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.85k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2701' href='#L2701'><pre>2701</pre></a></td><td class='covered-line'><pre>4.85k</pre></td><td class='code'><pre>    auto Unmerge = B.buildUnmerge(EltTy, Vec);</pre></td></tr><tr><td class='line-number'><a name='L2702' href='#L2702'><pre>2702</pre></a></td><td class='covered-line'><pre>4.85k</pre></td><td class='code'><pre>    B.buildCopy(Dst, Unmerge.getReg(IdxVal));</pre></td></tr><tr><td class='line-number'><a name='L2703' href='#L2703'><pre>2703</pre></a></td><td class='covered-line'><pre>4.85k</pre></td><td class='code'><pre>  } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L2704' href='#L2704'><pre>2704</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    B.buildUndef(Dst);</span></pre></td></tr><tr><td class='line-number'><a name='L2705' href='#L2705'><pre>2705</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2706' href='#L2706'><pre>2706</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2707' href='#L2707'><pre>2707</pre></a></td><td class='covered-line'><pre>4.85k</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2708' href='#L2708'><pre>2708</pre></a></td><td class='covered-line'><pre>4.85k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2709' href='#L2709'><pre>2709</pre></a></td><td class='covered-line'><pre>5.38k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2710' href='#L2710'><pre>2710</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2711' href='#L2711'><pre>2711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeInsertVectorElt(</pre></td></tr><tr><td class='line-number'><a name='L2712' href='#L2712'><pre>2712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2713' href='#L2713'><pre>2713</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L2714' href='#L2714'><pre>2714</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Should move some of this into LegalizerHelper.</pre></td></tr><tr><td class='line-number'><a name='L2715' href='#L2715'><pre>2715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2716' href='#L2716'><pre>2716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Promote dynamic indexing of s16 to s32</pre></td></tr><tr><td class='line-number'><a name='L2717' href='#L2717'><pre>2717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2718' href='#L2718'><pre>2718</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2719' href='#L2719'><pre>2719</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>  Register Vec = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2720' href='#L2720'><pre>2720</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>  Register Ins = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2721' href='#L2721'><pre>2721</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2722' href='#L2722'><pre>2722</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>  LLT VecTy = MRI.getType(Vec);</pre></td></tr><tr><td class='line-number'><a name='L2723' href='#L2723'><pre>2723</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>  LLT EltTy = VecTy.getElementType();</pre></td></tr><tr><td class='line-number'><a name='L2724' href='#L2724'><pre>2724</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>  assert(EltTy == MRI.getType(Ins));</pre></td></tr><tr><td class='line-number'><a name='L2725' href='#L2725'><pre>2725</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2726' href='#L2726'><pre>2726</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Other legalization maps vector&lt;? x [type bigger than 64 bits]&gt; via bitcasts</pre></td></tr><tr><td class='line-number'><a name='L2727' href='#L2727'><pre>2727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // but we can&apos;t go directly to that logic becasue you can&apos;t bitcast a vector</pre></td></tr><tr><td class='line-number'><a name='L2728' href='#L2728'><pre>2728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of pointers to a vector of integers. Therefore, make the pointer vector</pre></td></tr><tr><td class='line-number'><a name='L2729' href='#L2729'><pre>2729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // into an equivalent vector of integers with ptrtoint, insert the ptrtoint&apos;d</pre></td></tr><tr><td class='line-number'><a name='L2730' href='#L2730'><pre>2730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // new value, and then inttoptr the result vector back. This will then allow</pre></td></tr><tr><td class='line-number'><a name='L2731' href='#L2731'><pre>2731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the rest of legalization to take over.</pre></td></tr><tr><td class='line-number'><a name='L2732' href='#L2732'><pre>2732</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>  if (EltTy.isPointer() &amp;&amp; <div class='tooltip'>EltTy.getSizeInBits() &gt; 64<span class='tooltip-content'>12</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2732' href='#L2732'><span>2732:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>596</span>]
  Branch (<span class='line-number'><a name='L2732' href='#L2732'><span>2732:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>584</span>]
  Branch (<span class='line-number'><a name='L2732' href='#L2732'><span>2732:28</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2732'><span>2732:7</span></a></span>) to (<span class='line-number'><a href='#L2732'><span>2732:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2732:7)
     Condition C2 --> (2732:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2733' href='#L2733'><pre>2733</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    LLT IntTy = LLT::scalar(EltTy.getSizeInBits());</span></pre></td></tr><tr><td class='line-number'><a name='L2734' href='#L2734'><pre>2734</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    LLT IntVecTy = VecTy.changeElementType(IntTy);</span></pre></td></tr><tr><td class='line-number'><a name='L2735' href='#L2735'><pre>2735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2736' href='#L2736'><pre>2736</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    auto IntVecSource = B.buildPtrToInt(IntVecTy, Vec);</span></pre></td></tr><tr><td class='line-number'><a name='L2737' href='#L2737'><pre>2737</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    auto IntIns = B.buildPtrToInt(IntTy, Ins);</span></pre></td></tr><tr><td class='line-number'><a name='L2738' href='#L2738'><pre>2738</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    auto IntVecDest = B.buildInsertVectorElement(IntVecTy, IntVecSource, IntIns,</span></pre></td></tr><tr><td class='line-number'><a name='L2739' href='#L2739'><pre>2739</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                                 MI.getOperand(3));</span></pre></td></tr><tr><td class='line-number'><a name='L2740' href='#L2740'><pre>2740</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    B.buildIntToPtr(Dst, IntVecDest);</span></pre></td></tr><tr><td class='line-number'><a name='L2741' href='#L2741'><pre>2741</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MI.eraseFromParent();</span></pre></td></tr><tr><td class='line-number'><a name='L2742' href='#L2742'><pre>2742</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L2743' href='#L2743'><pre>2743</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2744' href='#L2744'><pre>2744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2745' href='#L2745'><pre>2745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Artifact combiner probably should have replaced the truncated</pre></td></tr><tr><td class='line-number'><a name='L2746' href='#L2746'><pre>2746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // constant before this, so we shouldn&apos;t need</pre></td></tr><tr><td class='line-number'><a name='L2747' href='#L2747'><pre>2747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // getIConstantVRegValWithLookThrough.</pre></td></tr><tr><td class='line-number'><a name='L2748' href='#L2748'><pre>2748</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>  std::optional&lt;ValueAndVReg&gt; MaybeIdxVal =</pre></td></tr><tr><td class='line-number'><a name='L2749' href='#L2749'><pre>2749</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>      getIConstantVRegValWithLookThrough(MI.getOperand(3).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L2750' href='#L2750'><pre>2750</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>  if (!MaybeIdxVal) // Dynamic case will be selected to register indexing.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2750' href='#L2750'><span>2750:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>583</span>, <span class='None'>False</span>: <span class='covered-line'>13</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2751' href='#L2751'><pre>2751</pre></a></td><td class='covered-line'><pre>583</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2752' href='#L2752'><pre>2752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2753' href='#L2753'><pre>2753</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  const uint64_t IdxVal = MaybeIdxVal-&gt;Value.getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L2754' href='#L2754'><pre>2754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2755' href='#L2755'><pre>2755</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  unsigned NumElts = VecTy.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L2756' href='#L2756'><pre>2756</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  if (IdxVal &lt; NumElts) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2756' href='#L2756'><span>2756:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2757' href='#L2757'><pre>2757</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    SmallVector&lt;Register, 8&gt; SrcRegs;</pre></td></tr><tr><td class='line-number'><a name='L2758' href='#L2758'><pre>2758</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>    for (unsigned i = 0; i &lt; NumElts; <div class='tooltip'>++i<span class='tooltip-content'>160</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2758' href='#L2758'><span>2758:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>160</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2759' href='#L2759'><pre>2759</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>      SrcRegs.push_back(MRI.createGenericVirtualRegister(EltTy));</pre></td></tr><tr><td class='line-number'><a name='L2760' href='#L2760'><pre>2760</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    B.buildUnmerge(SrcRegs, Vec);</pre></td></tr><tr><td class='line-number'><a name='L2761' href='#L2761'><pre>2761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2762' href='#L2762'><pre>2762</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    SrcRegs[IdxVal] = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2763' href='#L2763'><pre>2763</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    B.buildMergeLikeInstr(Dst, SrcRegs);</pre></td></tr><tr><td class='line-number'><a name='L2764' href='#L2764'><pre>2764</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L2765' href='#L2765'><pre>2765</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    B.buildUndef(Dst);</pre></td></tr><tr><td class='line-number'><a name='L2766' href='#L2766'><pre>2766</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2767' href='#L2767'><pre>2767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2768' href='#L2768'><pre>2768</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2769' href='#L2769'><pre>2769</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2770' href='#L2770'><pre>2770</pre></a></td><td class='covered-line'><pre>596</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2771' href='#L2771'><pre>2771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2772' href='#L2772'><pre>2772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeSinCos(</pre></td></tr><tr><td class='line-number'><a name='L2773' href='#L2773'><pre>2773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2774' href='#L2774'><pre>2774</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L2775' href='#L2775'><pre>2775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2776' href='#L2776'><pre>2776</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2777' href='#L2777'><pre>2777</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  Register SrcReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2778' href='#L2778'><pre>2778</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2779' href='#L2779'><pre>2779</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  unsigned Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L2780' href='#L2780'><pre>2780</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2781' href='#L2781'><pre>2781</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  Register TrigVal;</pre></td></tr><tr><td class='line-number'><a name='L2782' href='#L2782'><pre>2782</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  auto OneOver2Pi = B.buildFConstant(Ty, 0.5 * numbers::inv_pi);</pre></td></tr><tr><td class='line-number'><a name='L2783' href='#L2783'><pre>2783</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  if (ST.hasTrigReducedRange()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2783' href='#L2783'><span>2783:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2784' href='#L2784'><pre>2784</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>    auto MulVal = B.buildFMul(Ty, SrcReg, OneOver2Pi, Flags);</pre></td></tr><tr><td class='line-number'><a name='L2785' href='#L2785'><pre>2785</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>    TrigVal = B.buildIntrinsic(Intrinsic::amdgcn_fract, {Ty})</pre></td></tr><tr><td class='line-number'><a name='L2786' href='#L2786'><pre>2786</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>                  .addUse(MulVal.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L2787' href='#L2787'><pre>2787</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>                  .setMIFlags(Flags)</pre></td></tr><tr><td class='line-number'><a name='L2788' href='#L2788'><pre>2788</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>                  .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2789' href='#L2789'><pre>2789</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L2790' href='#L2790'><pre>2790</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>    TrigVal = B.buildFMul(Ty, SrcReg, OneOver2Pi, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L2791' href='#L2791'><pre>2791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2792' href='#L2792'><pre>2792</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  Intrinsic::ID TrigIntrin = MI.getOpcode() == AMDGPU::G_FSIN ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2792' href='#L2792'><span>2792:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>100</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2793' href='#L2793'><pre>2793</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>    Intrinsic::amdgcn_sin : Intrinsic::amdgcn_cos;</pre></td></tr><tr><td class='line-number'><a name='L2794' href='#L2794'><pre>2794</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  B.buildIntrinsic(TrigIntrin, ArrayRef&lt;Register&gt;(DstReg))</pre></td></tr><tr><td class='line-number'><a name='L2795' href='#L2795'><pre>2795</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>      .addUse(TrigVal)</pre></td></tr><tr><td class='line-number'><a name='L2796' href='#L2796'><pre>2796</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>      .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L2797' href='#L2797'><pre>2797</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2798' href='#L2798'><pre>2798</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2799' href='#L2799'><pre>2799</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2800' href='#L2800'><pre>2800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2801' href='#L2801'><pre>2801</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::buildPCRelGlobalAddress(Register DstReg, LLT PtrTy,</pre></td></tr><tr><td class='line-number'><a name='L2802' href='#L2802'><pre>2802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L2803' href='#L2803'><pre>2803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  const GlobalValue *GV,</pre></td></tr><tr><td class='line-number'><a name='L2804' href='#L2804'><pre>2804</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  int64_t Offset,</pre></td></tr><tr><td class='line-number'><a name='L2805' href='#L2805'><pre>2805</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>                                                  unsigned GAFlags) const {</pre></td></tr><tr><td class='line-number'><a name='L2806' href='#L2806'><pre>2806</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  assert(isInt&lt;32&gt;(Offset + 4) &amp;&amp; &quot;32-bit offset is expected!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2807' href='#L2807'><pre>2807</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In order to support pc-relative addressing, SI_PC_ADD_REL_OFFSET is lowered</pre></td></tr><tr><td class='line-number'><a name='L2808' href='#L2808'><pre>2808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // to the following code sequence:</pre></td></tr><tr><td class='line-number'><a name='L2809' href='#L2809'><pre>2809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L2810' href='#L2810'><pre>2810</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For constant address space:</pre></td></tr><tr><td class='line-number'><a name='L2811' href='#L2811'><pre>2811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   s_getpc_b64 s[0:1]</pre></td></tr><tr><td class='line-number'><a name='L2812' href='#L2812'><pre>2812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   s_add_u32 s0, s0, $symbol</pre></td></tr><tr><td class='line-number'><a name='L2813' href='#L2813'><pre>2813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   s_addc_u32 s1, s1, 0</pre></td></tr><tr><td class='line-number'><a name='L2814' href='#L2814'><pre>2814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L2815' href='#L2815'><pre>2815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   s_getpc_b64 returns the address of the s_add_u32 instruction and then</pre></td></tr><tr><td class='line-number'><a name='L2816' href='#L2816'><pre>2816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   a fixup or relocation is emitted to replace $symbol with a literal</pre></td></tr><tr><td class='line-number'><a name='L2817' href='#L2817'><pre>2817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   constant, which is a pc-relative offset from the encoding of the $symbol</pre></td></tr><tr><td class='line-number'><a name='L2818' href='#L2818'><pre>2818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   operand to the global variable.</pre></td></tr><tr><td class='line-number'><a name='L2819' href='#L2819'><pre>2819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L2820' href='#L2820'><pre>2820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For global address space:</pre></td></tr><tr><td class='line-number'><a name='L2821' href='#L2821'><pre>2821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   s_getpc_b64 s[0:1]</pre></td></tr><tr><td class='line-number'><a name='L2822' href='#L2822'><pre>2822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   s_add_u32 s0, s0, $symbol@{gotpc}rel32@lo</pre></td></tr><tr><td class='line-number'><a name='L2823' href='#L2823'><pre>2823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   s_addc_u32 s1, s1, $symbol@{gotpc}rel32@hi</pre></td></tr><tr><td class='line-number'><a name='L2824' href='#L2824'><pre>2824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L2825' href='#L2825'><pre>2825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   s_getpc_b64 returns the address of the s_add_u32 instruction and then</pre></td></tr><tr><td class='line-number'><a name='L2826' href='#L2826'><pre>2826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   fixups or relocations are emitted to replace $symbol@*@lo and</pre></td></tr><tr><td class='line-number'><a name='L2827' href='#L2827'><pre>2827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   $symbol@*@hi with lower 32 bits and higher 32 bits of a literal constant,</pre></td></tr><tr><td class='line-number'><a name='L2828' href='#L2828'><pre>2828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   which is a 64-bit pc-relative offset from the encoding of the $symbol</pre></td></tr><tr><td class='line-number'><a name='L2829' href='#L2829'><pre>2829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   operand to the global variable.</pre></td></tr><tr><td class='line-number'><a name='L2830' href='#L2830'><pre>2830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2831' href='#L2831'><pre>2831</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  LLT ConstPtrTy = LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64);</pre></td></tr><tr><td class='line-number'><a name='L2832' href='#L2832'><pre>2832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2833' href='#L2833'><pre>2833</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  Register PCReg = PtrTy.getSizeInBits() != 32 ? <div class='tooltip'>DstReg<span class='tooltip-content'>110</span></div> :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2833' href='#L2833'><span>2833:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2834' href='#L2834'><pre>2834</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>    <div class='tooltip'>B.getMRI()-&gt;createGenericVirtualRegister(ConstPtrTy)<span class='tooltip-content'>1</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2835' href='#L2835'><pre>2835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2836' href='#L2836'><pre>2836</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  MachineInstrBuilder MIB = B.buildInstr(AMDGPU::SI_PC_ADD_REL_OFFSET)</pre></td></tr><tr><td class='line-number'><a name='L2837' href='#L2837'><pre>2837</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>    .addDef(PCReg);</pre></td></tr><tr><td class='line-number'><a name='L2838' href='#L2838'><pre>2838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2839' href='#L2839'><pre>2839</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  MIB.addGlobalAddress(GV, Offset, GAFlags);</pre></td></tr><tr><td class='line-number'><a name='L2840' href='#L2840'><pre>2840</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  if (GAFlags == SIInstrInfo::MO_NONE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2840' href='#L2840'><span>2840:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2841' href='#L2841'><pre>2841</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>MIB.addImm(0)</span>;</pre></td></tr><tr><td class='line-number'><a name='L2842' href='#L2842'><pre>2842</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L2843' href='#L2843'><pre>2843</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>    MIB.addGlobalAddress(GV, Offset, GAFlags + 1);</pre></td></tr><tr><td class='line-number'><a name='L2844' href='#L2844'><pre>2844</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2845' href='#L2845'><pre>2845</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  if (!B.getMRI()-&gt;getRegClassOrNull(PCReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2845' href='#L2845'><span>2845:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2846' href='#L2846'><pre>2846</pre></a></td><td class='covered-line'><pre>110</pre></td><td class='code'><pre>    B.getMRI()-&gt;setRegClass(PCReg, &amp;AMDGPU::SReg_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2847' href='#L2847'><pre>2847</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2848' href='#L2848'><pre>2848</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  if (PtrTy.getSizeInBits() == 32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2848' href='#L2848'><span>2848:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2849' href='#L2849'><pre>2849</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    B.buildExtract(DstReg, PCReg, 0);</pre></td></tr><tr><td class='line-number'><a name='L2850' href='#L2850'><pre>2850</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L2851' href='#L2851'><pre>2851</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2852' href='#L2852'><pre>2852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2853' href='#L2853'><pre>2853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Emit a ABS32_LO / ABS32_HI relocation stub.</pre></td></tr><tr><td class='line-number'><a name='L2854' href='#L2854'><pre>2854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPULegalizerInfo::buildAbsGlobalAddress(</pre></td></tr><tr><td class='line-number'><a name='L2855' href='#L2855'><pre>2855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register DstReg, LLT PtrTy, MachineIRBuilder &amp;B, const GlobalValue *GV,</pre></td></tr><tr><td class='line-number'><a name='L2856' href='#L2856'><pre>2856</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    MachineRegisterInfo &amp;MRI) const {</pre></td></tr><tr><td class='line-number'><a name='L2857' href='#L2857'><pre>2857</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  bool RequiresHighHalf = PtrTy.getSizeInBits() != 32;</pre></td></tr><tr><td class='line-number'><a name='L2858' href='#L2858'><pre>2858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2859' href='#L2859'><pre>2859</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2860' href='#L2860'><pre>2860</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2861' href='#L2861'><pre>2861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use the destination directly, if and only if we store the lower address</pre></td></tr><tr><td class='line-number'><a name='L2862' href='#L2862'><pre>2862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // part only and we don&apos;t have a register class being set.</pre></td></tr><tr><td class='line-number'><a name='L2863' href='#L2863'><pre>2863</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  Register AddrLo = !RequiresHighHalf &amp;&amp; <div class='tooltip'>!MRI.getRegClassOrNull(DstReg)<span class='tooltip-content'>2</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2863' href='#L2863'><span>2863:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>71</span>]
  Branch (<span class='line-number'><a name='L2863' href='#L2863'><span>2863:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2863'><span>2863:21</span></a></span>) to (<span class='line-number'><a href='#L2863'><span>2863:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2863:21)
     Condition C2 --> (2863:42)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2864' href='#L2864'><pre>2864</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>                        ? <div class='tooltip'>DstReg<span class='tooltip-content'>2</span></div></pre></td></tr><tr><td class='line-number'><a name='L2865' href='#L2865'><pre>2865</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>                        : <div class='tooltip'>MRI.createGenericVirtualRegister(S32)<span class='tooltip-content'>71</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2866' href='#L2866'><pre>2866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2867' href='#L2867'><pre>2867</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  if (!MRI.getRegClassOrNull(AddrLo))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2867' href='#L2867'><span>2867:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2868' href='#L2868'><pre>2868</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    MRI.setRegClass(AddrLo, &amp;AMDGPU::SReg_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2869' href='#L2869'><pre>2869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2870' href='#L2870'><pre>2870</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Write the lower half.</pre></td></tr><tr><td class='line-number'><a name='L2871' href='#L2871'><pre>2871</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  B.buildInstr(AMDGPU::S_MOV_B32)</pre></td></tr><tr><td class='line-number'><a name='L2872' href='#L2872'><pre>2872</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>      .addDef(AddrLo)</pre></td></tr><tr><td class='line-number'><a name='L2873' href='#L2873'><pre>2873</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>      .addGlobalAddress(GV, 0, SIInstrInfo::MO_ABS32_LO);</pre></td></tr><tr><td class='line-number'><a name='L2874' href='#L2874'><pre>2874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2875' href='#L2875'><pre>2875</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If required, write the upper half as well.</pre></td></tr><tr><td class='line-number'><a name='L2876' href='#L2876'><pre>2876</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  if (RequiresHighHalf) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2876' href='#L2876'><span>2876:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2877' href='#L2877'><pre>2877</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    assert(PtrTy.getSizeInBits() == 64 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L2878' href='#L2878'><pre>2878</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>           &quot;Must provide a 64-bit pointer type!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L2879' href='#L2879'><pre>2879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2880' href='#L2880'><pre>2880</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    Register AddrHi = MRI.createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L2881' href='#L2881'><pre>2881</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    MRI.setRegClass(AddrHi, &amp;AMDGPU::SReg_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2882' href='#L2882'><pre>2882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2883' href='#L2883'><pre>2883</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    B.buildInstr(AMDGPU::S_MOV_B32)</pre></td></tr><tr><td class='line-number'><a name='L2884' href='#L2884'><pre>2884</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>        .addDef(AddrHi)</pre></td></tr><tr><td class='line-number'><a name='L2885' href='#L2885'><pre>2885</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>        .addGlobalAddress(GV, 0, SIInstrInfo::MO_ABS32_HI);</pre></td></tr><tr><td class='line-number'><a name='L2886' href='#L2886'><pre>2886</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2887' href='#L2887'><pre>2887</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Use the destination directly, if and only if we don&apos;t have a register</pre></td></tr><tr><td class='line-number'><a name='L2888' href='#L2888'><pre>2888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // class being set.</pre></td></tr><tr><td class='line-number'><a name='L2889' href='#L2889'><pre>2889</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    Register AddrDst = !MRI.getRegClassOrNull(DstReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2889' href='#L2889'><span>2889:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2890' href='#L2890'><pre>2890</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>                           ? <div class='tooltip'>DstReg<span class='tooltip-content'>24</span></div></pre></td></tr><tr><td class='line-number'><a name='L2891' href='#L2891'><pre>2891</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>                           : <div class='tooltip'>MRI.createGenericVirtualRegister(LLT::scalar(64))<span class='tooltip-content'>47</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L2892' href='#L2892'><pre>2892</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2893' href='#L2893'><pre>2893</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    if (!MRI.getRegClassOrNull(AddrDst))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2893' href='#L2893'><span>2893:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2894' href='#L2894'><pre>2894</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>      MRI.setRegClass(AddrDst, &amp;AMDGPU::SReg_64RegClass);</pre></td></tr><tr><td class='line-number'><a name='L2895' href='#L2895'><pre>2895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2896' href='#L2896'><pre>2896</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    B.buildMergeValues(AddrDst, {AddrLo, AddrHi});</pre></td></tr><tr><td class='line-number'><a name='L2897' href='#L2897'><pre>2897</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2898' href='#L2898'><pre>2898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we created a new register for the destination, cast the result into</pre></td></tr><tr><td class='line-number'><a name='L2899' href='#L2899'><pre>2899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the final output.</pre></td></tr><tr><td class='line-number'><a name='L2900' href='#L2900'><pre>2900</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    if (AddrDst != DstReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2900' href='#L2900'><span>2900:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2901' href='#L2901'><pre>2901</pre></a></td><td class='covered-line'><pre>47</pre></td><td class='code'><pre>      B.buildCast(DstReg, AddrDst);</pre></td></tr><tr><td class='line-number'><a name='L2902' href='#L2902'><pre>2902</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>2</span></div><div class='tooltip'>AddrLo != DstReg<span class='tooltip-content'>2</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2902' href='#L2902'><span>2902:14</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2903' href='#L2903'><pre>2903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we created a new register for the destination, cast the result into</pre></td></tr><tr><td class='line-number'><a name='L2904' href='#L2904'><pre>2904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the final output.<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L2905' href='#L2905'><pre>2905</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    B.buildCast(DstReg, AddrLo);</span></pre></td></tr><tr><td class='line-number'><a name='L2906' href='#L2906'><pre>2906</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2907' href='#L2907'><pre>2907</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L2908' href='#L2908'><pre>2908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2909' href='#L2909'><pre>2909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeGlobalValue(</pre></td></tr><tr><td class='line-number'><a name='L2910' href='#L2910'><pre>2910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L2911' href='#L2911'><pre>2911</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L2912' href='#L2912'><pre>2912</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L2913' href='#L2913'><pre>2913</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2914' href='#L2914'><pre>2914</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  unsigned AS = Ty.getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L2915' href='#L2915'><pre>2915</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2916' href='#L2916'><pre>2916</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  const GlobalValue *GV = MI.getOperand(1).getGlobal();</pre></td></tr><tr><td class='line-number'><a name='L2917' href='#L2917'><pre>2917</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L2918' href='#L2918'><pre>2918</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L2919' href='#L2919'><pre>2919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2920' href='#L2920'><pre>2920</pre></a></td><td class='covered-line'><pre>291</pre></td><td class='code'><pre>  if (AS == AMDGPUAS::LOCAL_ADDRESS || <div class='tooltip'>AS == AMDGPUAS::REGION_ADDRESS<span class='tooltip-content'>184</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2920' href='#L2920'><span>2920:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>107</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
  Branch (<span class='line-number'><a name='L2920' href='#L2920'><span>2920:40</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>184</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2920'><span>2920:7</span></a></span>) to (<span class='line-number'><a href='#L2920'><span>2920:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2920:7)
     Condition C2 --> (2920:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2921' href='#L2921'><pre>2921</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>    if (!MFI-&gt;isModuleEntryFunction() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2921' href='#L2921'><span>2921:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2922' href='#L2922'><pre>2922</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>        <div class='tooltip'>GV-&gt;getName() != &quot;llvm.amdgcn.module.lds&quot;<span class='tooltip-content'>23</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2922' href='#L2922'><span>2922:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2921'><span>2921:9</span></a></span>) to (<span class='line-number'><a href='#L2921'><span>2922:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2921:9)
     Condition C2 --> (2922:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2923' href='#L2923'><pre>2923</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      const Function &amp;Fn = MF.getFunction();</pre></td></tr><tr><td class='line-number'><a name='L2924' href='#L2924'><pre>2924</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      DiagnosticInfoUnsupported BadLDSDecl(</pre></td></tr><tr><td class='line-number'><a name='L2925' href='#L2925'><pre>2925</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>        Fn, &quot;local memory global used by non-kernel function&quot;, MI.getDebugLoc(),</pre></td></tr><tr><td class='line-number'><a name='L2926' href='#L2926'><pre>2926</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>        DS_Warning);</pre></td></tr><tr><td class='line-number'><a name='L2927' href='#L2927'><pre>2927</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      Fn.getContext().diagnose(BadLDSDecl);</pre></td></tr><tr><td class='line-number'><a name='L2928' href='#L2928'><pre>2928</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2929' href='#L2929'><pre>2929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We currently don&apos;t have a way to correctly allocate LDS objects that</pre></td></tr><tr><td class='line-number'><a name='L2930' href='#L2930'><pre>2930</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // aren&apos;t directly associated with a kernel. We do force inlining of</pre></td></tr><tr><td class='line-number'><a name='L2931' href='#L2931'><pre>2931</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // functions that use local objects. However, if these dead functions are</pre></td></tr><tr><td class='line-number'><a name='L2932' href='#L2932'><pre>2932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // not eliminated, we don&apos;t want a compile time error. Just emit a warning</pre></td></tr><tr><td class='line-number'><a name='L2933' href='#L2933'><pre>2933</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // and a trap, since there should be no callable path here.</pre></td></tr><tr><td class='line-number'><a name='L2934' href='#L2934'><pre>2934</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      B.buildTrap();</pre></td></tr><tr><td class='line-number'><a name='L2935' href='#L2935'><pre>2935</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      B.buildUndef(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L2936' href='#L2936'><pre>2936</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2937' href='#L2937'><pre>2937</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L2938' href='#L2938'><pre>2938</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2939' href='#L2939'><pre>2939</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2940' href='#L2940'><pre>2940</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: We could emit code to handle the initialization somewhere.</pre></td></tr><tr><td class='line-number'><a name='L2941' href='#L2941'><pre>2941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We ignore the initializer for now and legalize it to allow selection.</pre></td></tr><tr><td class='line-number'><a name='L2942' href='#L2942'><pre>2942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The initializer will anyway get errored out during assembly emission.</pre></td></tr><tr><td class='line-number'><a name='L2943' href='#L2943'><pre>2943</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    const SITargetLowering *TLI = ST.getTargetLowering();</pre></td></tr><tr><td class='line-number'><a name='L2944' href='#L2944'><pre>2944</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    if (!TLI-&gt;shouldUseLDSConstAddress(GV)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2944' href='#L2944'><span>2944:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2945' href='#L2945'><pre>2945</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      MI.getOperand(1).setTargetFlags(SIInstrInfo::MO_ABS32_LO);</pre></td></tr><tr><td class='line-number'><a name='L2946' href='#L2946'><pre>2946</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      return true; // Leave in place;</pre></td></tr><tr><td class='line-number'><a name='L2947' href='#L2947'><pre>2947</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2948' href='#L2948'><pre>2948</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2949' href='#L2949'><pre>2949</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>    if (AS == AMDGPUAS::LOCAL_ADDRESS &amp;&amp; GV-&gt;hasExternalLinkage()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2949' href='#L2949'><span>2949:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L2949' href='#L2949'><span>2949:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>70</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2949'><span>2949:9</span></a></span>) to (<span class='line-number'><a href='#L2949'><span>2949:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2949:9)
     Condition C2 --> (2949:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2950' href='#L2950'><pre>2950</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      Type *Ty = GV-&gt;getValueType();</pre></td></tr><tr><td class='line-number'><a name='L2951' href='#L2951'><pre>2951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // HIP uses an unsized array `extern __shared__ T s[]` or similar</pre></td></tr><tr><td class='line-number'><a name='L2952' href='#L2952'><pre>2952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // zero-sized type in other languages to declare the dynamic shared</pre></td></tr><tr><td class='line-number'><a name='L2953' href='#L2953'><pre>2953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // memory which size is not known at the compile time. They will be</pre></td></tr><tr><td class='line-number'><a name='L2954' href='#L2954'><pre>2954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // allocated by the runtime and placed directly after the static</pre></td></tr><tr><td class='line-number'><a name='L2955' href='#L2955'><pre>2955</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // allocated ones. They all share the same offset.</pre></td></tr><tr><td class='line-number'><a name='L2956' href='#L2956'><pre>2956</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      if (B.getDataLayout().getTypeAllocSize(Ty).isZero()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2956' href='#L2956'><span>2956:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2957' href='#L2957'><pre>2957</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Adjust alignment for that dynamic shared memory array.</pre></td></tr><tr><td class='line-number'><a name='L2958' href='#L2958'><pre>2958</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        MFI-&gt;setDynLDSAlign(MF.getFunction(), *cast&lt;GlobalVariable&gt;(GV));</pre></td></tr><tr><td class='line-number'><a name='L2959' href='#L2959'><pre>2959</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L2960' href='#L2960'><pre>2960</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        auto Sz = B.buildIntrinsic(Intrinsic::amdgcn_groupstaticsize, {S32});</pre></td></tr><tr><td class='line-number'><a name='L2961' href='#L2961'><pre>2961</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        B.buildIntToPtr(DstReg, Sz);</pre></td></tr><tr><td class='line-number'><a name='L2962' href='#L2962'><pre>2962</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2963' href='#L2963'><pre>2963</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        return true;</pre></td></tr><tr><td class='line-number'><a name='L2964' href='#L2964'><pre>2964</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L2965' href='#L2965'><pre>2965</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L2966' href='#L2966'><pre>2966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2967' href='#L2967'><pre>2967</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    B.buildConstant(DstReg, MFI-&gt;allocateLDSGlobal(B.getDataLayout(),</pre></td></tr><tr><td class='line-number'><a name='L2968' href='#L2968'><pre>2968</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>                                                   *cast&lt;GlobalVariable&gt;(GV)));</pre></td></tr><tr><td class='line-number'><a name='L2969' href='#L2969'><pre>2969</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2970' href='#L2970'><pre>2970</pre></a></td><td class='covered-line'><pre>70</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2971' href='#L2971'><pre>2971</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2972' href='#L2972'><pre>2972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2973' href='#L2973'><pre>2973</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  if (ST.isAmdPalOS() || <div class='tooltip'>ST.isMesa3DOS()<span class='tooltip-content'>111</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2973' href='#L2973'><span>2973:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>73</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
  Branch (<span class='line-number'><a name='L2973' href='#L2973'><span>2973:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L2973'><span>2973:7</span></a></span>) to (<span class='line-number'><a href='#L2973'><span>2973:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (2973:7)
     Condition C2 --> (2973:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L2974' href='#L2974'><pre>2974</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    buildAbsGlobalAddress(DstReg, Ty, B, GV, MRI);</pre></td></tr><tr><td class='line-number'><a name='L2975' href='#L2975'><pre>2975</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2976' href='#L2976'><pre>2976</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2977' href='#L2977'><pre>2977</pre></a></td><td class='covered-line'><pre>73</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2978' href='#L2978'><pre>2978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2979' href='#L2979'><pre>2979</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  const SITargetLowering *TLI = ST.getTargetLowering();</pre></td></tr><tr><td class='line-number'><a name='L2980' href='#L2980'><pre>2980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2981' href='#L2981'><pre>2981</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  if (TLI-&gt;shouldEmitFixup(GV)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2981' href='#L2981'><span>2981:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2982' href='#L2982'><pre>2982</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    buildPCRelGlobalAddress(DstReg, Ty, B, GV, 0);</span></pre></td></tr><tr><td class='line-number'><a name='L2983' href='#L2983'><pre>2983</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    MI.eraseFromParent();</span></pre></td></tr><tr><td class='line-number'><a name='L2984' href='#L2984'><pre>2984</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return true;</span></pre></td></tr><tr><td class='line-number'><a name='L2985' href='#L2985'><pre>2985</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L2986' href='#L2986'><pre>2986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2987' href='#L2987'><pre>2987</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>  if (TLI-&gt;shouldEmitPCReloc(GV)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2987' href='#L2987'><span>2987:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>81</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2988' href='#L2988'><pre>2988</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    buildPCRelGlobalAddress(DstReg, Ty, B, GV, 0, SIInstrInfo::MO_REL32);</pre></td></tr><tr><td class='line-number'><a name='L2989' href='#L2989'><pre>2989</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L2990' href='#L2990'><pre>2990</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L2991' href='#L2991'><pre>2991</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L2992' href='#L2992'><pre>2992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2993' href='#L2993'><pre>2993</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  LLT PtrTy = LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64);</pre></td></tr><tr><td class='line-number'><a name='L2994' href='#L2994'><pre>2994</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  Register GOTAddr = MRI.createGenericVirtualRegister(PtrTy);</pre></td></tr><tr><td class='line-number'><a name='L2995' href='#L2995'><pre>2995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L2996' href='#L2996'><pre>2996</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  LLT LoadTy = Ty.getSizeInBits() == 32 ? <div class='tooltip'>PtrTy<span class='tooltip-content'>1</span></div> : <div class='tooltip'>Ty<span class='tooltip-content'>80</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L2996' href='#L2996'><span>2996:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L2997' href='#L2997'><pre>2997</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  MachineMemOperand *GOTMMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L2998' href='#L2998'><pre>2998</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      MachinePointerInfo::getGOT(MF),</pre></td></tr><tr><td class='line-number'><a name='L2999' href='#L2999'><pre>2999</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      MachineMemOperand::MOLoad | MachineMemOperand::MODereferenceable |</pre></td></tr><tr><td class='line-number'><a name='L3000' href='#L3000'><pre>3000</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>          MachineMemOperand::MOInvariant,</pre></td></tr><tr><td class='line-number'><a name='L3001' href='#L3001'><pre>3001</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>      LoadTy, Align(8));</pre></td></tr><tr><td class='line-number'><a name='L3002' href='#L3002'><pre>3002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3003' href='#L3003'><pre>3003</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  buildPCRelGlobalAddress(GOTAddr, PtrTy, B, GV, 0, SIInstrInfo::MO_GOTPCREL32);</pre></td></tr><tr><td class='line-number'><a name='L3004' href='#L3004'><pre>3004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3005' href='#L3005'><pre>3005</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  if (Ty.getSizeInBits() == 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3005' href='#L3005'><span>3005:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3006' href='#L3006'><pre>3006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Truncate if this is a 32-bit constant address.</pre></td></tr><tr><td class='line-number'><a name='L3007' href='#L3007'><pre>3007</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    auto Load = B.buildLoad(PtrTy, GOTAddr, *GOTMMO);</pre></td></tr><tr><td class='line-number'><a name='L3008' href='#L3008'><pre>3008</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    B.buildExtract(DstReg, Load, 0);</pre></td></tr><tr><td class='line-number'><a name='L3009' href='#L3009'><pre>3009</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L3010' href='#L3010'><pre>3010</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>    B.buildLoad(DstReg, GOTAddr, *GOTMMO);</pre></td></tr><tr><td class='line-number'><a name='L3011' href='#L3011'><pre>3011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3012' href='#L3012'><pre>3012</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3013' href='#L3013'><pre>3013</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3014' href='#L3014'><pre>3014</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3015' href='#L3015'><pre>3015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3016' href='#L3016'><pre>3016</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>static LLT widenToNextPowerOf2(LLT Ty) {</pre></td></tr><tr><td class='line-number'><a name='L3017' href='#L3017'><pre>3017</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>  if (Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3017' href='#L3017'><span>3017:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3018' href='#L3018'><pre>3018</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    return Ty.changeElementCount(</pre></td></tr><tr><td class='line-number'><a name='L3019' href='#L3019'><pre>3019</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>        ElementCount::getFixed(PowerOf2Ceil(Ty.getNumElements())));</pre></td></tr><tr><td class='line-number'><a name='L3020' href='#L3020'><pre>3020</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>  return LLT::scalar(PowerOf2Ceil(Ty.getSizeInBits()));</pre></td></tr><tr><td class='line-number'><a name='L3021' href='#L3021'><pre>3021</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3022' href='#L3022'><pre>3022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3023' href='#L3023'><pre>3023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeLoad(LegalizerHelper &amp;Helper,</pre></td></tr><tr><td class='line-number'><a name='L3024' href='#L3024'><pre>3024</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>                                       MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L3025' href='#L3025'><pre>3025</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B = Helper.MIRBuilder;</pre></td></tr><tr><td class='line-number'><a name='L3026' href='#L3026'><pre>3026</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L3027' href='#L3027'><pre>3027</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>  GISelChangeObserver &amp;Observer = Helper.Observer;</pre></td></tr><tr><td class='line-number'><a name='L3028' href='#L3028'><pre>3028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3029' href='#L3029'><pre>3029</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>  Register PtrReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3030' href='#L3030'><pre>3030</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>  LLT PtrTy = MRI.getType(PtrReg);</pre></td></tr><tr><td class='line-number'><a name='L3031' href='#L3031'><pre>3031</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>  unsigned AddrSpace = PtrTy.getAddressSpace();</pre></td></tr><tr><td class='line-number'><a name='L3032' href='#L3032'><pre>3032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3033' href='#L3033'><pre>3033</pre></a></td><td class='covered-line'><pre>338</pre></td><td class='code'><pre>  if (AddrSpace == AMDGPUAS::CONSTANT_ADDRESS_32BIT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3033' href='#L3033'><span>3033:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>314</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3034' href='#L3034'><pre>3034</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    LLT ConstPtr = LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64);</pre></td></tr><tr><td class='line-number'><a name='L3035' href='#L3035'><pre>3035</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    auto Cast = B.buildAddrSpaceCast(ConstPtr, PtrReg);</pre></td></tr><tr><td class='line-number'><a name='L3036' href='#L3036'><pre>3036</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L3037' href='#L3037'><pre>3037</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    MI.getOperand(1).setReg(Cast.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L3038' href='#L3038'><pre>3038</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L3039' href='#L3039'><pre>3039</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3040' href='#L3040'><pre>3040</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3041' href='#L3041'><pre>3041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3042' href='#L3042'><pre>3042</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  if (MI.getOpcode() != AMDGPU::G_LOAD)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3042' href='#L3042'><span>3042:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>314</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3043' href='#L3043'><pre>3043</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L3044' href='#L3044'><pre>3044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3045' href='#L3045'><pre>3045</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  Register ValReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3046' href='#L3046'><pre>3046</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  LLT ValTy = MRI.getType(ValReg);</pre></td></tr><tr><td class='line-number'><a name='L3047' href='#L3047'><pre>3047</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3048' href='#L3048'><pre>3048</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  if (hasBufferRsrcWorkaround(ValTy)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3048' href='#L3048'><span>3048:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>65</span>, <span class='None'>False</span>: <span class='covered-line'>249</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3049' href='#L3049'><pre>3049</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L3050' href='#L3050'><pre>3050</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    castBufferRsrcFromV4I32(MI, B, MRI, 0);</pre></td></tr><tr><td class='line-number'><a name='L3051' href='#L3051'><pre>3051</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L3052' href='#L3052'><pre>3052</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3053' href='#L3053'><pre>3053</pre></a></td><td class='covered-line'><pre>65</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3054' href='#L3054'><pre>3054</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3055' href='#L3055'><pre>3055</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  MachineMemOperand *MMO = *MI.memoperands_begin();</pre></td></tr><tr><td class='line-number'><a name='L3056' href='#L3056'><pre>3056</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const unsigned ValSize = ValTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L3057' href='#L3057'><pre>3057</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const LLT MemTy = MMO-&gt;getMemoryType();</pre></td></tr><tr><td class='line-number'><a name='L3058' href='#L3058'><pre>3058</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const Align MemAlign = MMO-&gt;getAlign();</pre></td></tr><tr><td class='line-number'><a name='L3059' href='#L3059'><pre>3059</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const unsigned MemSize = MemTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L3060' href='#L3060'><pre>3060</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  const uint64_t AlignInBits = 8 * MemAlign.value();</pre></td></tr><tr><td class='line-number'><a name='L3061' href='#L3061'><pre>3061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3062' href='#L3062'><pre>3062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Widen non-power-of-2 loads to the alignment if needed</pre></td></tr><tr><td class='line-number'><a name='L3063' href='#L3063'><pre>3063</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>  if (shouldWidenLoad(ST, MemTy, AlignInBits, AddrSpace, MI.getOpcode())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3063' href='#L3063'><span>3063:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>249</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3064' href='#L3064'><pre>3064</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    const unsigned WideMemSize = PowerOf2Ceil(MemSize);</pre></td></tr><tr><td class='line-number'><a name='L3065' href='#L3065'><pre>3065</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3066' href='#L3066'><pre>3066</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This was already the correct extending load result type, so just adjust</pre></td></tr><tr><td class='line-number'><a name='L3067' href='#L3067'><pre>3067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the memory type.</pre></td></tr><tr><td class='line-number'><a name='L3068' href='#L3068'><pre>3068</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    if (WideMemSize == ValSize) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3068' href='#L3068'><span>3068:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>235</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3069' href='#L3069'><pre>3069</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L3070' href='#L3070'><pre>3070</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3071' href='#L3071'><pre>3071</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      MachineMemOperand *WideMMO =</pre></td></tr><tr><td class='line-number'><a name='L3072' href='#L3072'><pre>3072</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>          MF.getMachineMemOperand(MMO, 0, WideMemSize / 8);</pre></td></tr><tr><td class='line-number'><a name='L3073' href='#L3073'><pre>3073</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L3074' href='#L3074'><pre>3074</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      MI.setMemRefs(MF, {WideMMO});</pre></td></tr><tr><td class='line-number'><a name='L3075' href='#L3075'><pre>3075</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L3076' href='#L3076'><pre>3076</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L3077' href='#L3077'><pre>3077</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3078' href='#L3078'><pre>3078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3079' href='#L3079'><pre>3079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t bother handling edge case that should probably never be produced.</pre></td></tr><tr><td class='line-number'><a name='L3080' href='#L3080'><pre>3080</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>    if (ValSize &gt; WideMemSize)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3080' href='#L3080'><span>3080:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>235</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3081' href='#L3081'><pre>3081</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L3082' href='#L3082'><pre>3082</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3083' href='#L3083'><pre>3083</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>    LLT WideTy = widenToNextPowerOf2(ValTy);</pre></td></tr><tr><td class='line-number'><a name='L3084' href='#L3084'><pre>3084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3085' href='#L3085'><pre>3085</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>    Register WideLoad;</pre></td></tr><tr><td class='line-number'><a name='L3086' href='#L3086'><pre>3086</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>    if (!WideTy.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3086' href='#L3086'><span>3086:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3087' href='#L3087'><pre>3087</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>      WideLoad = B.buildLoadFromOffset(WideTy, PtrReg, *MMO, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3088' href='#L3088'><pre>3088</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>      B.buildTrunc(ValReg, WideLoad).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3089' href='#L3089'><pre>3089</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L3090' href='#L3090'><pre>3090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Extract the subvector.</pre></td></tr><tr><td class='line-number'><a name='L3091' href='#L3091'><pre>3091</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3092' href='#L3092'><pre>3092</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      if (isRegisterType(ValTy)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3092' href='#L3092'><span>3092:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3093' href='#L3093'><pre>3093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // If this a case where G_EXTRACT is legal, use it.</pre></td></tr><tr><td class='line-number'><a name='L3094' href='#L3094'><pre>3094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // (e.g. &lt;3 x s32&gt; -&gt; &lt;4 x s32&gt;)</pre></td></tr><tr><td class='line-number'><a name='L3095' href='#L3095'><pre>3095</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        WideLoad = B.buildLoadFromOffset(WideTy, PtrReg, *MMO, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3096' href='#L3096'><pre>3096</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>        B.buildExtract(ValReg, WideLoad, 0);</pre></td></tr><tr><td class='line-number'><a name='L3097' href='#L3097'><pre>3097</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L3098' href='#L3098'><pre>3098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // For cases where the widened type isn&apos;t a nice register value, unmerge</pre></td></tr><tr><td class='line-number'><a name='L3099' href='#L3099'><pre>3099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // from a widened register (e.g. &lt;3 x s16&gt; -&gt; &lt;4 x s16&gt;)</pre></td></tr><tr><td class='line-number'><a name='L3100' href='#L3100'><pre>3100</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>        WideLoad = B.buildLoadFromOffset(WideTy, PtrReg, *MMO, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3101' href='#L3101'><pre>3101</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>        B.buildDeleteTrailingVectorElements(ValReg, WideLoad);</pre></td></tr><tr><td class='line-number'><a name='L3102' href='#L3102'><pre>3102</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3103' href='#L3103'><pre>3103</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3104' href='#L3104'><pre>3104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3105' href='#L3105'><pre>3105</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3106' href='#L3106'><pre>3106</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3107' href='#L3107'><pre>3107</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3108' href='#L3108'><pre>3108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3109' href='#L3109'><pre>3109</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L3110' href='#L3110'><pre>3110</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3111' href='#L3111'><pre>3111</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3112' href='#L3112'><pre>3112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeStore(LegalizerHelper &amp;Helper,</pre></td></tr><tr><td class='line-number'><a name='L3113' href='#L3113'><pre>3113</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                                        MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L3114' href='#L3114'><pre>3114</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B = Helper.MIRBuilder;</pre></td></tr><tr><td class='line-number'><a name='L3115' href='#L3115'><pre>3115</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L3116' href='#L3116'><pre>3116</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  GISelChangeObserver &amp;Observer = Helper.Observer;</pre></td></tr><tr><td class='line-number'><a name='L3117' href='#L3117'><pre>3117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3118' href='#L3118'><pre>3118</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  Register DataReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3119' href='#L3119'><pre>3119</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  LLT DataTy = MRI.getType(DataReg);</pre></td></tr><tr><td class='line-number'><a name='L3120' href='#L3120'><pre>3120</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3121' href='#L3121'><pre>3121</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  if (hasBufferRsrcWorkaround(DataTy)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3121' href='#L3121'><span>3121:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3122' href='#L3122'><pre>3122</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L3123' href='#L3123'><pre>3123</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    castBufferRsrcArgToV4I32(MI, B, 0);</pre></td></tr><tr><td class='line-number'><a name='L3124' href='#L3124'><pre>3124</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L3125' href='#L3125'><pre>3125</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3126' href='#L3126'><pre>3126</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3127' href='#L3127'><pre>3127</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L3128' href='#L3128'><pre>3128</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3129' href='#L3129'><pre>3129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3130' href='#L3130'><pre>3130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFMad(</pre></td></tr><tr><td class='line-number'><a name='L3131' href='#L3131'><pre>3131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L3132' href='#L3132'><pre>3132</pre></a></td><td class='covered-line'><pre>427</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L3133' href='#L3133'><pre>3133</pre></a></td><td class='covered-line'><pre>427</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L3134' href='#L3134'><pre>3134</pre></a></td><td class='covered-line'><pre>427</pre></td><td class='code'><pre>  assert(Ty.isScalar());</pre></td></tr><tr><td class='line-number'><a name='L3135' href='#L3135'><pre>3135</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3136' href='#L3136'><pre>3136</pre></a></td><td class='covered-line'><pre>427</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L3137' href='#L3137'><pre>3137</pre></a></td><td class='covered-line'><pre>427</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = MF.getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L3138' href='#L3138'><pre>3138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3139' href='#L3139'><pre>3139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Always legal with future ftz flag.</pre></td></tr><tr><td class='line-number'><a name='L3140' href='#L3140'><pre>3140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Do we need just output?</pre></td></tr><tr><td class='line-number'><a name='L3141' href='#L3141'><pre>3141</pre></a></td><td class='covered-line'><pre>427</pre></td><td class='code'><pre>  if (Ty == LLT::float32() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3141' href='#L3141'><span>3141:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>209</span>, <span class='None'>False</span>: <span class='covered-line'>218</span>]
  Branch (<span class='line-number'><a name='L3141' href='#L3141'><span>3141:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>406</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3142' href='#L3142'><pre>3142</pre></a></td><td class='covered-line'><pre>427</pre></td><td class='code'><pre>      <div class='tooltip'>MFI-&gt;getMode().FP32Denormals == DenormalMode::getPreserveSign()<span class='tooltip-content'>406</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3142' href='#L3142'><span>3142:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>209</span>, <span class='None'>False</span>: <span class='covered-line'>197</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3141'><span>3141:7</span></a></span>) to (<span class='line-number'><a href='#L3141'><span>3142:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3141:7)
     Condition C2 --> (3142:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3143' href='#L3143'><pre>3143</pre></a></td><td class='covered-line'><pre>209</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3144' href='#L3144'><pre>3144</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>  if (Ty == LLT::float16() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3144' href='#L3144'><span>3144:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>211</span>]
  Branch (<span class='line-number'><a name='L3144' href='#L3144'><span>3144:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>197</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3145' href='#L3145'><pre>3145</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>      <div class='tooltip'>MFI-&gt;getMode().FP64FP16Denormals == DenormalMode::getPreserveSign()<span class='tooltip-content'>21</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3145' href='#L3145'><span>3145:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3144'><span>3144:7</span></a></span>) to (<span class='line-number'><a href='#L3144'><span>3145:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3144:7)
     Condition C2 --> (3145:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3146' href='#L3146'><pre>3146</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3147' href='#L3147'><pre>3147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3148' href='#L3148'><pre>3148</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>  MachineIRBuilder HelperBuilder(MI);</pre></td></tr><tr><td class='line-number'><a name='L3149' href='#L3149'><pre>3149</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>  GISelObserverWrapper DummyObserver;</pre></td></tr><tr><td class='line-number'><a name='L3150' href='#L3150'><pre>3150</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>  LegalizerHelper Helper(MF, DummyObserver, HelperBuilder);</pre></td></tr><tr><td class='line-number'><a name='L3151' href='#L3151'><pre>3151</pre></a></td><td class='covered-line'><pre>211</pre></td><td class='code'><pre>  return Helper.lowerFMad(MI) == LegalizerHelper::Legalized;</pre></td></tr><tr><td class='line-number'><a name='L3152' href='#L3152'><pre>3152</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3153' href='#L3153'><pre>3153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3154' href='#L3154'><pre>3154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeAtomicCmpXChg(</pre></td></tr><tr><td class='line-number'><a name='L3155' href='#L3155'><pre>3155</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L3156' href='#L3156'><pre>3156</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3157' href='#L3157'><pre>3157</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  Register PtrReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3158' href='#L3158'><pre>3158</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  Register CmpVal = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3159' href='#L3159'><pre>3159</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  Register NewVal = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3160' href='#L3160'><pre>3160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3161' href='#L3161'><pre>3161</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  assert(AMDGPU::isFlatGlobalAddrSpace(MRI.getType(PtrReg).getAddressSpace()) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L3162' href='#L3162'><pre>3162</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>         &quot;this should not have been custom lowered&quot;);</pre></td></tr><tr><td class='line-number'><a name='L3163' href='#L3163'><pre>3163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3164' href='#L3164'><pre>3164</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  LLT ValTy = MRI.getType(CmpVal);</pre></td></tr><tr><td class='line-number'><a name='L3165' href='#L3165'><pre>3165</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  LLT VecTy = LLT::fixed_vector(2, ValTy);</pre></td></tr><tr><td class='line-number'><a name='L3166' href='#L3166'><pre>3166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3167' href='#L3167'><pre>3167</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  Register PackedVal = B.buildBuildVector(VecTy, { NewVal, CmpVal }).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3168' href='#L3168'><pre>3168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3169' href='#L3169'><pre>3169</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  B.buildInstr(AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG)</pre></td></tr><tr><td class='line-number'><a name='L3170' href='#L3170'><pre>3170</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    .addDef(DstReg)</pre></td></tr><tr><td class='line-number'><a name='L3171' href='#L3171'><pre>3171</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    .addUse(PtrReg)</pre></td></tr><tr><td class='line-number'><a name='L3172' href='#L3172'><pre>3172</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    .addUse(PackedVal)</pre></td></tr><tr><td class='line-number'><a name='L3173' href='#L3173'><pre>3173</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    .setMemRefs(MI.memoperands());</pre></td></tr><tr><td class='line-number'><a name='L3174' href='#L3174'><pre>3174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3175' href='#L3175'><pre>3175</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3176' href='#L3176'><pre>3176</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3177' href='#L3177'><pre>3177</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3178' href='#L3178'><pre>3178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3179' href='#L3179'><pre>3179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Return true if it&apos;s known that \p Src can never be an f32 denormal value.</pre></td></tr><tr><td class='line-number'><a name='L3180' href='#L3180'><pre>3180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool valueIsKnownNeverF32Denorm(const MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L3181' href='#L3181'><pre>3181</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>                                       Register Src) {</pre></td></tr><tr><td class='line-number'><a name='L3182' href='#L3182'><pre>3182</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  const MachineInstr *DefMI = MRI.getVRegDef(Src);</pre></td></tr><tr><td class='line-number'><a name='L3183' href='#L3183'><pre>3183</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  switch (DefMI-&gt;getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L3184' href='#L3184'><pre>3184</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>  case TargetOpcode::G_INTRINSIC: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3184' href='#L3184'><span>3184:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132</span>, <span class='None'>False</span>: <span class='covered-line'>1.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3185' href='#L3185'><pre>3185</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>    switch (cast&lt;GIntrinsic&gt;(DefMI)-&gt;getIntrinsicID()) {</pre></td></tr><tr><td class='line-number'><a name='L3186' href='#L3186'><pre>3186</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>case Intrinsic::amdgcn_frexp_mant:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3186' href='#L3186'><span>3186:5</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>132</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3187' href='#L3187'><pre>3187</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L3188' href='#L3188'><pre>3188</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3188' href='#L3188'><span>3188:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3189' href='#L3189'><pre>3189</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L3190' href='#L3190'><pre>3190</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3191' href='#L3191'><pre>3191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3192' href='#L3192'><pre>3192</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>    break;</pre></td></tr><tr><td class='line-number'><a name='L3193' href='#L3193'><pre>3193</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3194' href='#L3194'><pre>3194</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>  case TargetOpcode::G_FFREXP: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3194' href='#L3194'><span>3194:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>1.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3195' href='#L3195'><pre>3195</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    if (DefMI-&gt;getOperand(0).getReg() == Src)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3195' href='#L3195'><span>3195:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3196' href='#L3196'><pre>3196</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L3197' href='#L3197'><pre>3197</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>break</span>;</pre></td></tr><tr><td class='line-number'><a name='L3198' href='#L3198'><pre>3198</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3199' href='#L3199'><pre>3199</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>  case TargetOpcode::G_FPEXT: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3199' href='#L3199'><span>3199:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>221</span>, <span class='None'>False</span>: <span class='covered-line'>1.00k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3200' href='#L3200'><pre>3200</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>    return MRI.getType(DefMI-&gt;getOperand(1).getReg()) == LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L3201' href='#L3201'><pre>3201</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3202' href='#L3202'><pre>3202</pre></a></td><td class='covered-line'><pre>869</pre></td><td class='code'><pre>  default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3202' href='#L3202'><span>3202:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>869</span>, <span class='None'>False</span>: <span class='covered-line'>355</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3203' href='#L3203'><pre>3203</pre></a></td><td class='covered-line'><pre>869</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L3204' href='#L3204'><pre>3204</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3205' href='#L3205'><pre>3205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3206' href='#L3206'><pre>3206</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L3207' href='#L3207'><pre>3207</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3208' href='#L3208'><pre>3208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3209' href='#L3209'><pre>3209</pre></a></td><td class='covered-line'><pre>615</pre></td><td class='code'><pre>static bool allowApproxFunc(const MachineFunction &amp;MF, unsigned Flags) {</pre></td></tr><tr><td class='line-number'><a name='L3210' href='#L3210'><pre>3210</pre></a></td><td class='covered-line'><pre>615</pre></td><td class='code'><pre>  if (Flags &amp; MachineInstr::FmAfn)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3210' href='#L3210'><span>3210:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>480</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3211' href='#L3211'><pre>3211</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3212' href='#L3212'><pre>3212</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>  const auto &amp;Options = MF.getTarget().Options;</pre></td></tr><tr><td class='line-number'><a name='L3213' href='#L3213'><pre>3213</pre></a></td><td class='covered-line'><pre>480</pre></td><td class='code'><pre>  return Options.UnsafeFPMath || <div class='tooltip'>Options.ApproxFuncFPMath<span class='tooltip-content'>472</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3213' href='#L3213'><span>3213:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>472</span>]
  Branch (<span class='line-number'><a name='L3213' href='#L3213'><span>3213:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>462</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3213'><span>3213:10</span></a></span>) to (<span class='line-number'><a href='#L3213'><span>3213:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3213:10)
     Condition C2 --> (3213:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3214' href='#L3214'><pre>3214</pre></a></td><td class='covered-line'><pre>615</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3215' href='#L3215'><pre>3215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3216' href='#L3216'><pre>3216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool needsDenormHandlingF32(const MachineFunction &amp;MF, Register Src,</pre></td></tr><tr><td class='line-number'><a name='L3217' href='#L3217'><pre>3217</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>                                   unsigned Flags) {</pre></td></tr><tr><td class='line-number'><a name='L3218' href='#L3218'><pre>3218</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  return !valueIsKnownNeverF32Denorm(MF.getRegInfo(), Src) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3218' href='#L3218'><span>3218:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00k</span>, <span class='None'>False</span>: <span class='covered-line'>223</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3219' href='#L3219'><pre>3219</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>         MF.getDenormalMode(APFloat::IEEEsingle()).Input !=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3219' href='#L3219'><span>3219:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>854</span>, <span class='None'>False</span>: <span class='covered-line'>147</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3220' href='#L3220'><pre>3220</pre></a></td><td class='covered-line'><pre>1.00k</pre></td><td class='code'><pre>             DenormalMode::PreserveSign;</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3218'><span>3218:10</span></a></span>) to (<span class='line-number'><a href='#L3218'><span>3220:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3218:10)
     Condition C2 --> (3219:10)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3221' href='#L3221'><pre>3221</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3222' href='#L3222'><pre>3222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3223' href='#L3223'><pre>3223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::pair&lt;Register, Register&gt;</pre></td></tr><tr><td class='line-number'><a name='L3224' href='#L3224'><pre>3224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPULegalizerInfo::getScaledLogInput(MachineIRBuilder &amp;B, Register Src,</pre></td></tr><tr><td class='line-number'><a name='L3225' href='#L3225'><pre>3225</pre></a></td><td class='covered-line'><pre>657</pre></td><td class='code'><pre>                                       unsigned Flags) const {</pre></td></tr><tr><td class='line-number'><a name='L3226' href='#L3226'><pre>3226</pre></a></td><td class='covered-line'><pre>657</pre></td><td class='code'><pre>  if (!needsDenormHandlingF32(B.getMF(), Src, Flags))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3226' href='#L3226'><span>3226:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>176</span>, <span class='None'>False</span>: <span class='covered-line'>481</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3227' href='#L3227'><pre>3227</pre></a></td><td class='covered-line'><pre>176</pre></td><td class='code'><pre>    return {};</pre></td></tr><tr><td class='line-number'><a name='L3228' href='#L3228'><pre>3228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3229' href='#L3229'><pre>3229</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>  const LLT F32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L3230' href='#L3230'><pre>3230</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>  auto SmallestNormal = B.buildFConstant(</pre></td></tr><tr><td class='line-number'><a name='L3231' href='#L3231'><pre>3231</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>      F32, APFloat::getSmallestNormalized(APFloat::IEEEsingle()));</pre></td></tr><tr><td class='line-number'><a name='L3232' href='#L3232'><pre>3232</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>  auto IsLtSmallestNormal =</pre></td></tr><tr><td class='line-number'><a name='L3233' href='#L3233'><pre>3233</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>      B.buildFCmp(CmpInst::FCMP_OLT, LLT::scalar(1), Src, SmallestNormal);</pre></td></tr><tr><td class='line-number'><a name='L3234' href='#L3234'><pre>3234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3235' href='#L3235'><pre>3235</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>  auto Scale32 = B.buildFConstant(F32, 0x1.0p+32);</pre></td></tr><tr><td class='line-number'><a name='L3236' href='#L3236'><pre>3236</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>  auto One = B.buildFConstant(F32, 1.0);</pre></td></tr><tr><td class='line-number'><a name='L3237' href='#L3237'><pre>3237</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>  auto ScaleFactor =</pre></td></tr><tr><td class='line-number'><a name='L3238' href='#L3238'><pre>3238</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>      B.buildSelect(F32, IsLtSmallestNormal, Scale32, One, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3239' href='#L3239'><pre>3239</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>  auto ScaledInput = B.buildFMul(F32, Src, ScaleFactor, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3240' href='#L3240'><pre>3240</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3241' href='#L3241'><pre>3241</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>  return {ScaledInput.getReg(0), IsLtSmallestNormal.getReg(0)};</pre></td></tr><tr><td class='line-number'><a name='L3242' href='#L3242'><pre>3242</pre></a></td><td class='covered-line'><pre>657</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3243' href='#L3243'><pre>3243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3244' href='#L3244'><pre>3244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFlog2(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L3245' href='#L3245'><pre>3245</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>                                        MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L3246' href='#L3246'><pre>3246</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // v_log_f32 is good enough for OpenCL, except it doesn&apos;t handle denormals.</pre></td></tr><tr><td class='line-number'><a name='L3247' href='#L3247'><pre>3247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have to handle denormals, scale up the input and adjust the result.</pre></td></tr><tr><td class='line-number'><a name='L3248' href='#L3248'><pre>3248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3249' href='#L3249'><pre>3249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // scaled = x * (is_denormal ? 0x1.0p+32 : 1.0)</pre></td></tr><tr><td class='line-number'><a name='L3250' href='#L3250'><pre>3250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // log2 = amdgpu_log2 - (is_denormal ? 32.0 : 0.0)</pre></td></tr><tr><td class='line-number'><a name='L3251' href='#L3251'><pre>3251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3252' href='#L3252'><pre>3252</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3253' href='#L3253'><pre>3253</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  Register Src = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3254' href='#L3254'><pre>3254</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  LLT Ty = B.getMRI()-&gt;getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L3255' href='#L3255'><pre>3255</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  unsigned Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L3256' href='#L3256'><pre>3256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3257' href='#L3257'><pre>3257</pre></a></td><td class='covered-line'><pre>312</pre></td><td class='code'><pre>  if (Ty == LLT::scalar(16)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3257' href='#L3257'><span>3257:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>283</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3258' href='#L3258'><pre>3258</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    const LLT F32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L3259' href='#L3259'><pre>3259</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Nothing in half is a denormal when promoted to f32.</pre></td></tr><tr><td class='line-number'><a name='L3260' href='#L3260'><pre>3260</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    auto Ext = B.buildFPExt(F32, Src, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3261' href='#L3261'><pre>3261</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    auto Log2 = B.buildIntrinsic(Intrinsic::amdgcn_log, {F32})</pre></td></tr><tr><td class='line-number'><a name='L3262' href='#L3262'><pre>3262</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>                    .addUse(Ext.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L3263' href='#L3263'><pre>3263</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>                    .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3264' href='#L3264'><pre>3264</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    B.buildFPTrunc(Dst, Log2, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3265' href='#L3265'><pre>3265</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3266' href='#L3266'><pre>3266</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3267' href='#L3267'><pre>3267</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3268' href='#L3268'><pre>3268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3269' href='#L3269'><pre>3269</pre></a></td><td class='covered-line'><pre>283</pre></td><td class='code'><pre>  assert(Ty == LLT::scalar(32));</pre></td></tr><tr><td class='line-number'><a name='L3270' href='#L3270'><pre>3270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3271' href='#L3271'><pre>3271</pre></a></td><td class='covered-line'><pre>283</pre></td><td class='code'><pre>  auto [ScaledInput, IsLtSmallestNormal] = getScaledLogInput(B, Src, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3272' href='#L3272'><pre>3272</pre></a></td><td class='covered-line'><pre>283</pre></td><td class='code'><pre>  if (!ScaledInput) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3272' href='#L3272'><span>3272:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>235</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3273' href='#L3273'><pre>3273</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    B.buildIntrinsic(Intrinsic::amdgcn_log, {MI.getOperand(0)})</pre></td></tr><tr><td class='line-number'><a name='L3274' href='#L3274'><pre>3274</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        .addUse(Src)</pre></td></tr><tr><td class='line-number'><a name='L3275' href='#L3275'><pre>3275</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3276' href='#L3276'><pre>3276</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3277' href='#L3277'><pre>3277</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3278' href='#L3278'><pre>3278</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3279' href='#L3279'><pre>3279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3280' href='#L3280'><pre>3280</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>  auto Log2 = B.buildIntrinsic(Intrinsic::amdgcn_log, {Ty})</pre></td></tr><tr><td class='line-number'><a name='L3281' href='#L3281'><pre>3281</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>                  .addUse(ScaledInput)</pre></td></tr><tr><td class='line-number'><a name='L3282' href='#L3282'><pre>3282</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>                  .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3283' href='#L3283'><pre>3283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3284' href='#L3284'><pre>3284</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>  auto ThirtyTwo = B.buildFConstant(Ty, 32.0);</pre></td></tr><tr><td class='line-number'><a name='L3285' href='#L3285'><pre>3285</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>  auto Zero = B.buildFConstant(Ty, 0.0);</pre></td></tr><tr><td class='line-number'><a name='L3286' href='#L3286'><pre>3286</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>  auto ResultOffset =</pre></td></tr><tr><td class='line-number'><a name='L3287' href='#L3287'><pre>3287</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>      B.buildSelect(Ty, IsLtSmallestNormal, ThirtyTwo, Zero, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3288' href='#L3288'><pre>3288</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>  B.buildFSub(Dst, Log2, ResultOffset, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3289' href='#L3289'><pre>3289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3290' href='#L3290'><pre>3290</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3291' href='#L3291'><pre>3291</pre></a></td><td class='covered-line'><pre>235</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3292' href='#L3292'><pre>3292</pre></a></td><td class='covered-line'><pre>283</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3293' href='#L3293'><pre>3293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3294' href='#L3294'><pre>3294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static Register getMad(MachineIRBuilder &amp;B, LLT Ty, Register X, Register Y,</pre></td></tr><tr><td class='line-number'><a name='L3295' href='#L3295'><pre>3295</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>                       Register Z, unsigned Flags) {</pre></td></tr><tr><td class='line-number'><a name='L3296' href='#L3296'><pre>3296</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  auto FMul = B.buildFMul(Ty, X, Y, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3297' href='#L3297'><pre>3297</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>  return B.buildFAdd(Ty, FMul, Z, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3298' href='#L3298'><pre>3298</pre></a></td><td class='covered-line'><pre>316</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3299' href='#L3299'><pre>3299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3300' href='#L3300'><pre>3300</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFlogCommon(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L3301' href='#L3301'><pre>3301</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>                                             MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L3302' href='#L3302'><pre>3302</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  const bool IsLog10 = MI.getOpcode() == TargetOpcode::G_FLOG10;</pre></td></tr><tr><td class='line-number'><a name='L3303' href='#L3303'><pre>3303</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  assert(IsLog10 || MI.getOpcode() == TargetOpcode::G_FLOG);</pre></td></tr><tr><td class='line-number'><a name='L3304' href='#L3304'><pre>3304</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3305' href='#L3305'><pre>3305</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L3306' href='#L3306'><pre>3306</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3307' href='#L3307'><pre>3307</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  Register X = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3308' href='#L3308'><pre>3308</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  unsigned Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L3309' href='#L3309'><pre>3309</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  const LLT Ty = MRI.getType(X);</pre></td></tr><tr><td class='line-number'><a name='L3310' href='#L3310'><pre>3310</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L3311' href='#L3311'><pre>3311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3312' href='#L3312'><pre>3312</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  const LLT F32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L3313' href='#L3313'><pre>3313</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  const LLT F16 = LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L3314' href='#L3314'><pre>3314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3315' href='#L3315'><pre>3315</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  const AMDGPUTargetMachine &amp;TM =</pre></td></tr><tr><td class='line-number'><a name='L3316' href='#L3316'><pre>3316</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>      static_cast&lt;const AMDGPUTargetMachine &amp;&gt;(MF.getTarget());</pre></td></tr><tr><td class='line-number'><a name='L3317' href='#L3317'><pre>3317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3318' href='#L3318'><pre>3318</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>  if (Ty == F16 || <div class='tooltip'>MI.getFlag(MachineInstr::FmAfn)<span class='tooltip-content'>310</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3318' href='#L3318'><span>3318:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>238</span>, <span class='None'>False</span>: <span class='covered-line'>310</span>]
  Branch (<span class='line-number'><a name='L3318' href='#L3318'><span>3318:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>262</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3319' href='#L3319'><pre>3319</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>      <div class='tooltip'>TM.Options.ApproxFuncFPMath<span class='tooltip-content'>262</span></div> || <div class='tooltip'>TM.Options.UnsafeFPMath<span class='tooltip-content'>254</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3319' href='#L3319'><span>3319:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>254</span>]
  Branch (<span class='line-number'><a name='L3319' href='#L3319'><span>3319:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>246</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3318'><span>3318:7</span></a></span>) to (<span class='line-number'><a href='#L3318'><span>3319:61</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (3318:7)
     Condition C2 --> (3318:20)
     Condition C3 --> (3319:7)
     Condition C4 --> (3319:38)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3320' href='#L3320'><pre>3320</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>    if (Ty == F16 &amp;&amp; <div class='tooltip'>!ST.has16BitInsts()<span class='tooltip-content'>238</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3320' href='#L3320'><span>3320:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>238</span>, <span class='None'>False</span>: <span class='covered-line'>64</span>]
  Branch (<span class='line-number'><a name='L3320' href='#L3320'><span>3320:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>174</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3320'><span>3320:9</span></a></span>) to (<span class='line-number'><a href='#L3320'><span>3320:41</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3320:9)
     Condition C2 --> (3320:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3321' href='#L3321'><pre>3321</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      Register LogVal = MRI.createGenericVirtualRegister(F32);</pre></td></tr><tr><td class='line-number'><a name='L3322' href='#L3322'><pre>3322</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      auto PromoteSrc = B.buildFPExt(F32, X);</pre></td></tr><tr><td class='line-number'><a name='L3323' href='#L3323'><pre>3323</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      legalizeFlogUnsafe(B, LogVal, PromoteSrc.getReg(0), IsLog10, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3324' href='#L3324'><pre>3324</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>      B.buildFPTrunc(Dst, LogVal);</pre></td></tr><tr><td class='line-number'><a name='L3325' href='#L3325'><pre>3325</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L3326' href='#L3326'><pre>3326</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>      legalizeFlogUnsafe(B, Dst, X, IsLog10, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3327' href='#L3327'><pre>3327</pre></a></td><td class='covered-line'><pre>238</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3328' href='#L3328'><pre>3328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3329' href='#L3329'><pre>3329</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3330' href='#L3330'><pre>3330</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3331' href='#L3331'><pre>3331</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3332' href='#L3332'><pre>3332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3333' href='#L3333'><pre>3333</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>  auto [ScaledInput, IsScaled] = getScaledLogInput(B, X, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3334' href='#L3334'><pre>3334</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>  if (ScaledInput)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3334' href='#L3334'><span>3334:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>198</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3335' href='#L3335'><pre>3335</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>    X = ScaledInput;</pre></td></tr><tr><td class='line-number'><a name='L3336' href='#L3336'><pre>3336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3337' href='#L3337'><pre>3337</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>  auto Y =</pre></td></tr><tr><td class='line-number'><a name='L3338' href='#L3338'><pre>3338</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>      B.buildIntrinsic(Intrinsic::amdgcn_log, {Ty}).addUse(X).setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3339' href='#L3339'><pre>3339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3340' href='#L3340'><pre>3340</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>  Register R;</pre></td></tr><tr><td class='line-number'><a name='L3341' href='#L3341'><pre>3341</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>  if (ST.hasFastFMAF32()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3341' href='#L3341'><span>3341:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>188</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3342' href='#L3342'><pre>3342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // c+cc are ln(2)/ln(10) to more than 49 bits</pre></td></tr><tr><td class='line-number'><a name='L3343' href='#L3343'><pre>3343</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    const float c_log10 = 0x1.344134p-2f;</pre></td></tr><tr><td class='line-number'><a name='L3344' href='#L3344'><pre>3344</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    const float cc_log10 = 0x1.09f79ep-26f;</pre></td></tr><tr><td class='line-number'><a name='L3345' href='#L3345'><pre>3345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3346' href='#L3346'><pre>3346</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // c + cc is ln(2) to more than 49 bits</pre></td></tr><tr><td class='line-number'><a name='L3347' href='#L3347'><pre>3347</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    const float c_log = 0x1.62e42ep-1f;</pre></td></tr><tr><td class='line-number'><a name='L3348' href='#L3348'><pre>3348</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    const float cc_log = 0x1.efa39ep-25f;</pre></td></tr><tr><td class='line-number'><a name='L3349' href='#L3349'><pre>3349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3350' href='#L3350'><pre>3350</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    auto C = B.buildFConstant(Ty, IsLog10 ? <div class='tooltip'>c_log10<span class='tooltip-content'>94</span></div> : <div class='tooltip'>c_log<span class='tooltip-content'>94</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3350' href='#L3350'><span>3350:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94</span>, <span class='None'>False</span>: <span class='covered-line'>94</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3351' href='#L3351'><pre>3351</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    auto CC = B.buildFConstant(Ty, IsLog10 ? <div class='tooltip'>cc_log10<span class='tooltip-content'>94</span></div> : <div class='tooltip'>cc_log<span class='tooltip-content'>94</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3351' href='#L3351'><span>3351:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94</span>, <span class='None'>False</span>: <span class='covered-line'>94</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3352' href='#L3352'><pre>3352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3353' href='#L3353'><pre>3353</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    R = B.buildFMul(Ty, Y, C, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3354' href='#L3354'><pre>3354</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    auto NegR = B.buildFNeg(Ty, R, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3355' href='#L3355'><pre>3355</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    auto FMA0 = B.buildFMA(Ty, Y, C, NegR, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3356' href='#L3356'><pre>3356</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    auto FMA1 = B.buildFMA(Ty, Y, CC, FMA0, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3357' href='#L3357'><pre>3357</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>    R = B.buildFAdd(Ty, R, FMA1, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3358' href='#L3358'><pre>3358</pre></a></td><td class='covered-line'><pre>188</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L3359' href='#L3359'><pre>3359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // ch+ct is ln(2)/ln(10) to more than 36 bits</pre></td></tr><tr><td class='line-number'><a name='L3360' href='#L3360'><pre>3360</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    const float ch_log10 = 0x1.344000p-2f;</pre></td></tr><tr><td class='line-number'><a name='L3361' href='#L3361'><pre>3361</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    const float ct_log10 = 0x1.3509f6p-18f;</pre></td></tr><tr><td class='line-number'><a name='L3362' href='#L3362'><pre>3362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3363' href='#L3363'><pre>3363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // ch + ct is ln(2) to more than 36 bits</pre></td></tr><tr><td class='line-number'><a name='L3364' href='#L3364'><pre>3364</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    const float ch_log = 0x1.62e000p-1f;</pre></td></tr><tr><td class='line-number'><a name='L3365' href='#L3365'><pre>3365</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    const float ct_log = 0x1.0bfbe8p-15f;</pre></td></tr><tr><td class='line-number'><a name='L3366' href='#L3366'><pre>3366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3367' href='#L3367'><pre>3367</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    auto CH = B.buildFConstant(Ty, IsLog10 ? <div class='tooltip'>ch_log10<span class='tooltip-content'>29</span></div> : <div class='tooltip'>ch_log<span class='tooltip-content'>29</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3367' href='#L3367'><span>3367:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3368' href='#L3368'><pre>3368</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    auto CT = B.buildFConstant(Ty, IsLog10 ? <div class='tooltip'>ct_log10<span class='tooltip-content'>29</span></div> : <div class='tooltip'>ct_log<span class='tooltip-content'>29</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3368' href='#L3368'><span>3368:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3369' href='#L3369'><pre>3369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3370' href='#L3370'><pre>3370</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    auto MaskConst = B.buildConstant(Ty, 0xfffff000);</pre></td></tr><tr><td class='line-number'><a name='L3371' href='#L3371'><pre>3371</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    auto YH = B.buildAnd(Ty, Y, MaskConst);</pre></td></tr><tr><td class='line-number'><a name='L3372' href='#L3372'><pre>3372</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    auto YT = B.buildFSub(Ty, Y, YH, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3373' href='#L3373'><pre>3373</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    auto YTCT = B.buildFMul(Ty, YT, CT, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3374' href='#L3374'><pre>3374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3375' href='#L3375'><pre>3375</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    Register Mad0 =</pre></td></tr><tr><td class='line-number'><a name='L3376' href='#L3376'><pre>3376</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>        getMad(B, Ty, YH.getReg(0), CT.getReg(0), YTCT.getReg(0), Flags);</pre></td></tr><tr><td class='line-number'><a name='L3377' href='#L3377'><pre>3377</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    Register Mad1 = getMad(B, Ty, YT.getReg(0), CH.getReg(0), Mad0, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3378' href='#L3378'><pre>3378</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>    R = getMad(B, Ty, YH.getReg(0), CH.getReg(0), Mad1, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3379' href='#L3379'><pre>3379</pre></a></td><td class='covered-line'><pre>58</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3380' href='#L3380'><pre>3380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3381' href='#L3381'><pre>3381</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>  const bool IsFiniteOnly =</pre></td></tr><tr><td class='line-number'><a name='L3382' href='#L3382'><pre>3382</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>      (MI.getFlag(MachineInstr::FmNoNans) || <div class='tooltip'>TM.Options.NoNaNsFPMath<span class='tooltip-content'>196</span></div>) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3382' href='#L3382'><span>3382:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>196</span>]
  Branch (<span class='line-number'><a name='L3382' href='#L3382'><span>3382:46</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>196</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3383' href='#L3383'><pre>3383</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>50</span></div><div class='tooltip'>MI.getFlag(MachineInstr::FmNoInfs)<span class='tooltip-content'>50</span></div> || <div class='tooltip'>TM.Options.NoInfsFPMath<span class='tooltip-content'>26</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3383' href='#L3383'><span>3383:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
  Branch (<span class='line-number'><a name='L3383' href='#L3383'><span>3383:46</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3382'><span>3382:7</span></a></span>) to (<span class='line-number'><a href='#L3382'><span>3383:70</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (3382:8)
     Condition C2 --> (3382:46)
     Condition C3 --> (3383:8)
     Condition C4 --> (3383:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  -,  -  = F      }
  2 { T,  -,  F,  F  = F      }
  3 { T,  -,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (2,3)
  C4-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3384' href='#L3384'><pre>3384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3385' href='#L3385'><pre>3385</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>  if (!IsFiniteOnly) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3385' href='#L3385'><span>3385:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>222</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3386' href='#L3386'><pre>3386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Expand isfinite(x) =&gt; fabs(x) &lt; inf</pre></td></tr><tr><td class='line-number'><a name='L3387' href='#L3387'><pre>3387</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>    auto Inf = B.buildFConstant(Ty, APFloat::getInf(APFloat::IEEEsingle()));</pre></td></tr><tr><td class='line-number'><a name='L3388' href='#L3388'><pre>3388</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>    auto Fabs = B.buildFAbs(Ty, Y);</pre></td></tr><tr><td class='line-number'><a name='L3389' href='#L3389'><pre>3389</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>    auto IsFinite =</pre></td></tr><tr><td class='line-number'><a name='L3390' href='#L3390'><pre>3390</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>        B.buildFCmp(CmpInst::FCMP_OLT, LLT::scalar(1), Fabs, Inf, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3391' href='#L3391'><pre>3391</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>    R = B.buildSelect(Ty, IsFinite, R, Y, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3392' href='#L3392'><pre>3392</pre></a></td><td class='covered-line'><pre>222</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3393' href='#L3393'><pre>3393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3394' href='#L3394'><pre>3394</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>  if (ScaledInput) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3394' href='#L3394'><span>3394:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>198</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3395' href='#L3395'><pre>3395</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>    auto Zero = B.buildFConstant(Ty, 0.0);</pre></td></tr><tr><td class='line-number'><a name='L3396' href='#L3396'><pre>3396</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>    auto ShiftK =</pre></td></tr><tr><td class='line-number'><a name='L3397' href='#L3397'><pre>3397</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>        B.buildFConstant(Ty, IsLog10 ? <div class='tooltip'>0x1.344136p+3f<span class='tooltip-content'>99</span></div> : <div class='tooltip'>0x1.62e430p+4f<span class='tooltip-content'>99</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3397' href='#L3397'><span>3397:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3398' href='#L3398'><pre>3398</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>    auto Shift = B.buildSelect(Ty, IsScaled, ShiftK, Zero, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3399' href='#L3399'><pre>3399</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>    B.buildFSub(Dst, R, Shift, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3400' href='#L3400'><pre>3400</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L3401' href='#L3401'><pre>3401</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    B.buildCopy(Dst, R);</pre></td></tr><tr><td class='line-number'><a name='L3402' href='#L3402'><pre>3402</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3403' href='#L3403'><pre>3403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3404' href='#L3404'><pre>3404</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3405' href='#L3405'><pre>3405</pre></a></td><td class='covered-line'><pre>246</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3406' href='#L3406'><pre>3406</pre></a></td><td class='covered-line'><pre>548</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3407' href='#L3407'><pre>3407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3408' href='#L3408'><pre>3408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFlogUnsafe(MachineIRBuilder &amp;B, Register Dst,</pre></td></tr><tr><td class='line-number'><a name='L3409' href='#L3409'><pre>3409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             Register Src, bool IsLog10,</pre></td></tr><tr><td class='line-number'><a name='L3410' href='#L3410'><pre>3410</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>                                             unsigned Flags) const {</pre></td></tr><tr><td class='line-number'><a name='L3411' href='#L3411'><pre>3411</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>  const double Log2BaseInverted =</pre></td></tr><tr><td class='line-number'><a name='L3412' href='#L3412'><pre>3412</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>      IsLog10 ? <div class='tooltip'>numbers::ln2 / numbers::ln10<span class='tooltip-content'>151</span></div> : <div class='tooltip'>numbers::ln2<span class='tooltip-content'>151</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3412' href='#L3412'><span>3412:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>151</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3413' href='#L3413'><pre>3413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3414' href='#L3414'><pre>3414</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>  LLT Ty = B.getMRI()-&gt;getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L3415' href='#L3415'><pre>3415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3416' href='#L3416'><pre>3416</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>  if (Ty == LLT::scalar(32)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3416' href='#L3416'><span>3416:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='None'>False</span>: <span class='covered-line'>174</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3417' href='#L3417'><pre>3417</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    auto [ScaledInput, IsScaled] = getScaledLogInput(B, Src, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3418' href='#L3418'><pre>3418</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    if (ScaledInput) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3418' href='#L3418'><span>3418:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3419' href='#L3419'><pre>3419</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      auto LogSrc = B.buildIntrinsic(Intrinsic::amdgcn_log, {Ty})</pre></td></tr><tr><td class='line-number'><a name='L3420' href='#L3420'><pre>3420</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>                        .addUse(Src)</pre></td></tr><tr><td class='line-number'><a name='L3421' href='#L3421'><pre>3421</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>                        .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3422' href='#L3422'><pre>3422</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      auto ScaledResultOffset = B.buildFConstant(Ty, -32.0 * Log2BaseInverted);</pre></td></tr><tr><td class='line-number'><a name='L3423' href='#L3423'><pre>3423</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      auto Zero = B.buildFConstant(Ty, 0.0);</pre></td></tr><tr><td class='line-number'><a name='L3424' href='#L3424'><pre>3424</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      auto ResultOffset =</pre></td></tr><tr><td class='line-number'><a name='L3425' href='#L3425'><pre>3425</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>          B.buildSelect(Ty, IsScaled, ScaledResultOffset, Zero, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3426' href='#L3426'><pre>3426</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      auto Log2Inv = B.buildFConstant(Ty, Log2BaseInverted);</pre></td></tr><tr><td class='line-number'><a name='L3427' href='#L3427'><pre>3427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3428' href='#L3428'><pre>3428</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      if (ST.hasFastFMAF32())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3428' href='#L3428'><span>3428:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3429' href='#L3429'><pre>3429</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>        B.buildFMA(Dst, LogSrc, Log2Inv, ResultOffset, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3430' href='#L3430'><pre>3430</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      else {</pre></td></tr><tr><td class='line-number'><a name='L3431' href='#L3431'><pre>3431</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        auto Mul = B.buildFMul(Ty, LogSrc, Log2Inv, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3432' href='#L3432'><pre>3432</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        B.buildFAdd(Dst, Mul, ResultOffset, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3433' href='#L3433'><pre>3433</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L3434' href='#L3434'><pre>3434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3435' href='#L3435'><pre>3435</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L3436' href='#L3436'><pre>3436</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3437' href='#L3437'><pre>3437</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3438' href='#L3438'><pre>3438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3439' href='#L3439'><pre>3439</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>  auto Log2Operand = Ty == LLT::scalar(16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3439' href='#L3439'><span>3439:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>174</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3440' href='#L3440'><pre>3440</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>                         ? <div class='tooltip'>B.buildFLog2(Ty, Src, Flags)<span class='tooltip-content'>174</span></div></pre></td></tr><tr><td class='line-number'><a name='L3441' href='#L3441'><pre>3441</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>                         : B.buildIntrinsic(Intrinsic::amdgcn_log, {Ty})</pre></td></tr><tr><td class='line-number'><a name='L3442' href='#L3442'><pre>3442</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>                               .addUse(Src)</pre></td></tr><tr><td class='line-number'><a name='L3443' href='#L3443'><pre>3443</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>                               .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3444' href='#L3444'><pre>3444</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>  auto Log2BaseInvertedOperand = B.buildFConstant(Ty, Log2BaseInverted);</pre></td></tr><tr><td class='line-number'><a name='L3445' href='#L3445'><pre>3445</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>  B.buildFMul(Dst, Log2Operand, Log2BaseInvertedOperand, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3446' href='#L3446'><pre>3446</pre></a></td><td class='covered-line'><pre>254</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3447' href='#L3447'><pre>3447</pre></a></td><td class='covered-line'><pre>302</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3448' href='#L3448'><pre>3448</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3449' href='#L3449'><pre>3449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFExp2(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L3450' href='#L3450'><pre>3450</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>                                        MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L3451' href='#L3451'><pre>3451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // v_exp_f32 is good enough for OpenCL, except it doesn&apos;t handle denormals.</pre></td></tr><tr><td class='line-number'><a name='L3452' href='#L3452'><pre>3452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we have to handle denormals, scale up the input and adjust the result.</pre></td></tr><tr><td class='line-number'><a name='L3453' href='#L3453'><pre>3453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3454' href='#L3454'><pre>3454</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3455' href='#L3455'><pre>3455</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  Register Src = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3456' href='#L3456'><pre>3456</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  unsigned Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L3457' href='#L3457'><pre>3457</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  LLT Ty = B.getMRI()-&gt;getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L3458' href='#L3458'><pre>3458</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  const LLT F16 = LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L3459' href='#L3459'><pre>3459</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  const LLT F32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L3460' href='#L3460'><pre>3460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3461' href='#L3461'><pre>3461</pre></a></td><td class='covered-line'><pre>314</pre></td><td class='code'><pre>  if (Ty == F16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3461' href='#L3461'><span>3461:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>278</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3462' href='#L3462'><pre>3462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Nothing in half is a denormal when promoted to f32.</pre></td></tr><tr><td class='line-number'><a name='L3463' href='#L3463'><pre>3463</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    auto Ext = B.buildFPExt(F32, Src, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3464' href='#L3464'><pre>3464</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    auto Log2 = B.buildIntrinsic(Intrinsic::amdgcn_exp2, {F32})</pre></td></tr><tr><td class='line-number'><a name='L3465' href='#L3465'><pre>3465</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>                    .addUse(Ext.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L3466' href='#L3466'><pre>3466</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>                    .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3467' href='#L3467'><pre>3467</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    B.buildFPTrunc(Dst, Log2, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3468' href='#L3468'><pre>3468</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3469' href='#L3469'><pre>3469</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3470' href='#L3470'><pre>3470</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3471' href='#L3471'><pre>3471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3472' href='#L3472'><pre>3472</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>  assert(Ty == F32);</pre></td></tr><tr><td class='line-number'><a name='L3473' href='#L3473'><pre>3473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3474' href='#L3474'><pre>3474</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>  if (!needsDenormHandlingF32(B.getMF(), Src, Flags)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3474' href='#L3474'><span>3474:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>251</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3475' href='#L3475'><pre>3475</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    B.buildIntrinsic(Intrinsic::amdgcn_exp2, ArrayRef&lt;Register&gt;{Dst})</pre></td></tr><tr><td class='line-number'><a name='L3476' href='#L3476'><pre>3476</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        .addUse(Src)</pre></td></tr><tr><td class='line-number'><a name='L3477' href='#L3477'><pre>3477</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3478' href='#L3478'><pre>3478</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3479' href='#L3479'><pre>3479</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3480' href='#L3480'><pre>3480</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3481' href='#L3481'><pre>3481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3482' href='#L3482'><pre>3482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // bool needs_scaling = x &lt; -0x1.f80000p+6f;</pre></td></tr><tr><td class='line-number'><a name='L3483' href='#L3483'><pre>3483</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // v_exp_f32(x + (s ? 0x1.0p+6f : 0.0f)) * (s ? 0x1.0p-64f : 1.0f);</pre></td></tr><tr><td class='line-number'><a name='L3484' href='#L3484'><pre>3484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3485' href='#L3485'><pre>3485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // -nextafter(128.0, -1)</pre></td></tr><tr><td class='line-number'><a name='L3486' href='#L3486'><pre>3486</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  auto RangeCheckConst = B.buildFConstant(Ty, -0x1.f80000p+6f);</pre></td></tr><tr><td class='line-number'><a name='L3487' href='#L3487'><pre>3487</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  auto NeedsScaling = B.buildFCmp(CmpInst::FCMP_OLT, LLT::scalar(1), Src,</pre></td></tr><tr><td class='line-number'><a name='L3488' href='#L3488'><pre>3488</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>                                  RangeCheckConst, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3489' href='#L3489'><pre>3489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3490' href='#L3490'><pre>3490</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  auto SixtyFour = B.buildFConstant(Ty, 0x1.0p+6f);</pre></td></tr><tr><td class='line-number'><a name='L3491' href='#L3491'><pre>3491</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  auto Zero = B.buildFConstant(Ty, 0.0);</pre></td></tr><tr><td class='line-number'><a name='L3492' href='#L3492'><pre>3492</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  auto AddOffset = B.buildSelect(F32, NeedsScaling, SixtyFour, Zero, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3493' href='#L3493'><pre>3493</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  auto AddInput = B.buildFAdd(F32, Src, AddOffset, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3494' href='#L3494'><pre>3494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3495' href='#L3495'><pre>3495</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  auto Exp2 = B.buildIntrinsic(Intrinsic::amdgcn_exp2, {Ty})</pre></td></tr><tr><td class='line-number'><a name='L3496' href='#L3496'><pre>3496</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>                  .addUse(AddInput.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L3497' href='#L3497'><pre>3497</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>                  .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3498' href='#L3498'><pre>3498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3499' href='#L3499'><pre>3499</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  auto TwoExpNeg64 = B.buildFConstant(Ty, 0x1.0p-64f);</pre></td></tr><tr><td class='line-number'><a name='L3500' href='#L3500'><pre>3500</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  auto One = B.buildFConstant(Ty, 1.0);</pre></td></tr><tr><td class='line-number'><a name='L3501' href='#L3501'><pre>3501</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  auto ResultScale = B.buildSelect(F32, NeedsScaling, TwoExpNeg64, One, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3502' href='#L3502'><pre>3502</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  B.buildFMul(Dst, Exp2, ResultScale, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3503' href='#L3503'><pre>3503</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3504' href='#L3504'><pre>3504</pre></a></td><td class='covered-line'><pre>251</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3505' href='#L3505'><pre>3505</pre></a></td><td class='covered-line'><pre>278</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3506' href='#L3506'><pre>3506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3507' href='#L3507'><pre>3507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFExpUnsafe(MachineIRBuilder &amp;B, Register Dst,</pre></td></tr><tr><td class='line-number'><a name='L3508' href='#L3508'><pre>3508</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>                                             Register X, unsigned Flags) const {</pre></td></tr><tr><td class='line-number'><a name='L3509' href='#L3509'><pre>3509</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>  LLT Ty = B.getMRI()-&gt;getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L3510' href='#L3510'><pre>3510</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>  LLT F32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L3511' href='#L3511'><pre>3511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3512' href='#L3512'><pre>3512</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>  if (Ty != F32 || <div class='tooltip'>!needsDenormHandlingF32(B.getMF(), X, Flags)<span class='tooltip-content'>159</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3512' href='#L3512'><span>3512:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>159</span>]
  Branch (<span class='line-number'><a name='L3512' href='#L3512'><span>3512:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3512'><span>3512:7</span></a></span>) to (<span class='line-number'><a href='#L3512'><span>3512:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3512:7)
     Condition C2 --> (3512:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3513' href='#L3513'><pre>3513</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>    auto Log2E = B.buildFConstant(Ty, numbers::log2e);</pre></td></tr><tr><td class='line-number'><a name='L3514' href='#L3514'><pre>3514</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>    auto Mul = B.buildFMul(Ty, X, Log2E, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3515' href='#L3515'><pre>3515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3516' href='#L3516'><pre>3516</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>    if (Ty == F32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3516' href='#L3516'><span>3516:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>123</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3517' href='#L3517'><pre>3517</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>      B.buildIntrinsic(Intrinsic::amdgcn_exp2, ArrayRef&lt;Register&gt;{Dst})</pre></td></tr><tr><td class='line-number'><a name='L3518' href='#L3518'><pre>3518</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>        .addUse(Mul.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L3519' href='#L3519'><pre>3519</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>        .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3520' href='#L3520'><pre>3520</pre></a></td><td class='covered-line'><pre>123</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L3521' href='#L3521'><pre>3521</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      B.buildFExp2(Dst, Mul.getReg(0), Flags);</pre></td></tr><tr><td class='line-number'><a name='L3522' href='#L3522'><pre>3522</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3523' href='#L3523'><pre>3523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3524' href='#L3524'><pre>3524</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3525' href='#L3525'><pre>3525</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3526' href='#L3526'><pre>3526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3527' href='#L3527'><pre>3527</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  auto Threshold = B.buildFConstant(Ty, -0x1.5d58a0p+6f);</pre></td></tr><tr><td class='line-number'><a name='L3528' href='#L3528'><pre>3528</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  auto NeedsScaling =</pre></td></tr><tr><td class='line-number'><a name='L3529' href='#L3529'><pre>3529</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      B.buildFCmp(CmpInst::FCMP_OLT, LLT::scalar(1), X, Threshold, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3530' href='#L3530'><pre>3530</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  auto ScaleOffset = B.buildFConstant(Ty, 0x1.0p+6f);</pre></td></tr><tr><td class='line-number'><a name='L3531' href='#L3531'><pre>3531</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  auto ScaledX = B.buildFAdd(Ty, X, ScaleOffset, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3532' href='#L3532'><pre>3532</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  auto AdjustedX = B.buildSelect(Ty, NeedsScaling, ScaledX, X, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3533' href='#L3533'><pre>3533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3534' href='#L3534'><pre>3534</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  auto Log2E = B.buildFConstant(Ty, numbers::log2e);</pre></td></tr><tr><td class='line-number'><a name='L3535' href='#L3535'><pre>3535</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  auto ExpInput = B.buildFMul(Ty, AdjustedX, Log2E, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3536' href='#L3536'><pre>3536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3537' href='#L3537'><pre>3537</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  auto Exp2 = B.buildIntrinsic(Intrinsic::amdgcn_exp2, {Ty})</pre></td></tr><tr><td class='line-number'><a name='L3538' href='#L3538'><pre>3538</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    .addUse(ExpInput.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L3539' href='#L3539'><pre>3539</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3540' href='#L3540'><pre>3540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3541' href='#L3541'><pre>3541</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  auto ResultScaleFactor = B.buildFConstant(Ty, 0x1.969d48p-93f);</pre></td></tr><tr><td class='line-number'><a name='L3542' href='#L3542'><pre>3542</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  auto AdjustedResult = B.buildFMul(Ty, Exp2, ResultScaleFactor, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3543' href='#L3543'><pre>3543</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  B.buildSelect(Dst, NeedsScaling, AdjustedResult, Exp2, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3544' href='#L3544'><pre>3544</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3545' href='#L3545'><pre>3545</pre></a></td><td class='covered-line'><pre>195</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3546' href='#L3546'><pre>3546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3547' href='#L3547'><pre>3547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFExp(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L3548' href='#L3548'><pre>3548</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>                                       MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L3549' href='#L3549'><pre>3549</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3550' href='#L3550'><pre>3550</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>  Register X = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3551' href='#L3551'><pre>3551</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>  const unsigned Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L3552' href='#L3552'><pre>3552</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L3553' href='#L3553'><pre>3553</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L3554' href='#L3554'><pre>3554</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L3555' href='#L3555'><pre>3555</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>  const LLT F16 = LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L3556' href='#L3556'><pre>3556</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>  const LLT F32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L3557' href='#L3557'><pre>3557</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>  const bool IsExp10 = MI.getOpcode() == TargetOpcode::G_FEXP10;</pre></td></tr><tr><td class='line-number'><a name='L3558' href='#L3558'><pre>3558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3559' href='#L3559'><pre>3559</pre></a></td><td class='covered-line'><pre>422</pre></td><td class='code'><pre>  if (Ty == F16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3559' href='#L3559'><span>3559:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>141</span>, <span class='None'>False</span>: <span class='covered-line'>281</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3560' href='#L3560'><pre>3560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // v_exp_f16 (fmul x, log2e)</pre></td></tr><tr><td class='line-number'><a name='L3561' href='#L3561'><pre>3561</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>    if (allowApproxFunc(MF, Flags)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3561' href='#L3561'><span>3561:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>105</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3562' href='#L3562'><pre>3562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // TODO: Does this really require fast?</pre></td></tr><tr><td class='line-number'><a name='L3563' href='#L3563'><pre>3563</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      legalizeFExpUnsafe(B, Dst, X, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3564' href='#L3564'><pre>3564</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3565' href='#L3565'><pre>3565</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L3566' href='#L3566'><pre>3566</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L3567' href='#L3567'><pre>3567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3568' href='#L3568'><pre>3568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // exp(f16 x) -&gt;</pre></td></tr><tr><td class='line-number'><a name='L3569' href='#L3569'><pre>3569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //   fptrunc (v_exp_f32 (fmul (fpext x), log2e))</pre></td></tr><tr><td class='line-number'><a name='L3570' href='#L3570'><pre>3570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3571' href='#L3571'><pre>3571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Nothing in half is a denormal when promoted to f32.</pre></td></tr><tr><td class='line-number'><a name='L3572' href='#L3572'><pre>3572</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    auto Ext = B.buildFPExt(F32, X, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3573' href='#L3573'><pre>3573</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    Register Lowered = MRI.createGenericVirtualRegister(F32);</pre></td></tr><tr><td class='line-number'><a name='L3574' href='#L3574'><pre>3574</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    legalizeFExpUnsafe(B, Lowered, Ext.getReg(0), Flags);</pre></td></tr><tr><td class='line-number'><a name='L3575' href='#L3575'><pre>3575</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    B.buildFPTrunc(Dst, Lowered, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3576' href='#L3576'><pre>3576</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3577' href='#L3577'><pre>3577</pre></a></td><td class='covered-line'><pre>105</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3578' href='#L3578'><pre>3578</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3579' href='#L3579'><pre>3579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3580' href='#L3580'><pre>3580</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  assert(Ty == F32);</pre></td></tr><tr><td class='line-number'><a name='L3581' href='#L3581'><pre>3581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3582' href='#L3582'><pre>3582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Interpret allowApproxFunc as ignoring DAZ. This is currently copying</pre></td></tr><tr><td class='line-number'><a name='L3583' href='#L3583'><pre>3583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // library behavior. Also, is known-not-daz source sufficient?</pre></td></tr><tr><td class='line-number'><a name='L3584' href='#L3584'><pre>3584</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>  if (allowApproxFunc(MF, Flags)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3584' href='#L3584'><span>3584:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>227</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3585' href='#L3585'><pre>3585</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    legalizeFExpUnsafe(B, Dst, X, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3586' href='#L3586'><pre>3586</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3587' href='#L3587'><pre>3587</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L3588' href='#L3588'><pre>3588</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3589' href='#L3589'><pre>3589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3590' href='#L3590'><pre>3590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    Algorithm:</pre></td></tr><tr><td class='line-number'><a name='L3591' href='#L3591'><pre>3591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3592' href='#L3592'><pre>3592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    e^x = 2^(x/ln(2)) = 2^(x*(64/ln(2))/64)</pre></td></tr><tr><td class='line-number'><a name='L3593' href='#L3593'><pre>3593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3594' href='#L3594'><pre>3594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    x*(64/ln(2)) = n + f, |f| &lt;= 0.5, n is integer</pre></td></tr><tr><td class='line-number'><a name='L3595' href='#L3595'><pre>3595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    n = 64*m + j,   0 &lt;= j &lt; 64</pre></td></tr><tr><td class='line-number'><a name='L3596' href='#L3596'><pre>3596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3597' href='#L3597'><pre>3597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    e^x = 2^((64*m + j + f)/64)</pre></td></tr><tr><td class='line-number'><a name='L3598' href='#L3598'><pre>3598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //        = (2^m) * (2^(j/64)) * 2^(f/64)</pre></td></tr><tr><td class='line-number'><a name='L3599' href='#L3599'><pre>3599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //        = (2^m) * (2^(j/64)) * e^(f*(ln(2)/64))</pre></td></tr><tr><td class='line-number'><a name='L3600' href='#L3600'><pre>3600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3601' href='#L3601'><pre>3601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    f = x*(64/ln(2)) - n</pre></td></tr><tr><td class='line-number'><a name='L3602' href='#L3602'><pre>3602</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    r = f*(ln(2)/64) = x - n*(ln(2)/64)</pre></td></tr><tr><td class='line-number'><a name='L3603' href='#L3603'><pre>3603</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3604' href='#L3604'><pre>3604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    e^x = (2^m) * (2^(j/64)) * e^r</pre></td></tr><tr><td class='line-number'><a name='L3605' href='#L3605'><pre>3605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3606' href='#L3606'><pre>3606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    (2^(j/64)) is precomputed</pre></td></tr><tr><td class='line-number'><a name='L3607' href='#L3607'><pre>3607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3608' href='#L3608'><pre>3608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    e^r = 1 + r + (r^2)/2! + (r^3)/3! + (r^4)/4! + (r^5)/5!</pre></td></tr><tr><td class='line-number'><a name='L3609' href='#L3609'><pre>3609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    e^r = 1 + q</pre></td></tr><tr><td class='line-number'><a name='L3610' href='#L3610'><pre>3610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3611' href='#L3611'><pre>3611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    q = r + (r^2)/2! + (r^3)/3! + (r^4)/4! + (r^5)/5!</pre></td></tr><tr><td class='line-number'><a name='L3612' href='#L3612'><pre>3612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3613' href='#L3613'><pre>3613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    e^x = (2^m) * ( (2^(j/64)) + q*(2^(j/64)) )</pre></td></tr><tr><td class='line-number'><a name='L3614' href='#L3614'><pre>3614</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  const unsigned FlagsNoContract = Flags &amp; ~MachineInstr::FmContract;</pre></td></tr><tr><td class='line-number'><a name='L3615' href='#L3615'><pre>3615</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  Register PH, PL;</pre></td></tr><tr><td class='line-number'><a name='L3616' href='#L3616'><pre>3616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3617' href='#L3617'><pre>3617</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  if (ST.hasFastFMAF32()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3617' href='#L3617'><span>3617:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>71</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3618' href='#L3618'><pre>3618</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    const float c_exp = numbers::log2ef;</pre></td></tr><tr><td class='line-number'><a name='L3619' href='#L3619'><pre>3619</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    const float cc_exp = 0x1.4ae0bep-26f; // c+cc are 49 bits</pre></td></tr><tr><td class='line-number'><a name='L3620' href='#L3620'><pre>3620</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    const float c_exp10 = 0x1.a934f0p+1f;</pre></td></tr><tr><td class='line-number'><a name='L3621' href='#L3621'><pre>3621</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    const float cc_exp10 = 0x1.2f346ep-24f;</pre></td></tr><tr><td class='line-number'><a name='L3622' href='#L3622'><pre>3622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3623' href='#L3623'><pre>3623</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    auto C = B.buildFConstant(Ty, IsExp10 ? <div class='tooltip'>c_exp10<span class='tooltip-content'>64</span></div> : <div class='tooltip'>c_exp<span class='tooltip-content'>92</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3623' href='#L3623'><span>3623:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>92</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3624' href='#L3624'><pre>3624</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    PH = B.buildFMul(Ty, X, C, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3625' href='#L3625'><pre>3625</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    auto NegPH = B.buildFNeg(Ty, PH, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3626' href='#L3626'><pre>3626</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    auto FMA0 = B.buildFMA(Ty, X, C, NegPH, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3627' href='#L3627'><pre>3627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3628' href='#L3628'><pre>3628</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    auto CC = B.buildFConstant(Ty, IsExp10 ? <div class='tooltip'>cc_exp10<span class='tooltip-content'>64</span></div> : <div class='tooltip'>cc_exp<span class='tooltip-content'>92</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3628' href='#L3628'><span>3628:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>92</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3629' href='#L3629'><pre>3629</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>    PL = B.buildFMA(Ty, X, CC, FMA0, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3630' href='#L3630'><pre>3630</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L3631' href='#L3631'><pre>3631</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    const float ch_exp = 0x1.714000p+0f;</pre></td></tr><tr><td class='line-number'><a name='L3632' href='#L3632'><pre>3632</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    const float cl_exp = 0x1.47652ap-12f; // ch + cl are 36 bits</pre></td></tr><tr><td class='line-number'><a name='L3633' href='#L3633'><pre>3633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3634' href='#L3634'><pre>3634</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    const float ch_exp10 = 0x1.a92000p+1f;</pre></td></tr><tr><td class='line-number'><a name='L3635' href='#L3635'><pre>3635</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    const float cl_exp10 = 0x1.4f0978p-11f;</pre></td></tr><tr><td class='line-number'><a name='L3636' href='#L3636'><pre>3636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3637' href='#L3637'><pre>3637</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    auto MaskConst = B.buildConstant(Ty, 0xfffff000);</pre></td></tr><tr><td class='line-number'><a name='L3638' href='#L3638'><pre>3638</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    auto XH = B.buildAnd(Ty, X, MaskConst);</pre></td></tr><tr><td class='line-number'><a name='L3639' href='#L3639'><pre>3639</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    auto XL = B.buildFSub(Ty, X, XH, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3640' href='#L3640'><pre>3640</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3641' href='#L3641'><pre>3641</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    auto CH = B.buildFConstant(Ty, IsExp10 ? <div class='tooltip'>ch_exp10<span class='tooltip-content'>32</span></div> : <div class='tooltip'>ch_exp<span class='tooltip-content'>39</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3641' href='#L3641'><span>3641:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3642' href='#L3642'><pre>3642</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    PH = B.buildFMul(Ty, XH, CH, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3643' href='#L3643'><pre>3643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3644' href='#L3644'><pre>3644</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    auto CL = B.buildFConstant(Ty, IsExp10 ? <div class='tooltip'>cl_exp10<span class='tooltip-content'>32</span></div> : <div class='tooltip'>cl_exp<span class='tooltip-content'>39</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3644' href='#L3644'><span>3644:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>39</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3645' href='#L3645'><pre>3645</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    auto XLCL = B.buildFMul(Ty, XL, CL, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3646' href='#L3646'><pre>3646</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3647' href='#L3647'><pre>3647</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    Register Mad0 =</pre></td></tr><tr><td class='line-number'><a name='L3648' href='#L3648'><pre>3648</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>        getMad(B, Ty, XL.getReg(0), CH.getReg(0), XLCL.getReg(0), Flags);</pre></td></tr><tr><td class='line-number'><a name='L3649' href='#L3649'><pre>3649</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>    PL = getMad(B, Ty, XH.getReg(0), CL.getReg(0), Mad0, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3650' href='#L3650'><pre>3650</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3651' href='#L3651'><pre>3651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3652' href='#L3652'><pre>3652</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  auto E = B.buildIntrinsicRoundeven(Ty, PH, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3653' href='#L3653'><pre>3653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3654' href='#L3654'><pre>3654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // It is unsafe to contract this fsub into the PH multiply.</pre></td></tr><tr><td class='line-number'><a name='L3655' href='#L3655'><pre>3655</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  auto PHSubE = B.buildFSub(Ty, PH, E, FlagsNoContract);</pre></td></tr><tr><td class='line-number'><a name='L3656' href='#L3656'><pre>3656</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  auto A = B.buildFAdd(Ty, PHSubE, PL, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3657' href='#L3657'><pre>3657</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  auto IntE = B.buildFPTOSI(LLT::scalar(32), E);</pre></td></tr><tr><td class='line-number'><a name='L3658' href='#L3658'><pre>3658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3659' href='#L3659'><pre>3659</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  auto Exp2 = B.buildIntrinsic(Intrinsic::amdgcn_exp2, {Ty})</pre></td></tr><tr><td class='line-number'><a name='L3660' href='#L3660'><pre>3660</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>                  .addUse(A.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L3661' href='#L3661'><pre>3661</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>                  .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3662' href='#L3662'><pre>3662</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  auto R = B.buildFLdexp(Ty, Exp2, IntE, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3663' href='#L3663'><pre>3663</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3664' href='#L3664'><pre>3664</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  auto UnderflowCheckConst =</pre></td></tr><tr><td class='line-number'><a name='L3665' href='#L3665'><pre>3665</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>      B.buildFConstant(Ty, IsExp10 ? <div class='tooltip'>-0x1.66d3e8p+5f<span class='tooltip-content'>96</span></div> : <div class='tooltip'>-0x1.9d1da0p+6f<span class='tooltip-content'>131</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3665' href='#L3665'><span>3665:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>131</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3666' href='#L3666'><pre>3666</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  auto Zero = B.buildFConstant(Ty, 0.0);</pre></td></tr><tr><td class='line-number'><a name='L3667' href='#L3667'><pre>3667</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  auto Underflow =</pre></td></tr><tr><td class='line-number'><a name='L3668' href='#L3668'><pre>3668</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>      B.buildFCmp(CmpInst::FCMP_OLT, LLT::scalar(1), X, UnderflowCheckConst);</pre></td></tr><tr><td class='line-number'><a name='L3669' href='#L3669'><pre>3669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3670' href='#L3670'><pre>3670</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  R = B.buildSelect(Ty, Underflow, Zero, R);</pre></td></tr><tr><td class='line-number'><a name='L3671' href='#L3671'><pre>3671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3672' href='#L3672'><pre>3672</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  const auto &amp;Options = MF.getTarget().Options;</pre></td></tr><tr><td class='line-number'><a name='L3673' href='#L3673'><pre>3673</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3674' href='#L3674'><pre>3674</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  if (!(Flags &amp; MachineInstr::FmNoInfs) &amp;&amp; <div class='tooltip'>!Options.NoInfsFPMath<span class='tooltip-content'>185</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3674' href='#L3674'><span>3674:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>185</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
  Branch (<span class='line-number'><a name='L3674' href='#L3674'><span>3674:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>185</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3674'><span>3674:7</span></a></span>) to (<span class='line-number'><a href='#L3674'><span>3674:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3674:7)
     Condition C2 --> (3674:44)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3675' href='#L3675'><pre>3675</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>    auto OverflowCheckConst =</pre></td></tr><tr><td class='line-number'><a name='L3676' href='#L3676'><pre>3676</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>        B.buildFConstant(Ty, IsExp10 ? <div class='tooltip'>0x1.344136p+5f<span class='tooltip-content'>75</span></div> : <div class='tooltip'>0x1.62e430p+6f<span class='tooltip-content'>110</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3676' href='#L3676'><span>3676:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>110</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3677' href='#L3677'><pre>3677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3678' href='#L3678'><pre>3678</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>    auto Overflow =</pre></td></tr><tr><td class='line-number'><a name='L3679' href='#L3679'><pre>3679</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>        B.buildFCmp(CmpInst::FCMP_OGT, LLT::scalar(1), X, OverflowCheckConst);</pre></td></tr><tr><td class='line-number'><a name='L3680' href='#L3680'><pre>3680</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>    auto Inf = B.buildFConstant(Ty, APFloat::getInf(APFloat::IEEEsingle()));</pre></td></tr><tr><td class='line-number'><a name='L3681' href='#L3681'><pre>3681</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>    R = B.buildSelect(Ty, Overflow, Inf, R, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3682' href='#L3682'><pre>3682</pre></a></td><td class='covered-line'><pre>185</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3683' href='#L3683'><pre>3683</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3684' href='#L3684'><pre>3684</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  B.buildCopy(Dst, R);</pre></td></tr><tr><td class='line-number'><a name='L3685' href='#L3685'><pre>3685</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3686' href='#L3686'><pre>3686</pre></a></td><td class='covered-line'><pre>227</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3687' href='#L3687'><pre>3687</pre></a></td><td class='covered-line'><pre>281</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3688' href='#L3688'><pre>3688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3689' href='#L3689'><pre>3689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFPow(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L3690' href='#L3690'><pre>3690</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>                                       MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L3691' href='#L3691'><pre>3691</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3692' href='#L3692'><pre>3692</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register Src0 = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3693' href='#L3693'><pre>3693</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register Src1 = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3694' href='#L3694'><pre>3694</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  unsigned Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L3695' href='#L3695'><pre>3695</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  LLT Ty = B.getMRI()-&gt;getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L3696' href='#L3696'><pre>3696</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  const LLT F16 = LLT::float16();</pre></td></tr><tr><td class='line-number'><a name='L3697' href='#L3697'><pre>3697</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  const LLT F32 = LLT::float32();</pre></td></tr><tr><td class='line-number'><a name='L3698' href='#L3698'><pre>3698</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3699' href='#L3699'><pre>3699</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  if (Ty == F32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3699' href='#L3699'><span>3699:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>56</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3700' href='#L3700'><pre>3700</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    auto Log = B.buildFLog2(F32, Src0, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3701' href='#L3701'><pre>3701</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    auto Mul = B.buildIntrinsic(Intrinsic::amdgcn_fmul_legacy, {F32})</pre></td></tr><tr><td class='line-number'><a name='L3702' href='#L3702'><pre>3702</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>                   .addUse(Log.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L3703' href='#L3703'><pre>3703</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>                   .addUse(Src1)</pre></td></tr><tr><td class='line-number'><a name='L3704' href='#L3704'><pre>3704</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>                   .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3705' href='#L3705'><pre>3705</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>    B.buildFExp2(Dst, Mul, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3706' href='#L3706'><pre>3706</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  } else <div class='tooltip'>if (<span class='tooltip-content'>56</span></div><div class='tooltip'>Ty == F16<span class='tooltip-content'>56</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3706' href='#L3706'><span>3706:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3707' href='#L3707'><pre>3707</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // There&apos;s no f16 fmul_legacy, so we need to convert for it.</pre></td></tr><tr><td class='line-number'><a name='L3708' href='#L3708'><pre>3708</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    auto Log = B.buildFLog2(F16, Src0, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3709' href='#L3709'><pre>3709</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    auto Ext0 = B.buildFPExt(F32, Log, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3710' href='#L3710'><pre>3710</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    auto Ext1 = B.buildFPExt(F32, Src1, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3711' href='#L3711'><pre>3711</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    auto Mul = B.buildIntrinsic(Intrinsic::amdgcn_fmul_legacy, {F32})</pre></td></tr><tr><td class='line-number'><a name='L3712' href='#L3712'><pre>3712</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>                   .addUse(Ext0.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L3713' href='#L3713'><pre>3713</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>                   .addUse(Ext1.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L3714' href='#L3714'><pre>3714</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>                   .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3715' href='#L3715'><pre>3715</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    B.buildFExp2(Dst, B.buildFPTrunc(F16, Mul), Flags);</pre></td></tr><tr><td class='line-number'><a name='L3716' href='#L3716'><pre>3716</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  } else</pre></td></tr><tr><td class='line-number'><a name='L3717' href='#L3717'><pre>3717</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L3718' href='#L3718'><pre>3718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3719' href='#L3719'><pre>3719</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3720' href='#L3720'><pre>3720</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3721' href='#L3721'><pre>3721</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3722' href='#L3722'><pre>3722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3723' href='#L3723'><pre>3723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Find a source register, ignoring any possible source modifiers.</pre></td></tr><tr><td class='line-number'><a name='L3724' href='#L3724'><pre>3724</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>static Register stripAnySourceMods(Register OrigSrc, MachineRegisterInfo &amp;MRI) {</pre></td></tr><tr><td class='line-number'><a name='L3725' href='#L3725'><pre>3725</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Register ModSrc = OrigSrc;</pre></td></tr><tr><td class='line-number'><a name='L3726' href='#L3726'><pre>3726</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (MachineInstr *SrcFNeg = getOpcodeDef(AMDGPU::G_FNEG, ModSrc, MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3726' href='#L3726'><span>3726:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>20</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3727' href='#L3727'><pre>3727</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    ModSrc = SrcFNeg-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3728' href='#L3728'><pre>3728</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    if (MachineInstr *SrcFAbs = getOpcodeDef(AMDGPU::G_FABS, ModSrc, MRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3728' href='#L3728'><span>3728:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3729' href='#L3729'><pre>3729</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      ModSrc = SrcFAbs-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3730' href='#L3730'><pre>3730</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  } else if (MachineInstr *SrcFAbs = getOpcodeDef(AMDGPU::G_FABS, ModSrc, MRI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3730' href='#L3730'><span>3730:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3731' href='#L3731'><pre>3731</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    ModSrc = SrcFAbs-&gt;getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3732' href='#L3732'><pre>3732</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  return ModSrc;</pre></td></tr><tr><td class='line-number'><a name='L3733' href='#L3733'><pre>3733</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3734' href='#L3734'><pre>3734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3735' href='#L3735'><pre>3735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFFloor(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L3736' href='#L3736'><pre>3736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L3737' href='#L3737'><pre>3737</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>                                         MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L3738' href='#L3738'><pre>3738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3739' href='#L3739'><pre>3739</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  const LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L3740' href='#L3740'><pre>3740</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  const LLT F64 = LLT::float64();</pre></td></tr><tr><td class='line-number'><a name='L3741' href='#L3741'><pre>3741</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3742' href='#L3742'><pre>3742</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Register OrigSrc = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3743' href='#L3743'><pre>3743</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  unsigned Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L3744' href='#L3744'><pre>3744</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  assert(ST.hasFractBug() &amp;&amp; MRI.getType(Dst) == F64 &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L3745' href='#L3745'><pre>3745</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>         &quot;this should not have been custom lowered&quot;);</pre></td></tr><tr><td class='line-number'><a name='L3746' href='#L3746'><pre>3746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3747' href='#L3747'><pre>3747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // V_FRACT is buggy on SI, so the F32 version is never used and (x-floor(x))</pre></td></tr><tr><td class='line-number'><a name='L3748' href='#L3748'><pre>3748</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is used instead. However, SI doesn&apos;t have V_FLOOR_F64, so the most</pre></td></tr><tr><td class='line-number'><a name='L3749' href='#L3749'><pre>3749</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // efficient way to implement it is using V_FRACT_F64. The workaround for the</pre></td></tr><tr><td class='line-number'><a name='L3750' href='#L3750'><pre>3750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // V_FRACT bug is:</pre></td></tr><tr><td class='line-number'><a name='L3751' href='#L3751'><pre>3751</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    fract(x) = isnan(x) ? x : min(V_FRACT(x), 0.99999999999999999)</pre></td></tr><tr><td class='line-number'><a name='L3752' href='#L3752'><pre>3752</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3753' href='#L3753'><pre>3753</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Convert floor(x) to (x - fract(x))</pre></td></tr><tr><td class='line-number'><a name='L3754' href='#L3754'><pre>3754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3755' href='#L3755'><pre>3755</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto Fract = B.buildIntrinsic(Intrinsic::amdgcn_fract, {F64})</pre></td></tr><tr><td class='line-number'><a name='L3756' href='#L3756'><pre>3756</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>                   .addUse(OrigSrc)</pre></td></tr><tr><td class='line-number'><a name='L3757' href='#L3757'><pre>3757</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>                   .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L3758' href='#L3758'><pre>3758</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3759' href='#L3759'><pre>3759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Give source modifier matching some assistance before obscuring a foldable</pre></td></tr><tr><td class='line-number'><a name='L3760' href='#L3760'><pre>3760</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // pattern.</pre></td></tr><tr><td class='line-number'><a name='L3761' href='#L3761'><pre>3761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3762' href='#L3762'><pre>3762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: We can avoid the neg on the fract? The input sign to fract</pre></td></tr><tr><td class='line-number'><a name='L3763' href='#L3763'><pre>3763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // shouldn&apos;t matter?</pre></td></tr><tr><td class='line-number'><a name='L3764' href='#L3764'><pre>3764</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Register ModSrc = stripAnySourceMods(OrigSrc, MRI);</pre></td></tr><tr><td class='line-number'><a name='L3765' href='#L3765'><pre>3765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3766' href='#L3766'><pre>3766</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto Const =</pre></td></tr><tr><td class='line-number'><a name='L3767' href='#L3767'><pre>3767</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      B.buildFConstant(F64, llvm::bit_cast&lt;double&gt;(0x3fefffffffffffff));</pre></td></tr><tr><td class='line-number'><a name='L3768' href='#L3768'><pre>3768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3769' href='#L3769'><pre>3769</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Register Min = MRI.createGenericVirtualRegister(F64);</pre></td></tr><tr><td class='line-number'><a name='L3770' href='#L3770'><pre>3770</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3771' href='#L3771'><pre>3771</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We don&apos;t need to concern ourselves with the snan handling difference, so</pre></td></tr><tr><td class='line-number'><a name='L3772' href='#L3772'><pre>3772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // use the one which will directly select.</pre></td></tr><tr><td class='line-number'><a name='L3773' href='#L3773'><pre>3773</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = B.getMF().getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L3774' href='#L3774'><pre>3774</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (MFI-&gt;getMode().IEEE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3774' href='#L3774'><span>3774:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3775' href='#L3775'><pre>3775</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    B.buildFMinNumIEEE(Min, Fract, Const, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3776' href='#L3776'><pre>3776</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L3777' href='#L3777'><pre>3777</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    B.buildFMinNum(Min, Fract, Const, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3778' href='#L3778'><pre>3778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3779' href='#L3779'><pre>3779</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Register CorrectedFract = Min;</pre></td></tr><tr><td class='line-number'><a name='L3780' href='#L3780'><pre>3780</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  if (!MI.getFlag(MachineInstr::FmNoNans)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3780' href='#L3780'><span>3780:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3781' href='#L3781'><pre>3781</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    auto IsNan = B.buildFCmp(CmpInst::FCMP_ORD, S1, ModSrc, ModSrc, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3782' href='#L3782'><pre>3782</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>    CorrectedFract = B.buildSelect(F64, IsNan, ModSrc, Min, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3783' href='#L3783'><pre>3783</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3784' href='#L3784'><pre>3784</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3785' href='#L3785'><pre>3785</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto NegFract = B.buildFNeg(F64, CorrectedFract, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3786' href='#L3786'><pre>3786</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  B.buildFAdd(Dst, OrigSrc, NegFract, Flags);</pre></td></tr><tr><td class='line-number'><a name='L3787' href='#L3787'><pre>3787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3788' href='#L3788'><pre>3788</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3789' href='#L3789'><pre>3789</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3790' href='#L3790'><pre>3790</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3791' href='#L3791'><pre>3791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3792' href='#L3792'><pre>3792</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Turn an illegal packed v2s16 build vector into bit operations.</pre></td></tr><tr><td class='line-number'><a name='L3793' href='#L3793'><pre>3793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// TODO: This should probably be a bitcast action in LegalizerHelper.</pre></td></tr><tr><td class='line-number'><a name='L3794' href='#L3794'><pre>3794</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeBuildVector(</pre></td></tr><tr><td class='line-number'><a name='L3795' href='#L3795'><pre>3795</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L3796' href='#L3796'><pre>3796</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3797' href='#L3797'><pre>3797</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L3798' href='#L3798'><pre>3798</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  const LLT S16 = LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L3799' href='#L3799'><pre>3799</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  assert(MRI.getType(Dst) == LLT::fixed_vector(2, 16));</pre></td></tr><tr><td class='line-number'><a name='L3800' href='#L3800'><pre>3800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3801' href='#L3801'><pre>3801</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  Register Src0 = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3802' href='#L3802'><pre>3802</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  Register Src1 = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L3803' href='#L3803'><pre>3803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3804' href='#L3804'><pre>3804</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  if (MI.getOpcode() == AMDGPU::G_BUILD_VECTOR_TRUNC) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3804' href='#L3804'><span>3804:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3805' href='#L3805'><pre>3805</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    assert(MRI.getType(Src0) == S32);</pre></td></tr><tr><td class='line-number'><a name='L3806' href='#L3806'><pre>3806</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    Src0 = B.buildTrunc(S16, MI.getOperand(1).getReg()).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3807' href='#L3807'><pre>3807</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    Src1 = B.buildTrunc(S16, MI.getOperand(2).getReg()).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3808' href='#L3808'><pre>3808</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3809' href='#L3809'><pre>3809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3810' href='#L3810'><pre>3810</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  auto Merge = B.buildMergeLikeInstr(S32, {Src0, Src1});</pre></td></tr><tr><td class='line-number'><a name='L3811' href='#L3811'><pre>3811</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  B.buildBitcast(Dst, Merge);</pre></td></tr><tr><td class='line-number'><a name='L3812' href='#L3812'><pre>3812</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3813' href='#L3813'><pre>3813</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L3814' href='#L3814'><pre>3814</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L3815' href='#L3815'><pre>3815</pre></a></td><td class='covered-line'><pre>2.03k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L3816' href='#L3816'><pre>3816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3817' href='#L3817'><pre>3817</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Build a big integer multiply or multiply-add using MAD_64_32 instructions.</pre></td></tr><tr><td class='line-number'><a name='L3818' href='#L3818'><pre>3818</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3819' href='#L3819'><pre>3819</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Source and accumulation registers must all be 32-bits.</pre></td></tr><tr><td class='line-number'><a name='L3820' href='#L3820'><pre>3820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3821' href='#L3821'><pre>3821</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// TODO: When the multiply is uniform, we should produce a code sequence</pre></td></tr><tr><td class='line-number'><a name='L3822' href='#L3822'><pre>3822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// that is better suited to instruction selection on the SALU. Instead of</pre></td></tr><tr><td class='line-number'><a name='L3823' href='#L3823'><pre>3823</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the outer loop going over parts of the result, the outer loop should go</pre></td></tr><tr><td class='line-number'><a name='L3824' href='#L3824'><pre>3824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// over parts of one of the factors. This should result in instruction</pre></td></tr><tr><td class='line-number'><a name='L3825' href='#L3825'><pre>3825</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// selection that makes full use of S_ADDC_U32 instructions.</pre></td></tr><tr><td class='line-number'><a name='L3826' href='#L3826'><pre>3826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPULegalizerInfo::buildMultiply(LegalizerHelper &amp;Helper,</pre></td></tr><tr><td class='line-number'><a name='L3827' href='#L3827'><pre>3827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        MutableArrayRef&lt;Register&gt; Accum,</pre></td></tr><tr><td class='line-number'><a name='L3828' href='#L3828'><pre>3828</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        ArrayRef&lt;Register&gt; Src0,</pre></td></tr><tr><td class='line-number'><a name='L3829' href='#L3829'><pre>3829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        ArrayRef&lt;Register&gt; Src1,</pre></td></tr><tr><td class='line-number'><a name='L3830' href='#L3830'><pre>3830</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        bool UsePartialMad64_32,</pre></td></tr><tr><td class='line-number'><a name='L3831' href='#L3831'><pre>3831</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>                                        bool SeparateOddAlignedProducts) const {</pre></td></tr><tr><td class='line-number'><a name='L3832' href='#L3832'><pre>3832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use (possibly empty) vectors of S1 registers to represent the set of</pre></td></tr><tr><td class='line-number'><a name='L3833' href='#L3833'><pre>3833</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // carries from one pair of positions to the next.</pre></td></tr><tr><td class='line-number'><a name='L3834' href='#L3834'><pre>3834</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  using Carry = SmallVector&lt;Register, 2&gt;;</pre></td></tr><tr><td class='line-number'><a name='L3835' href='#L3835'><pre>3835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3836' href='#L3836'><pre>3836</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B = Helper.MIRBuilder;</pre></td></tr><tr><td class='line-number'><a name='L3837' href='#L3837'><pre>3837</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  GISelKnownBits &amp;KB = *Helper.getKnownBits();</pre></td></tr><tr><td class='line-number'><a name='L3838' href='#L3838'><pre>3838</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3839' href='#L3839'><pre>3839</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  const LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L3840' href='#L3840'><pre>3840</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L3841' href='#L3841'><pre>3841</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L3842' href='#L3842'><pre>3842</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3843' href='#L3843'><pre>3843</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  Register Zero32;</pre></td></tr><tr><td class='line-number'><a name='L3844' href='#L3844'><pre>3844</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  Register Zero64;</pre></td></tr><tr><td class='line-number'><a name='L3845' href='#L3845'><pre>3845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3846' href='#L3846'><pre>3846</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  auto getZero32 = [&amp;]() -&gt; Register {</pre></td></tr><tr><td class='line-number'><a name='L3847' href='#L3847'><pre>3847</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    if (!Zero32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3847' href='#L3847'><span>3847:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3848' href='#L3848'><pre>3848</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Zero32 = B.buildConstant(S32, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3849' href='#L3849'><pre>3849</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    return Zero32;</pre></td></tr><tr><td class='line-number'><a name='L3850' href='#L3850'><pre>3850</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L3851' href='#L3851'><pre>3851</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>  auto getZero64 = [&amp;]() -&gt; Register {</pre></td></tr><tr><td class='line-number'><a name='L3852' href='#L3852'><pre>3852</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>    if (!Zero64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3852' href='#L3852'><span>3852:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>622</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3853' href='#L3853'><pre>3853</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>      Zero64 = B.buildConstant(S64, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3854' href='#L3854'><pre>3854</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>    return Zero64;</pre></td></tr><tr><td class='line-number'><a name='L3855' href='#L3855'><pre>3855</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L3856' href='#L3856'><pre>3856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3857' href='#L3857'><pre>3857</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  SmallVector&lt;bool, 2&gt; Src0KnownZeros, Src1KnownZeros;</pre></td></tr><tr><td class='line-number'><a name='L3858' href='#L3858'><pre>3858</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; Src0.size(); <div class='tooltip'>++i<span class='tooltip-content'>1.38k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3858' href='#L3858'><span>3858:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.38k</span>, <span class='None'>False</span>: <span class='covered-line'>622</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3859' href='#L3859'><pre>3859</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    Src0KnownZeros.push_back(KB.getKnownBits(Src0[i]).isZero());</pre></td></tr><tr><td class='line-number'><a name='L3860' href='#L3860'><pre>3860</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    Src1KnownZeros.push_back(KB.getKnownBits(Src1[i]).isZero());</pre></td></tr><tr><td class='line-number'><a name='L3861' href='#L3861'><pre>3861</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L3862' href='#L3862'><pre>3862</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3863' href='#L3863'><pre>3863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Merge the given carries into the 32-bit LocalAccum, which is modified</pre></td></tr><tr><td class='line-number'><a name='L3864' href='#L3864'><pre>3864</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in-place.</pre></td></tr><tr><td class='line-number'><a name='L3865' href='#L3865'><pre>3865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3866' href='#L3866'><pre>3866</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Returns the carry-out, which is a single S1 register or null.</pre></td></tr><tr><td class='line-number'><a name='L3867' href='#L3867'><pre>3867</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  auto mergeCarry =</pre></td></tr><tr><td class='line-number'><a name='L3868' href='#L3868'><pre>3868</pre></a></td><td class='covered-line'><pre>763</pre></td><td class='code'><pre>      [&amp;](Register &amp;LocalAccum, const Carry &amp;CarryIn) -&gt; Register {</pre></td></tr><tr><td class='line-number'><a name='L3869' href='#L3869'><pre>3869</pre></a></td><td class='covered-line'><pre>763</pre></td><td class='code'><pre>        if (CarryIn.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3869' href='#L3869'><span>3869:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>715</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3870' href='#L3870'><pre>3870</pre></a></td><td class='covered-line'><pre>715</pre></td><td class='code'><pre>          return Register();</pre></td></tr><tr><td class='line-number'><a name='L3871' href='#L3871'><pre>3871</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3872' href='#L3872'><pre>3872</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        bool HaveCarryOut = true;</pre></td></tr><tr><td class='line-number'><a name='L3873' href='#L3873'><pre>3873</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        Register CarryAccum;</pre></td></tr><tr><td class='line-number'><a name='L3874' href='#L3874'><pre>3874</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        if (CarryIn.size() == 1) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3874' href='#L3874'><span>3874:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3875' href='#L3875'><pre>3875</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          if (</span><span class='red'>!LocalAccum</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3875' href='#L3875'><span>3875:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3876' href='#L3876'><pre>3876</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            LocalAccum = B.buildZExt(S32, CarryIn[0]).getReg(0);</span></pre></td></tr><tr><td class='line-number'><a name='L3877' href='#L3877'><pre>3877</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            return Register();</span></pre></td></tr><tr><td class='line-number'><a name='L3878' href='#L3878'><pre>3878</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L3879' href='#L3879'><pre>3879</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3880' href='#L3880'><pre>3880</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          <span class='red'>CarryAccum = getZero32();</span></pre></td></tr><tr><td class='line-number'><a name='L3881' href='#L3881'><pre>3881</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre><span class='red'>        }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L3882' href='#L3882'><pre>3882</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>          CarryAccum = B.buildZExt(S32, CarryIn[0]).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3883' href='#L3883'><pre>3883</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>          for (unsigned i = 1; i + 1 &lt; CarryIn.size(); <div class='tooltip'>++i<span class='tooltip-content'>84</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3883' href='#L3883'><span>3883:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3884' href='#L3884'><pre>3884</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>            CarryAccum =</pre></td></tr><tr><td class='line-number'><a name='L3885' href='#L3885'><pre>3885</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>                B.buildUAdde(S32, S1, CarryAccum, getZero32(), CarryIn[i])</pre></td></tr><tr><td class='line-number'><a name='L3886' href='#L3886'><pre>3886</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>                    .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3887' href='#L3887'><pre>3887</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L3888' href='#L3888'><pre>3888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3889' href='#L3889'><pre>3889</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>          if (!LocalAccum) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3889' href='#L3889'><span>3889:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3890' href='#L3890'><pre>3890</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            LocalAccum = getZero32();</span></pre></td></tr><tr><td class='line-number'><a name='L3891' href='#L3891'><pre>3891</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            HaveCarryOut = false;</span></pre></td></tr><tr><td class='line-number'><a name='L3892' href='#L3892'><pre>3892</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          }</span></pre></td></tr><tr><td class='line-number'><a name='L3893' href='#L3893'><pre>3893</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L3894' href='#L3894'><pre>3894</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3895' href='#L3895'><pre>3895</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        auto Add =</pre></td></tr><tr><td class='line-number'><a name='L3896' href='#L3896'><pre>3896</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>            B.buildUAdde(S32, S1, CarryAccum, LocalAccum, CarryIn.back());</pre></td></tr><tr><td class='line-number'><a name='L3897' href='#L3897'><pre>3897</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        LocalAccum = Add.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3898' href='#L3898'><pre>3898</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        return HaveCarryOut ? Add.getReg(1) : <div class='tooltip'><span class='red'>Register()</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3898' href='#L3898'><span>3898:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3899' href='#L3899'><pre>3899</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>      };</pre></td></tr><tr><td class='line-number'><a name='L3900' href='#L3900'><pre>3900</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3901' href='#L3901'><pre>3901</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Build a multiply-add chain to compute</pre></td></tr><tr><td class='line-number'><a name='L3902' href='#L3902'><pre>3902</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3903' href='#L3903'><pre>3903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   LocalAccum + (partial products at DstIndex)</pre></td></tr><tr><td class='line-number'><a name='L3904' href='#L3904'><pre>3904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //       + (opportunistic subset of CarryIn)</pre></td></tr><tr><td class='line-number'><a name='L3905' href='#L3905'><pre>3905</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3906' href='#L3906'><pre>3906</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // LocalAccum is an array of one or two 32-bit registers that are updated</pre></td></tr><tr><td class='line-number'><a name='L3907' href='#L3907'><pre>3907</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in-place. The incoming registers may be null.</pre></td></tr><tr><td class='line-number'><a name='L3908' href='#L3908'><pre>3908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3909' href='#L3909'><pre>3909</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In some edge cases, carry-ins can be consumed &quot;for free&quot;. In that case,</pre></td></tr><tr><td class='line-number'><a name='L3910' href='#L3910'><pre>3910</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the consumed carry bits are removed from CarryIn in-place.</pre></td></tr><tr><td class='line-number'><a name='L3911' href='#L3911'><pre>3911</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  auto buildMadChain =</pre></td></tr><tr><td class='line-number'><a name='L3912' href='#L3912'><pre>3912</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>      [&amp;](MutableArrayRef&lt;Register&gt; LocalAccum, unsigned DstIndex, Carry &amp;CarryIn)</pre></td></tr><tr><td class='line-number'><a name='L3913' href='#L3913'><pre>3913</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>          -&gt; Carry {</pre></td></tr><tr><td class='line-number'><a name='L3914' href='#L3914'><pre>3914</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>        assert((DstIndex + 1 &lt; Accum.size() &amp;&amp; LocalAccum.size() == 2) ||</pre></td></tr><tr><td class='line-number'><a name='L3915' href='#L3915'><pre>3915</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>               (DstIndex + 1 &gt;= Accum.size() &amp;&amp; LocalAccum.size() == 1));</pre></td></tr><tr><td class='line-number'><a name='L3916' href='#L3916'><pre>3916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3917' href='#L3917'><pre>3917</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>        Carry CarryOut;</pre></td></tr><tr><td class='line-number'><a name='L3918' href='#L3918'><pre>3918</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>        unsigned j0 = 0;</pre></td></tr><tr><td class='line-number'><a name='L3919' href='#L3919'><pre>3919</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3920' href='#L3920'><pre>3920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Use plain 32-bit multiplication for the most significant part of the</pre></td></tr><tr><td class='line-number'><a name='L3921' href='#L3921'><pre>3921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // result by default.</pre></td></tr><tr><td class='line-number'><a name='L3922' href='#L3922'><pre>3922</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>        if (LocalAccum.size() == 1 &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3922' href='#L3922'><span>3922:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>622</span>, <span class='None'>False</span>: <span class='covered-line'>763</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3923' href='#L3923'><pre>3923</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>            <div class='tooltip'>(<span class='tooltip-content'>622</span></div><div class='tooltip'>!UsePartialMad64_32<span class='tooltip-content'>622</span></div> || <div class='tooltip'>!CarryIn.empty()<span class='tooltip-content'>411</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3923' href='#L3923'><span>3923:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>211</span>, <span class='None'>False</span>: <span class='covered-line'>411</span>]
  Branch (<span class='line-number'><a name='L3923' href='#L3923'><span>3923:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>385</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3922'><span>3922:13</span></a></span>) to (<span class='line-number'><a href='#L3922'><span>3923:54</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (3922:13)
     Condition C2 --> (3923:14)
     Condition C3 --> (3923:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3924' href='#L3924'><pre>3924</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>          do {</pre></td></tr><tr><td class='line-number'><a name='L3925' href='#L3925'><pre>3925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // Skip multiplication if one of the operands is 0</pre></td></tr><tr><td class='line-number'><a name='L3926' href='#L3926'><pre>3926</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>            unsigned j1 = DstIndex - j0;</pre></td></tr><tr><td class='line-number'><a name='L3927' href='#L3927'><pre>3927</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>            if (Src0KnownZeros[j0] || <div class='tooltip'>Src1KnownZeros[j1]<span class='tooltip-content'>538</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3927' href='#L3927'><span>3927:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>538</span>]
  Branch (<span class='line-number'><a name='L3927' href='#L3927'><span>3927:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>520</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3927'><span>3927:17</span></a></span>) to (<span class='line-number'><a href='#L3927'><span>3927:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3927:17)
     Condition C2 --> (3927:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3928' href='#L3928'><pre>3928</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>              ++j0;</pre></td></tr><tr><td class='line-number'><a name='L3929' href='#L3929'><pre>3929</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>              continue;</pre></td></tr><tr><td class='line-number'><a name='L3930' href='#L3930'><pre>3930</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L3931' href='#L3931'><pre>3931</pre></a></td><td class='covered-line'><pre>520</pre></td><td class='code'><pre>            auto Mul = B.buildMul(S32, Src0[j0], Src1[j1]);</pre></td></tr><tr><td class='line-number'><a name='L3932' href='#L3932'><pre>3932</pre></a></td><td class='covered-line'><pre>520</pre></td><td class='code'><pre>            if (!LocalAccum[0] || <div class='tooltip'>KB.getKnownBits(LocalAccum[0]).isZero()<span class='tooltip-content'>511</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3932' href='#L3932'><span>3932:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>502</span>]
  Branch (<span class='line-number'><a name='L3932' href='#L3932'><span>3932:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>511</span>]
  Branch (<span class='line-number'><a name='L3932' href='#L3932'><span>3932:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>502</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3932'><span>3932:17</span></a></span>) to (<span class='line-number'><a href='#L3932'><span>3932:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3932:17)
     Condition C2 --> (3932:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3933' href='#L3933'><pre>3933</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>              LocalAccum[0] = Mul.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3934' href='#L3934'><pre>3934</pre></a></td><td class='covered-line'><pre>502</pre></td><td class='code'><pre>            } else {</pre></td></tr><tr><td class='line-number'><a name='L3935' href='#L3935'><pre>3935</pre></a></td><td class='covered-line'><pre>502</pre></td><td class='code'><pre>              if (CarryIn.empty()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3935' href='#L3935'><span>3935:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>368</span>, <span class='None'>False</span>: <span class='covered-line'>134</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3936' href='#L3936'><pre>3936</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>                LocalAccum[0] = B.buildAdd(S32, LocalAccum[0], Mul).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3937' href='#L3937'><pre>3937</pre></a></td><td class='covered-line'><pre>368</pre></td><td class='code'><pre>              } else {</pre></td></tr><tr><td class='line-number'><a name='L3938' href='#L3938'><pre>3938</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>                LocalAccum[0] =</pre></td></tr><tr><td class='line-number'><a name='L3939' href='#L3939'><pre>3939</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>                    B.buildUAdde(S32, S1, LocalAccum[0], Mul, CarryIn.back())</pre></td></tr><tr><td class='line-number'><a name='L3940' href='#L3940'><pre>3940</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>                        .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3941' href='#L3941'><pre>3941</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>                CarryIn.pop_back();</pre></td></tr><tr><td class='line-number'><a name='L3942' href='#L3942'><pre>3942</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>              }</pre></td></tr><tr><td class='line-number'><a name='L3943' href='#L3943'><pre>3943</pre></a></td><td class='covered-line'><pre>502</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L3944' href='#L3944'><pre>3944</pre></a></td><td class='covered-line'><pre>520</pre></td><td class='code'><pre>            ++j0;</pre></td></tr><tr><td class='line-number'><a name='L3945' href='#L3945'><pre>3945</pre></a></td><td class='covered-line'><pre>559</pre></td><td class='code'><pre>          } while (j0 &lt;= DstIndex &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>348</span></div><div class='tooltip'>!UsePartialMad64_32<span class='tooltip-content'>348</span></div> || <div class='tooltip'>!CarryIn.empty()<span class='tooltip-content'>80</span></div>));</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3945' href='#L3945'><span>3945:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>348</span>, <span class='None'>False</span>: <span class='covered-line'>211</span>]
  Branch (<span class='line-number'><a name='L3945' href='#L3945'><span>3945:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>268</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
  Branch (<span class='line-number'><a name='L3945' href='#L3945'><span>3945:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3945'><span>3945:20</span></a></span>) to (<span class='line-number'><a href='#L3945'><span>3945:79</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (3945:20)
     Condition C2 --> (3945:39)
     Condition C3 --> (3945:62)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3946' href='#L3946'><pre>3946</pre></a></td><td class='covered-line'><pre>237</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L3947' href='#L3947'><pre>3947</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3948' href='#L3948'><pre>3948</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Build full 64-bit multiplies.</pre></td></tr><tr><td class='line-number'><a name='L3949' href='#L3949'><pre>3949</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>        if (j0 &lt;= DstIndex) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3949' href='#L3949'><span>3949:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.17k</span>, <span class='None'>False</span>: <span class='covered-line'>211</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3950' href='#L3950'><pre>3950</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>          bool HaveSmallAccum = false;</pre></td></tr><tr><td class='line-number'><a name='L3951' href='#L3951'><pre>3951</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>          Register Tmp;</pre></td></tr><tr><td class='line-number'><a name='L3952' href='#L3952'><pre>3952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3953' href='#L3953'><pre>3953</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>          if (LocalAccum[0]) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3953' href='#L3953'><span>3953:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>470</span>, <span class='None'>False</span>: <span class='covered-line'>704</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3954' href='#L3954'><pre>3954</pre></a></td><td class='covered-line'><pre>470</pre></td><td class='code'><pre>            if (LocalAccum.size() == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3954' href='#L3954'><span>3954:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>391</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3955' href='#L3955'><pre>3955</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>              Tmp = B.buildAnyExt(S64, LocalAccum[0]).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3956' href='#L3956'><pre>3956</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>              HaveSmallAccum = true;</pre></td></tr><tr><td class='line-number'><a name='L3957' href='#L3957'><pre>3957</pre></a></td><td class='covered-line'><pre>391</pre></td><td class='code'><pre>            } else <div class='tooltip'>if (<span class='tooltip-content'>79</span></div><div class='tooltip'>LocalAccum[1]<span class='tooltip-content'>79</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3957' href='#L3957'><span>3957:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3958' href='#L3958'><pre>3958</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>              Tmp = B.buildMergeLikeInstr(S64, LocalAccum).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3959' href='#L3959'><pre>3959</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>              HaveSmallAccum = false;</pre></td></tr><tr><td class='line-number'><a name='L3960' href='#L3960'><pre>3960</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>            } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L3961' href='#L3961'><pre>3961</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              Tmp = B.buildZExt(S64, LocalAccum[0]).getReg(0);</span></pre></td></tr><tr><td class='line-number'><a name='L3962' href='#L3962'><pre>3962</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>              HaveSmallAccum = true;</span></pre></td></tr><tr><td class='line-number'><a name='L3963' href='#L3963'><pre>3963</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>            }</span></pre></td></tr><tr><td class='line-number'><a name='L3964' href='#L3964'><pre>3964</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>          } else {</pre></td></tr><tr><td class='line-number'><a name='L3965' href='#L3965'><pre>3965</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>            assert(LocalAccum.size() == 1 || !LocalAccum[1]);</pre></td></tr><tr><td class='line-number'><a name='L3966' href='#L3966'><pre>3966</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>            Tmp = getZero64();</pre></td></tr><tr><td class='line-number'><a name='L3967' href='#L3967'><pre>3967</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>            HaveSmallAccum = true;</pre></td></tr><tr><td class='line-number'><a name='L3968' href='#L3968'><pre>3968</pre></a></td><td class='covered-line'><pre>704</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L3969' href='#L3969'><pre>3969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3970' href='#L3970'><pre>3970</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>          <div class='tooltip'>do <span class='tooltip-content'>1.17k</span></div>{</pre></td></tr><tr><td class='line-number'><a name='L3971' href='#L3971'><pre>3971</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>            unsigned j1 = DstIndex - j0;</pre></td></tr><tr><td class='line-number'><a name='L3972' href='#L3972'><pre>3972</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>            if (Src0KnownZeros[j0] || <div class='tooltip'>Src1KnownZeros[j1]<span class='tooltip-content'>1.88k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3972' href='#L3972'><span>3972:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>1.88k</span>]
  Branch (<span class='line-number'><a name='L3972' href='#L3972'><span>3972:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>1.85k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L3972'><span>3972:17</span></a></span>) to (<span class='line-number'><a href='#L3972'><span>3972:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (3972:17)
     Condition C2 --> (3972:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L3973' href='#L3973'><pre>3973</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>              ++j0;</pre></td></tr><tr><td class='line-number'><a name='L3974' href='#L3974'><pre>3974</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>              continue;</pre></td></tr><tr><td class='line-number'><a name='L3975' href='#L3975'><pre>3975</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L3976' href='#L3976'><pre>3976</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>            auto Mad = B.buildInstr(AMDGPU::G_AMDGPU_MAD_U64_U32, {S64, S1},</pre></td></tr><tr><td class='line-number'><a name='L3977' href='#L3977'><pre>3977</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>                                    {Src0[j0], Src1[j1], Tmp});</pre></td></tr><tr><td class='line-number'><a name='L3978' href='#L3978'><pre>3978</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>            Tmp = Mad.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3979' href='#L3979'><pre>3979</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>            if (!HaveSmallAccum)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3979' href='#L3979'><span>3979:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>791</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3980' href='#L3980'><pre>3980</pre></a></td><td class='covered-line'><pre>791</pre></td><td class='code'><pre>              CarryOut.push_back(Mad.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L3981' href='#L3981'><pre>3981</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>            HaveSmallAccum = false;</pre></td></tr><tr><td class='line-number'><a name='L3982' href='#L3982'><pre>3982</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3983' href='#L3983'><pre>3983</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>            ++j0;</pre></td></tr><tr><td class='line-number'><a name='L3984' href='#L3984'><pre>3984</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>          } while (j0 &lt;= DstIndex);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3984' href='#L3984'><span>3984:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>762</span>, <span class='None'>False</span>: <span class='covered-line'>1.17k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3985' href='#L3985'><pre>3985</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3986' href='#L3986'><pre>3986</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>          auto Unmerge = B.buildUnmerge(S32, Tmp);</pre></td></tr><tr><td class='line-number'><a name='L3987' href='#L3987'><pre>3987</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>          LocalAccum[0] = Unmerge.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L3988' href='#L3988'><pre>3988</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>          if (LocalAccum.size() &gt; 1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L3988' href='#L3988'><span>3988:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>763</span>, <span class='None'>False</span>: <span class='covered-line'>411</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L3989' href='#L3989'><pre>3989</pre></a></td><td class='covered-line'><pre>763</pre></td><td class='code'><pre>            LocalAccum[1] = Unmerge.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L3990' href='#L3990'><pre>3990</pre></a></td><td class='covered-line'><pre>1.17k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L3991' href='#L3991'><pre>3991</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3992' href='#L3992'><pre>3992</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>        return CarryOut;</pre></td></tr><tr><td class='line-number'><a name='L3993' href='#L3993'><pre>3993</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>      };</pre></td></tr><tr><td class='line-number'><a name='L3994' href='#L3994'><pre>3994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L3995' href='#L3995'><pre>3995</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Outer multiply loop, iterating over destination parts from least</pre></td></tr><tr><td class='line-number'><a name='L3996' href='#L3996'><pre>3996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // significant to most significant parts.</pre></td></tr><tr><td class='line-number'><a name='L3997' href='#L3997'><pre>3997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L3998' href='#L3998'><pre>3998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The columns of the following diagram correspond to the destination parts</pre></td></tr><tr><td class='line-number'><a name='L3999' href='#L3999'><pre>3999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // affected by one iteration of the outer loop (ignoring boundary</pre></td></tr><tr><td class='line-number'><a name='L4000' href='#L4000'><pre>4000</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // conditions).</pre></td></tr><tr><td class='line-number'><a name='L4001' href='#L4001'><pre>4001</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L4002' href='#L4002'><pre>4002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Dest index relative to 2 * i:      1 0 -1</pre></td></tr><tr><td class='line-number'><a name='L4003' href='#L4003'><pre>4003</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //                                      ------</pre></td></tr><tr><td class='line-number'><a name='L4004' href='#L4004'><pre>4004</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Carries from previous iteration:     e o</pre></td></tr><tr><td class='line-number'><a name='L4005' href='#L4005'><pre>4005</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Even-aligned partial product sum:  E E .</pre></td></tr><tr><td class='line-number'><a name='L4006' href='#L4006'><pre>4006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   Odd-aligned partial product sum:     O O</pre></td></tr><tr><td class='line-number'><a name='L4007' href='#L4007'><pre>4007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L4008' href='#L4008'><pre>4008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // &apos;o&apos; is OddCarry, &apos;e&apos; is EvenCarry.</pre></td></tr><tr><td class='line-number'><a name='L4009' href='#L4009'><pre>4009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // EE and OO are computed from partial products via buildMadChain and use</pre></td></tr><tr><td class='line-number'><a name='L4010' href='#L4010'><pre>4010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // accumulation where possible and appropriate.</pre></td></tr><tr><td class='line-number'><a name='L4011' href='#L4011'><pre>4011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L4012' href='#L4012'><pre>4012</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  Register SeparateOddCarry;</pre></td></tr><tr><td class='line-number'><a name='L4013' href='#L4013'><pre>4013</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  Carry EvenCarry;</pre></td></tr><tr><td class='line-number'><a name='L4014' href='#L4014'><pre>4014</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  Carry OddCarry;</pre></td></tr><tr><td class='line-number'><a name='L4015' href='#L4015'><pre>4015</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4016' href='#L4016'><pre>4016</pre></a></td><td class='covered-line'><pre>1.92k</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt;= Accum.size() / 2; <div class='tooltip'>++i<span class='tooltip-content'>1.30k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4016' href='#L4016'><span>4016:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.30k</span>, <span class='None'>False</span>: <span class='covered-line'>622</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4017' href='#L4017'><pre>4017</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    Carry OddCarryIn = std::move(OddCarry);</pre></td></tr><tr><td class='line-number'><a name='L4018' href='#L4018'><pre>4018</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    Carry EvenCarryIn = std::move(EvenCarry);</pre></td></tr><tr><td class='line-number'><a name='L4019' href='#L4019'><pre>4019</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    OddCarry.clear();</pre></td></tr><tr><td class='line-number'><a name='L4020' href='#L4020'><pre>4020</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    EvenCarry.clear();</pre></td></tr><tr><td class='line-number'><a name='L4021' href='#L4021'><pre>4021</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4022' href='#L4022'><pre>4022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Partial products at offset 2 * i.</pre></td></tr><tr><td class='line-number'><a name='L4023' href='#L4023'><pre>4023</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    if (2 * i &lt; Accum.size()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4023' href='#L4023'><span>4023:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>701</span>, <span class='None'>False</span>: <span class='covered-line'>605</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4024' href='#L4024'><pre>4024</pre></a></td><td class='covered-line'><pre>701</pre></td><td class='code'><pre>      auto LocalAccum = Accum.drop_front(2 * i).take_front(2);</pre></td></tr><tr><td class='line-number'><a name='L4025' href='#L4025'><pre>4025</pre></a></td><td class='covered-line'><pre>701</pre></td><td class='code'><pre>      EvenCarry = buildMadChain(LocalAccum, 2 * i, EvenCarryIn);</pre></td></tr><tr><td class='line-number'><a name='L4026' href='#L4026'><pre>4026</pre></a></td><td class='covered-line'><pre>701</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4027' href='#L4027'><pre>4027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4028' href='#L4028'><pre>4028</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Partial products at offset 2 * i - 1.</pre></td></tr><tr><td class='line-number'><a name='L4029' href='#L4029'><pre>4029</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    if (i &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4029' href='#L4029'><span>4029:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>684</span>, <span class='None'>False</span>: <span class='covered-line'>622</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4030' href='#L4030'><pre>4030</pre></a></td><td class='covered-line'><pre>684</pre></td><td class='code'><pre>      if (!SeparateOddAlignedProducts) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4030' href='#L4030'><span>4030:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>672</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4031' href='#L4031'><pre>4031</pre></a></td><td class='covered-line'><pre>672</pre></td><td class='code'><pre>        auto LocalAccum = Accum.drop_front(2 * i - 1).take_front(2);</pre></td></tr><tr><td class='line-number'><a name='L4032' href='#L4032'><pre>4032</pre></a></td><td class='covered-line'><pre>672</pre></td><td class='code'><pre>        OddCarry = buildMadChain(LocalAccum, 2 * i - 1, OddCarryIn);</pre></td></tr><tr><td class='line-number'><a name='L4033' href='#L4033'><pre>4033</pre></a></td><td class='covered-line'><pre>672</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L4034' href='#L4034'><pre>4034</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        bool IsHighest = 2 * i &gt;= Accum.size();</pre></td></tr><tr><td class='line-number'><a name='L4035' href='#L4035'><pre>4035</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        Register SeparateOddOut[2];</pre></td></tr><tr><td class='line-number'><a name='L4036' href='#L4036'><pre>4036</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        auto LocalAccum = MutableArrayRef(SeparateOddOut)</pre></td></tr><tr><td class='line-number'><a name='L4037' href='#L4037'><pre>4037</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                              .take_front(IsHighest ? 1 : <div class='tooltip'><span class='red'>2</span><span class='tooltip-content'>0</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4037' href='#L4037'><span>4037:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4038' href='#L4038'><pre>4038</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        OddCarry = buildMadChain(LocalAccum, 2 * i - 1, OddCarryIn);</pre></td></tr><tr><td class='line-number'><a name='L4039' href='#L4039'><pre>4039</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4040' href='#L4040'><pre>4040</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        MachineInstr *Lo;</pre></td></tr><tr><td class='line-number'><a name='L4041' href='#L4041'><pre>4041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4042' href='#L4042'><pre>4042</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        if (i == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4042' href='#L4042'><span>4042:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4043' href='#L4043'><pre>4043</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          if (!IsHighest)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4043' href='#L4043'><span>4043:15</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4044' href='#L4044'><pre>4044</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>            <span class='red'>Lo = B.buildUAddo(S32, S1, Accum[2 * i - 1], SeparateOddOut[0])</span>;</pre></td></tr><tr><td class='line-number'><a name='L4045' href='#L4045'><pre>4045</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          else</pre></td></tr><tr><td class='line-number'><a name='L4046' href='#L4046'><pre>4046</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>            Lo = B.buildAdd(S32, Accum[2 * i - 1], SeparateOddOut[0]);</pre></td></tr><tr><td class='line-number'><a name='L4047' href='#L4047'><pre>4047</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L4048' href='#L4048'><pre>4048</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          Lo = B.buildUAdde(S32, S1, Accum[2 * i - 1], SeparateOddOut[0],</span></pre></td></tr><tr><td class='line-number'><a name='L4049' href='#L4049'><pre>4049</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                            SeparateOddCarry);</span></pre></td></tr><tr><td class='line-number'><a name='L4050' href='#L4050'><pre>4050</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L4051' href='#L4051'><pre>4051</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        Accum[2 * i - 1] = Lo-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4052' href='#L4052'><pre>4052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4053' href='#L4053'><pre>4053</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        if (!IsHighest) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4053' href='#L4053'><span>4053:13</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4054' href='#L4054'><pre>4054</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          auto Hi = B.buildUAdde(S32, S1, Accum[2 * i], SeparateOddOut[1],</span></pre></td></tr><tr><td class='line-number'><a name='L4055' href='#L4055'><pre>4055</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                Lo-&gt;getOperand(1).getReg());</span></pre></td></tr><tr><td class='line-number'><a name='L4056' href='#L4056'><pre>4056</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          Accum[2 * i] = Hi.getReg(0);</span></pre></td></tr><tr><td class='line-number'><a name='L4057' href='#L4057'><pre>4057</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>          SeparateOddCarry = Hi.getReg(1);</span></pre></td></tr><tr><td class='line-number'><a name='L4058' href='#L4058'><pre>4058</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        }</span></pre></td></tr><tr><td class='line-number'><a name='L4059' href='#L4059'><pre>4059</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L4060' href='#L4060'><pre>4060</pre></a></td><td class='covered-line'><pre>684</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4061' href='#L4061'><pre>4061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4062' href='#L4062'><pre>4062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Add in the carries from the previous iteration</pre></td></tr><tr><td class='line-number'><a name='L4063' href='#L4063'><pre>4063</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>    if (i &gt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4063' href='#L4063'><span>4063:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>684</span>, <span class='None'>False</span>: <span class='covered-line'>622</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4064' href='#L4064'><pre>4064</pre></a></td><td class='covered-line'><pre>684</pre></td><td class='code'><pre>      if (Register CarryOut = mergeCarry(Accum[2 * i - 1], OddCarryIn))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4064' href='#L4064'><span>4064:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>660</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4065' href='#L4065'><pre>4065</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        EvenCarryIn.push_back(CarryOut);</pre></td></tr><tr><td class='line-number'><a name='L4066' href='#L4066'><pre>4066</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4067' href='#L4067'><pre>4067</pre></a></td><td class='covered-line'><pre>684</pre></td><td class='code'><pre>      if (2 * i &lt; Accum.size()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4067' href='#L4067'><span>4067:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>605</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4068' href='#L4068'><pre>4068</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>        if (Register CarryOut = mergeCarry(Accum[2 * i], EvenCarryIn))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4068' href='#L4068'><span>4068:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4069' href='#L4069'><pre>4069</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>          OddCarry.push_back(CarryOut);</pre></td></tr><tr><td class='line-number'><a name='L4070' href='#L4070'><pre>4070</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L4071' href='#L4071'><pre>4071</pre></a></td><td class='covered-line'><pre>684</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4072' href='#L4072'><pre>4072</pre></a></td><td class='covered-line'><pre>1.30k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4073' href='#L4073'><pre>4073</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4074' href='#L4074'><pre>4074</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4075' href='#L4075'><pre>4075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Custom narrowing of wide multiplies using wide multiply-add instructions.</pre></td></tr><tr><td class='line-number'><a name='L4076' href='#L4076'><pre>4076</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L4077' href='#L4077'><pre>4077</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// TODO: If the multiply is followed by an addition, we should attempt to</pre></td></tr><tr><td class='line-number'><a name='L4078' href='#L4078'><pre>4078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// integrate it to make better use of V_MAD_U64_U32&apos;s multiply-add capabilities.</pre></td></tr><tr><td class='line-number'><a name='L4079' href='#L4079'><pre>4079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeMul(LegalizerHelper &amp;Helper,</pre></td></tr><tr><td class='line-number'><a name='L4080' href='#L4080'><pre>4080</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>                                      MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L4081' href='#L4081'><pre>4081</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  assert(ST.hasMad64_32());</pre></td></tr><tr><td class='line-number'><a name='L4082' href='#L4082'><pre>4082</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  assert(MI.getOpcode() == TargetOpcode::G_MUL);</pre></td></tr><tr><td class='line-number'><a name='L4083' href='#L4083'><pre>4083</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4084' href='#L4084'><pre>4084</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B = Helper.MIRBuilder;</pre></td></tr><tr><td class='line-number'><a name='L4085' href='#L4085'><pre>4085</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L4086' href='#L4086'><pre>4086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4087' href='#L4087'><pre>4087</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4088' href='#L4088'><pre>4088</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  Register Src0 = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4089' href='#L4089'><pre>4089</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  Register Src1 = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4090' href='#L4090'><pre>4090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4091' href='#L4091'><pre>4091</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L4092' href='#L4092'><pre>4092</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  assert(Ty.isScalar());</pre></td></tr><tr><td class='line-number'><a name='L4093' href='#L4093'><pre>4093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4094' href='#L4094'><pre>4094</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  unsigned Size = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L4095' href='#L4095'><pre>4095</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  unsigned NumParts = Size / 32;</pre></td></tr><tr><td class='line-number'><a name='L4096' href='#L4096'><pre>4096</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  assert((Size % 32) == 0);</pre></td></tr><tr><td class='line-number'><a name='L4097' href='#L4097'><pre>4097</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  assert(NumParts &gt;= 2);</pre></td></tr><tr><td class='line-number'><a name='L4098' href='#L4098'><pre>4098</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4099' href='#L4099'><pre>4099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Whether to use MAD_64_32 for partial products whose high half is</pre></td></tr><tr><td class='line-number'><a name='L4100' href='#L4100'><pre>4100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // discarded. This avoids some ADD instructions but risks false dependency</pre></td></tr><tr><td class='line-number'><a name='L4101' href='#L4101'><pre>4101</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // stalls on some subtargets in some cases.</pre></td></tr><tr><td class='line-number'><a name='L4102' href='#L4102'><pre>4102</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  const bool UsePartialMad64_32 = ST.getGeneration() &lt; AMDGPUSubtarget::GFX10;</pre></td></tr><tr><td class='line-number'><a name='L4103' href='#L4103'><pre>4103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4104' href='#L4104'><pre>4104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Whether to compute odd-aligned partial products separately. This is</pre></td></tr><tr><td class='line-number'><a name='L4105' href='#L4105'><pre>4105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // advisable on subtargets where the accumulator of MAD_64_32 must be placed</pre></td></tr><tr><td class='line-number'><a name='L4106' href='#L4106'><pre>4106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // in an even-aligned VGPR.</pre></td></tr><tr><td class='line-number'><a name='L4107' href='#L4107'><pre>4107</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  const bool SeparateOddAlignedProducts = ST.hasFullRate64Ops();</pre></td></tr><tr><td class='line-number'><a name='L4108' href='#L4108'><pre>4108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4109' href='#L4109'><pre>4109</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4110' href='#L4110'><pre>4110</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; Src0Parts, Src1Parts;</pre></td></tr><tr><td class='line-number'><a name='L4111' href='#L4111'><pre>4111</pre></a></td><td class='covered-line'><pre>2.00k</pre></td><td class='code'><pre>  for (unsigned i = 0; i &lt; NumParts; <div class='tooltip'>++i<span class='tooltip-content'>1.38k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4111' href='#L4111'><span>4111:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.38k</span>, <span class='None'>False</span>: <span class='covered-line'>622</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4112' href='#L4112'><pre>4112</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    Src0Parts.push_back(MRI.createGenericVirtualRegister(S32));</pre></td></tr><tr><td class='line-number'><a name='L4113' href='#L4113'><pre>4113</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>    Src1Parts.push_back(MRI.createGenericVirtualRegister(S32));</pre></td></tr><tr><td class='line-number'><a name='L4114' href='#L4114'><pre>4114</pre></a></td><td class='covered-line'><pre>1.38k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4115' href='#L4115'><pre>4115</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  B.buildUnmerge(Src0Parts, Src0);</pre></td></tr><tr><td class='line-number'><a name='L4116' href='#L4116'><pre>4116</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  B.buildUnmerge(Src1Parts, Src1);</pre></td></tr><tr><td class='line-number'><a name='L4117' href='#L4117'><pre>4117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4118' href='#L4118'><pre>4118</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  SmallVector&lt;Register, 2&gt; AccumRegs(NumParts);</pre></td></tr><tr><td class='line-number'><a name='L4119' href='#L4119'><pre>4119</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  buildMultiply(Helper, AccumRegs, Src0Parts, Src1Parts, UsePartialMad64_32,</pre></td></tr><tr><td class='line-number'><a name='L4120' href='#L4120'><pre>4120</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>                SeparateOddAlignedProducts);</pre></td></tr><tr><td class='line-number'><a name='L4121' href='#L4121'><pre>4121</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4122' href='#L4122'><pre>4122</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  B.buildMergeLikeInstr(DstReg, AccumRegs);</pre></td></tr><tr><td class='line-number'><a name='L4123' href='#L4123'><pre>4123</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4124' href='#L4124'><pre>4124</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4125' href='#L4125'><pre>4125</pre></a></td><td class='covered-line'><pre>622</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4126' href='#L4126'><pre>4126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4127' href='#L4127'><pre>4127</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Legalize ctlz/cttz to ffbh/ffbl instead of the default legalization to</pre></td></tr><tr><td class='line-number'><a name='L4128' href='#L4128'><pre>4128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// ctlz/cttz_zero_undef. This allows us to fix up the result for the zero input</pre></td></tr><tr><td class='line-number'><a name='L4129' href='#L4129'><pre>4129</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// case with a single min instruction instead of a compare+select.</pre></td></tr><tr><td class='line-number'><a name='L4130' href='#L4130'><pre>4130</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeCTLZ_CTTZ(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L4131' href='#L4131'><pre>4131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L4132' href='#L4132'><pre>4132</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>                                            MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L4133' href='#L4133'><pre>4133</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4134' href='#L4134'><pre>4134</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  Register Src = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4135' href='#L4135'><pre>4135</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L4136' href='#L4136'><pre>4136</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  LLT SrcTy = MRI.getType(Src);</pre></td></tr><tr><td class='line-number'><a name='L4137' href='#L4137'><pre>4137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4138' href='#L4138'><pre>4138</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  unsigned NewOpc = MI.getOpcode() == AMDGPU::G_CTLZ</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4138' href='#L4138'><span>4138:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4139' href='#L4139'><pre>4139</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>                        ? <div class='tooltip'>AMDGPU::G_AMDGPU_FFBH_U32<span class='tooltip-content'>45</span></div></pre></td></tr><tr><td class='line-number'><a name='L4140' href='#L4140'><pre>4140</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>                        : <div class='tooltip'>AMDGPU::G_AMDGPU_FFBL_B32<span class='tooltip-content'>27</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L4141' href='#L4141'><pre>4141</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  auto Tmp = B.buildInstr(NewOpc, {DstTy}, {Src});</pre></td></tr><tr><td class='line-number'><a name='L4142' href='#L4142'><pre>4142</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  B.buildUMin(Dst, Tmp, B.buildConstant(DstTy, SrcTy.getSizeInBits()));</pre></td></tr><tr><td class='line-number'><a name='L4143' href='#L4143'><pre>4143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4144' href='#L4144'><pre>4144</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4145' href='#L4145'><pre>4145</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4146' href='#L4146'><pre>4146</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4147' href='#L4147'><pre>4147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4148' href='#L4148'><pre>4148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check that this is a G_XOR x, -1</pre></td></tr><tr><td class='line-number'><a name='L4149' href='#L4149'><pre>4149</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>static bool isNot(const MachineRegisterInfo &amp;MRI, const MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L4150' href='#L4150'><pre>4150</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>  if (MI.getOpcode() != TargetOpcode::G_XOR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4150' href='#L4150'><span>4150:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>250</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4151' href='#L4151'><pre>4151</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L4152' href='#L4152'><pre>4152</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>  auto ConstVal = getIConstantVRegSExtVal(MI.getOperand(2).getReg(), MRI);</pre></td></tr><tr><td class='line-number'><a name='L4153' href='#L4153'><pre>4153</pre></a></td><td class='covered-line'><pre>250</pre></td><td class='code'><pre>  return ConstVal &amp;&amp; *ConstVal == -1;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4153' href='#L4153'><span>4153:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>250</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L4153' href='#L4153'><span>4153:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>249</span>, <span class='None'>False</span>: <span class='covered-line'>1</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4153'><span>4153:10</span></a></span>) to (<span class='line-number'><a href='#L4153'><span>4153:37</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4153:10)
     Condition C2 --> (4153:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4154' href='#L4154'><pre>4154</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4155' href='#L4155'><pre>4155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4156' href='#L4156'><pre>4156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return the use branch instruction, otherwise null if the usage is invalid.</pre></td></tr><tr><td class='line-number'><a name='L4157' href='#L4157'><pre>4157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static MachineInstr *</pre></td></tr><tr><td class='line-number'><a name='L4158' href='#L4158'><pre>4158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>verifyCFIntrinsic(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineInstr *&amp;Br,</pre></td></tr><tr><td class='line-number'><a name='L4159' href='#L4159'><pre>4159</pre></a></td><td class='covered-line'><pre>401</pre></td><td class='code'><pre>                  MachineBasicBlock *&amp;UncondBrTarget, bool &amp;Negated) {</pre></td></tr><tr><td class='line-number'><a name='L4160' href='#L4160'><pre>4160</pre></a></td><td class='covered-line'><pre>401</pre></td><td class='code'><pre>  Register CondDef = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4161' href='#L4161'><pre>4161</pre></a></td><td class='covered-line'><pre>401</pre></td><td class='code'><pre>  if (!MRI.hasOneNonDBGUse(CondDef))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4161' href='#L4161'><span>4161:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>400</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4162' href='#L4162'><pre>4162</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L4163' href='#L4163'><pre>4163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4164' href='#L4164'><pre>4164</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>  MachineBasicBlock *Parent = MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L4165' href='#L4165'><pre>4165</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>  MachineInstr *UseMI = &amp;*MRI.use_instr_nodbg_begin(CondDef);</pre></td></tr><tr><td class='line-number'><a name='L4166' href='#L4166'><pre>4166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4167' href='#L4167'><pre>4167</pre></a></td><td class='covered-line'><pre>400</pre></td><td class='code'><pre>  if (isNot(MRI, *UseMI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4167' href='#L4167'><span>4167:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>249</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4168' href='#L4168'><pre>4168</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    Register NegatedCond = UseMI-&gt;getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4169' href='#L4169'><pre>4169</pre></a></td><td class='covered-line'><pre>249</pre></td><td class='code'><pre>    if (!MRI.hasOneNonDBGUse(NegatedCond))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4169' href='#L4169'><span>4169:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>248</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4170' href='#L4170'><pre>4170</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L4171' href='#L4171'><pre>4171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4172' href='#L4172'><pre>4172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We&apos;re deleting the def of this value, so we need to remove it.</pre></td></tr><tr><td class='line-number'><a name='L4173' href='#L4173'><pre>4173</pre></a></td><td class='covered-line'><pre>248</pre></td><td class='code'><pre>    eraseInstr(*UseMI, MRI);</pre></td></tr><tr><td class='line-number'><a name='L4174' href='#L4174'><pre>4174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4175' href='#L4175'><pre>4175</pre></a></td><td class='covered-line'><pre>248</pre></td><td class='code'><pre>    UseMI = &amp;*MRI.use_instr_nodbg_begin(NegatedCond);</pre></td></tr><tr><td class='line-number'><a name='L4176' href='#L4176'><pre>4176</pre></a></td><td class='covered-line'><pre>248</pre></td><td class='code'><pre>    Negated = true;</pre></td></tr><tr><td class='line-number'><a name='L4177' href='#L4177'><pre>4177</pre></a></td><td class='covered-line'><pre>248</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4178' href='#L4178'><pre>4178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4179' href='#L4179'><pre>4179</pre></a></td><td class='covered-line'><pre>399</pre></td><td class='code'><pre>  if (UseMI-&gt;getParent() != Parent || <div class='tooltip'>UseMI-&gt;getOpcode() != AMDGPU::G_BRCOND<span class='tooltip-content'>398</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4179' href='#L4179'><span>4179:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>398</span>]
  Branch (<span class='line-number'><a name='L4179' href='#L4179'><span>4179:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>395</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4179'><span>4179:7</span></a></span>) to (<span class='line-number'><a href='#L4179'><span>4179:77</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4179:7)
     Condition C2 --> (4179:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4180' href='#L4180'><pre>4180</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L4181' href='#L4181'><pre>4181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4182' href='#L4182'><pre>4182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make sure the cond br is followed by a G_BR, or is the last instruction.</pre></td></tr><tr><td class='line-number'><a name='L4183' href='#L4183'><pre>4183</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>  MachineBasicBlock::iterator Next = std::next(UseMI-&gt;getIterator());</pre></td></tr><tr><td class='line-number'><a name='L4184' href='#L4184'><pre>4184</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>  if (Next == Parent-&gt;end()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4184' href='#L4184'><span>4184:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>376</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4185' href='#L4185'><pre>4185</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    MachineFunction::iterator NextMBB = std::next(Parent-&gt;getIterator());</pre></td></tr><tr><td class='line-number'><a name='L4186' href='#L4186'><pre>4186</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    if (NextMBB == Parent-&gt;getParent()-&gt;end()) // Illegal intrinsic use.</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4186' href='#L4186'><span>4186:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4187' href='#L4187'><pre>4187</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      return nullptr;</pre></td></tr><tr><td class='line-number'><a name='L4188' href='#L4188'><pre>4188</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    UncondBrTarget = &amp;*NextMBB;</pre></td></tr><tr><td class='line-number'><a name='L4189' href='#L4189'><pre>4189</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L4190' href='#L4190'><pre>4190</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>    if (Next-&gt;getOpcode() != AMDGPU::G_BR)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4190' href='#L4190'><span>4190:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>376</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4191' href='#L4191'><pre>4191</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return nullptr</span>;</pre></td></tr><tr><td class='line-number'><a name='L4192' href='#L4192'><pre>4192</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>    Br = &amp;*Next;</pre></td></tr><tr><td class='line-number'><a name='L4193' href='#L4193'><pre>4193</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>    UncondBrTarget = Br-&gt;getOperand(0).getMBB();</pre></td></tr><tr><td class='line-number'><a name='L4194' href='#L4194'><pre>4194</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4195' href='#L4195'><pre>4195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4196' href='#L4196'><pre>4196</pre></a></td><td class='covered-line'><pre>394</pre></td><td class='code'><pre>  return UseMI;</pre></td></tr><tr><td class='line-number'><a name='L4197' href='#L4197'><pre>4197</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4198' href='#L4198'><pre>4198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4199' href='#L4199'><pre>4199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::loadInputValue(Register DstReg, MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L4200' href='#L4200'><pre>4200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const ArgDescriptor *Arg,</pre></td></tr><tr><td class='line-number'><a name='L4201' href='#L4201'><pre>4201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         const TargetRegisterClass *ArgRC,</pre></td></tr><tr><td class='line-number'><a name='L4202' href='#L4202'><pre>4202</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>                                         LLT ArgTy) const {</pre></td></tr><tr><td class='line-number'><a name='L4203' href='#L4203'><pre>4203</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>  MCRegister SrcReg = Arg-&gt;getRegister();</pre></td></tr><tr><td class='line-number'><a name='L4204' href='#L4204'><pre>4204</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>  assert(Register::isPhysicalRegister(SrcReg) &amp;&amp; &quot;Physical register expected&quot;);</pre></td></tr><tr><td class='line-number'><a name='L4205' href='#L4205'><pre>4205</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>  assert(DstReg.isVirtual() &amp;&amp; &quot;Virtual register expected&quot;);</pre></td></tr><tr><td class='line-number'><a name='L4206' href='#L4206'><pre>4206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4207' href='#L4207'><pre>4207</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>  Register LiveIn = getFunctionLiveInPhysReg(B.getMF(), B.getTII(), SrcReg,</pre></td></tr><tr><td class='line-number'><a name='L4208' href='#L4208'><pre>4208</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>                                             *ArgRC, B.getDebugLoc(), ArgTy);</pre></td></tr><tr><td class='line-number'><a name='L4209' href='#L4209'><pre>4209</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>  if (Arg-&gt;isMasked()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4209' href='#L4209'><span>4209:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>6.65k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4210' href='#L4210'><pre>4210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Should we try to emit this once in the entry block?</pre></td></tr><tr><td class='line-number'><a name='L4211' href='#L4211'><pre>4211</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4212' href='#L4212'><pre>4212</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    const unsigned Mask = Arg-&gt;getMask();</pre></td></tr><tr><td class='line-number'><a name='L4213' href='#L4213'><pre>4213</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    const unsigned Shift = llvm::countr_zero&lt;unsigned&gt;(Mask);</pre></td></tr><tr><td class='line-number'><a name='L4214' href='#L4214'><pre>4214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4215' href='#L4215'><pre>4215</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    Register AndMaskSrc = LiveIn;</pre></td></tr><tr><td class='line-number'><a name='L4216' href='#L4216'><pre>4216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4217' href='#L4217'><pre>4217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Avoid clearing the high bits if we know workitem id y/z are always</pre></td></tr><tr><td class='line-number'><a name='L4218' href='#L4218'><pre>4218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 0.</pre></td></tr><tr><td class='line-number'><a name='L4219' href='#L4219'><pre>4219</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    if (Shift != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4219' href='#L4219'><span>4219:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4220' href='#L4220'><pre>4220</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      auto ShiftAmt = B.buildConstant(S32, Shift);</pre></td></tr><tr><td class='line-number'><a name='L4221' href='#L4221'><pre>4221</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>      AndMaskSrc = B.buildLShr(S32, LiveIn, ShiftAmt).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4222' href='#L4222'><pre>4222</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4223' href='#L4223'><pre>4223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4224' href='#L4224'><pre>4224</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    B.buildAnd(DstReg, AndMaskSrc, B.buildConstant(S32, Mask &gt;&gt; Shift));</pre></td></tr><tr><td class='line-number'><a name='L4225' href='#L4225'><pre>4225</pre></a></td><td class='covered-line'><pre>6.65k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L4226' href='#L4226'><pre>4226</pre></a></td><td class='covered-line'><pre>6.65k</pre></td><td class='code'><pre>    B.buildCopy(DstReg, LiveIn);</pre></td></tr><tr><td class='line-number'><a name='L4227' href='#L4227'><pre>4227</pre></a></td><td class='covered-line'><pre>6.65k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4228' href='#L4228'><pre>4228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4229' href='#L4229'><pre>4229</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4230' href='#L4230'><pre>4230</pre></a></td><td class='covered-line'><pre>6.75k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4231' href='#L4231'><pre>4231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4232' href='#L4232'><pre>4232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::loadInputValue(</pre></td></tr><tr><td class='line-number'><a name='L4233' href='#L4233'><pre>4233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    Register DstReg, MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L4234' href='#L4234'><pre>4234</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>    AMDGPUFunctionArgInfo::PreloadedValue ArgType) const {</pre></td></tr><tr><td class='line-number'><a name='L4235' href='#L4235'><pre>4235</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = B.getMF().getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L4236' href='#L4236'><pre>4236</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  const ArgDescriptor *Arg = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L4237' href='#L4237'><pre>4237</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  const TargetRegisterClass *ArgRC;</pre></td></tr><tr><td class='line-number'><a name='L4238' href='#L4238'><pre>4238</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  LLT ArgTy;</pre></td></tr><tr><td class='line-number'><a name='L4239' href='#L4239'><pre>4239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4240' href='#L4240'><pre>4240</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  CallingConv::ID CC = B.getMF().getFunction().getCallingConv();</pre></td></tr><tr><td class='line-number'><a name='L4241' href='#L4241'><pre>4241</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  const ArgDescriptor WorkGroupIDX =</pre></td></tr><tr><td class='line-number'><a name='L4242' href='#L4242'><pre>4242</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>      ArgDescriptor::createRegister(AMDGPU::TTMP9);</pre></td></tr><tr><td class='line-number'><a name='L4243' href='#L4243'><pre>4243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If GridZ is not programmed in an entry function then the hardware will set</pre></td></tr><tr><td class='line-number'><a name='L4244' href='#L4244'><pre>4244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // it to all zeros, so there is no need to mask the GridY value in the low</pre></td></tr><tr><td class='line-number'><a name='L4245' href='#L4245'><pre>4245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // order bits.</pre></td></tr><tr><td class='line-number'><a name='L4246' href='#L4246'><pre>4246</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  const ArgDescriptor WorkGroupIDY = ArgDescriptor::createRegister(</pre></td></tr><tr><td class='line-number'><a name='L4247' href='#L4247'><pre>4247</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>      AMDGPU::TTMP7,</pre></td></tr><tr><td class='line-number'><a name='L4248' href='#L4248'><pre>4248</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>      AMDGPU::isEntryFunctionCC(CC) &amp;&amp; <div class='tooltip'>!MFI-&gt;hasWorkGroupIDZ()<span class='tooltip-content'>5.08k</span></div> ? <div class='tooltip'>~0u<span class='tooltip-content'>4.86k</span></div> : <div class='tooltip'>0xFFFFu<span class='tooltip-content'>321</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4248' href='#L4248'><span>4248:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.08k</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
  Branch (<span class='line-number'><a name='L4248' href='#L4248'><span>4248:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.86k</span>, <span class='None'>False</span>: <span class='covered-line'>222</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4248'><span>4248:7</span></a></span>) to (<span class='line-number'><a href='#L4248'><span>4248:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4248:7)
     Condition C2 --> (4248:40)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4249' href='#L4249'><pre>4249</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  const ArgDescriptor WorkGroupIDZ =</pre></td></tr><tr><td class='line-number'><a name='L4250' href='#L4250'><pre>4250</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>      ArgDescriptor::createRegister(AMDGPU::TTMP7, 0xFFFF0000u);</pre></td></tr><tr><td class='line-number'><a name='L4251' href='#L4251'><pre>4251</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  if (ST.hasArchitectedSGPRs() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4251' href='#L4251'><span>4251:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>327</span>, <span class='None'>False</span>: <span class='covered-line'>4.85k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4252' href='#L4252'><pre>4252</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>      <div class='tooltip'>(<span class='tooltip-content'>327</span></div><div class='tooltip'>AMDGPU::isCompute(CC)<span class='tooltip-content'>327</span></div> || <div class='tooltip'>CC == CallingConv::AMDGPU_Gfx<span class='tooltip-content'>6</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4252' href='#L4252'><span>4252:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>321</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L4252' href='#L4252'><span>4252:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4251'><span>4251:7</span></a></span>) to (<span class='line-number'><a href='#L4251'><span>4252:63</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (4251:7)
     Condition C2 --> (4252:8)
     Condition C3 --> (4252:33)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  T,  -  = T      }
  3 { T,  F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L4253' href='#L4253'><pre>4253</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>    switch (ArgType) {</pre></td></tr><tr><td class='line-number'><a name='L4254' href='#L4254'><pre>4254</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    case AMDGPUFunctionArgInfo::WORKGROUP_ID_X:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4254' href='#L4254'><span>4254:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>309</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4255' href='#L4255'><pre>4255</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      Arg = &amp;WorkGroupIDX;</pre></td></tr><tr><td class='line-number'><a name='L4256' href='#L4256'><pre>4256</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      ArgRC = &amp;AMDGPU::SReg_32RegClass;</pre></td></tr><tr><td class='line-number'><a name='L4257' href='#L4257'><pre>4257</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      ArgTy = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4258' href='#L4258'><pre>4258</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4259' href='#L4259'><pre>4259</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    case AMDGPUFunctionArgInfo::WORKGROUP_ID_Y:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4259' href='#L4259'><span>4259:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>315</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4260' href='#L4260'><pre>4260</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Arg = &amp;WorkGroupIDY;</pre></td></tr><tr><td class='line-number'><a name='L4261' href='#L4261'><pre>4261</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      ArgRC = &amp;AMDGPU::SReg_32RegClass;</pre></td></tr><tr><td class='line-number'><a name='L4262' href='#L4262'><pre>4262</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      ArgTy = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4263' href='#L4263'><pre>4263</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4264' href='#L4264'><pre>4264</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    case AMDGPUFunctionArgInfo::WORKGROUP_ID_Z:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4264' href='#L4264'><span>4264:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>317</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4265' href='#L4265'><pre>4265</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      Arg = &amp;WorkGroupIDZ;</pre></td></tr><tr><td class='line-number'><a name='L4266' href='#L4266'><pre>4266</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      ArgRC = &amp;AMDGPU::SReg_32RegClass;</pre></td></tr><tr><td class='line-number'><a name='L4267' href='#L4267'><pre>4267</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      ArgTy = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4268' href='#L4268'><pre>4268</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4269' href='#L4269'><pre>4269</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4269' href='#L4269'><span>4269:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>287</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4270' href='#L4270'><pre>4270</pre></a></td><td class='covered-line'><pre>287</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L4271' href='#L4271'><pre>4271</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4272' href='#L4272'><pre>4272</pre></a></td><td class='covered-line'><pre>327</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4273' href='#L4273'><pre>4273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4274' href='#L4274'><pre>4274</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  if (!Arg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4274' href='#L4274'><span>4274:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.14k</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4275' href='#L4275'><pre>4275</pre></a></td><td class='covered-line'><pre>5.14k</pre></td><td class='code'><pre>    std::tie(Arg, ArgRC, ArgTy) = MFI-&gt;getPreloadedValue(ArgType);</pre></td></tr><tr><td class='line-number'><a name='L4276' href='#L4276'><pre>4276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4277' href='#L4277'><pre>4277</pre></a></td><td class='covered-line'><pre>5.18k</pre></td><td class='code'><pre>  if (!Arg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4277' href='#L4277'><span>4277:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>5.13k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4278' href='#L4278'><pre>4278</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>    if (ArgType == AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4278' href='#L4278'><span>4278:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4279' href='#L4279'><pre>4279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The intrinsic may appear when we have a 0 sized kernarg segment, in which</pre></td></tr><tr><td class='line-number'><a name='L4280' href='#L4280'><pre>4280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // case the pointer argument may be missing and we use null.</pre></td></tr><tr><td class='line-number'><a name='L4281' href='#L4281'><pre>4281</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      B.buildConstant(DstReg, 0);</pre></td></tr><tr><td class='line-number'><a name='L4282' href='#L4282'><pre>4282</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L4283' href='#L4283'><pre>4283</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4284' href='#L4284'><pre>4284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4285' href='#L4285'><pre>4285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // It&apos;s undefined behavior if a function marked with the amdgpu-no-*</pre></td></tr><tr><td class='line-number'><a name='L4286' href='#L4286'><pre>4286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // attributes uses the corresponding intrinsic.</pre></td></tr><tr><td class='line-number'><a name='L4287' href='#L4287'><pre>4287</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    B.buildUndef(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L4288' href='#L4288'><pre>4288</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L4289' href='#L4289'><pre>4289</pre></a></td><td class='covered-line'><pre>45</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4290' href='#L4290'><pre>4290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4291' href='#L4291'><pre>4291</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>  if (!Arg-&gt;isRegister() || !Arg-&gt;getRegister().isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4291' href='#L4291'><span>4291:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.13k</span>]
  Branch (<span class='line-number'><a name='L4291' href='#L4291'><span>4291:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.13k</span>]
  Branch (<span class='line-number'><a name='L4291' href='#L4291'><span>4291:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>5.13k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4291'><span>4291:7</span></a></span>) to (<span class='line-number'><a href='#L4291'><span>4291:58</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4291:7)
     Condition C2 --> (4291:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4292' href='#L4292'><pre>4292</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>; // TODO: Handle these</pre></td></tr><tr><td class='line-number'><a name='L4293' href='#L4293'><pre>4293</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>  return loadInputValue(DstReg, B, Arg, ArgRC, ArgTy);</pre></td></tr><tr><td class='line-number'><a name='L4294' href='#L4294'><pre>4294</pre></a></td><td class='covered-line'><pre>5.13k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4295' href='#L4295'><pre>4295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4296' href='#L4296'><pre>4296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizePreloadedArgIntrin(</pre></td></tr><tr><td class='line-number'><a name='L4297' href='#L4297'><pre>4297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L4298' href='#L4298'><pre>4298</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>    AMDGPUFunctionArgInfo::PreloadedValue ArgType) const {</pre></td></tr><tr><td class='line-number'><a name='L4299' href='#L4299'><pre>4299</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>  if (!loadInputValue(MI.getOperand(0).getReg(), B, ArgType))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4299' href='#L4299'><span>4299:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.73k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4300' href='#L4300'><pre>4300</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L4301' href='#L4301'><pre>4301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4302' href='#L4302'><pre>4302</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4303' href='#L4303'><pre>4303</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4304' href='#L4304'><pre>4304</pre></a></td><td class='covered-line'><pre>3.73k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4305' href='#L4305'><pre>4305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4306' href='#L4306'><pre>4306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool replaceWithConstant(MachineIRBuilder &amp;B, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L4307' href='#L4307'><pre>4307</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>                                int64_t C) {</pre></td></tr><tr><td class='line-number'><a name='L4308' href='#L4308'><pre>4308</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  B.buildConstant(MI.getOperand(0).getReg(), C);</pre></td></tr><tr><td class='line-number'><a name='L4309' href='#L4309'><pre>4309</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4310' href='#L4310'><pre>4310</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4311' href='#L4311'><pre>4311</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4312' href='#L4312'><pre>4312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4313' href='#L4313'><pre>4313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeWorkitemIDIntrinsic(</pre></td></tr><tr><td class='line-number'><a name='L4314' href='#L4314'><pre>4314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L4315' href='#L4315'><pre>4315</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>    unsigned Dim, AMDGPUFunctionArgInfo::PreloadedValue ArgType) const {</pre></td></tr><tr><td class='line-number'><a name='L4316' href='#L4316'><pre>4316</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>  unsigned MaxID = ST.getMaxWorkitemID(B.getMF().getFunction(), Dim);</pre></td></tr><tr><td class='line-number'><a name='L4317' href='#L4317'><pre>4317</pre></a></td><td class='covered-line'><pre>1.25k</pre></td><td class='code'><pre>  if (MaxID == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4317' href='#L4317'><span>4317:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>1.20k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4318' href='#L4318'><pre>4318</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    return replaceWithConstant(B, MI, 0);</pre></td></tr><tr><td class='line-number'><a name='L4319' href='#L4319'><pre>4319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4320' href='#L4320'><pre>4320</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = B.getMF().getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L4321' href='#L4321'><pre>4321</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  const ArgDescriptor *Arg;</pre></td></tr><tr><td class='line-number'><a name='L4322' href='#L4322'><pre>4322</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  const TargetRegisterClass *ArgRC;</pre></td></tr><tr><td class='line-number'><a name='L4323' href='#L4323'><pre>4323</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  LLT ArgTy;</pre></td></tr><tr><td class='line-number'><a name='L4324' href='#L4324'><pre>4324</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  std::tie(Arg, ArgRC, ArgTy) = MFI-&gt;getPreloadedValue(ArgType);</pre></td></tr><tr><td class='line-number'><a name='L4325' href='#L4325'><pre>4325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4326' href='#L4326'><pre>4326</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4327' href='#L4327'><pre>4327</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  if (!Arg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4327' href='#L4327'><span>4327:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.20k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4328' href='#L4328'><pre>4328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // It&apos;s undefined behavior if a function marked with the amdgpu-no-*</pre></td></tr><tr><td class='line-number'><a name='L4329' href='#L4329'><pre>4329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // attributes uses the corresponding intrinsic.</pre></td></tr><tr><td class='line-number'><a name='L4330' href='#L4330'><pre>4330</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    B.buildUndef(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L4331' href='#L4331'><pre>4331</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4332' href='#L4332'><pre>4332</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L4333' href='#L4333'><pre>4333</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4334' href='#L4334'><pre>4334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4335' href='#L4335'><pre>4335</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  if (Arg-&gt;isMasked()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4335' href='#L4335'><span>4335:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>1.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4336' href='#L4336'><pre>4336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t bother inserting AssertZext for packed IDs since we&apos;re emitting the</pre></td></tr><tr><td class='line-number'><a name='L4337' href='#L4337'><pre>4337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // masking operations anyway.</pre></td></tr><tr><td class='line-number'><a name='L4338' href='#L4338'><pre>4338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L4339' href='#L4339'><pre>4339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: We could assert the top bit is 0 for the source copy.</pre></td></tr><tr><td class='line-number'><a name='L4340' href='#L4340'><pre>4340</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    if (!loadInputValue(DstReg, B, ArgType))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4340' href='#L4340'><span>4340:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4341' href='#L4341'><pre>4341</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L4342' href='#L4342'><pre>4342</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L4343' href='#L4343'><pre>4343</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    Register TmpReg = MRI.createGenericVirtualRegister(LLT::scalar(32));</pre></td></tr><tr><td class='line-number'><a name='L4344' href='#L4344'><pre>4344</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    if (!loadInputValue(TmpReg, B, ArgType))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4344' href='#L4344'><span>4344:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.11k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4345' href='#L4345'><pre>4345</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L4346' href='#L4346'><pre>4346</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    B.buildAssertZExt(DstReg, TmpReg, llvm::bit_width(MaxID));</pre></td></tr><tr><td class='line-number'><a name='L4347' href='#L4347'><pre>4347</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4348' href='#L4348'><pre>4348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4349' href='#L4349'><pre>4349</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4350' href='#L4350'><pre>4350</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4351' href='#L4351'><pre>4351</pre></a></td><td class='covered-line'><pre>1.20k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4352' href='#L4352'><pre>4352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4353' href='#L4353'><pre>4353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register AMDGPULegalizerInfo::getKernargParameterPtr(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L4354' href='#L4354'><pre>4354</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                                                     int64_t Offset) const {</pre></td></tr><tr><td class='line-number'><a name='L4355' href='#L4355'><pre>4355</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  LLT PtrTy = LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64);</pre></td></tr><tr><td class='line-number'><a name='L4356' href='#L4356'><pre>4356</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  Register KernArgReg = B.getMRI()-&gt;createGenericVirtualRegister(PtrTy);</pre></td></tr><tr><td class='line-number'><a name='L4357' href='#L4357'><pre>4357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4358' href='#L4358'><pre>4358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: If we passed in the base kernel offset we could have a better</pre></td></tr><tr><td class='line-number'><a name='L4359' href='#L4359'><pre>4359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // alignment than 4, but we don&apos;t really need it.</pre></td></tr><tr><td class='line-number'><a name='L4360' href='#L4360'><pre>4360</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  if (!loadInputValue(KernArgReg, B,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4360' href='#L4360'><span>4360:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4361' href='#L4361'><pre>4361</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                      AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR))</pre></td></tr><tr><td class='line-number'><a name='L4362' href='#L4362'><pre>4362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span>(&quot;failed to find kernarg segment ptr&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L4363' href='#L4363'><pre>4363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4364' href='#L4364'><pre>4364</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  auto COffset = B.buildConstant(LLT::scalar(64), Offset);</pre></td></tr><tr><td class='line-number'><a name='L4365' href='#L4365'><pre>4365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Should get nuw</pre></td></tr><tr><td class='line-number'><a name='L4366' href='#L4366'><pre>4366</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  return B.buildPtrAdd(PtrTy, KernArgReg, COffset).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4367' href='#L4367'><pre>4367</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4368' href='#L4368'><pre>4368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4369' href='#L4369'><pre>4369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Legalize a value that&apos;s loaded from kernel arguments. This is only used by</pre></td></tr><tr><td class='line-number'><a name='L4370' href='#L4370'><pre>4370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// legacy intrinsics.</pre></td></tr><tr><td class='line-number'><a name='L4371' href='#L4371'><pre>4371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeKernargMemParameter(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L4372' href='#L4372'><pre>4372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                      MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L4373' href='#L4373'><pre>4373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                      uint64_t Offset,</pre></td></tr><tr><td class='line-number'><a name='L4374' href='#L4374'><pre>4374</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                                                      Align Alignment) const {</pre></td></tr><tr><td class='line-number'><a name='L4375' href='#L4375'><pre>4375</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4376' href='#L4376'><pre>4376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4377' href='#L4377'><pre>4377</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  assert(B.getMRI()-&gt;getType(DstReg) == LLT::scalar(32) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L4378' href='#L4378'><pre>4378</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>         &quot;unexpected kernarg parameter type&quot;);</pre></td></tr><tr><td class='line-number'><a name='L4379' href='#L4379'><pre>4379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4380' href='#L4380'><pre>4380</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  Register Ptr = getKernargParameterPtr(B, Offset);</pre></td></tr><tr><td class='line-number'><a name='L4381' href='#L4381'><pre>4381</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  MachinePointerInfo PtrInfo(AMDGPUAS::CONSTANT_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L4382' href='#L4382'><pre>4382</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  B.buildLoad(DstReg, Ptr, PtrInfo, Align(4),</pre></td></tr><tr><td class='line-number'><a name='L4383' href='#L4383'><pre>4383</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>              MachineMemOperand::MODereferenceable |</pre></td></tr><tr><td class='line-number'><a name='L4384' href='#L4384'><pre>4384</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                  MachineMemOperand::MOInvariant);</pre></td></tr><tr><td class='line-number'><a name='L4385' href='#L4385'><pre>4385</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4386' href='#L4386'><pre>4386</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4387' href='#L4387'><pre>4387</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4388' href='#L4388'><pre>4388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4389' href='#L4389'><pre>4389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFDIV(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L4390' href='#L4390'><pre>4390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L4391' href='#L4391'><pre>4391</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>                                       MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L4392' href='#L4392'><pre>4392</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4393' href='#L4393'><pre>4393</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L4394' href='#L4394'><pre>4394</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>  LLT S16 = LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L4395' href='#L4395'><pre>4395</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4396' href='#L4396'><pre>4396</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>  LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L4397' href='#L4397'><pre>4397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4398' href='#L4398'><pre>4398</pre></a></td><td class='covered-line'><pre>1.63k</pre></td><td class='code'><pre>  if (DstTy == S16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4398' href='#L4398'><span>4398:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>566</span>, <span class='None'>False</span>: <span class='covered-line'>1.06k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4399' href='#L4399'><pre>4399</pre></a></td><td class='covered-line'><pre>566</pre></td><td class='code'><pre>    return legalizeFDIV16(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L4400' href='#L4400'><pre>4400</pre></a></td><td class='covered-line'><pre>1.06k</pre></td><td class='code'><pre>  if (DstTy == S32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4400' href='#L4400'><span>4400:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>658</span>, <span class='None'>False</span>: <span class='covered-line'>406</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4401' href='#L4401'><pre>4401</pre></a></td><td class='covered-line'><pre>658</pre></td><td class='code'><pre>    return legalizeFDIV32(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L4402' href='#L4402'><pre>4402</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>  if (DstTy == S64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4402' href='#L4402'><span>4402:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>406</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4403' href='#L4403'><pre>4403</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>    return legalizeFDIV64(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L4404' href='#L4404'><pre>4404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4405' href='#L4405'><pre>4405</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L4406' href='#L4406'><pre>4406</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4407' href='#L4407'><pre>4407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4408' href='#L4408'><pre>4408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPULegalizerInfo::legalizeUnsignedDIV_REM32Impl(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L4409' href='#L4409'><pre>4409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                        Register DstDivReg,</pre></td></tr><tr><td class='line-number'><a name='L4410' href='#L4410'><pre>4410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                        Register DstRemReg,</pre></td></tr><tr><td class='line-number'><a name='L4411' href='#L4411'><pre>4411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                        Register X,</pre></td></tr><tr><td class='line-number'><a name='L4412' href='#L4412'><pre>4412</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>                                                        Register Y) const {</pre></td></tr><tr><td class='line-number'><a name='L4413' href='#L4413'><pre>4413</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  const LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L4414' href='#L4414'><pre>4414</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4415' href='#L4415'><pre>4415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4416' href='#L4416'><pre>4416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // See AMDGPUCodeGenPrepare::expandDivRem32 for a description of the</pre></td></tr><tr><td class='line-number'><a name='L4417' href='#L4417'><pre>4417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // algorithm used here.</pre></td></tr><tr><td class='line-number'><a name='L4418' href='#L4418'><pre>4418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4419' href='#L4419'><pre>4419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Initial estimate of inv(y).</pre></td></tr><tr><td class='line-number'><a name='L4420' href='#L4420'><pre>4420</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  auto FloatY = B.buildUITOFP(S32, Y);</pre></td></tr><tr><td class='line-number'><a name='L4421' href='#L4421'><pre>4421</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  auto RcpIFlag = B.buildInstr(AMDGPU::G_AMDGPU_RCP_IFLAG, {S32}, {FloatY});</pre></td></tr><tr><td class='line-number'><a name='L4422' href='#L4422'><pre>4422</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  auto Scale = B.buildFConstant(S32, llvm::bit_cast&lt;float&gt;(0x4f7ffffe));</pre></td></tr><tr><td class='line-number'><a name='L4423' href='#L4423'><pre>4423</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  auto ScaledY = B.buildFMul(S32, RcpIFlag, Scale);</pre></td></tr><tr><td class='line-number'><a name='L4424' href='#L4424'><pre>4424</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  auto Z = B.buildFPTOUI(S32, ScaledY);</pre></td></tr><tr><td class='line-number'><a name='L4425' href='#L4425'><pre>4425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4426' href='#L4426'><pre>4426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // One round of UNR.</pre></td></tr><tr><td class='line-number'><a name='L4427' href='#L4427'><pre>4427</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  auto NegY = B.buildSub(S32, B.buildConstant(S32, 0), Y);</pre></td></tr><tr><td class='line-number'><a name='L4428' href='#L4428'><pre>4428</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  auto NegYZ = B.buildMul(S32, NegY, Z);</pre></td></tr><tr><td class='line-number'><a name='L4429' href='#L4429'><pre>4429</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  Z = B.buildAdd(S32, Z, B.buildUMulH(S32, Z, NegYZ));</pre></td></tr><tr><td class='line-number'><a name='L4430' href='#L4430'><pre>4430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4431' href='#L4431'><pre>4431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Quotient/remainder estimate.</pre></td></tr><tr><td class='line-number'><a name='L4432' href='#L4432'><pre>4432</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  auto Q = B.buildUMulH(S32, X, Z);</pre></td></tr><tr><td class='line-number'><a name='L4433' href='#L4433'><pre>4433</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  auto R = B.buildSub(S32, X, B.buildMul(S32, Q, Y));</pre></td></tr><tr><td class='line-number'><a name='L4434' href='#L4434'><pre>4434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4435' href='#L4435'><pre>4435</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // First quotient/remainder refinement.</pre></td></tr><tr><td class='line-number'><a name='L4436' href='#L4436'><pre>4436</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  auto One = B.buildConstant(S32, 1);</pre></td></tr><tr><td class='line-number'><a name='L4437' href='#L4437'><pre>4437</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  auto Cond = B.buildICmp(CmpInst::ICMP_UGE, S1, R, Y);</pre></td></tr><tr><td class='line-number'><a name='L4438' href='#L4438'><pre>4438</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  if (DstDivReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4438' href='#L4438'><span>4438:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>221</span>, <span class='None'>False</span>: <span class='covered-line'>234</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4439' href='#L4439'><pre>4439</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>    Q = B.buildSelect(S32, Cond, B.buildAdd(S32, Q, One), Q);</pre></td></tr><tr><td class='line-number'><a name='L4440' href='#L4440'><pre>4440</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  R = B.buildSelect(S32, Cond, B.buildSub(S32, R, Y), R);</pre></td></tr><tr><td class='line-number'><a name='L4441' href='#L4441'><pre>4441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4442' href='#L4442'><pre>4442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Second quotient/remainder refinement.</pre></td></tr><tr><td class='line-number'><a name='L4443' href='#L4443'><pre>4443</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  Cond = B.buildICmp(CmpInst::ICMP_UGE, S1, R, Y);</pre></td></tr><tr><td class='line-number'><a name='L4444' href='#L4444'><pre>4444</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  if (DstDivReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4444' href='#L4444'><span>4444:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>221</span>, <span class='None'>False</span>: <span class='covered-line'>234</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4445' href='#L4445'><pre>4445</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>    B.buildSelect(DstDivReg, Cond, B.buildAdd(S32, Q, One), Q);</pre></td></tr><tr><td class='line-number'><a name='L4446' href='#L4446'><pre>4446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4447' href='#L4447'><pre>4447</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>  if (DstRemReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4447' href='#L4447'><span>4447:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>324</span>, <span class='None'>False</span>: <span class='covered-line'>131</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4448' href='#L4448'><pre>4448</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>    B.buildSelect(DstRemReg, Cond, B.buildSub(S32, R, Y), R);</pre></td></tr><tr><td class='line-number'><a name='L4449' href='#L4449'><pre>4449</pre></a></td><td class='covered-line'><pre>455</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4450' href='#L4450'><pre>4450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4451' href='#L4451'><pre>4451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Build integer reciprocal sequence around V_RCP_IFLAG_F32</pre></td></tr><tr><td class='line-number'><a name='L4452' href='#L4452'><pre>4452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L4453' href='#L4453'><pre>4453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Return lo, hi of result</pre></td></tr><tr><td class='line-number'><a name='L4454' href='#L4454'><pre>4454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L4455' href='#L4455'><pre>4455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// %cvt.lo = G_UITOFP Val.lo</pre></td></tr><tr><td class='line-number'><a name='L4456' href='#L4456'><pre>4456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// %cvt.hi = G_UITOFP Val.hi</pre></td></tr><tr><td class='line-number'><a name='L4457' href='#L4457'><pre>4457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// %mad = G_FMAD %cvt.hi, 2**32, %cvt.lo</pre></td></tr><tr><td class='line-number'><a name='L4458' href='#L4458'><pre>4458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// %rcp = G_AMDGPU_RCP_IFLAG %mad</pre></td></tr><tr><td class='line-number'><a name='L4459' href='#L4459'><pre>4459</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// %mul1 = G_FMUL %rcp, 0x5f7ffffc</pre></td></tr><tr><td class='line-number'><a name='L4460' href='#L4460'><pre>4460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// %mul2 = G_FMUL %mul1, 2**(-32)</pre></td></tr><tr><td class='line-number'><a name='L4461' href='#L4461'><pre>4461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// %trunc = G_INTRINSIC_TRUNC %mul2</pre></td></tr><tr><td class='line-number'><a name='L4462' href='#L4462'><pre>4462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// %mad2 = G_FMAD %trunc, -(2**32), %mul1</pre></td></tr><tr><td class='line-number'><a name='L4463' href='#L4463'><pre>4463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// return {G_FPTOUI %mad2, G_FPTOUI %trunc}</pre></td></tr><tr><td class='line-number'><a name='L4464' href='#L4464'><pre>4464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::pair&lt;Register, Register&gt; emitReciprocalU64(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L4465' href='#L4465'><pre>4465</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>                                                       Register Val) {</pre></td></tr><tr><td class='line-number'><a name='L4466' href='#L4466'><pre>4466</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4467' href='#L4467'><pre>4467</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Unmerge = B.buildUnmerge(S32, Val);</pre></td></tr><tr><td class='line-number'><a name='L4468' href='#L4468'><pre>4468</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4469' href='#L4469'><pre>4469</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto CvtLo = B.buildUITOFP(S32, Unmerge.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L4470' href='#L4470'><pre>4470</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto CvtHi = B.buildUITOFP(S32, Unmerge.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L4471' href='#L4471'><pre>4471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4472' href='#L4472'><pre>4472</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Mad = B.buildFMAD(</pre></td></tr><tr><td class='line-number'><a name='L4473' href='#L4473'><pre>4473</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>      S32, CvtHi, // 2**32</pre></td></tr><tr><td class='line-number'><a name='L4474' href='#L4474'><pre>4474</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>      B.buildFConstant(S32, llvm::bit_cast&lt;float&gt;(0x4f800000)), CvtLo);</pre></td></tr><tr><td class='line-number'><a name='L4475' href='#L4475'><pre>4475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4476' href='#L4476'><pre>4476</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Rcp = B.buildInstr(AMDGPU::G_AMDGPU_RCP_IFLAG, {S32}, {Mad});</pre></td></tr><tr><td class='line-number'><a name='L4477' href='#L4477'><pre>4477</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Mul1 = B.buildFMul(</pre></td></tr><tr><td class='line-number'><a name='L4478' href='#L4478'><pre>4478</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>      S32, Rcp, B.buildFConstant(S32, llvm::bit_cast&lt;float&gt;(0x5f7ffffc)));</pre></td></tr><tr><td class='line-number'><a name='L4479' href='#L4479'><pre>4479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4480' href='#L4480'><pre>4480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 2**(-32)</pre></td></tr><tr><td class='line-number'><a name='L4481' href='#L4481'><pre>4481</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Mul2 = B.buildFMul(</pre></td></tr><tr><td class='line-number'><a name='L4482' href='#L4482'><pre>4482</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>      S32, Mul1, B.buildFConstant(S32, llvm::bit_cast&lt;float&gt;(0x2f800000)));</pre></td></tr><tr><td class='line-number'><a name='L4483' href='#L4483'><pre>4483</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Trunc = B.buildIntrinsicTrunc(S32, Mul2);</pre></td></tr><tr><td class='line-number'><a name='L4484' href='#L4484'><pre>4484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4485' href='#L4485'><pre>4485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // -(2**32)</pre></td></tr><tr><td class='line-number'><a name='L4486' href='#L4486'><pre>4486</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Mad2 = B.buildFMAD(</pre></td></tr><tr><td class='line-number'><a name='L4487' href='#L4487'><pre>4487</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>      S32, Trunc, B.buildFConstant(S32, llvm::bit_cast&lt;float&gt;(0xcf800000)),</pre></td></tr><tr><td class='line-number'><a name='L4488' href='#L4488'><pre>4488</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>      Mul1);</pre></td></tr><tr><td class='line-number'><a name='L4489' href='#L4489'><pre>4489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4490' href='#L4490'><pre>4490</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto ResultLo = B.buildFPTOUI(S32, Mad2);</pre></td></tr><tr><td class='line-number'><a name='L4491' href='#L4491'><pre>4491</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto ResultHi = B.buildFPTOUI(S32, Trunc);</pre></td></tr><tr><td class='line-number'><a name='L4492' href='#L4492'><pre>4492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4493' href='#L4493'><pre>4493</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  return {ResultLo.getReg(0), ResultHi.getReg(0)};</pre></td></tr><tr><td class='line-number'><a name='L4494' href='#L4494'><pre>4494</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4495' href='#L4495'><pre>4495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4496' href='#L4496'><pre>4496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AMDGPULegalizerInfo::legalizeUnsignedDIV_REM64Impl(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L4497' href='#L4497'><pre>4497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                        Register DstDivReg,</pre></td></tr><tr><td class='line-number'><a name='L4498' href='#L4498'><pre>4498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                        Register DstRemReg,</pre></td></tr><tr><td class='line-number'><a name='L4499' href='#L4499'><pre>4499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                        Register Numer,</pre></td></tr><tr><td class='line-number'><a name='L4500' href='#L4500'><pre>4500</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>                                                        Register Denom) const {</pre></td></tr><tr><td class='line-number'><a name='L4501' href='#L4501'><pre>4501</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4502' href='#L4502'><pre>4502</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L4503' href='#L4503'><pre>4503</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  const LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L4504' href='#L4504'><pre>4504</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register RcpLo, RcpHi;</pre></td></tr><tr><td class='line-number'><a name='L4505' href='#L4505'><pre>4505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4506' href='#L4506'><pre>4506</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  std::tie(RcpLo, RcpHi) = emitReciprocalU64(B, Denom);</pre></td></tr><tr><td class='line-number'><a name='L4507' href='#L4507'><pre>4507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4508' href='#L4508'><pre>4508</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Rcp = B.buildMergeLikeInstr(S64, {RcpLo, RcpHi});</pre></td></tr><tr><td class='line-number'><a name='L4509' href='#L4509'><pre>4509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4510' href='#L4510'><pre>4510</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Zero64 = B.buildConstant(S64, 0);</pre></td></tr><tr><td class='line-number'><a name='L4511' href='#L4511'><pre>4511</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto NegDenom = B.buildSub(S64, Zero64, Denom);</pre></td></tr><tr><td class='line-number'><a name='L4512' href='#L4512'><pre>4512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4513' href='#L4513'><pre>4513</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto MulLo1 = B.buildMul(S64, NegDenom, Rcp);</pre></td></tr><tr><td class='line-number'><a name='L4514' href='#L4514'><pre>4514</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto MulHi1 = B.buildUMulH(S64, Rcp, MulLo1);</pre></td></tr><tr><td class='line-number'><a name='L4515' href='#L4515'><pre>4515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4516' href='#L4516'><pre>4516</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto UnmergeMulHi1 = B.buildUnmerge(S32, MulHi1);</pre></td></tr><tr><td class='line-number'><a name='L4517' href='#L4517'><pre>4517</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register MulHi1_Lo = UnmergeMulHi1.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4518' href='#L4518'><pre>4518</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register MulHi1_Hi = UnmergeMulHi1.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L4519' href='#L4519'><pre>4519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4520' href='#L4520'><pre>4520</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Add1_Lo = B.buildUAddo(S32, S1, RcpLo, MulHi1_Lo);</pre></td></tr><tr><td class='line-number'><a name='L4521' href='#L4521'><pre>4521</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Add1_Hi = B.buildUAdde(S32, S1, RcpHi, MulHi1_Hi, Add1_Lo.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L4522' href='#L4522'><pre>4522</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Add1 = B.buildMergeLikeInstr(S64, {Add1_Lo, Add1_Hi});</pre></td></tr><tr><td class='line-number'><a name='L4523' href='#L4523'><pre>4523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4524' href='#L4524'><pre>4524</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto MulLo2 = B.buildMul(S64, NegDenom, Add1);</pre></td></tr><tr><td class='line-number'><a name='L4525' href='#L4525'><pre>4525</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto MulHi2 = B.buildUMulH(S64, Add1, MulLo2);</pre></td></tr><tr><td class='line-number'><a name='L4526' href='#L4526'><pre>4526</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto UnmergeMulHi2 = B.buildUnmerge(S32, MulHi2);</pre></td></tr><tr><td class='line-number'><a name='L4527' href='#L4527'><pre>4527</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register MulHi2_Lo = UnmergeMulHi2.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4528' href='#L4528'><pre>4528</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register MulHi2_Hi = UnmergeMulHi2.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L4529' href='#L4529'><pre>4529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4530' href='#L4530'><pre>4530</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Zero32 = B.buildConstant(S32, 0);</pre></td></tr><tr><td class='line-number'><a name='L4531' href='#L4531'><pre>4531</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Add2_Lo = B.buildUAddo(S32, S1, Add1_Lo, MulHi2_Lo);</pre></td></tr><tr><td class='line-number'><a name='L4532' href='#L4532'><pre>4532</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Add2_Hi = B.buildUAdde(S32, S1, Add1_Hi, MulHi2_Hi, Add2_Lo.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L4533' href='#L4533'><pre>4533</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Add2 = B.buildMergeLikeInstr(S64, {Add2_Lo, Add2_Hi});</pre></td></tr><tr><td class='line-number'><a name='L4534' href='#L4534'><pre>4534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4535' href='#L4535'><pre>4535</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto UnmergeNumer = B.buildUnmerge(S32, Numer);</pre></td></tr><tr><td class='line-number'><a name='L4536' href='#L4536'><pre>4536</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register NumerLo = UnmergeNumer.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4537' href='#L4537'><pre>4537</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register NumerHi = UnmergeNumer.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L4538' href='#L4538'><pre>4538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4539' href='#L4539'><pre>4539</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto MulHi3 = B.buildUMulH(S64, Numer, Add2);</pre></td></tr><tr><td class='line-number'><a name='L4540' href='#L4540'><pre>4540</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Mul3 = B.buildMul(S64, Denom, MulHi3);</pre></td></tr><tr><td class='line-number'><a name='L4541' href='#L4541'><pre>4541</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto UnmergeMul3 = B.buildUnmerge(S32, Mul3);</pre></td></tr><tr><td class='line-number'><a name='L4542' href='#L4542'><pre>4542</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register Mul3_Lo = UnmergeMul3.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4543' href='#L4543'><pre>4543</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register Mul3_Hi = UnmergeMul3.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L4544' href='#L4544'><pre>4544</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Sub1_Lo = B.buildUSubo(S32, S1, NumerLo, Mul3_Lo);</pre></td></tr><tr><td class='line-number'><a name='L4545' href='#L4545'><pre>4545</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Sub1_Hi = B.buildUSube(S32, S1, NumerHi, Mul3_Hi, Sub1_Lo.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L4546' href='#L4546'><pre>4546</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Sub1_Mi = B.buildSub(S32, NumerHi, Mul3_Hi);</pre></td></tr><tr><td class='line-number'><a name='L4547' href='#L4547'><pre>4547</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Sub1 = B.buildMergeLikeInstr(S64, {Sub1_Lo, Sub1_Hi});</pre></td></tr><tr><td class='line-number'><a name='L4548' href='#L4548'><pre>4548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4549' href='#L4549'><pre>4549</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto UnmergeDenom = B.buildUnmerge(S32, Denom);</pre></td></tr><tr><td class='line-number'><a name='L4550' href='#L4550'><pre>4550</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register DenomLo = UnmergeDenom.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4551' href='#L4551'><pre>4551</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  Register DenomHi = UnmergeDenom.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L4552' href='#L4552'><pre>4552</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4553' href='#L4553'><pre>4553</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto CmpHi = B.buildICmp(CmpInst::ICMP_UGE, S1, Sub1_Hi, DenomHi);</pre></td></tr><tr><td class='line-number'><a name='L4554' href='#L4554'><pre>4554</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto C1 = B.buildSExt(S32, CmpHi);</pre></td></tr><tr><td class='line-number'><a name='L4555' href='#L4555'><pre>4555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4556' href='#L4556'><pre>4556</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto CmpLo = B.buildICmp(CmpInst::ICMP_UGE, S1, Sub1_Lo, DenomLo);</pre></td></tr><tr><td class='line-number'><a name='L4557' href='#L4557'><pre>4557</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto C2 = B.buildSExt(S32, CmpLo);</pre></td></tr><tr><td class='line-number'><a name='L4558' href='#L4558'><pre>4558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4559' href='#L4559'><pre>4559</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto CmpEq = B.buildICmp(CmpInst::ICMP_EQ, S1, Sub1_Hi, DenomHi);</pre></td></tr><tr><td class='line-number'><a name='L4560' href='#L4560'><pre>4560</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto C3 = B.buildSelect(S32, CmpEq, C2, C1);</pre></td></tr><tr><td class='line-number'><a name='L4561' href='#L4561'><pre>4561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4562' href='#L4562'><pre>4562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Here and below portions of the code can be enclosed into if/endif.</pre></td></tr><tr><td class='line-number'><a name='L4563' href='#L4563'><pre>4563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Currently control flow is unconditional and we have 4 selects after</pre></td></tr><tr><td class='line-number'><a name='L4564' href='#L4564'><pre>4564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // potential endif to substitute PHIs.</pre></td></tr><tr><td class='line-number'><a name='L4565' href='#L4565'><pre>4565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4566' href='#L4566'><pre>4566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if C3 != 0 ...</pre></td></tr><tr><td class='line-number'><a name='L4567' href='#L4567'><pre>4567</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Sub2_Lo = B.buildUSubo(S32, S1, Sub1_Lo, DenomLo);</pre></td></tr><tr><td class='line-number'><a name='L4568' href='#L4568'><pre>4568</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Sub2_Mi = B.buildUSube(S32, S1, Sub1_Mi, DenomHi, Sub1_Lo.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L4569' href='#L4569'><pre>4569</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Sub2_Hi = B.buildUSube(S32, S1, Sub2_Mi, Zero32, Sub2_Lo.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L4570' href='#L4570'><pre>4570</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Sub2 = B.buildMergeLikeInstr(S64, {Sub2_Lo, Sub2_Hi});</pre></td></tr><tr><td class='line-number'><a name='L4571' href='#L4571'><pre>4571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4572' href='#L4572'><pre>4572</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto One64 = B.buildConstant(S64, 1);</pre></td></tr><tr><td class='line-number'><a name='L4573' href='#L4573'><pre>4573</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Add3 = B.buildAdd(S64, MulHi3, One64);</pre></td></tr><tr><td class='line-number'><a name='L4574' href='#L4574'><pre>4574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4575' href='#L4575'><pre>4575</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto C4 =</pre></td></tr><tr><td class='line-number'><a name='L4576' href='#L4576'><pre>4576</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>      B.buildSExt(S32, B.buildICmp(CmpInst::ICMP_UGE, S1, Sub2_Hi, DenomHi));</pre></td></tr><tr><td class='line-number'><a name='L4577' href='#L4577'><pre>4577</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto C5 =</pre></td></tr><tr><td class='line-number'><a name='L4578' href='#L4578'><pre>4578</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>      B.buildSExt(S32, B.buildICmp(CmpInst::ICMP_UGE, S1, Sub2_Lo, DenomLo));</pre></td></tr><tr><td class='line-number'><a name='L4579' href='#L4579'><pre>4579</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto C6 = B.buildSelect(</pre></td></tr><tr><td class='line-number'><a name='L4580' href='#L4580'><pre>4580</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>      S32, B.buildICmp(CmpInst::ICMP_EQ, S1, Sub2_Hi, DenomHi), C5, C4);</pre></td></tr><tr><td class='line-number'><a name='L4581' href='#L4581'><pre>4581</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4582' href='#L4582'><pre>4582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // if (C6 != 0)</pre></td></tr><tr><td class='line-number'><a name='L4583' href='#L4583'><pre>4583</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Add4 = B.buildAdd(S64, Add3, One64);</pre></td></tr><tr><td class='line-number'><a name='L4584' href='#L4584'><pre>4584</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Sub3_Lo = B.buildUSubo(S32, S1, Sub2_Lo, DenomLo);</pre></td></tr><tr><td class='line-number'><a name='L4585' href='#L4585'><pre>4585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4586' href='#L4586'><pre>4586</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Sub3_Mi = B.buildUSube(S32, S1, Sub2_Mi, DenomHi, Sub2_Lo.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L4587' href='#L4587'><pre>4587</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Sub3_Hi = B.buildUSube(S32, S1, Sub3_Mi, Zero32, Sub3_Lo.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L4588' href='#L4588'><pre>4588</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  auto Sub3 = B.buildMergeLikeInstr(S64, {Sub3_Lo, Sub3_Hi});</pre></td></tr><tr><td class='line-number'><a name='L4589' href='#L4589'><pre>4589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4590' href='#L4590'><pre>4590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // endif C6</pre></td></tr><tr><td class='line-number'><a name='L4591' href='#L4591'><pre>4591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // endif C3</pre></td></tr><tr><td class='line-number'><a name='L4592' href='#L4592'><pre>4592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4593' href='#L4593'><pre>4593</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  if (DstDivReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4593' href='#L4593'><span>4593:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>90</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4594' href='#L4594'><pre>4594</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    auto Sel1 = B.buildSelect(</pre></td></tr><tr><td class='line-number'><a name='L4595' href='#L4595'><pre>4595</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>        S64, B.buildICmp(CmpInst::ICMP_NE, S1, C6, Zero32), Add4, Add3);</pre></td></tr><tr><td class='line-number'><a name='L4596' href='#L4596'><pre>4596</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    B.buildSelect(DstDivReg, B.buildICmp(CmpInst::ICMP_NE, S1, C3, Zero32),</pre></td></tr><tr><td class='line-number'><a name='L4597' href='#L4597'><pre>4597</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>                  Sel1, MulHi3);</pre></td></tr><tr><td class='line-number'><a name='L4598' href='#L4598'><pre>4598</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4599' href='#L4599'><pre>4599</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4600' href='#L4600'><pre>4600</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  if (DstRemReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4600' href='#L4600'><span>4600:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>108</span>, <span class='None'>False</span>: <span class='covered-line'>78</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4601' href='#L4601'><pre>4601</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    auto Sel2 = B.buildSelect(</pre></td></tr><tr><td class='line-number'><a name='L4602' href='#L4602'><pre>4602</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>        S64, B.buildICmp(CmpInst::ICMP_NE, S1, C6, Zero32), Sub3, Sub2);</pre></td></tr><tr><td class='line-number'><a name='L4603' href='#L4603'><pre>4603</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>    B.buildSelect(DstRemReg, B.buildICmp(CmpInst::ICMP_NE, S1, C3, Zero32),</pre></td></tr><tr><td class='line-number'><a name='L4604' href='#L4604'><pre>4604</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>                  Sel2, Sub1);</pre></td></tr><tr><td class='line-number'><a name='L4605' href='#L4605'><pre>4605</pre></a></td><td class='covered-line'><pre>108</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4606' href='#L4606'><pre>4606</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4607' href='#L4607'><pre>4607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4608' href='#L4608'><pre>4608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeUnsignedDIV_REM(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L4609' href='#L4609'><pre>4609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                  MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L4610' href='#L4610'><pre>4610</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>                                                  MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L4611' href='#L4611'><pre>4611</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  Register DstDivReg, DstRemReg;</pre></td></tr><tr><td class='line-number'><a name='L4612' href='#L4612'><pre>4612</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L4613' href='#L4613'><pre>4613</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4613' href='#L4613'><span>4613:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>376</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4614' href='#L4614'><pre>4614</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected opcode!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L4615' href='#L4615'><pre>4615</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre><span class='red'>  </span>case AMDGPU::G_UDIV: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4615' href='#L4615'><span>4615:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>109</span>, <span class='None'>False</span>: <span class='covered-line'>267</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4616' href='#L4616'><pre>4616</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>    DstDivReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4617' href='#L4617'><pre>4617</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L4618' href='#L4618'><pre>4618</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L4619' href='#L4619'><pre>4619</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre><span class='red'>  </span>case AMDGPU::G_UREM: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4619' href='#L4619'><span>4619:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>213</span>, <span class='None'>False</span>: <span class='covered-line'>163</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4620' href='#L4620'><pre>4620</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>    DstRemReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4621' href='#L4621'><pre>4621</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L4622' href='#L4622'><pre>4622</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L4623' href='#L4623'><pre>4623</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre><span class='red'>  </span>case AMDGPU::G_UDIVREM: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4623' href='#L4623'><span>4623:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>322</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4624' href='#L4624'><pre>4624</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    DstDivReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4625' href='#L4625'><pre>4625</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    DstRemReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4626' href='#L4626'><pre>4626</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L4627' href='#L4627'><pre>4627</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L4628' href='#L4628'><pre>4628</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4629' href='#L4629'><pre>4629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4630' href='#L4630'><pre>4630</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L4631' href='#L4631'><pre>4631</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4632' href='#L4632'><pre>4632</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  const unsigned FirstSrcOpIdx = MI.getNumExplicitDefs();</pre></td></tr><tr><td class='line-number'><a name='L4633' href='#L4633'><pre>4633</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  Register Num = MI.getOperand(FirstSrcOpIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4634' href='#L4634'><pre>4634</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  Register Den = MI.getOperand(FirstSrcOpIdx + 1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4635' href='#L4635'><pre>4635</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L4636' href='#L4636'><pre>4636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4637' href='#L4637'><pre>4637</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  if (Ty == S32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4637' href='#L4637'><span>4637:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>289</span>, <span class='None'>False</span>: <span class='covered-line'>87</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4638' href='#L4638'><pre>4638</pre></a></td><td class='covered-line'><pre>289</pre></td><td class='code'><pre>    legalizeUnsignedDIV_REM32Impl(B, DstDivReg, DstRemReg, Num, Den);</pre></td></tr><tr><td class='line-number'><a name='L4639' href='#L4639'><pre>4639</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>  else if (Ty == S64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4639' href='#L4639'><span>4639:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4640' href='#L4640'><pre>4640</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>    legalizeUnsignedDIV_REM64Impl(B, DstDivReg, DstRemReg, Num, Den);</pre></td></tr><tr><td class='line-number'><a name='L4641' href='#L4641'><pre>4641</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L4642' href='#L4642'><pre>4642</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L4643' href='#L4643'><pre>4643</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4644' href='#L4644'><pre>4644</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4645' href='#L4645'><pre>4645</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4646' href='#L4646'><pre>4646</pre></a></td><td class='covered-line'><pre>376</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4647' href='#L4647'><pre>4647</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4648' href='#L4648'><pre>4648</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeSignedDIV_REM(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L4649' href='#L4649'><pre>4649</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L4650' href='#L4650'><pre>4650</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                                                MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L4651' href='#L4651'><pre>4651</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L4652' href='#L4652'><pre>4652</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4653' href='#L4653'><pre>4653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4654' href='#L4654'><pre>4654</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L4655' href='#L4655'><pre>4655</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  if (Ty != S32 &amp;&amp; <div class='tooltip'>Ty != S64<span class='tooltip-content'>99</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4655' href='#L4655'><span>4655:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>166</span>]
  Branch (<span class='line-number'><a name='L4655' href='#L4655'><span>4655:20</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4655'><span>4655:7</span></a></span>) to (<span class='line-number'><a href='#L4655'><span>4655:29</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4655:7)
     Condition C2 --> (4655:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4656' href='#L4656'><pre>4656</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L4657' href='#L4657'><pre>4657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4658' href='#L4658'><pre>4658</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  const unsigned FirstSrcOpIdx = MI.getNumExplicitDefs();</pre></td></tr><tr><td class='line-number'><a name='L4659' href='#L4659'><pre>4659</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  Register LHS = MI.getOperand(FirstSrcOpIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4660' href='#L4660'><pre>4660</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  Register RHS = MI.getOperand(FirstSrcOpIdx + 1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4661' href='#L4661'><pre>4661</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4662' href='#L4662'><pre>4662</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto SignBitOffset = B.buildConstant(S32, Ty.getSizeInBits() - 1);</pre></td></tr><tr><td class='line-number'><a name='L4663' href='#L4663'><pre>4663</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto LHSign = B.buildAShr(Ty, LHS, SignBitOffset);</pre></td></tr><tr><td class='line-number'><a name='L4664' href='#L4664'><pre>4664</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto RHSign = B.buildAShr(Ty, RHS, SignBitOffset);</pre></td></tr><tr><td class='line-number'><a name='L4665' href='#L4665'><pre>4665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4666' href='#L4666'><pre>4666</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  LHS = B.buildAdd(Ty, LHS, LHSign).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4667' href='#L4667'><pre>4667</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  RHS = B.buildAdd(Ty, RHS, RHSign).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4668' href='#L4668'><pre>4668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4669' href='#L4669'><pre>4669</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  LHS = B.buildXor(Ty, LHS, LHSign).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4670' href='#L4670'><pre>4670</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  RHS = B.buildXor(Ty, RHS, RHSign).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4671' href='#L4671'><pre>4671</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4672' href='#L4672'><pre>4672</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  Register DstDivReg, DstRemReg, TmpDivReg, TmpRemReg;</pre></td></tr><tr><td class='line-number'><a name='L4673' href='#L4673'><pre>4673</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  switch (MI.getOpcode()) {</pre></td></tr><tr><td class='line-number'><a name='L4674' href='#L4674'><pre>4674</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4674' href='#L4674'><span>4674:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>265</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4675' href='#L4675'><pre>4675</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span><span class='red'>(&quot;Unexpected opcode!&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L4676' href='#L4676'><pre>4676</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre><span class='red'>  </span>case AMDGPU::G_SDIV: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4676' href='#L4676'><span>4676:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>100</span>, <span class='None'>False</span>: <span class='covered-line'>165</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4677' href='#L4677'><pre>4677</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>    DstDivReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4678' href='#L4678'><pre>4678</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>    TmpDivReg = MRI.createGenericVirtualRegister(Ty);</pre></td></tr><tr><td class='line-number'><a name='L4679' href='#L4679'><pre>4679</pre></a></td><td class='covered-line'><pre>100</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L4680' href='#L4680'><pre>4680</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L4681' href='#L4681'><pre>4681</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre><span class='red'>  </span>case AMDGPU::G_SREM: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4681' href='#L4681'><span>4681:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>111</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4682' href='#L4682'><pre>4682</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>    DstRemReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4683' href='#L4683'><pre>4683</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>    TmpRemReg = MRI.createGenericVirtualRegister(Ty);</pre></td></tr><tr><td class='line-number'><a name='L4684' href='#L4684'><pre>4684</pre></a></td><td class='covered-line'><pre>111</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L4685' href='#L4685'><pre>4685</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L4686' href='#L4686'><pre>4686</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre><span class='red'>  </span>case AMDGPU::G_SDIVREM: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4686' href='#L4686'><span>4686:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54</span>, <span class='None'>False</span>: <span class='covered-line'>211</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4687' href='#L4687'><pre>4687</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    DstDivReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4688' href='#L4688'><pre>4688</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    DstRemReg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4689' href='#L4689'><pre>4689</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    TmpDivReg = MRI.createGenericVirtualRegister(Ty);</pre></td></tr><tr><td class='line-number'><a name='L4690' href='#L4690'><pre>4690</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    TmpRemReg = MRI.createGenericVirtualRegister(Ty);</pre></td></tr><tr><td class='line-number'><a name='L4691' href='#L4691'><pre>4691</pre></a></td><td class='covered-line'><pre>54</pre></td><td class='code'><pre>    break<span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L4692' href='#L4692'><pre>4692</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L4693' href='#L4693'><pre>4693</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4694' href='#L4694'><pre>4694</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4695' href='#L4695'><pre>4695</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  if (Ty == S32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4695' href='#L4695'><span>4695:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>166</span>, <span class='None'>False</span>: <span class='covered-line'>99</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4696' href='#L4696'><pre>4696</pre></a></td><td class='covered-line'><pre>166</pre></td><td class='code'><pre>    legalizeUnsignedDIV_REM32Impl(B, TmpDivReg, TmpRemReg, LHS, RHS);</pre></td></tr><tr><td class='line-number'><a name='L4697' href='#L4697'><pre>4697</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L4698' href='#L4698'><pre>4698</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>    legalizeUnsignedDIV_REM64Impl(B, TmpDivReg, TmpRemReg, LHS, RHS);</pre></td></tr><tr><td class='line-number'><a name='L4699' href='#L4699'><pre>4699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4700' href='#L4700'><pre>4700</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  if (DstDivReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4700' href='#L4700'><span>4700:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='None'>False</span>: <span class='covered-line'>111</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4701' href='#L4701'><pre>4701</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    auto Sign = B.buildXor(Ty, LHSign, RHSign).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4702' href='#L4702'><pre>4702</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    auto SignXor = B.buildXor(Ty, TmpDivReg, Sign).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4703' href='#L4703'><pre>4703</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    B.buildSub(DstDivReg, SignXor, Sign);</pre></td></tr><tr><td class='line-number'><a name='L4704' href='#L4704'><pre>4704</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4705' href='#L4705'><pre>4705</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4706' href='#L4706'><pre>4706</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  if (DstRemReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4706' href='#L4706'><span>4706:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>165</span>, <span class='None'>False</span>: <span class='covered-line'>100</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4707' href='#L4707'><pre>4707</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>    auto Sign = LHSign.getReg(0); // Remainder sign is the same as LHS</pre></td></tr><tr><td class='line-number'><a name='L4708' href='#L4708'><pre>4708</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>    auto SignXor = B.buildXor(Ty, TmpRemReg, Sign).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L4709' href='#L4709'><pre>4709</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>    B.buildSub(DstRemReg, SignXor, Sign);</pre></td></tr><tr><td class='line-number'><a name='L4710' href='#L4710'><pre>4710</pre></a></td><td class='covered-line'><pre>165</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4711' href='#L4711'><pre>4711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4712' href='#L4712'><pre>4712</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4713' href='#L4713'><pre>4713</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4714' href='#L4714'><pre>4714</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4715' href='#L4715'><pre>4715</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4716' href='#L4716'><pre>4716</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFastUnsafeFDIV(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L4717' href='#L4717'><pre>4717</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L4718' href='#L4718'><pre>4718</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>                                                 MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L4719' href='#L4719'><pre>4719</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  Register Res = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4720' href='#L4720'><pre>4720</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  Register LHS = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4721' href='#L4721'><pre>4721</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  Register RHS = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4722' href='#L4722'><pre>4722</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  uint16_t Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L4723' href='#L4723'><pre>4723</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  LLT ResTy = MRI.getType(Res);</pre></td></tr><tr><td class='line-number'><a name='L4724' href='#L4724'><pre>4724</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4725' href='#L4725'><pre>4725</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L4726' href='#L4726'><pre>4726</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  bool AllowInaccurateRcp = MI.getFlag(MachineInstr::FmAfn) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4726' href='#L4726'><span>4726:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>328</span>, <span class='None'>False</span>: <span class='covered-line'>896</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4727' href='#L4727'><pre>4727</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>                            <div class='tooltip'>MF.getTarget().Options.UnsafeFPMath<span class='tooltip-content'>896</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4727' href='#L4727'><span>4727:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>868</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4726'><span>4726:29</span></a></span>) to (<span class='line-number'><a href='#L4726'><span>4727:64</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4726:29)
     Condition C2 --> (4727:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4728' href='#L4728'><pre>4728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4729' href='#L4729'><pre>4729</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  if (auto CLHS = getConstantFPVRegVal(LHS, MRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4729' href='#L4729'><span>4729:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>296</span>, <span class='None'>False</span>: <span class='covered-line'>928</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4730' href='#L4730'><pre>4730</pre></a></td><td class='covered-line'><pre>296</pre></td><td class='code'><pre>    if (!AllowInaccurateRcp &amp;&amp; <div class='tooltip'>ResTy != LLT::scalar(16)<span class='tooltip-content'>216</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4730' href='#L4730'><span>4730:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
  Branch (<span class='line-number'><a name='L4730' href='#L4730'><span>4730:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>216</span>, <span class='None'>False</span>: <span class='covered-line'>80</span>]
  Branch (<span class='line-number'><a name='L4730' href='#L4730'><span>4730:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4730'><span>4730:9</span></a></span>) to (<span class='line-number'><a href='#L4730'><span>4730:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4730:9)
     Condition C2 --> (4730:32)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4731' href='#L4731'><pre>4731</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L4732' href='#L4732'><pre>4732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4733' href='#L4733'><pre>4733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // v_rcp_f32 and v_rsq_f32 do not support denormals, and according to</pre></td></tr><tr><td class='line-number'><a name='L4734' href='#L4734'><pre>4734</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the CI documentation has a worst case error of 1 ulp.</pre></td></tr><tr><td class='line-number'><a name='L4735' href='#L4735'><pre>4735</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // OpenCL requires &lt;= 2.5 ulp for 1.0 / x, so it should always be OK to</pre></td></tr><tr><td class='line-number'><a name='L4736' href='#L4736'><pre>4736</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // use it as long as we aren&apos;t trying to use denormals.</pre></td></tr><tr><td class='line-number'><a name='L4737' href='#L4737'><pre>4737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L4738' href='#L4738'><pre>4738</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // v_rcp_f16 and v_rsq_f16 DO support denormals and 0.51ulp.</pre></td></tr><tr><td class='line-number'><a name='L4739' href='#L4739'><pre>4739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4740' href='#L4740'><pre>4740</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 1 / x -&gt; RCP(x)</pre></td></tr><tr><td class='line-number'><a name='L4741' href='#L4741'><pre>4741</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>    if (CLHS-&gt;isExactlyValue(1.0)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4741' href='#L4741'><span>4741:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>162</span>, <span class='None'>False</span>: <span class='covered-line'>62</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4742' href='#L4742'><pre>4742</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>      B.buildIntrinsic(Intrinsic::amdgcn_rcp, Res)</pre></td></tr><tr><td class='line-number'><a name='L4743' href='#L4743'><pre>4743</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>          .addUse(RHS)</pre></td></tr><tr><td class='line-number'><a name='L4744' href='#L4744'><pre>4744</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>          .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4745' href='#L4745'><pre>4745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4746' href='#L4746'><pre>4746</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4747' href='#L4747'><pre>4747</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L4748' href='#L4748'><pre>4748</pre></a></td><td class='covered-line'><pre>162</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4749' href='#L4749'><pre>4749</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4750' href='#L4750'><pre>4750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // -1 / x -&gt; RCP( FNEG(x) )</pre></td></tr><tr><td class='line-number'><a name='L4751' href='#L4751'><pre>4751</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    if (CLHS-&gt;isExactlyValue(-1.0)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4751' href='#L4751'><span>4751:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4752' href='#L4752'><pre>4752</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      auto FNeg = B.buildFNeg(ResTy, RHS, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4753' href='#L4753'><pre>4753</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      B.buildIntrinsic(Intrinsic::amdgcn_rcp, Res)</pre></td></tr><tr><td class='line-number'><a name='L4754' href='#L4754'><pre>4754</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>          .addUse(FNeg.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L4755' href='#L4755'><pre>4755</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>          .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4756' href='#L4756'><pre>4756</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4757' href='#L4757'><pre>4757</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4758' href='#L4758'><pre>4758</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L4759' href='#L4759'><pre>4759</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4760' href='#L4760'><pre>4760</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4761' href='#L4761'><pre>4761</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4762' href='#L4762'><pre>4762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For f16 require afn or arcp.</pre></td></tr><tr><td class='line-number'><a name='L4763' href='#L4763'><pre>4763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For f32 require afn.</pre></td></tr><tr><td class='line-number'><a name='L4764' href='#L4764'><pre>4764</pre></a></td><td class='covered-line'><pre>928</pre></td><td class='code'><pre>  if (!AllowInaccurateRcp &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>652</span></div><div class='tooltip'>ResTy != LLT::scalar(16)<span class='tooltip-content'>652</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4764' href='#L4764'><span>4764:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>604</span>, <span class='None'>False</span>: <span class='covered-line'>324</span>]
  Branch (<span class='line-number'><a name='L4764' href='#L4764'><span>4764:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>652</span>, <span class='None'>False</span>: <span class='covered-line'>276</span>]
  Branch (<span class='line-number'><a name='L4764' href='#L4764'><span>4764:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>357</span>, <span class='None'>False</span>: <span class='covered-line'>295</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4765' href='#L4765'><pre>4765</pre></a></td><td class='covered-line'><pre>652</pre></td><td class='code'><pre>                              <div class='tooltip'>!MI.getFlag(MachineInstr::FmArcp)<span class='tooltip-content'>295</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4765' href='#L4765'><span>4765:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4764'><span>4764:7</span></a></span>) to (<span class='line-number'><a href='#L4764'><span>4765:65</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (4764:7)
     Condition C2 --> (4764:31)
     Condition C3 --> (4765:31)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4766' href='#L4766'><pre>4766</pre></a></td><td class='covered-line'><pre>604</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L4767' href='#L4767'><pre>4767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4768' href='#L4768'><pre>4768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // x / y -&gt; x * (1.0 / y)</pre></td></tr><tr><td class='line-number'><a name='L4769' href='#L4769'><pre>4769</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>  auto RCP = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {ResTy})</pre></td></tr><tr><td class='line-number'><a name='L4770' href='#L4770'><pre>4770</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>                 .addUse(RHS)</pre></td></tr><tr><td class='line-number'><a name='L4771' href='#L4771'><pre>4771</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>                 .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4772' href='#L4772'><pre>4772</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>  B.buildFMul(Res, LHS, RCP, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4773' href='#L4773'><pre>4773</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4774' href='#L4774'><pre>4774</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4775' href='#L4775'><pre>4775</pre></a></td><td class='covered-line'><pre>324</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4776' href='#L4776'><pre>4776</pre></a></td><td class='covered-line'><pre>928</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4777' href='#L4777'><pre>4777</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4778' href='#L4778'><pre>4778</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFastUnsafeFDIV64(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L4779' href='#L4779'><pre>4779</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                   MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L4780' href='#L4780'><pre>4780</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>                                                   MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L4781' href='#L4781'><pre>4781</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>  Register Res = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4782' href='#L4782'><pre>4782</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>  Register X = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4783' href='#L4783'><pre>4783</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>  Register Y = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4784' href='#L4784'><pre>4784</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>  uint16_t Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L4785' href='#L4785'><pre>4785</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>  LLT ResTy = MRI.getType(Res);</pre></td></tr><tr><td class='line-number'><a name='L4786' href='#L4786'><pre>4786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4787' href='#L4787'><pre>4787</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L4788' href='#L4788'><pre>4788</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>  bool AllowInaccurateRcp = MF.getTarget().Options.UnsafeFPMath ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4788' href='#L4788'><span>4788:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>395</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4789' href='#L4789'><pre>4789</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>                            <div class='tooltip'>MI.getFlag(MachineInstr::FmAfn)<span class='tooltip-content'>395</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4789' href='#L4789'><span>4789:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>130</span>, <span class='None'>False</span>: <span class='covered-line'>265</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4788'><span>4788:29</span></a></span>) to (<span class='line-number'><a href='#L4788'><span>4789:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4788:29)
     Condition C2 --> (4789:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4790' href='#L4790'><pre>4790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4791' href='#L4791'><pre>4791</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>  if (!AllowInaccurateRcp)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4791' href='#L4791'><span>4791:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>265</span>, <span class='None'>False</span>: <span class='covered-line'>141</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4792' href='#L4792'><pre>4792</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L4793' href='#L4793'><pre>4793</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4794' href='#L4794'><pre>4794</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  auto NegY = B.buildFNeg(ResTy, Y);</pre></td></tr><tr><td class='line-number'><a name='L4795' href='#L4795'><pre>4795</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  auto One = B.buildFConstant(ResTy, 1.0);</pre></td></tr><tr><td class='line-number'><a name='L4796' href='#L4796'><pre>4796</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4797' href='#L4797'><pre>4797</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  auto R = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {ResTy})</pre></td></tr><tr><td class='line-number'><a name='L4798' href='#L4798'><pre>4798</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>               .addUse(Y)</pre></td></tr><tr><td class='line-number'><a name='L4799' href='#L4799'><pre>4799</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>               .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4800' href='#L4800'><pre>4800</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4801' href='#L4801'><pre>4801</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  auto Tmp0 = B.buildFMA(ResTy, NegY, R, One);</pre></td></tr><tr><td class='line-number'><a name='L4802' href='#L4802'><pre>4802</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  R = B.buildFMA(ResTy, Tmp0, R, R);</pre></td></tr><tr><td class='line-number'><a name='L4803' href='#L4803'><pre>4803</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4804' href='#L4804'><pre>4804</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  auto Tmp1 = B.buildFMA(ResTy, NegY, R, One);</pre></td></tr><tr><td class='line-number'><a name='L4805' href='#L4805'><pre>4805</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  R = B.buildFMA(ResTy, Tmp1, R, R);</pre></td></tr><tr><td class='line-number'><a name='L4806' href='#L4806'><pre>4806</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4807' href='#L4807'><pre>4807</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  auto Ret = B.buildFMul(ResTy, X, R);</pre></td></tr><tr><td class='line-number'><a name='L4808' href='#L4808'><pre>4808</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  auto Tmp2 = B.buildFMA(ResTy, NegY, Ret, X);</pre></td></tr><tr><td class='line-number'><a name='L4809' href='#L4809'><pre>4809</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4810' href='#L4810'><pre>4810</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  B.buildFMA(Res, Tmp2, R, Ret);</pre></td></tr><tr><td class='line-number'><a name='L4811' href='#L4811'><pre>4811</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4812' href='#L4812'><pre>4812</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4813' href='#L4813'><pre>4813</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4814' href='#L4814'><pre>4814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4815' href='#L4815'><pre>4815</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFDIV16(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L4816' href='#L4816'><pre>4816</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L4817' href='#L4817'><pre>4817</pre></a></td><td class='covered-line'><pre>566</pre></td><td class='code'><pre>                                         MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L4818' href='#L4818'><pre>4818</pre></a></td><td class='covered-line'><pre>566</pre></td><td class='code'><pre>  if (legalizeFastUnsafeFDIV(MI, MRI, B))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4818' href='#L4818'><span>4818:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>319</span>, <span class='None'>False</span>: <span class='covered-line'>247</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4819' href='#L4819'><pre>4819</pre></a></td><td class='covered-line'><pre>319</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L4820' href='#L4820'><pre>4820</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4821' href='#L4821'><pre>4821</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  Register Res = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4822' href='#L4822'><pre>4822</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  Register LHS = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4823' href='#L4823'><pre>4823</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  Register RHS = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4824' href='#L4824'><pre>4824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4825' href='#L4825'><pre>4825</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  uint16_t Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L4826' href='#L4826'><pre>4826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4827' href='#L4827'><pre>4827</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  LLT S16 = LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L4828' href='#L4828'><pre>4828</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4829' href='#L4829'><pre>4829</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4830' href='#L4830'><pre>4830</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  auto LHSExt = B.buildFPExt(S32, LHS, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4831' href='#L4831'><pre>4831</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  auto RHSExt = B.buildFPExt(S32, RHS, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4832' href='#L4832'><pre>4832</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4833' href='#L4833'><pre>4833</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  auto RCP = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {S32})</pre></td></tr><tr><td class='line-number'><a name='L4834' href='#L4834'><pre>4834</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>                 .addUse(RHSExt.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L4835' href='#L4835'><pre>4835</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>                 .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4836' href='#L4836'><pre>4836</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4837' href='#L4837'><pre>4837</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  auto QUOT = B.buildFMul(S32, LHSExt, RCP, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4838' href='#L4838'><pre>4838</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  auto RDst = B.buildFPTrunc(S16, QUOT, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4839' href='#L4839'><pre>4839</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4840' href='#L4840'><pre>4840</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  B.buildIntrinsic(Intrinsic::amdgcn_div_fixup, Res)</pre></td></tr><tr><td class='line-number'><a name='L4841' href='#L4841'><pre>4841</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>      .addUse(RDst.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L4842' href='#L4842'><pre>4842</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>      .addUse(RHS)</pre></td></tr><tr><td class='line-number'><a name='L4843' href='#L4843'><pre>4843</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>      .addUse(LHS)</pre></td></tr><tr><td class='line-number'><a name='L4844' href='#L4844'><pre>4844</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>      .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4845' href='#L4845'><pre>4845</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4846' href='#L4846'><pre>4846</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4847' href='#L4847'><pre>4847</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4848' href='#L4848'><pre>4848</pre></a></td><td class='covered-line'><pre>566</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4849' href='#L4849'><pre>4849</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4850' href='#L4850'><pre>4850</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static constexpr unsigned SPDenormModeBitField =</pre></td></tr><tr><td class='line-number'><a name='L4851' href='#L4851'><pre>4851</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    AMDGPU::Hwreg::HwregEncoding::encode(AMDGPU::Hwreg::ID_MODE, 4, 2);</pre></td></tr><tr><td class='line-number'><a name='L4852' href='#L4852'><pre>4852</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4853' href='#L4853'><pre>4853</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Enable or disable FP32 denorm mode. When &apos;Enable&apos; is true, emit instructions</pre></td></tr><tr><td class='line-number'><a name='L4854' href='#L4854'><pre>4854</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// to enable denorm mode. When &apos;Enable&apos; is false, disable denorm mode.</pre></td></tr><tr><td class='line-number'><a name='L4855' href='#L4855'><pre>4855</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void toggleSPDenormMode(bool Enable, MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L4856' href='#L4856'><pre>4856</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                               const GCNSubtarget &amp;ST,</pre></td></tr><tr><td class='line-number'><a name='L4857' href='#L4857'><pre>4857</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>                               SIModeRegisterDefaults Mode) {</pre></td></tr><tr><td class='line-number'><a name='L4858' href='#L4858'><pre>4858</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set SP denorm mode to this value.</pre></td></tr><tr><td class='line-number'><a name='L4859' href='#L4859'><pre>4859</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>  unsigned SPDenormMode =</pre></td></tr><tr><td class='line-number'><a name='L4860' href='#L4860'><pre>4860</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>    Enable ? <div class='tooltip'><span class='cyan'>FP_DENORM_FLUSH_NONE</span><span class='tooltip-content'>257</span></div> : <div class='tooltip'>Mode.fpDenormModeSPValue()<span class='tooltip-content'>161</span></div>;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L1171' href='#L1171'><pre>1171</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>#define FP_DENORM_FLUSH_NONE 3</pre></td></tr></table></div></div><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4860' href='#L4860'><span>4860:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>257</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4861' href='#L4861'><pre>4861</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4862' href='#L4862'><pre>4862</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>  if (ST.hasDenormModeInst()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4862' href='#L4862'><span>4862:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>84</span>, <span class='None'>False</span>: <span class='covered-line'>334</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4863' href='#L4863'><pre>4863</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Preserve default FP64FP16 denorm mode while updating FP32 mode.</pre></td></tr><tr><td class='line-number'><a name='L4864' href='#L4864'><pre>4864</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    uint32_t DPDenormModeDefault = Mode.fpDenormModeDPValue();</pre></td></tr><tr><td class='line-number'><a name='L4865' href='#L4865'><pre>4865</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4866' href='#L4866'><pre>4866</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    uint32_t NewDenormModeValue = SPDenormMode | (DPDenormModeDefault &lt;&lt; 2);</pre></td></tr><tr><td class='line-number'><a name='L4867' href='#L4867'><pre>4867</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>    B.buildInstr(AMDGPU::S_DENORM_MODE)</pre></td></tr><tr><td class='line-number'><a name='L4868' href='#L4868'><pre>4868</pre></a></td><td class='covered-line'><pre>84</pre></td><td class='code'><pre>      .addImm(NewDenormModeValue);</pre></td></tr><tr><td class='line-number'><a name='L4869' href='#L4869'><pre>4869</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4870' href='#L4870'><pre>4870</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L4871' href='#L4871'><pre>4871</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>    B.buildInstr(AMDGPU::S_SETREG_IMM32_B32)</pre></td></tr><tr><td class='line-number'><a name='L4872' href='#L4872'><pre>4872</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>      .addImm(SPDenormMode)</pre></td></tr><tr><td class='line-number'><a name='L4873' href='#L4873'><pre>4873</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>      .addImm(SPDenormModeBitField);</pre></td></tr><tr><td class='line-number'><a name='L4874' href='#L4874'><pre>4874</pre></a></td><td class='covered-line'><pre>334</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4875' href='#L4875'><pre>4875</pre></a></td><td class='covered-line'><pre>418</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4876' href='#L4876'><pre>4876</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4877' href='#L4877'><pre>4877</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFDIV32(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L4878' href='#L4878'><pre>4878</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L4879' href='#L4879'><pre>4879</pre></a></td><td class='covered-line'><pre>658</pre></td><td class='code'><pre>                                         MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L4880' href='#L4880'><pre>4880</pre></a></td><td class='covered-line'><pre>658</pre></td><td class='code'><pre>  if (legalizeFastUnsafeFDIV(MI, MRI, B))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4880' href='#L4880'><span>4880:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>229</span>, <span class='None'>False</span>: <span class='covered-line'>429</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4881' href='#L4881'><pre>4881</pre></a></td><td class='covered-line'><pre>229</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L4882' href='#L4882'><pre>4882</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4883' href='#L4883'><pre>4883</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  Register Res = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4884' href='#L4884'><pre>4884</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  Register LHS = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4885' href='#L4885'><pre>4885</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  Register RHS = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4886' href='#L4886'><pre>4886</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = B.getMF().getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L4887' href='#L4887'><pre>4887</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  SIModeRegisterDefaults Mode = MFI-&gt;getMode();</pre></td></tr><tr><td class='line-number'><a name='L4888' href='#L4888'><pre>4888</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4889' href='#L4889'><pre>4889</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  uint16_t Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L4890' href='#L4890'><pre>4890</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4891' href='#L4891'><pre>4891</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L4892' href='#L4892'><pre>4892</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L4893' href='#L4893'><pre>4893</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4894' href='#L4894'><pre>4894</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  auto One = B.buildFConstant(S32, 1.0f);</pre></td></tr><tr><td class='line-number'><a name='L4895' href='#L4895'><pre>4895</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4896' href='#L4896'><pre>4896</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  auto DenominatorScaled =</pre></td></tr><tr><td class='line-number'><a name='L4897' href='#L4897'><pre>4897</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>      B.buildIntrinsic(Intrinsic::amdgcn_div_scale, {S32, S1})</pre></td></tr><tr><td class='line-number'><a name='L4898' href='#L4898'><pre>4898</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>          .addUse(LHS)</pre></td></tr><tr><td class='line-number'><a name='L4899' href='#L4899'><pre>4899</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>          .addUse(RHS)</pre></td></tr><tr><td class='line-number'><a name='L4900' href='#L4900'><pre>4900</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>          .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L4901' href='#L4901'><pre>4901</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>          .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4902' href='#L4902'><pre>4902</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  auto NumeratorScaled =</pre></td></tr><tr><td class='line-number'><a name='L4903' href='#L4903'><pre>4903</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>      B.buildIntrinsic(Intrinsic::amdgcn_div_scale, {S32, S1})</pre></td></tr><tr><td class='line-number'><a name='L4904' href='#L4904'><pre>4904</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>          .addUse(LHS)</pre></td></tr><tr><td class='line-number'><a name='L4905' href='#L4905'><pre>4905</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>          .addUse(RHS)</pre></td></tr><tr><td class='line-number'><a name='L4906' href='#L4906'><pre>4906</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>          .addImm(1)</pre></td></tr><tr><td class='line-number'><a name='L4907' href='#L4907'><pre>4907</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>          .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4908' href='#L4908'><pre>4908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4909' href='#L4909'><pre>4909</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  auto ApproxRcp = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {S32})</pre></td></tr><tr><td class='line-number'><a name='L4910' href='#L4910'><pre>4910</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>                       .addUse(DenominatorScaled.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L4911' href='#L4911'><pre>4911</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>                       .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4912' href='#L4912'><pre>4912</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  auto NegDivScale0 = B.buildFNeg(S32, DenominatorScaled, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4913' href='#L4913'><pre>4913</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4914' href='#L4914'><pre>4914</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  const bool PreservesDenormals = Mode.FP32Denormals == DenormalMode::getIEEE();</pre></td></tr><tr><td class='line-number'><a name='L4915' href='#L4915'><pre>4915</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  const bool HasDynamicDenormals =</pre></td></tr><tr><td class='line-number'><a name='L4916' href='#L4916'><pre>4916</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>      (Mode.FP32Denormals.Input == DenormalMode::Dynamic) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4916' href='#L4916'><span>4916:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>333</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4917' href='#L4917'><pre>4917</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>      <div class='tooltip'>(Mode.FP32Denormals.Output == DenormalMode::Dynamic)<span class='tooltip-content'>333</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4917' href='#L4917'><span>4917:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>333</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L4916'><span>4916:7</span></a></span>) to (<span class='line-number'><a href='#L4916'><span>4917:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (4916:7)
     Condition C2 --> (4917:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L4918' href='#L4918'><pre>4918</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4919' href='#L4919'><pre>4919</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  Register SavedSPDenormMode;</pre></td></tr><tr><td class='line-number'><a name='L4920' href='#L4920'><pre>4920</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  if (!PreservesDenormals) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4920' href='#L4920'><span>4920:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>257</span>, <span class='None'>False</span>: <span class='covered-line'>172</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4921' href='#L4921'><pre>4921</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>    if (HasDynamicDenormals) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4921' href='#L4921'><span>4921:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4922' href='#L4922'><pre>4922</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      SavedSPDenormMode = MRI.createVirtualRegister(&amp;AMDGPU::SReg_32RegClass);</pre></td></tr><tr><td class='line-number'><a name='L4923' href='#L4923'><pre>4923</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      B.buildInstr(AMDGPU::S_GETREG_B32)</pre></td></tr><tr><td class='line-number'><a name='L4924' href='#L4924'><pre>4924</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          .addDef(SavedSPDenormMode)</pre></td></tr><tr><td class='line-number'><a name='L4925' href='#L4925'><pre>4925</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          .addImm(SPDenormModeBitField);</pre></td></tr><tr><td class='line-number'><a name='L4926' href='#L4926'><pre>4926</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L4927' href='#L4927'><pre>4927</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>    toggleSPDenormMode(true, B, ST, Mode);</pre></td></tr><tr><td class='line-number'><a name='L4928' href='#L4928'><pre>4928</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4929' href='#L4929'><pre>4929</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4930' href='#L4930'><pre>4930</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  auto Fma0 = B.buildFMA(S32, NegDivScale0, ApproxRcp, One, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4931' href='#L4931'><pre>4931</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  auto Fma1 = B.buildFMA(S32, Fma0, ApproxRcp, ApproxRcp, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4932' href='#L4932'><pre>4932</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  auto Mul = B.buildFMul(S32, NumeratorScaled, Fma1, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4933' href='#L4933'><pre>4933</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  auto Fma2 = B.buildFMA(S32, NegDivScale0, Mul, NumeratorScaled, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4934' href='#L4934'><pre>4934</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  auto Fma3 = B.buildFMA(S32, Fma2, Fma1, Mul, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4935' href='#L4935'><pre>4935</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  auto Fma4 = B.buildFMA(S32, NegDivScale0, Fma3, NumeratorScaled, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4936' href='#L4936'><pre>4936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4937' href='#L4937'><pre>4937</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  if (!PreservesDenormals) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4937' href='#L4937'><span>4937:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>257</span>, <span class='None'>False</span>: <span class='covered-line'>172</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4938' href='#L4938'><pre>4938</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>    if (HasDynamicDenormals) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4938' href='#L4938'><span>4938:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>96</span>, <span class='None'>False</span>: <span class='covered-line'>161</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4939' href='#L4939'><pre>4939</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      assert(SavedSPDenormMode);</pre></td></tr><tr><td class='line-number'><a name='L4940' href='#L4940'><pre>4940</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>      B.buildInstr(AMDGPU::S_SETREG_B32)</pre></td></tr><tr><td class='line-number'><a name='L4941' href='#L4941'><pre>4941</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          .addReg(SavedSPDenormMode)</pre></td></tr><tr><td class='line-number'><a name='L4942' href='#L4942'><pre>4942</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>          .addImm(SPDenormModeBitField);</pre></td></tr><tr><td class='line-number'><a name='L4943' href='#L4943'><pre>4943</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>    } else</pre></td></tr><tr><td class='line-number'><a name='L4944' href='#L4944'><pre>4944</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>      toggleSPDenormMode(false, B, ST, Mode);</pre></td></tr><tr><td class='line-number'><a name='L4945' href='#L4945'><pre>4945</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L4946' href='#L4946'><pre>4946</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4947' href='#L4947'><pre>4947</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  auto Fmas = B.buildIntrinsic(Intrinsic::amdgcn_div_fmas, {S32})</pre></td></tr><tr><td class='line-number'><a name='L4948' href='#L4948'><pre>4948</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>                  .addUse(Fma4.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L4949' href='#L4949'><pre>4949</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>                  .addUse(Fma1.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L4950' href='#L4950'><pre>4950</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>                  .addUse(Fma3.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L4951' href='#L4951'><pre>4951</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>                  .addUse(NumeratorScaled.getReg(1))</pre></td></tr><tr><td class='line-number'><a name='L4952' href='#L4952'><pre>4952</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>                  .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4953' href='#L4953'><pre>4953</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4954' href='#L4954'><pre>4954</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  B.buildIntrinsic(Intrinsic::amdgcn_div_fixup, Res)</pre></td></tr><tr><td class='line-number'><a name='L4955' href='#L4955'><pre>4955</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>      .addUse(Fmas.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L4956' href='#L4956'><pre>4956</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>      .addUse(RHS)</pre></td></tr><tr><td class='line-number'><a name='L4957' href='#L4957'><pre>4957</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>      .addUse(LHS)</pre></td></tr><tr><td class='line-number'><a name='L4958' href='#L4958'><pre>4958</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>      .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4959' href='#L4959'><pre>4959</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4960' href='#L4960'><pre>4960</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L4961' href='#L4961'><pre>4961</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L4962' href='#L4962'><pre>4962</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L4963' href='#L4963'><pre>4963</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4964' href='#L4964'><pre>4964</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFDIV64(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L4965' href='#L4965'><pre>4965</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L4966' href='#L4966'><pre>4966</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>                                         MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L4967' href='#L4967'><pre>4967</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>  if (legalizeFastUnsafeFDIV64(MI, MRI, B))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L4967' href='#L4967'><span>4967:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>141</span>, <span class='None'>False</span>: <span class='covered-line'>265</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L4968' href='#L4968'><pre>4968</pre></a></td><td class='covered-line'><pre>141</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L4969' href='#L4969'><pre>4969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4970' href='#L4970'><pre>4970</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  Register Res = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4971' href='#L4971'><pre>4971</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  Register LHS = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4972' href='#L4972'><pre>4972</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  Register RHS = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L4973' href='#L4973'><pre>4973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4974' href='#L4974'><pre>4974</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  uint16_t Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L4975' href='#L4975'><pre>4975</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4976' href='#L4976'><pre>4976</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L4977' href='#L4977'><pre>4977</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L4978' href='#L4978'><pre>4978</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4979' href='#L4979'><pre>4979</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto One = B.buildFConstant(S64, 1.0);</pre></td></tr><tr><td class='line-number'><a name='L4980' href='#L4980'><pre>4980</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4981' href='#L4981'><pre>4981</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto DivScale0 = B.buildIntrinsic(Intrinsic::amdgcn_div_scale, {S64, S1})</pre></td></tr><tr><td class='line-number'><a name='L4982' href='#L4982'><pre>4982</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                       .addUse(LHS)</pre></td></tr><tr><td class='line-number'><a name='L4983' href='#L4983'><pre>4983</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                       .addUse(RHS)</pre></td></tr><tr><td class='line-number'><a name='L4984' href='#L4984'><pre>4984</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                       .addImm(0)</pre></td></tr><tr><td class='line-number'><a name='L4985' href='#L4985'><pre>4985</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                       .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4986' href='#L4986'><pre>4986</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4987' href='#L4987'><pre>4987</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto NegDivScale0 = B.buildFNeg(S64, DivScale0.getReg(0), Flags);</pre></td></tr><tr><td class='line-number'><a name='L4988' href='#L4988'><pre>4988</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4989' href='#L4989'><pre>4989</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto Rcp = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {S64})</pre></td></tr><tr><td class='line-number'><a name='L4990' href='#L4990'><pre>4990</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                 .addUse(DivScale0.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L4991' href='#L4991'><pre>4991</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                 .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L4992' href='#L4992'><pre>4992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4993' href='#L4993'><pre>4993</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto Fma0 = B.buildFMA(S64, NegDivScale0, Rcp, One, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4994' href='#L4994'><pre>4994</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto Fma1 = B.buildFMA(S64, Rcp, Fma0, Rcp, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4995' href='#L4995'><pre>4995</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto Fma2 = B.buildFMA(S64, NegDivScale0, Fma1, One, Flags);</pre></td></tr><tr><td class='line-number'><a name='L4996' href='#L4996'><pre>4996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L4997' href='#L4997'><pre>4997</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto DivScale1 = B.buildIntrinsic(Intrinsic::amdgcn_div_scale, {S64, S1})</pre></td></tr><tr><td class='line-number'><a name='L4998' href='#L4998'><pre>4998</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                       .addUse(LHS)</pre></td></tr><tr><td class='line-number'><a name='L4999' href='#L4999'><pre>4999</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                       .addUse(RHS)</pre></td></tr><tr><td class='line-number'><a name='L5000' href='#L5000'><pre>5000</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                       .addImm(1)</pre></td></tr><tr><td class='line-number'><a name='L5001' href='#L5001'><pre>5001</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                       .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L5002' href='#L5002'><pre>5002</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5003' href='#L5003'><pre>5003</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto Fma3 = B.buildFMA(S64, Fma1, Fma2, Fma1, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5004' href='#L5004'><pre>5004</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto Mul = B.buildFMul(S64, DivScale1.getReg(0), Fma3, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5005' href='#L5005'><pre>5005</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto Fma4 = B.buildFMA(S64, NegDivScale0, Mul, DivScale1.getReg(0), Flags);</pre></td></tr><tr><td class='line-number'><a name='L5006' href='#L5006'><pre>5006</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5007' href='#L5007'><pre>5007</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  Register Scale;</pre></td></tr><tr><td class='line-number'><a name='L5008' href='#L5008'><pre>5008</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  if (!ST.hasUsableDivScaleConditionOutput()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5008' href='#L5008'><span>5008:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>197</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5009' href='#L5009'><pre>5009</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Workaround a hardware bug on SI where the condition output from div_scale</pre></td></tr><tr><td class='line-number'><a name='L5010' href='#L5010'><pre>5010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is not usable.</pre></td></tr><tr><td class='line-number'><a name='L5011' href='#L5011'><pre>5011</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5012' href='#L5012'><pre>5012</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L5013' href='#L5013'><pre>5013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5014' href='#L5014'><pre>5014</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    auto NumUnmerge = B.buildUnmerge(S32, LHS);</pre></td></tr><tr><td class='line-number'><a name='L5015' href='#L5015'><pre>5015</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    auto DenUnmerge = B.buildUnmerge(S32, RHS);</pre></td></tr><tr><td class='line-number'><a name='L5016' href='#L5016'><pre>5016</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    auto Scale0Unmerge = B.buildUnmerge(S32, DivScale0);</pre></td></tr><tr><td class='line-number'><a name='L5017' href='#L5017'><pre>5017</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    auto Scale1Unmerge = B.buildUnmerge(S32, DivScale1);</pre></td></tr><tr><td class='line-number'><a name='L5018' href='#L5018'><pre>5018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5019' href='#L5019'><pre>5019</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    auto CmpNum = B.buildICmp(ICmpInst::ICMP_EQ, S1, NumUnmerge.getReg(1),</pre></td></tr><tr><td class='line-number'><a name='L5020' href='#L5020'><pre>5020</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>                              Scale1Unmerge.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L5021' href='#L5021'><pre>5021</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    auto CmpDen = B.buildICmp(ICmpInst::ICMP_EQ, S1, DenUnmerge.getReg(1),</pre></td></tr><tr><td class='line-number'><a name='L5022' href='#L5022'><pre>5022</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>                              Scale0Unmerge.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L5023' href='#L5023'><pre>5023</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    Scale = B.buildXor(S1, CmpNum, CmpDen).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5024' href='#L5024'><pre>5024</pre></a></td><td class='covered-line'><pre>197</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L5025' href='#L5025'><pre>5025</pre></a></td><td class='covered-line'><pre>197</pre></td><td class='code'><pre>    Scale = DivScale1.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L5026' href='#L5026'><pre>5026</pre></a></td><td class='covered-line'><pre>197</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5027' href='#L5027'><pre>5027</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5028' href='#L5028'><pre>5028</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  auto Fmas = B.buildIntrinsic(Intrinsic::amdgcn_div_fmas, {S64})</pre></td></tr><tr><td class='line-number'><a name='L5029' href='#L5029'><pre>5029</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                  .addUse(Fma4.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L5030' href='#L5030'><pre>5030</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                  .addUse(Fma3.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L5031' href='#L5031'><pre>5031</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                  .addUse(Mul.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L5032' href='#L5032'><pre>5032</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                  .addUse(Scale)</pre></td></tr><tr><td class='line-number'><a name='L5033' href='#L5033'><pre>5033</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>                  .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L5034' href='#L5034'><pre>5034</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5035' href='#L5035'><pre>5035</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  B.buildIntrinsic(Intrinsic::amdgcn_div_fixup, ArrayRef(Res))</pre></td></tr><tr><td class='line-number'><a name='L5036' href='#L5036'><pre>5036</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>      .addUse(Fmas.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L5037' href='#L5037'><pre>5037</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>      .addUse(RHS)</pre></td></tr><tr><td class='line-number'><a name='L5038' href='#L5038'><pre>5038</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>      .addUse(LHS)</pre></td></tr><tr><td class='line-number'><a name='L5039' href='#L5039'><pre>5039</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>      .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L5040' href='#L5040'><pre>5040</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5041' href='#L5041'><pre>5041</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5042' href='#L5042'><pre>5042</pre></a></td><td class='covered-line'><pre>265</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5043' href='#L5043'><pre>5043</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5044' href='#L5044'><pre>5044</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5045' href='#L5045'><pre>5045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFFREXP(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5046' href='#L5046'><pre>5046</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5047' href='#L5047'><pre>5047</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>                                         MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L5048' href='#L5048'><pre>5048</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  Register Res0 = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5049' href='#L5049'><pre>5049</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  Register Res1 = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5050' href='#L5050'><pre>5050</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  Register Val = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5051' href='#L5051'><pre>5051</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  uint16_t Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L5052' href='#L5052'><pre>5052</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5053' href='#L5053'><pre>5053</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(Res0);</pre></td></tr><tr><td class='line-number'><a name='L5054' href='#L5054'><pre>5054</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  LLT InstrExpTy = Ty == LLT::scalar(16) ? <div class='tooltip'>LLT::scalar(16)<span class='tooltip-content'>36</span></div> : <div class='tooltip'>LLT::scalar(32)<span class='tooltip-content'>346</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5054' href='#L5054'><span>5054:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>346</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5055' href='#L5055'><pre>5055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5056' href='#L5056'><pre>5056</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  auto Mant = B.buildIntrinsic(Intrinsic::amdgcn_frexp_mant, {Ty})</pre></td></tr><tr><td class='line-number'><a name='L5057' href='#L5057'><pre>5057</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>                  .addUse(Val)</pre></td></tr><tr><td class='line-number'><a name='L5058' href='#L5058'><pre>5058</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>                  .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L5059' href='#L5059'><pre>5059</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  auto Exp = B.buildIntrinsic(Intrinsic::amdgcn_frexp_exp, {InstrExpTy})</pre></td></tr><tr><td class='line-number'><a name='L5060' href='#L5060'><pre>5060</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>                 .addUse(Val)</pre></td></tr><tr><td class='line-number'><a name='L5061' href='#L5061'><pre>5061</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>                 .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L5062' href='#L5062'><pre>5062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5063' href='#L5063'><pre>5063</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  if (ST.hasFractBug()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5063' href='#L5063'><span>5063:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128</span>, <span class='None'>False</span>: <span class='covered-line'>254</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5064' href='#L5064'><pre>5064</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    auto Fabs = B.buildFAbs(Ty, Val);</pre></td></tr><tr><td class='line-number'><a name='L5065' href='#L5065'><pre>5065</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    auto Inf = B.buildFConstant(Ty, APFloat::getInf(getFltSemanticForLLT(Ty)));</pre></td></tr><tr><td class='line-number'><a name='L5066' href='#L5066'><pre>5066</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    auto IsFinite =</pre></td></tr><tr><td class='line-number'><a name='L5067' href='#L5067'><pre>5067</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>        B.buildFCmp(CmpInst::FCMP_OLT, LLT::scalar(1), Fabs, Inf, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5068' href='#L5068'><pre>5068</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    auto Zero = B.buildConstant(InstrExpTy, 0);</pre></td></tr><tr><td class='line-number'><a name='L5069' href='#L5069'><pre>5069</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    Exp = B.buildSelect(InstrExpTy, IsFinite, Exp, Zero);</pre></td></tr><tr><td class='line-number'><a name='L5070' href='#L5070'><pre>5070</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>    Mant = B.buildSelect(Ty, IsFinite, Mant, Val);</pre></td></tr><tr><td class='line-number'><a name='L5071' href='#L5071'><pre>5071</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5072' href='#L5072'><pre>5072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5073' href='#L5073'><pre>5073</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  B.buildCopy(Res0, Mant);</pre></td></tr><tr><td class='line-number'><a name='L5074' href='#L5074'><pre>5074</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  B.buildSExtOrTrunc(Res1, Exp);</pre></td></tr><tr><td class='line-number'><a name='L5075' href='#L5075'><pre>5075</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5076' href='#L5076'><pre>5076</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5077' href='#L5077'><pre>5077</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5078' href='#L5078'><pre>5078</pre></a></td><td class='covered-line'><pre>382</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5079' href='#L5079'><pre>5079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5080' href='#L5080'><pre>5080</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFDIVFastIntrin(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5081' href='#L5081'><pre>5081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5082' href='#L5082'><pre>5082</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>                                                 MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L5083' href='#L5083'><pre>5083</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Register Res = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5084' href='#L5084'><pre>5084</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Register LHS = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5085' href='#L5085'><pre>5085</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  Register RHS = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5086' href='#L5086'><pre>5086</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  uint16_t Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L5087' href='#L5087'><pre>5087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5088' href='#L5088'><pre>5088</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L5089' href='#L5089'><pre>5089</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L5090' href='#L5090'><pre>5090</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5091' href='#L5091'><pre>5091</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto Abs = B.buildFAbs(S32, RHS, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5092' href='#L5092'><pre>5092</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  const APFloat C0Val(1.0f);</pre></td></tr><tr><td class='line-number'><a name='L5093' href='#L5093'><pre>5093</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5094' href='#L5094'><pre>5094</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto C0 = B.buildFConstant(S32, 0x1p+96f);</pre></td></tr><tr><td class='line-number'><a name='L5095' href='#L5095'><pre>5095</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto C1 = B.buildFConstant(S32, 0x1p-32f);</pre></td></tr><tr><td class='line-number'><a name='L5096' href='#L5096'><pre>5096</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto C2 = B.buildFConstant(S32, 1.0f);</pre></td></tr><tr><td class='line-number'><a name='L5097' href='#L5097'><pre>5097</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5098' href='#L5098'><pre>5098</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto CmpRes = B.buildFCmp(CmpInst::FCMP_OGT, S1, Abs, C0, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5099' href='#L5099'><pre>5099</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto Sel = B.buildSelect(S32, CmpRes, C1, C2, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5100' href='#L5100'><pre>5100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5101' href='#L5101'><pre>5101</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto Mul0 = B.buildFMul(S32, RHS, Sel, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5102' href='#L5102'><pre>5102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5103' href='#L5103'><pre>5103</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto RCP = B.buildIntrinsic(Intrinsic::amdgcn_rcp, {S32})</pre></td></tr><tr><td class='line-number'><a name='L5104' href='#L5104'><pre>5104</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>                 .addUse(Mul0.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L5105' href='#L5105'><pre>5105</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>                 .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L5106' href='#L5106'><pre>5106</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5107' href='#L5107'><pre>5107</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  auto Mul1 = B.buildFMul(S32, LHS, RCP, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5108' href='#L5108'><pre>5108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5109' href='#L5109'><pre>5109</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  B.buildFMul(Res, Sel, Mul1, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5110' href='#L5110'><pre>5110</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5111' href='#L5111'><pre>5111</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5112' href='#L5112'><pre>5112</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5113' href='#L5113'><pre>5113</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5114' href='#L5114'><pre>5114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5115' href='#L5115'><pre>5115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFSQRTF16(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5116' href='#L5116'><pre>5116</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5117' href='#L5117'><pre>5117</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>                                           MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L5118' href='#L5118'><pre>5118</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Bypass the correct expansion a standard promotion through G_FSQRT would</pre></td></tr><tr><td class='line-number'><a name='L5119' href='#L5119'><pre>5119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // get. The f32 op is accurate enough for the f16 cas.</pre></td></tr><tr><td class='line-number'><a name='L5120' href='#L5120'><pre>5120</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  unsigned Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L5121' href='#L5121'><pre>5121</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  assert(!ST.has16BitInsts());</pre></td></tr><tr><td class='line-number'><a name='L5122' href='#L5122'><pre>5122</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  const LLT F32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L5123' href='#L5123'><pre>5123</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  auto Ext = B.buildFPExt(F32, MI.getOperand(1), Flags);</pre></td></tr><tr><td class='line-number'><a name='L5124' href='#L5124'><pre>5124</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  auto Log2 = B.buildIntrinsic(Intrinsic::amdgcn_sqrt, {F32})</pre></td></tr><tr><td class='line-number'><a name='L5125' href='#L5125'><pre>5125</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    .addUse(Ext.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L5126' href='#L5126'><pre>5126</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L5127' href='#L5127'><pre>5127</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  B.buildFPTrunc(MI.getOperand(0), Log2, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5128' href='#L5128'><pre>5128</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5129' href='#L5129'><pre>5129</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5130' href='#L5130'><pre>5130</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5131' href='#L5131'><pre>5131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5132' href='#L5132'><pre>5132</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFSQRTF32(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5133' href='#L5133'><pre>5133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5134' href='#L5134'><pre>5134</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>                                           MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L5135' href='#L5135'><pre>5135</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L5136' href='#L5136'><pre>5136</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5137' href='#L5137'><pre>5137</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>  Register X = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5138' href='#L5138'><pre>5138</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>  const unsigned Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L5139' href='#L5139'><pre>5139</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>  const LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L5140' href='#L5140'><pre>5140</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>  const LLT F32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L5141' href='#L5141'><pre>5141</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>  const LLT I32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L5142' href='#L5142'><pre>5142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5143' href='#L5143'><pre>5143</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>  if (allowApproxFunc(MF, Flags)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5143' href='#L5143'><span>5143:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>63</span>, <span class='None'>False</span>: <span class='covered-line'>130</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5144' href='#L5144'><pre>5144</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    B.buildIntrinsic(Intrinsic::amdgcn_sqrt, ArrayRef&lt;Register&gt;({Dst}))</pre></td></tr><tr><td class='line-number'><a name='L5145' href='#L5145'><pre>5145</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      .addUse(X)</pre></td></tr><tr><td class='line-number'><a name='L5146' href='#L5146'><pre>5146</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>      .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L5147' href='#L5147'><pre>5147</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5148' href='#L5148'><pre>5148</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L5149' href='#L5149'><pre>5149</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5150' href='#L5150'><pre>5150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5151' href='#L5151'><pre>5151</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  auto ScaleThreshold = B.buildFConstant(F32, 0x1.0p-96f);</pre></td></tr><tr><td class='line-number'><a name='L5152' href='#L5152'><pre>5152</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  auto NeedScale = B.buildFCmp(CmpInst::FCMP_OGT, S1, ScaleThreshold, X, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5153' href='#L5153'><pre>5153</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  auto ScaleUpFactor = B.buildFConstant(F32, 0x1.0p+32f);</pre></td></tr><tr><td class='line-number'><a name='L5154' href='#L5154'><pre>5154</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  auto ScaledX = B.buildFMul(F32, X, ScaleUpFactor, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5155' href='#L5155'><pre>5155</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  auto SqrtX = B.buildSelect(F32, NeedScale, ScaledX, X, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5156' href='#L5156'><pre>5156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5157' href='#L5157'><pre>5157</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  Register SqrtS = MRI.createGenericVirtualRegister(F32);</pre></td></tr><tr><td class='line-number'><a name='L5158' href='#L5158'><pre>5158</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  if (needsDenormHandlingF32(MF, X, Flags)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5158' href='#L5158'><span>5158:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>44</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5159' href='#L5159'><pre>5159</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    B.buildIntrinsic(Intrinsic::amdgcn_sqrt, ArrayRef&lt;Register&gt;({SqrtS}))</pre></td></tr><tr><td class='line-number'><a name='L5160' href='#L5160'><pre>5160</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>      .addUse(SqrtX.getReg(0))</pre></td></tr><tr><td class='line-number'><a name='L5161' href='#L5161'><pre>5161</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>      .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L5162' href='#L5162'><pre>5162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5163' href='#L5163'><pre>5163</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    auto NegOne = B.buildConstant(I32, -1);</pre></td></tr><tr><td class='line-number'><a name='L5164' href='#L5164'><pre>5164</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    auto SqrtSNextDown = B.buildAdd(I32, SqrtS, NegOne);</pre></td></tr><tr><td class='line-number'><a name='L5165' href='#L5165'><pre>5165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5166' href='#L5166'><pre>5166</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    auto NegSqrtSNextDown = B.buildFNeg(F32, SqrtSNextDown, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5167' href='#L5167'><pre>5167</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    auto SqrtVP = B.buildFMA(F32, NegSqrtSNextDown, SqrtS, SqrtX, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5168' href='#L5168'><pre>5168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5169' href='#L5169'><pre>5169</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    auto PosOne = B.buildConstant(I32, 1);</pre></td></tr><tr><td class='line-number'><a name='L5170' href='#L5170'><pre>5170</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    auto SqrtSNextUp = B.buildAdd(I32, SqrtS, PosOne);</pre></td></tr><tr><td class='line-number'><a name='L5171' href='#L5171'><pre>5171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5172' href='#L5172'><pre>5172</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    auto NegSqrtSNextUp = B.buildFNeg(F32, SqrtSNextUp, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5173' href='#L5173'><pre>5173</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    auto SqrtVS = B.buildFMA(F32, NegSqrtSNextUp, SqrtS, SqrtX, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5174' href='#L5174'><pre>5174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5175' href='#L5175'><pre>5175</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    auto Zero = B.buildFConstant(F32, 0.0f);</pre></td></tr><tr><td class='line-number'><a name='L5176' href='#L5176'><pre>5176</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    auto SqrtVPLE0 = B.buildFCmp(CmpInst::FCMP_OLE, S1, SqrtVP, Zero, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5177' href='#L5177'><pre>5177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5178' href='#L5178'><pre>5178</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    SqrtS =</pre></td></tr><tr><td class='line-number'><a name='L5179' href='#L5179'><pre>5179</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>        B.buildSelect(F32, SqrtVPLE0, SqrtSNextDown, SqrtS, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5180' href='#L5180'><pre>5180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5181' href='#L5181'><pre>5181</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    auto SqrtVPVSGT0 = B.buildFCmp(CmpInst::FCMP_OGT, S1, SqrtVS, Zero, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5182' href='#L5182'><pre>5182</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>    SqrtS =</pre></td></tr><tr><td class='line-number'><a name='L5183' href='#L5183'><pre>5183</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>        B.buildSelect(F32, SqrtVPVSGT0, SqrtSNextUp, SqrtS, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5184' href='#L5184'><pre>5184</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L5185' href='#L5185'><pre>5185</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    auto SqrtR =</pre></td></tr><tr><td class='line-number'><a name='L5186' href='#L5186'><pre>5186</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>        B.buildIntrinsic(Intrinsic::amdgcn_rsq, {F32}).addReg(SqrtX.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L5187' href='#L5187'><pre>5187</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    B.buildFMul(SqrtS, SqrtX, SqrtR, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5188' href='#L5188'><pre>5188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5189' href='#L5189'><pre>5189</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    auto Half = B.buildFConstant(F32, 0.5f);</pre></td></tr><tr><td class='line-number'><a name='L5190' href='#L5190'><pre>5190</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    auto SqrtH = B.buildFMul(F32, SqrtR, Half, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5191' href='#L5191'><pre>5191</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    auto NegSqrtH = B.buildFNeg(F32, SqrtH, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5192' href='#L5192'><pre>5192</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    auto SqrtE = B.buildFMA(F32, NegSqrtH, SqrtS, Half, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5193' href='#L5193'><pre>5193</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    SqrtH = B.buildFMA(F32, SqrtH, SqrtE, SqrtH, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5194' href='#L5194'><pre>5194</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    SqrtS = B.buildFMA(F32, SqrtS, SqrtE, SqrtS, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5195' href='#L5195'><pre>5195</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    auto NegSqrtS = B.buildFNeg(F32, SqrtS, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5196' href='#L5196'><pre>5196</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    auto SqrtD = B.buildFMA(F32, NegSqrtS, SqrtS, SqrtX, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5197' href='#L5197'><pre>5197</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    SqrtS = B.buildFMA(F32, SqrtD, SqrtH, SqrtS, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5198' href='#L5198'><pre>5198</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5199' href='#L5199'><pre>5199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5200' href='#L5200'><pre>5200</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  auto ScaleDownFactor = B.buildFConstant(F32, 0x1.0p-16f);</pre></td></tr><tr><td class='line-number'><a name='L5201' href='#L5201'><pre>5201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5202' href='#L5202'><pre>5202</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  auto ScaledDown = B.buildFMul(F32, SqrtS, ScaleDownFactor, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5203' href='#L5203'><pre>5203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5204' href='#L5204'><pre>5204</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  SqrtS = B.buildSelect(F32, NeedScale, ScaledDown, SqrtS, Flags).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5205' href='#L5205'><pre>5205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5206' href='#L5206'><pre>5206</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  auto IsZeroOrInf = B.buildIsFPClass(LLT::scalar(1), SqrtX, fcZero | fcPosInf);</pre></td></tr><tr><td class='line-number'><a name='L5207' href='#L5207'><pre>5207</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  B.buildSelect(Dst, IsZeroOrInf, SqrtX, SqrtS, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5208' href='#L5208'><pre>5208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5209' href='#L5209'><pre>5209</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5210' href='#L5210'><pre>5210</pre></a></td><td class='covered-line'><pre>130</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5211' href='#L5211'><pre>5211</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5212' href='#L5212'><pre>5212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5213' href='#L5213'><pre>5213</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFSQRTF64(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5214' href='#L5214'><pre>5214</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5215' href='#L5215'><pre>5215</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>                                           MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L5216' href='#L5216'><pre>5216</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For double type, the SQRT and RSQ instructions don&apos;t have required</pre></td></tr><tr><td class='line-number'><a name='L5217' href='#L5217'><pre>5217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // precision, we apply Goldschmidt&apos;s algorithm to improve the result:</pre></td></tr><tr><td class='line-number'><a name='L5218' href='#L5218'><pre>5218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L5219' href='#L5219'><pre>5219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   y0 = rsq(x)</pre></td></tr><tr><td class='line-number'><a name='L5220' href='#L5220'><pre>5220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   g0 = x * y0</pre></td></tr><tr><td class='line-number'><a name='L5221' href='#L5221'><pre>5221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   h0 = 0.5 * y0</pre></td></tr><tr><td class='line-number'><a name='L5222' href='#L5222'><pre>5222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L5223' href='#L5223'><pre>5223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   r0 = 0.5 - h0 * g0</pre></td></tr><tr><td class='line-number'><a name='L5224' href='#L5224'><pre>5224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   g1 = g0 * r0 + g0</pre></td></tr><tr><td class='line-number'><a name='L5225' href='#L5225'><pre>5225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   h1 = h0 * r0 + h0</pre></td></tr><tr><td class='line-number'><a name='L5226' href='#L5226'><pre>5226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L5227' href='#L5227'><pre>5227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   r1 = 0.5 - h1 * g1 =&gt; d0 = x - g1 * g1</pre></td></tr><tr><td class='line-number'><a name='L5228' href='#L5228'><pre>5228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   g2 = g1 * r1 + g1     g2 = d0 * h1 + g1</pre></td></tr><tr><td class='line-number'><a name='L5229' href='#L5229'><pre>5229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   h2 = h1 * r1 + h1</pre></td></tr><tr><td class='line-number'><a name='L5230' href='#L5230'><pre>5230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L5231' href='#L5231'><pre>5231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   r2 = 0.5 - h2 * g2 =&gt; d1 = x - g2 * g2</pre></td></tr><tr><td class='line-number'><a name='L5232' href='#L5232'><pre>5232</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   g3 = g2 * r2 + g2     g3 = d1 * h1 + g2</pre></td></tr><tr><td class='line-number'><a name='L5233' href='#L5233'><pre>5233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L5234' href='#L5234'><pre>5234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //   sqrt(x) = g3</pre></td></tr><tr><td class='line-number'><a name='L5235' href='#L5235'><pre>5235</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5236' href='#L5236'><pre>5236</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  const LLT S1 = LLT::scalar(1);</pre></td></tr><tr><td class='line-number'><a name='L5237' href='#L5237'><pre>5237</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L5238' href='#L5238'><pre>5238</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  const LLT F64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L5239' href='#L5239'><pre>5239</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5240' href='#L5240'><pre>5240</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5241' href='#L5241'><pre>5241</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  assert(MRI.getType(Dst) == F64 &amp;&amp; &quot;only expect to lower f64 sqrt&quot;);</pre></td></tr><tr><td class='line-number'><a name='L5242' href='#L5242'><pre>5242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5243' href='#L5243'><pre>5243</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  Register X = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5244' href='#L5244'><pre>5244</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  unsigned Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L5245' href='#L5245'><pre>5245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5246' href='#L5246'><pre>5246</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto ScaleConstant = B.buildFConstant(F64, 0x1.0p-767);</pre></td></tr><tr><td class='line-number'><a name='L5247' href='#L5247'><pre>5247</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5248' href='#L5248'><pre>5248</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto ZeroInt = B.buildConstant(S32, 0);</pre></td></tr><tr><td class='line-number'><a name='L5249' href='#L5249'><pre>5249</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto Scaling = B.buildFCmp(FCmpInst::FCMP_OLT, S1, X, ScaleConstant);</pre></td></tr><tr><td class='line-number'><a name='L5250' href='#L5250'><pre>5250</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5251' href='#L5251'><pre>5251</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Scale up input if it is too small.</pre></td></tr><tr><td class='line-number'><a name='L5252' href='#L5252'><pre>5252</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto ScaleUpFactor = B.buildConstant(S32, 256);</pre></td></tr><tr><td class='line-number'><a name='L5253' href='#L5253'><pre>5253</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto ScaleUp = B.buildSelect(S32, Scaling, ScaleUpFactor, ZeroInt);</pre></td></tr><tr><td class='line-number'><a name='L5254' href='#L5254'><pre>5254</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto SqrtX = B.buildFLdexp(F64, X, ScaleUp, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5255' href='#L5255'><pre>5255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5256' href='#L5256'><pre>5256</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto SqrtY =</pre></td></tr><tr><td class='line-number'><a name='L5257' href='#L5257'><pre>5257</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>      B.buildIntrinsic(Intrinsic::amdgcn_rsq, {F64}).addReg(SqrtX.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L5258' href='#L5258'><pre>5258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5259' href='#L5259'><pre>5259</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto Half = B.buildFConstant(F64, 0.5);</pre></td></tr><tr><td class='line-number'><a name='L5260' href='#L5260'><pre>5260</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto SqrtH0 = B.buildFMul(F64, SqrtY, Half);</pre></td></tr><tr><td class='line-number'><a name='L5261' href='#L5261'><pre>5261</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto SqrtS0 = B.buildFMul(F64, SqrtX, SqrtY);</pre></td></tr><tr><td class='line-number'><a name='L5262' href='#L5262'><pre>5262</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5263' href='#L5263'><pre>5263</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto NegSqrtH0 = B.buildFNeg(F64, SqrtH0);</pre></td></tr><tr><td class='line-number'><a name='L5264' href='#L5264'><pre>5264</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto SqrtR0 = B.buildFMA(F64, NegSqrtH0, SqrtS0, Half);</pre></td></tr><tr><td class='line-number'><a name='L5265' href='#L5265'><pre>5265</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5266' href='#L5266'><pre>5266</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto SqrtS1 = B.buildFMA(F64, SqrtS0, SqrtR0, SqrtS0);</pre></td></tr><tr><td class='line-number'><a name='L5267' href='#L5267'><pre>5267</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto SqrtH1 = B.buildFMA(F64, SqrtH0, SqrtR0, SqrtH0);</pre></td></tr><tr><td class='line-number'><a name='L5268' href='#L5268'><pre>5268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5269' href='#L5269'><pre>5269</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto NegSqrtS1 = B.buildFNeg(F64, SqrtS1);</pre></td></tr><tr><td class='line-number'><a name='L5270' href='#L5270'><pre>5270</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto SqrtD0 = B.buildFMA(F64, NegSqrtS1, SqrtS1, SqrtX);</pre></td></tr><tr><td class='line-number'><a name='L5271' href='#L5271'><pre>5271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5272' href='#L5272'><pre>5272</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto SqrtS2 = B.buildFMA(F64, SqrtD0, SqrtH1, SqrtS1);</pre></td></tr><tr><td class='line-number'><a name='L5273' href='#L5273'><pre>5273</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5274' href='#L5274'><pre>5274</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto NegSqrtS2 = B.buildFNeg(F64, SqrtS2);</pre></td></tr><tr><td class='line-number'><a name='L5275' href='#L5275'><pre>5275</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto SqrtD1 = B.buildFMA(F64, NegSqrtS2, SqrtS2, SqrtX);</pre></td></tr><tr><td class='line-number'><a name='L5276' href='#L5276'><pre>5276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5277' href='#L5277'><pre>5277</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto SqrtRet = B.buildFMA(F64, SqrtD1, SqrtH1, SqrtS2);</pre></td></tr><tr><td class='line-number'><a name='L5278' href='#L5278'><pre>5278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5279' href='#L5279'><pre>5279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Scale down the result.</pre></td></tr><tr><td class='line-number'><a name='L5280' href='#L5280'><pre>5280</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto ScaleDownFactor = B.buildConstant(S32, -128);</pre></td></tr><tr><td class='line-number'><a name='L5281' href='#L5281'><pre>5281</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto ScaleDown = B.buildSelect(S32, Scaling, ScaleDownFactor, ZeroInt);</pre></td></tr><tr><td class='line-number'><a name='L5282' href='#L5282'><pre>5282</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  SqrtRet = B.buildFLdexp(F64, SqrtRet, ScaleDown, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5283' href='#L5283'><pre>5283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5284' href='#L5284'><pre>5284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Switch to fcmp oeq 0 for finite only. Can&apos;t fully remove this check</pre></td></tr><tr><td class='line-number'><a name='L5285' href='#L5285'><pre>5285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // with finite only or nsz because rsq(+/-0) = +/-inf</pre></td></tr><tr><td class='line-number'><a name='L5286' href='#L5286'><pre>5286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5287' href='#L5287'><pre>5287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Check for DAZ and expand to subnormals</pre></td></tr><tr><td class='line-number'><a name='L5288' href='#L5288'><pre>5288</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  auto IsZeroOrInf = B.buildIsFPClass(LLT::scalar(1), SqrtX, fcZero | fcPosInf);</pre></td></tr><tr><td class='line-number'><a name='L5289' href='#L5289'><pre>5289</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5290' href='#L5290'><pre>5290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If x is +INF, +0, or -0, use its original value</pre></td></tr><tr><td class='line-number'><a name='L5291' href='#L5291'><pre>5291</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  B.buildSelect(Dst, IsZeroOrInf, SqrtX, SqrtRet, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5292' href='#L5292'><pre>5292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5293' href='#L5293'><pre>5293</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5294' href='#L5294'><pre>5294</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5295' href='#L5295'><pre>5295</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5296' href='#L5296'><pre>5296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5297' href='#L5297'><pre>5297</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFSQRT(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5298' href='#L5298'><pre>5298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                        MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5299' href='#L5299'><pre>5299</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>                                        MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L5300' href='#L5300'><pre>5300</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L5301' href='#L5301'><pre>5301</pre></a></td><td class='covered-line'><pre>395</pre></td><td class='code'><pre>  if (Ty == LLT::scalar(32))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5301' href='#L5301'><span>5301:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>193</span>, <span class='None'>False</span>: <span class='covered-line'>202</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5302' href='#L5302'><pre>5302</pre></a></td><td class='covered-line'><pre>193</pre></td><td class='code'><pre>    return legalizeFSQRTF32(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L5303' href='#L5303'><pre>5303</pre></a></td><td class='covered-line'><pre>202</pre></td><td class='code'><pre>  if (Ty == LLT::scalar(64))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5303' href='#L5303'><span>5303:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>154</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5304' href='#L5304'><pre>5304</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    return legalizeFSQRTF64(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L5305' href='#L5305'><pre>5305</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  if (Ty == LLT::scalar(16))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5305' href='#L5305'><span>5305:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5306' href='#L5306'><pre>5306</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    return legalizeFSQRTF16(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L5307' href='#L5307'><pre>5307</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L5308' href='#L5308'><pre>5308</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5309' href='#L5309'><pre>5309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5310' href='#L5310'><pre>5310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Expand llvm.amdgcn.rsq.clamp on targets that don&apos;t support the instruction.</pre></td></tr><tr><td class='line-number'><a name='L5311' href='#L5311'><pre>5311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// FIXME: Why do we handle this one but not other removed instructions?</pre></td></tr><tr><td class='line-number'><a name='L5312' href='#L5312'><pre>5312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L5313' href='#L5313'><pre>5313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Reciprocal square root.  The clamp prevents infinite results, clamping</pre></td></tr><tr><td class='line-number'><a name='L5314' href='#L5314'><pre>5314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// infinities to max_float.  D.f = 1.0 / sqrt(S0.f), result clamped to</pre></td></tr><tr><td class='line-number'><a name='L5315' href='#L5315'><pre>5315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// +-max_float.</pre></td></tr><tr><td class='line-number'><a name='L5316' href='#L5316'><pre>5316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeRsqClampIntrinsic(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5317' href='#L5317'><pre>5317</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                    MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5318' href='#L5318'><pre>5318</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                                                    MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L5319' href='#L5319'><pre>5319</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  if (ST.getGeneration() &lt; AMDGPUSubtarget::VOLCANIC_ISLANDS)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5319' href='#L5319'><span>5319:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5320' href='#L5320'><pre>5320</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L5321' href='#L5321'><pre>5321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5322' href='#L5322'><pre>5322</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5323' href='#L5323'><pre>5323</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  Register Src = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5324' href='#L5324'><pre>5324</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  auto Flags = MI.getFlags();</pre></td></tr><tr><td class='line-number'><a name='L5325' href='#L5325'><pre>5325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5326' href='#L5326'><pre>5326</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L5327' href='#L5327'><pre>5327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5328' href='#L5328'><pre>5328</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  const fltSemantics *FltSemantics;</pre></td></tr><tr><td class='line-number'><a name='L5329' href='#L5329'><pre>5329</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  if (Ty == LLT::scalar(32))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5329' href='#L5329'><span>5329:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5330' href='#L5330'><pre>5330</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    FltSemantics = &amp;APFloat::IEEEsingle();</pre></td></tr><tr><td class='line-number'><a name='L5331' href='#L5331'><pre>5331</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  else if (Ty == LLT::scalar(64))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5331' href='#L5331'><span>5331:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5332' href='#L5332'><pre>5332</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    FltSemantics = &amp;APFloat::IEEEdouble();</pre></td></tr><tr><td class='line-number'><a name='L5333' href='#L5333'><pre>5333</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L5334' href='#L5334'><pre>5334</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L5335' href='#L5335'><pre>5335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5336' href='#L5336'><pre>5336</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  auto Rsq = B.buildIntrinsic(Intrinsic::amdgcn_rsq, {Ty})</pre></td></tr><tr><td class='line-number'><a name='L5337' href='#L5337'><pre>5337</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                 .addUse(Src)</pre></td></tr><tr><td class='line-number'><a name='L5338' href='#L5338'><pre>5338</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                 .setMIFlags(Flags);</pre></td></tr><tr><td class='line-number'><a name='L5339' href='#L5339'><pre>5339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5340' href='#L5340'><pre>5340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We don&apos;t need to concern ourselves with the snan handling difference, since</pre></td></tr><tr><td class='line-number'><a name='L5341' href='#L5341'><pre>5341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the rsq quieted (or not) so use the one which will directly select.</pre></td></tr><tr><td class='line-number'><a name='L5342' href='#L5342'><pre>5342</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = B.getMF().getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L5343' href='#L5343'><pre>5343</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  const bool UseIEEE = MFI-&gt;getMode().IEEE;</pre></td></tr><tr><td class='line-number'><a name='L5344' href='#L5344'><pre>5344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5345' href='#L5345'><pre>5345</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  auto MaxFlt = B.buildFConstant(Ty, APFloat::getLargest(*FltSemantics));</pre></td></tr><tr><td class='line-number'><a name='L5346' href='#L5346'><pre>5346</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  auto ClampMax = UseIEEE ? <div class='tooltip'>B.buildFMinNumIEEE(Ty, Rsq, MaxFlt, Flags)<span class='tooltip-content'>15</span></div> :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5346' href='#L5346'><span>5346:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5347' href='#L5347'><pre>5347</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>                            <div class='tooltip'>B.buildFMinNum(Ty, Rsq, MaxFlt, Flags)<span class='tooltip-content'>3</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L5348' href='#L5348'><pre>5348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5349' href='#L5349'><pre>5349</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  auto MinFlt = B.buildFConstant(Ty, APFloat::getLargest(*FltSemantics, true));</pre></td></tr><tr><td class='line-number'><a name='L5350' href='#L5350'><pre>5350</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5351' href='#L5351'><pre>5351</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  if (UseIEEE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5351' href='#L5351'><span>5351:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5352' href='#L5352'><pre>5352</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    B.buildFMaxNumIEEE(Dst, ClampMax, MinFlt, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5353' href='#L5353'><pre>5353</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L5354' href='#L5354'><pre>5354</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    B.buildFMaxNum(Dst, ClampMax, MinFlt, Flags);</pre></td></tr><tr><td class='line-number'><a name='L5355' href='#L5355'><pre>5355</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5356' href='#L5356'><pre>5356</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5357' href='#L5357'><pre>5357</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5358' href='#L5358'><pre>5358</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5359' href='#L5359'><pre>5359</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>static unsigned getDSFPAtomicOpcode(Intrinsic::ID IID) {</pre></td></tr><tr><td class='line-number'><a name='L5360' href='#L5360'><pre>5360</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  switch (IID) {</pre></td></tr><tr><td class='line-number'><a name='L5361' href='#L5361'><pre>5361</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_fadd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5361' href='#L5361'><span>5361:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>144</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5362' href='#L5362'><pre>5362</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    return AMDGPU::G_ATOMICRMW_FADD;</pre></td></tr><tr><td class='line-number'><a name='L5363' href='#L5363'><pre>5363</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_fmin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5363' href='#L5363'><span>5363:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5364' href='#L5364'><pre>5364</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    return AMDGPU::G_AMDGPU_ATOMIC_FMIN;</pre></td></tr><tr><td class='line-number'><a name='L5365' href='#L5365'><pre>5365</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_fmax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5365' href='#L5365'><span>5365:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5366' href='#L5366'><pre>5366</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>    return AMDGPU::G_AMDGPU_ATOMIC_FMAX;</pre></td></tr><tr><td class='line-number'><a name='L5367' href='#L5367'><pre>5367</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5367' href='#L5367'><span>5367:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>192</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5368' href='#L5368'><pre>5368</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;not a DS FP intrinsic&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L5369' href='#L5369'><pre>5369</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5370' href='#L5370'><pre>5370</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5371' href='#L5371'><pre>5371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5372' href='#L5372'><pre>5372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeDSAtomicFPIntrinsic(LegalizerHelper &amp;Helper,</pre></td></tr><tr><td class='line-number'><a name='L5373' href='#L5373'><pre>5373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                      MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5374' href='#L5374'><pre>5374</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>                                                      Intrinsic::ID IID) const {</pre></td></tr><tr><td class='line-number'><a name='L5375' href='#L5375'><pre>5375</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  GISelChangeObserver &amp;Observer = Helper.Observer;</pre></td></tr><tr><td class='line-number'><a name='L5376' href='#L5376'><pre>5376</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L5377' href='#L5377'><pre>5377</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5378' href='#L5378'><pre>5378</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  MI.setDesc(ST.getInstrInfo()-&gt;get(getDSFPAtomicOpcode(IID)));</pre></td></tr><tr><td class='line-number'><a name='L5379' href='#L5379'><pre>5379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5380' href='#L5380'><pre>5380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The remaining operands were used to set fields in the MemOperand on</pre></td></tr><tr><td class='line-number'><a name='L5381' href='#L5381'><pre>5381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // construction.</pre></td></tr><tr><td class='line-number'><a name='L5382' href='#L5382'><pre>5382</pre></a></td><td class='covered-line'><pre>768</pre></td><td class='code'><pre>  for (int I = 6; I &gt; 3; <div class='tooltip'>--I<span class='tooltip-content'>576</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5382' href='#L5382'><span>5382:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>576</span>, <span class='None'>False</span>: <span class='covered-line'>192</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5383' href='#L5383'><pre>5383</pre></a></td><td class='covered-line'><pre>576</pre></td><td class='code'><pre>    MI.removeOperand(I);</pre></td></tr><tr><td class='line-number'><a name='L5384' href='#L5384'><pre>5384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5385' href='#L5385'><pre>5385</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  MI.removeOperand(1); // Remove the intrinsic ID.</pre></td></tr><tr><td class='line-number'><a name='L5386' href='#L5386'><pre>5386</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L5387' href='#L5387'><pre>5387</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5388' href='#L5388'><pre>5388</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5389' href='#L5389'><pre>5389</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5390' href='#L5390'><pre>5390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::getImplicitArgPtr(Register DstReg,</pre></td></tr><tr><td class='line-number'><a name='L5391' href='#L5391'><pre>5391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5392' href='#L5392'><pre>5392</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>                                            MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L5393' href='#L5393'><pre>5393</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>  uint64_t Offset =</pre></td></tr><tr><td class='line-number'><a name='L5394' href='#L5394'><pre>5394</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>    ST.getTargetLowering()-&gt;getImplicitParameterOffset(</pre></td></tr><tr><td class='line-number'><a name='L5395' href='#L5395'><pre>5395</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>      B.getMF(), AMDGPUTargetLowering::FIRST_IMPLICIT);</pre></td></tr><tr><td class='line-number'><a name='L5396' href='#L5396'><pre>5396</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>  LLT DstTy = MRI.getType(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L5397' href='#L5397'><pre>5397</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>  LLT IdxTy = LLT::scalar(DstTy.getSizeInBits());</pre></td></tr><tr><td class='line-number'><a name='L5398' href='#L5398'><pre>5398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5399' href='#L5399'><pre>5399</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>  Register KernargPtrReg = MRI.createGenericVirtualRegister(DstTy);</pre></td></tr><tr><td class='line-number'><a name='L5400' href='#L5400'><pre>5400</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>  if (!loadInputValue(KernargPtrReg, B,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5400' href='#L5400'><span>5400:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>175</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5401' href='#L5401'><pre>5401</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>                      AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR))</pre></td></tr><tr><td class='line-number'><a name='L5402' href='#L5402'><pre>5402</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L5403' href='#L5403'><pre>5403</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5404' href='#L5404'><pre>5404</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: This should be nuw</pre></td></tr><tr><td class='line-number'><a name='L5405' href='#L5405'><pre>5405</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>  B.buildPtrAdd(DstReg, KernargPtrReg, B.buildConstant(IdxTy, Offset).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L5406' href='#L5406'><pre>5406</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5407' href='#L5407'><pre>5407</pre></a></td><td class='covered-line'><pre>175</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5408' href='#L5408'><pre>5408</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5409' href='#L5409'><pre>5409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// To create a buffer resource from a 64-bit pointer, mask off the upper 32</pre></td></tr><tr><td class='line-number'><a name='L5410' href='#L5410'><pre>5410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// bits of the pointer and replace them with the stride argument, then</pre></td></tr><tr><td class='line-number'><a name='L5411' href='#L5411'><pre>5411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// merge_values everything together. In the common case of a raw buffer (the</pre></td></tr><tr><td class='line-number'><a name='L5412' href='#L5412'><pre>5412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// stride component is 0), we can just AND off the upper half.</pre></td></tr><tr><td class='line-number'><a name='L5413' href='#L5413'><pre>5413</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizePointerAsRsrcIntrin(</pre></td></tr><tr><td class='line-number'><a name='L5414' href='#L5414'><pre>5414</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L5415' href='#L5415'><pre>5415</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  Register Result = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5416' href='#L5416'><pre>5416</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  Register Pointer = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5417' href='#L5417'><pre>5417</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  Register Stride = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5418' href='#L5418'><pre>5418</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  Register NumRecords = MI.getOperand(4).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5419' href='#L5419'><pre>5419</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  Register Flags = MI.getOperand(5).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5420' href='#L5420'><pre>5420</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5421' href='#L5421'><pre>5421</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L5422' href='#L5422'><pre>5422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5423' href='#L5423'><pre>5423</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  B.setInsertPt(B.getMBB(), ++B.getInsertPt());</pre></td></tr><tr><td class='line-number'><a name='L5424' href='#L5424'><pre>5424</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  auto Unmerge = B.buildUnmerge(S32, Pointer);</pre></td></tr><tr><td class='line-number'><a name='L5425' href='#L5425'><pre>5425</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  Register LowHalf = Unmerge.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5426' href='#L5426'><pre>5426</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  Register HighHalf = Unmerge.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L5427' href='#L5427'><pre>5427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5428' href='#L5428'><pre>5428</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  auto AndMask = B.buildConstant(S32, 0x0000ffff);</pre></td></tr><tr><td class='line-number'><a name='L5429' href='#L5429'><pre>5429</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  auto Masked = B.buildAnd(S32, HighHalf, AndMask);</pre></td></tr><tr><td class='line-number'><a name='L5430' href='#L5430'><pre>5430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5431' href='#L5431'><pre>5431</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  MachineInstrBuilder NewHighHalf = Masked;</pre></td></tr><tr><td class='line-number'><a name='L5432' href='#L5432'><pre>5432</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  std::optional&lt;ValueAndVReg&gt; StrideConst =</pre></td></tr><tr><td class='line-number'><a name='L5433' href='#L5433'><pre>5433</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      getIConstantVRegValWithLookThrough(Stride, MRI);</pre></td></tr><tr><td class='line-number'><a name='L5434' href='#L5434'><pre>5434</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  if (!StrideConst || <div class='tooltip'>!StrideConst-&gt;Value.isZero()<span class='tooltip-content'>6</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5434' href='#L5434'><span>5434:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
  Branch (<span class='line-number'><a name='L5434' href='#L5434'><span>5434:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L5434'><span>5434:7</span></a></span>) to (<span class='line-number'><a href='#L5434'><span>5434:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (5434:7)
     Condition C2 --> (5434:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L5435' href='#L5435'><pre>5435</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    MachineInstrBuilder ShiftedStride;</pre></td></tr><tr><td class='line-number'><a name='L5436' href='#L5436'><pre>5436</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    if (StrideConst) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5436' href='#L5436'><span>5436:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5437' href='#L5437'><pre>5437</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      uint32_t StrideVal = StrideConst-&gt;Value.getZExtValue();</pre></td></tr><tr><td class='line-number'><a name='L5438' href='#L5438'><pre>5438</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      uint32_t ShiftedStrideVal = StrideVal &lt;&lt; 16;</pre></td></tr><tr><td class='line-number'><a name='L5439' href='#L5439'><pre>5439</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      ShiftedStride = B.buildConstant(S32, ShiftedStrideVal);</pre></td></tr><tr><td class='line-number'><a name='L5440' href='#L5440'><pre>5440</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L5441' href='#L5441'><pre>5441</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      auto ExtStride = B.buildAnyExt(S32, Stride);</pre></td></tr><tr><td class='line-number'><a name='L5442' href='#L5442'><pre>5442</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      auto ShiftConst = B.buildConstant(S32, 16);</pre></td></tr><tr><td class='line-number'><a name='L5443' href='#L5443'><pre>5443</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      ShiftedStride = B.buildShl(S32, ExtStride, ShiftConst);</pre></td></tr><tr><td class='line-number'><a name='L5444' href='#L5444'><pre>5444</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5445' href='#L5445'><pre>5445</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    NewHighHalf = B.buildOr(S32, Masked, ShiftedStride);</pre></td></tr><tr><td class='line-number'><a name='L5446' href='#L5446'><pre>5446</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5447' href='#L5447'><pre>5447</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  Register NewHighHalfReg = NewHighHalf.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5448' href='#L5448'><pre>5448</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  B.buildMergeValues(Result, {LowHalf, NewHighHalfReg, NumRecords, Flags});</pre></td></tr><tr><td class='line-number'><a name='L5449' href='#L5449'><pre>5449</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5450' href='#L5450'><pre>5450</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5451' href='#L5451'><pre>5451</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5452' href='#L5452'><pre>5452</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5453' href='#L5453'><pre>5453</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeImplicitArgPtr(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5454' href='#L5454'><pre>5454</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                                 MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5455' href='#L5455'><pre>5455</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>                                                 MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L5456' href='#L5456'><pre>5456</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  const SIMachineFunctionInfo *MFI = B.getMF().getInfo&lt;SIMachineFunctionInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L5457' href='#L5457'><pre>5457</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  if (!MFI-&gt;isEntryFunction()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5457' href='#L5457'><span>5457:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5458' href='#L5458'><pre>5458</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return legalizePreloadedArgIntrin(MI, MRI, B,</pre></td></tr><tr><td class='line-number'><a name='L5459' href='#L5459'><pre>5459</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>                                      AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR);</pre></td></tr><tr><td class='line-number'><a name='L5460' href='#L5460'><pre>5460</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5461' href='#L5461'><pre>5461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5462' href='#L5462'><pre>5462</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5463' href='#L5463'><pre>5463</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  if (!getImplicitArgPtr(DstReg, MRI, B))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5463' href='#L5463'><span>5463:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5464' href='#L5464'><pre>5464</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L5465' href='#L5465'><pre>5465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5466' href='#L5466'><pre>5466</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5467' href='#L5467'><pre>5467</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5468' href='#L5468'><pre>5468</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5469' href='#L5469'><pre>5469</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5470' href='#L5470'><pre>5470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::getLDSKernelId(Register DstReg,</pre></td></tr><tr><td class='line-number'><a name='L5471' href='#L5471'><pre>5471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                         MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5472' href='#L5472'><pre>5472</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                         MachineIRBuilder &amp;B) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L5473' href='#L5473'><pre>5473</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Function &amp;F = B.getMF().getFunction();</span></pre></td></tr><tr><td class='line-number'><a name='L5474' href='#L5474'><pre>5474</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  std::optional&lt;uint32_t&gt; KnownSize =</span></pre></td></tr><tr><td class='line-number'><a name='L5475' href='#L5475'><pre>5475</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      AMDGPUMachineFunction::getLDSKernelIdMetadata(F);</span></pre></td></tr><tr><td class='line-number'><a name='L5476' href='#L5476'><pre>5476</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>KnownSize.has_value()</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5476' href='#L5476'><span>5476:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5477' href='#L5477'><pre>5477</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>B.buildConstant(DstReg, *KnownSize)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5478' href='#L5478'><pre>5478</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return false;</span></pre></td></tr><tr><td class='line-number'><a name='L5479' href='#L5479'><pre>5479</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L5480' href='#L5480'><pre>5480</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5481' href='#L5481'><pre>5481</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeLDSKernelId(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5482' href='#L5482'><pre>5482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5483' href='#L5483'><pre>5483</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                              MachineIRBuilder &amp;B) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L5484' href='#L5484'><pre>5484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L5485' href='#L5485'><pre>5485</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const SIMachineFunctionInfo *MFI = B.getMF().getInfo&lt;SIMachineFunctionInfo&gt;();</span></pre></td></tr><tr><td class='line-number'><a name='L5486' href='#L5486'><pre>5486</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!MFI-&gt;isEntryFunction()</span><span class='red'>) </span><span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5486' href='#L5486'><span>5486:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5487' href='#L5487'><pre>5487</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return legalizePreloadedArgIntrin(MI, MRI, B,</span></pre></td></tr><tr><td class='line-number'><a name='L5488' href='#L5488'><pre>5488</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                      AMDGPUFunctionArgInfo::LDS_KERNEL_ID);</span></pre></td></tr><tr><td class='line-number'><a name='L5489' href='#L5489'><pre>5489</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span><span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L5490' href='#L5490'><pre>5490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5491' href='#L5491'><pre>5491</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>Register DstReg = MI.getOperand(0).getReg();</span></pre></td></tr><tr><td class='line-number'><a name='L5492' href='#L5492'><pre>5492</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  if (</span><span class='red'>!getLDSKernelId(DstReg, MRI, B)</span><span class='red'>)</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5492' href='#L5492'><span>5492:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5493' href='#L5493'><pre>5493</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>return false</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5494' href='#L5494'><pre>5494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5495' href='#L5495'><pre>5495</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>MI.eraseFromParent();</span></pre></td></tr><tr><td class='line-number'><a name='L5496' href='#L5496'><pre>5496</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return true</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5497' href='#L5497'><pre>5497</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L5498' href='#L5498'><pre>5498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5499' href='#L5499'><pre>5499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeIsAddrSpace(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5500' href='#L5500'><pre>5500</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5501' href='#L5501'><pre>5501</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L5502' href='#L5502'><pre>5502</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>                                              unsigned AddrSpace) const {</pre></td></tr><tr><td class='line-number'><a name='L5503' href='#L5503'><pre>5503</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  Register ApertureReg = getSegmentAperture(AddrSpace, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L5504' href='#L5504'><pre>5504</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  auto Unmerge = B.buildUnmerge(LLT::scalar(32), MI.getOperand(2).getReg());</pre></td></tr><tr><td class='line-number'><a name='L5505' href='#L5505'><pre>5505</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  Register Hi32 = Unmerge.getReg(1);</pre></td></tr><tr><td class='line-number'><a name='L5506' href='#L5506'><pre>5506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5507' href='#L5507'><pre>5507</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  B.buildICmp(ICmpInst::ICMP_EQ, MI.getOperand(0), Hi32, ApertureReg);</pre></td></tr><tr><td class='line-number'><a name='L5508' href='#L5508'><pre>5508</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5509' href='#L5509'><pre>5509</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5510' href='#L5510'><pre>5510</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5511' href='#L5511'><pre>5511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5512' href='#L5512'><pre>5512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The raw.(t)buffer and struct.(t)buffer intrinsics have two offset args:</pre></td></tr><tr><td class='line-number'><a name='L5513' href='#L5513'><pre>5513</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// offset (the offset that is included in bounds checking and swizzling, to be</pre></td></tr><tr><td class='line-number'><a name='L5514' href='#L5514'><pre>5514</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// split between the instruction&apos;s voffset and immoffset fields) and soffset</pre></td></tr><tr><td class='line-number'><a name='L5515' href='#L5515'><pre>5515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// (the offset that is excluded from bounds checking and swizzling, to go in</pre></td></tr><tr><td class='line-number'><a name='L5516' href='#L5516'><pre>5516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// the instruction&apos;s soffset field).  This function takes the first kind of</pre></td></tr><tr><td class='line-number'><a name='L5517' href='#L5517'><pre>5517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// offset and figures out how to split it between voffset and immoffset.</pre></td></tr><tr><td class='line-number'><a name='L5518' href='#L5518'><pre>5518</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>std::pair&lt;Register, unsigned&gt;</pre></td></tr><tr><td class='line-number'><a name='L5519' href='#L5519'><pre>5519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>AMDGPULegalizerInfo::splitBufferOffsets(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L5520' href='#L5520'><pre>5520</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>                                        Register OrigOffset) const {</pre></td></tr><tr><td class='line-number'><a name='L5521' href='#L5521'><pre>5521</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  const unsigned MaxImm = SIInstrInfo::getMaxMUBUFImmOffset(ST);</pre></td></tr><tr><td class='line-number'><a name='L5522' href='#L5522'><pre>5522</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  Register BaseReg;</pre></td></tr><tr><td class='line-number'><a name='L5523' href='#L5523'><pre>5523</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  unsigned ImmOffset;</pre></td></tr><tr><td class='line-number'><a name='L5524' href='#L5524'><pre>5524</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L5525' href='#L5525'><pre>5525</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L5526' href='#L5526'><pre>5526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5527' href='#L5527'><pre>5527</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  std::tie(BaseReg, ImmOffset) =</pre></td></tr><tr><td class='line-number'><a name='L5528' href='#L5528'><pre>5528</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>      AMDGPU::getBaseWithConstantOffset(MRI, OrigOffset);</pre></td></tr><tr><td class='line-number'><a name='L5529' href='#L5529'><pre>5529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5530' href='#L5530'><pre>5530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If BaseReg is a pointer, convert it to int.</pre></td></tr><tr><td class='line-number'><a name='L5531' href='#L5531'><pre>5531</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  if (MRI.getType(BaseReg).isPointer())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5531' href='#L5531'><span>5531:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.78k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5532' href='#L5532'><pre>5532</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    BaseReg = B.buildPtrToInt(MRI.getType(OrigOffset), BaseReg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5533' href='#L5533'><pre>5533</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5534' href='#L5534'><pre>5534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If the immediate value is too big for the immoffset field, put only bits</pre></td></tr><tr><td class='line-number'><a name='L5535' href='#L5535'><pre>5535</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that would normally fit in the immoffset field. The remaining value that</pre></td></tr><tr><td class='line-number'><a name='L5536' href='#L5536'><pre>5536</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // is copied/added for the voffset field is a large power of 2, and it</pre></td></tr><tr><td class='line-number'><a name='L5537' href='#L5537'><pre>5537</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // stands more chance of being CSEd with the copy/add for another similar</pre></td></tr><tr><td class='line-number'><a name='L5538' href='#L5538'><pre>5538</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // load/store.</pre></td></tr><tr><td class='line-number'><a name='L5539' href='#L5539'><pre>5539</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // However, do not do that rounding down if that is a negative</pre></td></tr><tr><td class='line-number'><a name='L5540' href='#L5540'><pre>5540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // number, as it appears to be illegal to have a negative offset in the</pre></td></tr><tr><td class='line-number'><a name='L5541' href='#L5541'><pre>5541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // vgpr, even if adding the immediate offset makes it positive.</pre></td></tr><tr><td class='line-number'><a name='L5542' href='#L5542'><pre>5542</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  unsigned Overflow = ImmOffset &amp; ~MaxImm;</pre></td></tr><tr><td class='line-number'><a name='L5543' href='#L5543'><pre>5543</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  ImmOffset -= Overflow;</pre></td></tr><tr><td class='line-number'><a name='L5544' href='#L5544'><pre>5544</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  if ((int32_t)Overflow &lt; 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5544' href='#L5544'><span>5544:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>1.79k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5545' href='#L5545'><pre>5545</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    Overflow += ImmOffset;</pre></td></tr><tr><td class='line-number'><a name='L5546' href='#L5546'><pre>5546</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    ImmOffset = 0;</pre></td></tr><tr><td class='line-number'><a name='L5547' href='#L5547'><pre>5547</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5548' href='#L5548'><pre>5548</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5549' href='#L5549'><pre>5549</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  if (Overflow != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5549' href='#L5549'><span>5549:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>1.74k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5550' href='#L5550'><pre>5550</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    if (!BaseReg) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5550' href='#L5550'><span>5550:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5551' href='#L5551'><pre>5551</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      BaseReg = B.buildConstant(S32, Overflow).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5552' href='#L5552'><pre>5552</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L5553' href='#L5553'><pre>5553</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>      auto OverflowVal = B.buildConstant(S32, Overflow);</pre></td></tr><tr><td class='line-number'><a name='L5554' href='#L5554'><pre>5554</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>      BaseReg = B.buildAdd(S32, BaseReg, OverflowVal).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5555' href='#L5555'><pre>5555</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5556' href='#L5556'><pre>5556</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5557' href='#L5557'><pre>5557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5558' href='#L5558'><pre>5558</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  if (!BaseReg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5558' href='#L5558'><span>5558:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>388</span>, <span class='None'>False</span>: <span class='covered-line'>1.40k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5559' href='#L5559'><pre>5559</pre></a></td><td class='covered-line'><pre>388</pre></td><td class='code'><pre>    BaseReg = B.buildConstant(S32, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5560' href='#L5560'><pre>5560</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5561' href='#L5561'><pre>5561</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>  return std::pair(BaseReg, ImmOffset);</pre></td></tr><tr><td class='line-number'><a name='L5562' href='#L5562'><pre>5562</pre></a></td><td class='covered-line'><pre>1.79k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5563' href='#L5563'><pre>5563</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5564' href='#L5564'><pre>5564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Handle register layout difference for f16 images for some subtargets.</pre></td></tr><tr><td class='line-number'><a name='L5565' href='#L5565'><pre>5565</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register AMDGPULegalizerInfo::handleD16VData(MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L5566' href='#L5566'><pre>5566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5567' href='#L5567'><pre>5567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             Register Reg,</pre></td></tr><tr><td class='line-number'><a name='L5568' href='#L5568'><pre>5568</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>                                             bool ImageStore) const {</pre></td></tr><tr><td class='line-number'><a name='L5569' href='#L5569'><pre>5569</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  const LLT S16 = LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L5570' href='#L5570'><pre>5570</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L5571' href='#L5571'><pre>5571</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  LLT StoreVT = MRI.getType(Reg);</pre></td></tr><tr><td class='line-number'><a name='L5572' href='#L5572'><pre>5572</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  assert(StoreVT.isVector() &amp;&amp; StoreVT.getElementType() == S16);</pre></td></tr><tr><td class='line-number'><a name='L5573' href='#L5573'><pre>5573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5574' href='#L5574'><pre>5574</pre></a></td><td class='covered-line'><pre>95</pre></td><td class='code'><pre>  if (ST.hasUnpackedD16VMem()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5574' href='#L5574'><span>5574:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>63</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5575' href='#L5575'><pre>5575</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    auto Unmerge = B.buildUnmerge(S16, Reg);</pre></td></tr><tr><td class='line-number'><a name='L5576' href='#L5576'><pre>5576</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5577' href='#L5577'><pre>5577</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    SmallVector&lt;Register, 4&gt; WideRegs;</pre></td></tr><tr><td class='line-number'><a name='L5578' href='#L5578'><pre>5578</pre></a></td><td class='covered-line'><pre>122</pre></td><td class='code'><pre>    for (int I = 0, E = Unmerge-&gt;getNumOperands() - 1; I != E; <div class='tooltip'>++I<span class='tooltip-content'>90</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5578' href='#L5578'><span>5578:56</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>90</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5579' href='#L5579'><pre>5579</pre></a></td><td class='covered-line'><pre>90</pre></td><td class='code'><pre>      WideRegs.push_back(B.buildAnyExt(S32, Unmerge.getReg(I)).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L5580' href='#L5580'><pre>5580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5581' href='#L5581'><pre>5581</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    int NumElts = StoreVT.getNumElements();</pre></td></tr><tr><td class='line-number'><a name='L5582' href='#L5582'><pre>5582</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5583' href='#L5583'><pre>5583</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>    return B.buildBuildVector(LLT::fixed_vector(NumElts, S32), WideRegs)</pre></td></tr><tr><td class='line-number'><a name='L5584' href='#L5584'><pre>5584</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>        .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5585' href='#L5585'><pre>5585</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5586' href='#L5586'><pre>5586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5587' href='#L5587'><pre>5587</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>  if (ImageStore &amp;&amp; <div class='tooltip'>ST.hasImageStoreD16Bug()<span class='tooltip-content'>18</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5587' href='#L5587'><span>5587:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
  Branch (<span class='line-number'><a name='L5587' href='#L5587'><span>5587:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L5587'><span>5587:7</span></a></span>) to (<span class='line-number'><a href='#L5587'><span>5587:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (5587:7)
     Condition C2 --> (5587:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L5588' href='#L5588'><pre>5588</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    if (StoreVT.getNumElements() == 2) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5588' href='#L5588'><span>5588:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5589' href='#L5589'><pre>5589</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      SmallVector&lt;Register, 4&gt; PackedRegs;</pre></td></tr><tr><td class='line-number'><a name='L5590' href='#L5590'><pre>5590</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      Reg = B.buildBitcast(S32, Reg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5591' href='#L5591'><pre>5591</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      PackedRegs.push_back(Reg);</pre></td></tr><tr><td class='line-number'><a name='L5592' href='#L5592'><pre>5592</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      PackedRegs.resize(2, B.buildUndef(S32).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L5593' href='#L5593'><pre>5593</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return B.buildBuildVector(LLT::fixed_vector(2, S32), PackedRegs)</pre></td></tr><tr><td class='line-number'><a name='L5594' href='#L5594'><pre>5594</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5595' href='#L5595'><pre>5595</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5596' href='#L5596'><pre>5596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5597' href='#L5597'><pre>5597</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    if (StoreVT.getNumElements() == 3) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5597' href='#L5597'><span>5597:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5598' href='#L5598'><pre>5598</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      SmallVector&lt;Register, 4&gt; PackedRegs;</pre></td></tr><tr><td class='line-number'><a name='L5599' href='#L5599'><pre>5599</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      auto Unmerge = B.buildUnmerge(S16, Reg);</pre></td></tr><tr><td class='line-number'><a name='L5600' href='#L5600'><pre>5600</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      for (int I = 0, E = Unmerge-&gt;getNumOperands() - 1; I != E; <div class='tooltip'>++I<span class='tooltip-content'>6</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5600' href='#L5600'><span>5600:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5601' href='#L5601'><pre>5601</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        PackedRegs.push_back(Unmerge.getReg(I));</pre></td></tr><tr><td class='line-number'><a name='L5602' href='#L5602'><pre>5602</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      PackedRegs.resize(6, B.buildUndef(S16).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L5603' href='#L5603'><pre>5603</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      Reg = B.buildBuildVector(LLT::fixed_vector(6, S16), PackedRegs).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5604' href='#L5604'><pre>5604</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return B.buildBitcast(LLT::fixed_vector(3, S32), Reg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5605' href='#L5605'><pre>5605</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5606' href='#L5606'><pre>5606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5607' href='#L5607'><pre>5607</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    if (StoreVT.getNumElements() == 4) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5607' href='#L5607'><span>5607:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5608' href='#L5608'><pre>5608</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      SmallVector&lt;Register, 4&gt; PackedRegs;</pre></td></tr><tr><td class='line-number'><a name='L5609' href='#L5609'><pre>5609</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      Reg = B.buildBitcast(LLT::fixed_vector(2, S32), Reg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5610' href='#L5610'><pre>5610</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      auto Unmerge = B.buildUnmerge(S32, Reg);</pre></td></tr><tr><td class='line-number'><a name='L5611' href='#L5611'><pre>5611</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      for (int I = 0, E = Unmerge-&gt;getNumOperands() - 1; I != E; <div class='tooltip'>++I<span class='tooltip-content'>4</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5611' href='#L5611'><span>5611:58</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5612' href='#L5612'><pre>5612</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>        PackedRegs.push_back(Unmerge.getReg(I));</pre></td></tr><tr><td class='line-number'><a name='L5613' href='#L5613'><pre>5613</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      PackedRegs.resize(4, B.buildUndef(S32).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L5614' href='#L5614'><pre>5614</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      return B.buildBuildVector(LLT::fixed_vector(4, S32), PackedRegs)</pre></td></tr><tr><td class='line-number'><a name='L5615' href='#L5615'><pre>5615</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>          .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5616' href='#L5616'><pre>5616</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5617' href='#L5617'><pre>5617</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5618' href='#L5618'><pre>5618</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>llvm_unreachable</span><span class='red'>(&quot;invalid data type&quot;);</span></pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L5619' href='#L5619'><pre>5619</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L5620' href='#L5620'><pre>5620</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5621' href='#L5621'><pre>5621</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  if (StoreVT == LLT::fixed_vector(3, S16)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5621' href='#L5621'><span>5621:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>51</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5622' href='#L5622'><pre>5622</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    Reg = B.buildPadVectorWithUndefElements(LLT::fixed_vector(4, S16), Reg)</pre></td></tr><tr><td class='line-number'><a name='L5623' href='#L5623'><pre>5623</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>              .getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5624' href='#L5624'><pre>5624</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5625' href='#L5625'><pre>5625</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  return Reg;</pre></td></tr><tr><td class='line-number'><a name='L5626' href='#L5626'><pre>5626</pre></a></td><td class='covered-line'><pre>63</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5627' href='#L5627'><pre>5627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5628' href='#L5628'><pre>5628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>Register AMDGPULegalizerInfo::fixStoreSourceType(</pre></td></tr><tr><td class='line-number'><a name='L5629' href='#L5629'><pre>5629</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B, Register VData, bool IsFormat) const {</pre></td></tr><tr><td class='line-number'><a name='L5630' href='#L5630'><pre>5630</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  MachineRegisterInfo *MRI = B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L5631' href='#L5631'><pre>5631</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  LLT Ty = MRI-&gt;getType(VData);</pre></td></tr><tr><td class='line-number'><a name='L5632' href='#L5632'><pre>5632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5633' href='#L5633'><pre>5633</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  const LLT S16 = LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L5634' href='#L5634'><pre>5634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5635' href='#L5635'><pre>5635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fixup buffer resources themselves needing to be v4i128.</pre></td></tr><tr><td class='line-number'><a name='L5636' href='#L5636'><pre>5636</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  if (hasBufferRsrcWorkaround(Ty))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5636' href='#L5636'><span>5636:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>602</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5637' href='#L5637'><pre>5637</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return castBufferRsrcToV4I32(VData, B)</span>;</pre></td></tr><tr><td class='line-number'><a name='L5638' href='#L5638'><pre>5638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5639' href='#L5639'><pre>5639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Fixup illegal register types for i8 stores.</pre></td></tr><tr><td class='line-number'><a name='L5640' href='#L5640'><pre>5640</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  if (Ty == LLT::scalar(8) || <div class='tooltip'>Ty == S16<span class='tooltip-content'>576</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5640' href='#L5640'><span>5640:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>102</span>, <span class='None'>False</span>: <span class='covered-line'>500</span>]
  Branch (<span class='line-number'><a name='L5640' href='#L5640'><span>5640:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>576</span>]
  Branch (<span class='line-number'><a name='L5640' href='#L5640'><span>5640:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>500</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L5640'><span>5640:7</span></a></span>) to (<span class='line-number'><a href='#L5640'><span>5640:40</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (5640:7)
     Condition C2 --> (5640:31)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L5641' href='#L5641'><pre>5641</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    Register AnyExt = B.buildAnyExt(LLT::scalar(32), VData).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5642' href='#L5642'><pre>5642</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>    return AnyExt;</pre></td></tr><tr><td class='line-number'><a name='L5643' href='#L5643'><pre>5643</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5644' href='#L5644'><pre>5644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5645' href='#L5645'><pre>5645</pre></a></td><td class='covered-line'><pre>500</pre></td><td class='code'><pre>  if (Ty.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5645' href='#L5645'><span>5645:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>223</span>, <span class='None'>False</span>: <span class='covered-line'>277</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5646' href='#L5646'><pre>5646</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>    if (Ty.getElementType() == S16 &amp;&amp; <div class='tooltip'>Ty.getNumElements() &lt;= 4<span class='tooltip-content'>101</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5646' href='#L5646'><span>5646:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>101</span>, <span class='None'>False</span>: <span class='covered-line'>122</span>]
  Branch (<span class='line-number'><a name='L5646' href='#L5646'><span>5646:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>101</span>, <span class='None'>False</span>: <span class='covered-line'>122</span>]
  Branch (<span class='line-number'><a name='L5646' href='#L5646'><span>5646:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>101</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L5646'><span>5646:9</span></a></span>) to (<span class='line-number'><a href='#L5646'><span>5646:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (5646:9)
     Condition C2 --> (5646:39)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L5647' href='#L5647'><pre>5647</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>      if (IsFormat)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5647' href='#L5647'><span>5647:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5648' href='#L5648'><pre>5648</pre></a></td><td class='covered-line'><pre>71</pre></td><td class='code'><pre>        return handleD16VData(B, *MRI, VData);</pre></td></tr><tr><td class='line-number'><a name='L5649' href='#L5649'><pre>5649</pre></a></td><td class='covered-line'><pre>101</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5650' href='#L5650'><pre>5650</pre></a></td><td class='covered-line'><pre>223</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5651' href='#L5651'><pre>5651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5652' href='#L5652'><pre>5652</pre></a></td><td class='covered-line'><pre>429</pre></td><td class='code'><pre>  return VData;</pre></td></tr><tr><td class='line-number'><a name='L5653' href='#L5653'><pre>5653</pre></a></td><td class='covered-line'><pre>500</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5654' href='#L5654'><pre>5654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5655' href='#L5655'><pre>5655</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeBufferStore(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5656' href='#L5656'><pre>5656</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5657' href='#L5657'><pre>5657</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L5658' href='#L5658'><pre>5658</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                              bool IsTyped,</pre></td></tr><tr><td class='line-number'><a name='L5659' href='#L5659'><pre>5659</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>                                              bool IsFormat) const {</pre></td></tr><tr><td class='line-number'><a name='L5660' href='#L5660'><pre>5660</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  Register VData = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5661' href='#L5661'><pre>5661</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(VData);</pre></td></tr><tr><td class='line-number'><a name='L5662' href='#L5662'><pre>5662</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  LLT EltTy = Ty.getScalarType();</pre></td></tr><tr><td class='line-number'><a name='L5663' href='#L5663'><pre>5663</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  const bool IsD16 = IsFormat &amp;&amp; <div class='tooltip'>(EltTy.getSizeInBits() == 16)<span class='tooltip-content'>381</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5663' href='#L5663'><span>5663:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>381</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
  Branch (<span class='line-number'><a name='L5663' href='#L5663'><span>5663:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>138</span>, <span class='None'>False</span>: <span class='covered-line'>243</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L5663'><span>5663:22</span></a></span>) to (<span class='line-number'><a href='#L5663'><span>5663:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (5663:22)
     Condition C2 --> (5663:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L5664' href='#L5664'><pre>5664</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L5665' href='#L5665'><pre>5665</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5666' href='#L5666'><pre>5666</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  VData = fixStoreSourceType(B, VData, IsFormat);</pre></td></tr><tr><td class='line-number'><a name='L5667' href='#L5667'><pre>5667</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  castBufferRsrcArgToV4I32(MI, B, 2);</pre></td></tr><tr><td class='line-number'><a name='L5668' href='#L5668'><pre>5668</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  Register RSrc = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5669' href='#L5669'><pre>5669</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5670' href='#L5670'><pre>5670</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  MachineMemOperand *MMO = *MI.memoperands_begin();</pre></td></tr><tr><td class='line-number'><a name='L5671' href='#L5671'><pre>5671</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  const int MemSize = MMO-&gt;getSize().getValue();</pre></td></tr><tr><td class='line-number'><a name='L5672' href='#L5672'><pre>5672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5673' href='#L5673'><pre>5673</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  unsigned ImmOffset;</pre></td></tr><tr><td class='line-number'><a name='L5674' href='#L5674'><pre>5674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5675' href='#L5675'><pre>5675</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The typed intrinsics add an immediate after the registers.</pre></td></tr><tr><td class='line-number'><a name='L5676' href='#L5676'><pre>5676</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  const unsigned NumVIndexOps = IsTyped ? <div class='tooltip'>8<span class='tooltip-content'>217</span></div> : <div class='tooltip'>7<span class='tooltip-content'>385</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5676' href='#L5676'><span>5676:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>385</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5677' href='#L5677'><pre>5677</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5678' href='#L5678'><pre>5678</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The struct intrinsic variants add one additional operand over raw.</pre></td></tr><tr><td class='line-number'><a name='L5679' href='#L5679'><pre>5679</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  const bool HasVIndex = MI.getNumOperands() == NumVIndexOps;</pre></td></tr><tr><td class='line-number'><a name='L5680' href='#L5680'><pre>5680</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  Register VIndex;</pre></td></tr><tr><td class='line-number'><a name='L5681' href='#L5681'><pre>5681</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  int OpOffset = 0;</pre></td></tr><tr><td class='line-number'><a name='L5682' href='#L5682'><pre>5682</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  if (HasVIndex) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5682' href='#L5682'><span>5682:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>498</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5683' href='#L5683'><pre>5683</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>    VIndex = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5684' href='#L5684'><pre>5684</pre></a></td><td class='covered-line'><pre>104</pre></td><td class='code'><pre>    OpOffset = 1;</pre></td></tr><tr><td class='line-number'><a name='L5685' href='#L5685'><pre>5685</pre></a></td><td class='covered-line'><pre>498</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L5686' href='#L5686'><pre>5686</pre></a></td><td class='covered-line'><pre>498</pre></td><td class='code'><pre>    VIndex = B.buildConstant(S32, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5687' href='#L5687'><pre>5687</pre></a></td><td class='covered-line'><pre>498</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5688' href='#L5688'><pre>5688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5689' href='#L5689'><pre>5689</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  Register VOffset = MI.getOperand(3 + OpOffset).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5690' href='#L5690'><pre>5690</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  Register SOffset = MI.getOperand(4 + OpOffset).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5691' href='#L5691'><pre>5691</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5692' href='#L5692'><pre>5692</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  unsigned Format = 0;</pre></td></tr><tr><td class='line-number'><a name='L5693' href='#L5693'><pre>5693</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  if (IsTyped) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5693' href='#L5693'><span>5693:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>385</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5694' href='#L5694'><pre>5694</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>    Format = MI.getOperand(5 + OpOffset).getImm();</pre></td></tr><tr><td class='line-number'><a name='L5695' href='#L5695'><pre>5695</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>    ++OpOffset;</pre></td></tr><tr><td class='line-number'><a name='L5696' href='#L5696'><pre>5696</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5697' href='#L5697'><pre>5697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5698' href='#L5698'><pre>5698</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  unsigned AuxiliaryData = MI.getOperand(5 + OpOffset).getImm();</pre></td></tr><tr><td class='line-number'><a name='L5699' href='#L5699'><pre>5699</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5700' href='#L5700'><pre>5700</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  std::tie(VOffset, ImmOffset) = splitBufferOffsets(B, VOffset);</pre></td></tr><tr><td class='line-number'><a name='L5701' href='#L5701'><pre>5701</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5702' href='#L5702'><pre>5702</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  unsigned Opc;</pre></td></tr><tr><td class='line-number'><a name='L5703' href='#L5703'><pre>5703</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  if (IsTyped) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5703' href='#L5703'><span>5703:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>385</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5704' href='#L5704'><pre>5704</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>    Opc = IsD16 ? <div class='tooltip'>AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT_D16<span class='tooltip-content'>58</span></div> :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5704' href='#L5704'><span>5704:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58</span>, <span class='None'>False</span>: <span class='covered-line'>159</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5705' href='#L5705'><pre>5705</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>                  <div class='tooltip'>AMDGPU::G_AMDGPU_TBUFFER_STORE_FORMAT<span class='tooltip-content'>159</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L5706' href='#L5706'><pre>5706</pre></a></td><td class='covered-line'><pre>385</pre></td><td class='code'><pre>  } else if (IsFormat) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5706' href='#L5706'><span>5706:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>221</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5707' href='#L5707'><pre>5707</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    Opc = IsD16 ? <div class='tooltip'>AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT_D16<span class='tooltip-content'>80</span></div> :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5707' href='#L5707'><span>5707:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>80</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5708' href='#L5708'><pre>5708</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>                  <div class='tooltip'>AMDGPU::G_AMDGPU_BUFFER_STORE_FORMAT<span class='tooltip-content'>84</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L5709' href='#L5709'><pre>5709</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L5710' href='#L5710'><pre>5710</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>    switch (MemSize) {</pre></td></tr><tr><td class='line-number'><a name='L5711' href='#L5711'><pre>5711</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    case 1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5711' href='#L5711'><span>5711:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>215</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5712' href='#L5712'><pre>5712</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      Opc = AMDGPU::G_AMDGPU_BUFFER_STORE_BYTE;</pre></td></tr><tr><td class='line-number'><a name='L5713' href='#L5713'><pre>5713</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5714' href='#L5714'><pre>5714</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    case 2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5714' href='#L5714'><span>5714:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>212</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5715' href='#L5715'><pre>5715</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      Opc = AMDGPU::G_AMDGPU_BUFFER_STORE_SHORT;</pre></td></tr><tr><td class='line-number'><a name='L5716' href='#L5716'><pre>5716</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5717' href='#L5717'><pre>5717</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5717' href='#L5717'><span>5717:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>206</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5718' href='#L5718'><pre>5718</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>      Opc = AMDGPU::G_AMDGPU_BUFFER_STORE;</pre></td></tr><tr><td class='line-number'><a name='L5719' href='#L5719'><pre>5719</pre></a></td><td class='covered-line'><pre>206</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5720' href='#L5720'><pre>5720</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5721' href='#L5721'><pre>5721</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5722' href='#L5722'><pre>5722</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5723' href='#L5723'><pre>5723</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  auto MIB = B.buildInstr(Opc)</pre></td></tr><tr><td class='line-number'><a name='L5724' href='#L5724'><pre>5724</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>    .addUse(VData)              // vdata</pre></td></tr><tr><td class='line-number'><a name='L5725' href='#L5725'><pre>5725</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>    .addUse(RSrc)               // rsrc</pre></td></tr><tr><td class='line-number'><a name='L5726' href='#L5726'><pre>5726</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>    .addUse(VIndex)             // vindex</pre></td></tr><tr><td class='line-number'><a name='L5727' href='#L5727'><pre>5727</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>    .addUse(VOffset)            // voffset</pre></td></tr><tr><td class='line-number'><a name='L5728' href='#L5728'><pre>5728</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>    .addUse(SOffset)            // soffset</pre></td></tr><tr><td class='line-number'><a name='L5729' href='#L5729'><pre>5729</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>    .addImm(ImmOffset);         // offset(imm)</pre></td></tr><tr><td class='line-number'><a name='L5730' href='#L5730'><pre>5730</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5731' href='#L5731'><pre>5731</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  if (IsTyped)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5731' href='#L5731'><span>5731:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>385</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5732' href='#L5732'><pre>5732</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>    MIB.addImm(Format);</pre></td></tr><tr><td class='line-number'><a name='L5733' href='#L5733'><pre>5733</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5734' href='#L5734'><pre>5734</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  MIB.addImm(AuxiliaryData)      // cachepolicy, swizzled buffer(imm)</pre></td></tr><tr><td class='line-number'><a name='L5735' href='#L5735'><pre>5735</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>     .addImm(HasVIndex ? <div class='tooltip'>-1<span class='tooltip-content'>104</span></div> : <div class='tooltip'>0<span class='tooltip-content'>498</span></div>) // idxen(imm)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5735' href='#L5735'><span>5735:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>104</span>, <span class='None'>False</span>: <span class='covered-line'>498</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5736' href='#L5736'><pre>5736</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>     .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L5737' href='#L5737'><pre>5737</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5738' href='#L5738'><pre>5738</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5739' href='#L5739'><pre>5739</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5740' href='#L5740'><pre>5740</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5741' href='#L5741'><pre>5741</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5742' href='#L5742'><pre>5742</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void buildBufferLoad(unsigned Opc, Register LoadDstReg, Register RSrc,</pre></td></tr><tr><td class='line-number'><a name='L5743' href='#L5743'><pre>5743</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            Register VIndex, Register VOffset, Register SOffset,</pre></td></tr><tr><td class='line-number'><a name='L5744' href='#L5744'><pre>5744</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            unsigned ImmOffset, unsigned Format,</pre></td></tr><tr><td class='line-number'><a name='L5745' href='#L5745'><pre>5745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                            unsigned AuxiliaryData, MachineMemOperand *MMO,</pre></td></tr><tr><td class='line-number'><a name='L5746' href='#L5746'><pre>5746</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>                            bool IsTyped, bool HasVIndex, MachineIRBuilder &amp;B) {</pre></td></tr><tr><td class='line-number'><a name='L5747' href='#L5747'><pre>5747</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  auto MIB = B.buildInstr(Opc)</pre></td></tr><tr><td class='line-number'><a name='L5748' href='#L5748'><pre>5748</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>                 .addDef(LoadDstReg) // vdata</pre></td></tr><tr><td class='line-number'><a name='L5749' href='#L5749'><pre>5749</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>                 .addUse(RSrc)       // rsrc</pre></td></tr><tr><td class='line-number'><a name='L5750' href='#L5750'><pre>5750</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>                 .addUse(VIndex)     // vindex</pre></td></tr><tr><td class='line-number'><a name='L5751' href='#L5751'><pre>5751</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>                 .addUse(VOffset)    // voffset</pre></td></tr><tr><td class='line-number'><a name='L5752' href='#L5752'><pre>5752</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>                 .addUse(SOffset)    // soffset</pre></td></tr><tr><td class='line-number'><a name='L5753' href='#L5753'><pre>5753</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>                 .addImm(ImmOffset); // offset(imm)</pre></td></tr><tr><td class='line-number'><a name='L5754' href='#L5754'><pre>5754</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5755' href='#L5755'><pre>5755</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  if (IsTyped)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5755' href='#L5755'><span>5755:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>224</span>, <span class='None'>False</span>: <span class='covered-line'>423</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5756' href='#L5756'><pre>5756</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>    MIB.addImm(Format);</pre></td></tr><tr><td class='line-number'><a name='L5757' href='#L5757'><pre>5757</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5758' href='#L5758'><pre>5758</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  MIB.addImm(AuxiliaryData)       // cachepolicy, swizzled buffer(imm)</pre></td></tr><tr><td class='line-number'><a name='L5759' href='#L5759'><pre>5759</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>      .addImm(HasVIndex ? <div class='tooltip'>-1<span class='tooltip-content'>284</span></div> : <div class='tooltip'>0<span class='tooltip-content'>363</span></div>) // idxen(imm)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5759' href='#L5759'><span>5759:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>284</span>, <span class='None'>False</span>: <span class='covered-line'>363</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5760' href='#L5760'><pre>5760</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>      .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L5761' href='#L5761'><pre>5761</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5762' href='#L5762'><pre>5762</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5763' href='#L5763'><pre>5763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeBufferLoad(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5764' href='#L5764'><pre>5764</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L5765' href='#L5765'><pre>5765</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L5766' href='#L5766'><pre>5766</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                             bool IsFormat,</pre></td></tr><tr><td class='line-number'><a name='L5767' href='#L5767'><pre>5767</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>                                             bool IsTyped) const {</pre></td></tr><tr><td class='line-number'><a name='L5768' href='#L5768'><pre>5768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Verifier should enforce 1 MMO for these intrinsics.</pre></td></tr><tr><td class='line-number'><a name='L5769' href='#L5769'><pre>5769</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  MachineMemOperand *MMO = *MI.memoperands_begin();</pre></td></tr><tr><td class='line-number'><a name='L5770' href='#L5770'><pre>5770</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  const LLT MemTy = MMO-&gt;getMemoryType();</pre></td></tr><tr><td class='line-number'><a name='L5771' href='#L5771'><pre>5771</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L5772' href='#L5772'><pre>5772</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5773' href='#L5773'><pre>5773</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5774' href='#L5774'><pre>5774</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5775' href='#L5775'><pre>5775</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  Register StatusDst;</pre></td></tr><tr><td class='line-number'><a name='L5776' href='#L5776'><pre>5776</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  int OpOffset = 0;</pre></td></tr><tr><td class='line-number'><a name='L5777' href='#L5777'><pre>5777</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  assert(MI.getNumExplicitDefs() == 1 || MI.getNumExplicitDefs() == 2);</pre></td></tr><tr><td class='line-number'><a name='L5778' href='#L5778'><pre>5778</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  bool IsTFE = MI.getNumExplicitDefs() == 2;</pre></td></tr><tr><td class='line-number'><a name='L5779' href='#L5779'><pre>5779</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  if (IsTFE) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5779' href='#L5779'><span>5779:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>630</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5780' href='#L5780'><pre>5780</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    StatusDst = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5781' href='#L5781'><pre>5781</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    ++OpOffset;</pre></td></tr><tr><td class='line-number'><a name='L5782' href='#L5782'><pre>5782</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5783' href='#L5783'><pre>5783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5784' href='#L5784'><pre>5784</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  castBufferRsrcArgToV4I32(MI, B, 2 + OpOffset);</pre></td></tr><tr><td class='line-number'><a name='L5785' href='#L5785'><pre>5785</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  Register RSrc = MI.getOperand(2 + OpOffset).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5786' href='#L5786'><pre>5786</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5787' href='#L5787'><pre>5787</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The typed intrinsics add an immediate after the registers.</pre></td></tr><tr><td class='line-number'><a name='L5788' href='#L5788'><pre>5788</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  const unsigned NumVIndexOps = IsTyped ? <div class='tooltip'>8<span class='tooltip-content'>224</span></div> : <div class='tooltip'>7<span class='tooltip-content'>423</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5788' href='#L5788'><span>5788:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>224</span>, <span class='None'>False</span>: <span class='covered-line'>423</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5789' href='#L5789'><pre>5789</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5790' href='#L5790'><pre>5790</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The struct intrinsic variants add one additional operand over raw.</pre></td></tr><tr><td class='line-number'><a name='L5791' href='#L5791'><pre>5791</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  const bool HasVIndex = MI.getNumOperands() == NumVIndexOps + OpOffset;</pre></td></tr><tr><td class='line-number'><a name='L5792' href='#L5792'><pre>5792</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  Register VIndex;</pre></td></tr><tr><td class='line-number'><a name='L5793' href='#L5793'><pre>5793</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  if (HasVIndex) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5793' href='#L5793'><span>5793:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>284</span>, <span class='None'>False</span>: <span class='covered-line'>363</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5794' href='#L5794'><pre>5794</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>    VIndex = MI.getOperand(3 + OpOffset).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5795' href='#L5795'><pre>5795</pre></a></td><td class='covered-line'><pre>284</pre></td><td class='code'><pre>    ++OpOffset;</pre></td></tr><tr><td class='line-number'><a name='L5796' href='#L5796'><pre>5796</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L5797' href='#L5797'><pre>5797</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>    VIndex = B.buildConstant(S32, 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L5798' href='#L5798'><pre>5798</pre></a></td><td class='covered-line'><pre>363</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5799' href='#L5799'><pre>5799</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5800' href='#L5800'><pre>5800</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  Register VOffset = MI.getOperand(3 + OpOffset).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5801' href='#L5801'><pre>5801</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  Register SOffset = MI.getOperand(4 + OpOffset).getReg();</pre></td></tr><tr><td class='line-number'><a name='L5802' href='#L5802'><pre>5802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5803' href='#L5803'><pre>5803</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  unsigned Format = 0;</pre></td></tr><tr><td class='line-number'><a name='L5804' href='#L5804'><pre>5804</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  if (IsTyped) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5804' href='#L5804'><span>5804:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>224</span>, <span class='None'>False</span>: <span class='covered-line'>423</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5805' href='#L5805'><pre>5805</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>    Format = MI.getOperand(5 + OpOffset).getImm();</pre></td></tr><tr><td class='line-number'><a name='L5806' href='#L5806'><pre>5806</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>    ++OpOffset;</pre></td></tr><tr><td class='line-number'><a name='L5807' href='#L5807'><pre>5807</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5808' href='#L5808'><pre>5808</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5809' href='#L5809'><pre>5809</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  unsigned AuxiliaryData = MI.getOperand(5 + OpOffset).getImm();</pre></td></tr><tr><td class='line-number'><a name='L5810' href='#L5810'><pre>5810</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  unsigned ImmOffset;</pre></td></tr><tr><td class='line-number'><a name='L5811' href='#L5811'><pre>5811</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5812' href='#L5812'><pre>5812</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  LLT Ty = MRI.getType(Dst);</pre></td></tr><tr><td class='line-number'><a name='L5813' href='#L5813'><pre>5813</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make addrspace 8 pointers loads into 4xs32 loads here, so the rest of the</pre></td></tr><tr><td class='line-number'><a name='L5814' href='#L5814'><pre>5814</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // logic doesn&apos;t have to handle that case.</pre></td></tr><tr><td class='line-number'><a name='L5815' href='#L5815'><pre>5815</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  if (hasBufferRsrcWorkaround(Ty)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5815' href='#L5815'><span>5815:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>647</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5816' href='#L5816'><pre>5816</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Ty = castBufferRsrcFromV4I32(MI, B, MRI, 0);</span></pre></td></tr><tr><td class='line-number'><a name='L5817' href='#L5817'><pre>5817</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Dst = MI.getOperand(0).getReg();</span></pre></td></tr><tr><td class='line-number'><a name='L5818' href='#L5818'><pre>5818</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L5819' href='#L5819'><pre>5819</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  LLT EltTy = Ty.getScalarType();</pre></td></tr><tr><td class='line-number'><a name='L5820' href='#L5820'><pre>5820</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  const bool IsD16 = IsFormat &amp;&amp; <div class='tooltip'>(EltTy.getSizeInBits() == 16)<span class='tooltip-content'>355</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5820' href='#L5820'><span>5820:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>355</span>, <span class='None'>False</span>: <span class='covered-line'>292</span>]
  Branch (<span class='line-number'><a name='L5820' href='#L5820'><span>5820:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>206</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L5820'><span>5820:22</span></a></span>) to (<span class='line-number'><a href='#L5820'><span>5820:63</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (5820:22)
     Condition C2 --> (5820:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L5821' href='#L5821'><pre>5821</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  const bool Unpacked = ST.hasUnpackedD16VMem();</pre></td></tr><tr><td class='line-number'><a name='L5822' href='#L5822'><pre>5822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5823' href='#L5823'><pre>5823</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  std::tie(VOffset, ImmOffset) = splitBufferOffsets(B, VOffset);</pre></td></tr><tr><td class='line-number'><a name='L5824' href='#L5824'><pre>5824</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5825' href='#L5825'><pre>5825</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  unsigned Opc;</pre></td></tr><tr><td class='line-number'><a name='L5826' href='#L5826'><pre>5826</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5827' href='#L5827'><pre>5827</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Support TFE for typed and narrow loads.</pre></td></tr><tr><td class='line-number'><a name='L5828' href='#L5828'><pre>5828</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  if (IsTyped) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5828' href='#L5828'><span>5828:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>224</span>, <span class='None'>False</span>: <span class='covered-line'>423</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5829' href='#L5829'><pre>5829</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>    if (IsTFE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5829' href='#L5829'><span>5829:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>224</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5830' href='#L5830'><pre>5830</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L5831' href='#L5831'><pre>5831</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>    Opc = IsD16 ? <div class='tooltip'>AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT_D16<span class='tooltip-content'>94</span></div> :</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5831' href='#L5831'><span>5831:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>94</span>, <span class='None'>False</span>: <span class='covered-line'>130</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5832' href='#L5832'><pre>5832</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>                  <div class='tooltip'>AMDGPU::G_AMDGPU_TBUFFER_LOAD_FORMAT<span class='tooltip-content'>130</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L5833' href='#L5833'><pre>5833</pre></a></td><td class='covered-line'><pre>423</pre></td><td class='code'><pre>  } else if (IsFormat) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5833' href='#L5833'><span>5833:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>131</span>, <span class='None'>False</span>: <span class='covered-line'>292</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5834' href='#L5834'><pre>5834</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>    if (IsD16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5834' href='#L5834'><span>5834:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5835' href='#L5835'><pre>5835</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      if (IsTFE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5835' href='#L5835'><span>5835:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>55</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5836' href='#L5836'><pre>5836</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L5837' href='#L5837'><pre>5837</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>      Opc = AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_D16;</pre></td></tr><tr><td class='line-number'><a name='L5838' href='#L5838'><pre>5838</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L5839' href='#L5839'><pre>5839</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>      Opc = IsTFE ? <div class='tooltip'>AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT_TFE<span class='tooltip-content'>17</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5839' href='#L5839'><span>5839:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5840' href='#L5840'><pre>5840</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>                  : <div class='tooltip'>AMDGPU::G_AMDGPU_BUFFER_LOAD_FORMAT<span class='tooltip-content'>59</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L5841' href='#L5841'><pre>5841</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5842' href='#L5842'><pre>5842</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L5843' href='#L5843'><pre>5843</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>    if (IsTFE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5843' href='#L5843'><span>5843:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>292</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5844' href='#L5844'><pre>5844</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L5845' href='#L5845'><pre>5845</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>    switch (MemTy.getSizeInBits()) {</pre></td></tr><tr><td class='line-number'><a name='L5846' href='#L5846'><pre>5846</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    case 8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5846' href='#L5846'><span>5846:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>273</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5847' href='#L5847'><pre>5847</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      Opc = AMDGPU::G_AMDGPU_BUFFER_LOAD_UBYTE;</pre></td></tr><tr><td class='line-number'><a name='L5848' href='#L5848'><pre>5848</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5849' href='#L5849'><pre>5849</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>    case 16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5849' href='#L5849'><span>5849:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>266</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5850' href='#L5850'><pre>5850</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      Opc = AMDGPU::G_AMDGPU_BUFFER_LOAD_USHORT;</pre></td></tr><tr><td class='line-number'><a name='L5851' href='#L5851'><pre>5851</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5852' href='#L5852'><pre>5852</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>    default:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5852' href='#L5852'><span>5852:5</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>247</span>, <span class='None'>False</span>: <span class='covered-line'>45</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5853' href='#L5853'><pre>5853</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>      Opc = AMDGPU::G_AMDGPU_BUFFER_LOAD;</pre></td></tr><tr><td class='line-number'><a name='L5854' href='#L5854'><pre>5854</pre></a></td><td class='covered-line'><pre>247</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L5855' href='#L5855'><pre>5855</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5856' href='#L5856'><pre>5856</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5857' href='#L5857'><pre>5857</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5858' href='#L5858'><pre>5858</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  if (IsTFE) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5858' href='#L5858'><span>5858:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>630</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5859' href='#L5859'><pre>5859</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    unsigned NumValueDWords = divideCeil(Ty.getSizeInBits(), 32);</pre></td></tr><tr><td class='line-number'><a name='L5860' href='#L5860'><pre>5860</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    unsigned NumLoadDWords = NumValueDWords + 1;</pre></td></tr><tr><td class='line-number'><a name='L5861' href='#L5861'><pre>5861</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    LLT LoadTy = LLT::fixed_vector(NumLoadDWords, S32);</pre></td></tr><tr><td class='line-number'><a name='L5862' href='#L5862'><pre>5862</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    Register LoadDstReg = B.getMRI()-&gt;createGenericVirtualRegister(LoadTy);</pre></td></tr><tr><td class='line-number'><a name='L5863' href='#L5863'><pre>5863</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    buildBufferLoad(Opc, LoadDstReg, RSrc, VIndex, VOffset, SOffset, ImmOffset,</pre></td></tr><tr><td class='line-number'><a name='L5864' href='#L5864'><pre>5864</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>                    Format, AuxiliaryData, MMO, IsTyped, HasVIndex, B);</pre></td></tr><tr><td class='line-number'><a name='L5865' href='#L5865'><pre>5865</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    if (NumValueDWords == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5865' href='#L5865'><span>5865:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5866' href='#L5866'><pre>5866</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      B.buildUnmerge({Dst, StatusDst}, LoadDstReg);</pre></td></tr><tr><td class='line-number'><a name='L5867' href='#L5867'><pre>5867</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L5868' href='#L5868'><pre>5868</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      SmallVector&lt;Register, 5&gt; LoadElts;</pre></td></tr><tr><td class='line-number'><a name='L5869' href='#L5869'><pre>5869</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>      for (unsigned I = 0; I != NumValueDWords; <div class='tooltip'>++I<span class='tooltip-content'>39</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5869' href='#L5869'><span>5869:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5870' href='#L5870'><pre>5870</pre></a></td><td class='covered-line'><pre>39</pre></td><td class='code'><pre>        LoadElts.push_back(B.getMRI()-&gt;createGenericVirtualRegister(S32));</pre></td></tr><tr><td class='line-number'><a name='L5871' href='#L5871'><pre>5871</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      LoadElts.push_back(StatusDst);</pre></td></tr><tr><td class='line-number'><a name='L5872' href='#L5872'><pre>5872</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      B.buildUnmerge(LoadElts, LoadDstReg);</pre></td></tr><tr><td class='line-number'><a name='L5873' href='#L5873'><pre>5873</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      LoadElts.truncate(NumValueDWords);</pre></td></tr><tr><td class='line-number'><a name='L5874' href='#L5874'><pre>5874</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      B.buildMergeLikeInstr(Dst, LoadElts);</pre></td></tr><tr><td class='line-number'><a name='L5875' href='#L5875'><pre>5875</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L5876' href='#L5876'><pre>5876</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>  } else if ((!IsD16 &amp;&amp; <div class='tooltip'>MemTy.getSizeInBits() &lt; 32<span class='tooltip-content'>481</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5876' href='#L5876'><span>5876:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>127</span>, <span class='None'>False</span>: <span class='covered-line'>503</span>]
  Branch (<span class='line-number'><a name='L5876' href='#L5876'><span>5876:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>481</span>, <span class='None'>False</span>: <span class='covered-line'>149</span>]
  Branch (<span class='line-number'><a name='L5876' href='#L5876'><span>5876:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>436</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5877' href='#L5877'><pre>5877</pre></a></td><td class='covered-line'><pre>630</pre></td><td class='code'><pre>             <div class='tooltip'>(<span class='tooltip-content'>585</span></div><div class='tooltip'>IsD16<span class='tooltip-content'>585</span></div> &amp;&amp; <div class='tooltip'>!Ty.isVector()<span class='tooltip-content'>149</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5877' href='#L5877'><span>5877:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>149</span>, <span class='None'>False</span>: <span class='covered-line'>436</span>]
  Branch (<span class='line-number'><a name='L5877' href='#L5877'><span>5877:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>67</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L5876'><span>5876:14</span></a></span>) to (<span class='line-number'><a href='#L5876'><span>5877:39</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (5876:15)
     Condition C2 --> (5876:25)
     Condition C3 --> (5877:15)
     Condition C4 --> (5877:24)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { T,  F,  F,  -  = F      }
  2 { F,  -,  T,  F  = F      }
  3 { T,  T,  -,  -  = T      }
  4 { F,  -,  T,  T  = T      }

  C1-Pair: covered: (2,3)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 75.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L5878' href='#L5878'><pre>5878</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    Register LoadDstReg = B.getMRI()-&gt;createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L5879' href='#L5879'><pre>5879</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    buildBufferLoad(Opc, LoadDstReg, RSrc, VIndex, VOffset, SOffset, ImmOffset,</pre></td></tr><tr><td class='line-number'><a name='L5880' href='#L5880'><pre>5880</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>                    Format, AuxiliaryData, MMO, IsTyped, HasVIndex, B);</pre></td></tr><tr><td class='line-number'><a name='L5881' href='#L5881'><pre>5881</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    B.setInsertPt(B.getMBB(), ++B.getInsertPt());</pre></td></tr><tr><td class='line-number'><a name='L5882' href='#L5882'><pre>5882</pre></a></td><td class='covered-line'><pre>127</pre></td><td class='code'><pre>    B.buildTrunc(Dst, LoadDstReg);</pre></td></tr><tr><td class='line-number'><a name='L5883' href='#L5883'><pre>5883</pre></a></td><td class='covered-line'><pre>503</pre></td><td class='code'><pre>  } else if (Unpacked &amp;&amp; <div class='tooltip'>IsD16<span class='tooltip-content'>127</span></div> &amp;&amp; <div class='tooltip'>Ty.isVector()<span class='tooltip-content'>22</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5883' href='#L5883'><span>5883:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>127</span>, <span class='None'>False</span>: <span class='covered-line'>376</span>]
  Branch (<span class='line-number'><a name='L5883' href='#L5883'><span>5883:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>105</span>]
  Branch (<span class='line-number'><a name='L5883' href='#L5883'><span>5883:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L5883'><span>5883:14</span></a></span>) to (<span class='line-number'><a href='#L5883'><span>5883:48</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (5883:14)
     Condition C2 --> (5883:26)
     Condition C3 --> (5883:35)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L5884' href='#L5884'><pre>5884</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    LLT UnpackedTy = Ty.changeElementSize(32);</pre></td></tr><tr><td class='line-number'><a name='L5885' href='#L5885'><pre>5885</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    Register LoadDstReg = B.getMRI()-&gt;createGenericVirtualRegister(UnpackedTy);</pre></td></tr><tr><td class='line-number'><a name='L5886' href='#L5886'><pre>5886</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    buildBufferLoad(Opc, LoadDstReg, RSrc, VIndex, VOffset, SOffset, ImmOffset,</pre></td></tr><tr><td class='line-number'><a name='L5887' href='#L5887'><pre>5887</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>                    Format, AuxiliaryData, MMO, IsTyped, HasVIndex, B);</pre></td></tr><tr><td class='line-number'><a name='L5888' href='#L5888'><pre>5888</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    B.setInsertPt(B.getMBB(), ++B.getInsertPt());</pre></td></tr><tr><td class='line-number'><a name='L5889' href='#L5889'><pre>5889</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: G_TRUNC should work, but legalization currently fails</pre></td></tr><tr><td class='line-number'><a name='L5890' href='#L5890'><pre>5890</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    auto Unmerge = B.buildUnmerge(S32, LoadDstReg);</pre></td></tr><tr><td class='line-number'><a name='L5891' href='#L5891'><pre>5891</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    SmallVector&lt;Register, 4&gt; Repack;</pre></td></tr><tr><td class='line-number'><a name='L5892' href='#L5892'><pre>5892</pre></a></td><td class='covered-line'><pre>94</pre></td><td class='code'><pre>    for (unsigned I = 0, N = Unmerge-&gt;getNumOperands() - 1; I != N; <div class='tooltip'>++I<span class='tooltip-content'>72</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5892' href='#L5892'><span>5892:61</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>22</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5893' href='#L5893'><pre>5893</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>      Repack.push_back(B.buildTrunc(EltTy, Unmerge.getReg(I)).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L5894' href='#L5894'><pre>5894</pre></a></td><td class='covered-line'><pre>22</pre></td><td class='code'><pre>    B.buildMergeLikeInstr(Dst, Repack);</pre></td></tr><tr><td class='line-number'><a name='L5895' href='#L5895'><pre>5895</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L5896' href='#L5896'><pre>5896</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>    buildBufferLoad(Opc, Dst, RSrc, VIndex, VOffset, SOffset, ImmOffset, Format,</pre></td></tr><tr><td class='line-number'><a name='L5897' href='#L5897'><pre>5897</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>                    AuxiliaryData, MMO, IsTyped, HasVIndex, B);</pre></td></tr><tr><td class='line-number'><a name='L5898' href='#L5898'><pre>5898</pre></a></td><td class='covered-line'><pre>481</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5899' href='#L5899'><pre>5899</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5900' href='#L5900'><pre>5900</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L5901' href='#L5901'><pre>5901</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L5902' href='#L5902'><pre>5902</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5903' href='#L5903'><pre>5903</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5904' href='#L5904'><pre>5904</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>static unsigned getBufferAtomicPseudo(Intrinsic::ID IntrID) {</pre></td></tr><tr><td class='line-number'><a name='L5905' href='#L5905'><pre>5905</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  switch (IntrID) {</pre></td></tr><tr><td class='line-number'><a name='L5906' href='#L5906'><pre>5906</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_swap:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5906' href='#L5906'><span>5906:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5907' href='#L5907'><pre>5907</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_atomic_swap:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5907' href='#L5907'><span>5907:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5908' href='#L5908'><pre>5908</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_buffer_atomic_swap:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5908' href='#L5908'><span>5908:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5909' href='#L5909'><pre>5909</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_buffer_atomic_swap:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5909' href='#L5909'><span>5909:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5910' href='#L5910'><pre>5910</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SWAP</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5911' href='#L5911'><pre>5911</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre><span class='red'>  </span>case Intrinsic::amdgcn_raw_buffer_atomic_add:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5911' href='#L5911'><span>5911:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>529</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5912' href='#L5912'><pre>5912</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_add:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5912' href='#L5912'><span>5912:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>537</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5913' href='#L5913'><pre>5913</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_add:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5913' href='#L5913'><span>5913:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>529</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5914' href='#L5914'><pre>5914</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_add:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5914' href='#L5914'><span>5914:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>536</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5915' href='#L5915'><pre>5915</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_ADD;</pre></td></tr><tr><td class='line-number'><a name='L5916' href='#L5916'><pre>5916</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_sub:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5916' href='#L5916'><span>5916:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5917' href='#L5917'><pre>5917</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_atomic_sub:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5917' href='#L5917'><span>5917:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5918' href='#L5918'><pre>5918</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Intrinsic::amdgcn_struct_buffer_atomic_sub:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5918' href='#L5918'><span>5918:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>543</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5919' href='#L5919'><pre>5919</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_sub:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5919' href='#L5919'><span>5919:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>543</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5920' href='#L5920'><pre>5920</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SUB;</pre></td></tr><tr><td class='line-number'><a name='L5921' href='#L5921'><pre>5921</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_smin:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5921' href='#L5921'><span>5921:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5922' href='#L5922'><pre>5922</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_atomic_smin:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5922' href='#L5922'><span>5922:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5923' href='#L5923'><pre>5923</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_buffer_atomic_smin:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5923' href='#L5923'><span>5923:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5924' href='#L5924'><pre>5924</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_buffer_atomic_smin:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5924' href='#L5924'><span>5924:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5925' href='#L5925'><pre>5925</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMIN</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5926' href='#L5926'><pre>5926</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_umin:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5926' href='#L5926'><span>5926:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5927' href='#L5927'><pre>5927</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_atomic_umin:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5927' href='#L5927'><span>5927:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5928' href='#L5928'><pre>5928</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_buffer_atomic_umin:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5928' href='#L5928'><span>5928:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5929' href='#L5929'><pre>5929</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_buffer_atomic_umin:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5929' href='#L5929'><span>5929:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5930' href='#L5930'><pre>5930</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMIN</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5931' href='#L5931'><pre>5931</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_smax:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5931' href='#L5931'><span>5931:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5932' href='#L5932'><pre>5932</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_atomic_smax:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5932' href='#L5932'><span>5932:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5933' href='#L5933'><pre>5933</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_buffer_atomic_smax:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5933' href='#L5933'><span>5933:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5934' href='#L5934'><pre>5934</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_buffer_atomic_smax:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5934' href='#L5934'><span>5934:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5935' href='#L5935'><pre>5935</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_SMAX</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5936' href='#L5936'><pre>5936</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_umax:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5936' href='#L5936'><span>5936:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5937' href='#L5937'><pre>5937</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_atomic_umax:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5937' href='#L5937'><span>5937:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5938' href='#L5938'><pre>5938</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_buffer_atomic_umax:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5938' href='#L5938'><span>5938:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5939' href='#L5939'><pre>5939</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_buffer_atomic_umax:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5939' href='#L5939'><span>5939:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5940' href='#L5940'><pre>5940</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_UMAX</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5941' href='#L5941'><pre>5941</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_and:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5941' href='#L5941'><span>5941:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5942' href='#L5942'><pre>5942</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_atomic_and:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5942' href='#L5942'><span>5942:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5943' href='#L5943'><pre>5943</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_buffer_atomic_and:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5943' href='#L5943'><span>5943:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5944' href='#L5944'><pre>5944</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_buffer_atomic_and:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5944' href='#L5944'><span>5944:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5945' href='#L5945'><pre>5945</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_AND</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5946' href='#L5946'><pre>5946</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_or:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5946' href='#L5946'><span>5946:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5947' href='#L5947'><pre>5947</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_atomic_or:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5947' href='#L5947'><span>5947:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5948' href='#L5948'><pre>5948</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_buffer_atomic_or:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5948' href='#L5948'><span>5948:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5949' href='#L5949'><pre>5949</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_buffer_atomic_or:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5949' href='#L5949'><span>5949:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5950' href='#L5950'><pre>5950</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_OR</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5951' href='#L5951'><pre>5951</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_xor:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5951' href='#L5951'><span>5951:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5952' href='#L5952'><pre>5952</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_atomic_xor:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5952' href='#L5952'><span>5952:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5953' href='#L5953'><pre>5953</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre><span class='red'>  </span>case Intrinsic::amdgcn_struct_buffer_atomic_xor:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5953' href='#L5953'><span>5953:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>543</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5954' href='#L5954'><pre>5954</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_xor:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5954' href='#L5954'><span>5954:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>543</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5955' href='#L5955'><pre>5955</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_XOR;</pre></td></tr><tr><td class='line-number'><a name='L5956' href='#L5956'><pre>5956</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_inc:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5956' href='#L5956'><span>5956:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5957' href='#L5957'><pre>5957</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_atomic_inc:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5957' href='#L5957'><span>5957:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5958' href='#L5958'><pre>5958</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_buffer_atomic_inc:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5958' href='#L5958'><span>5958:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5959' href='#L5959'><pre>5959</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_buffer_atomic_inc:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5959' href='#L5959'><span>5959:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5960' href='#L5960'><pre>5960</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_INC</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5961' href='#L5961'><pre>5961</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_dec:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5961' href='#L5961'><span>5961:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5962' href='#L5962'><pre>5962</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_atomic_dec:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5962' href='#L5962'><span>5962:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5963' href='#L5963'><pre>5963</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_buffer_atomic_dec:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5963' href='#L5963'><span>5963:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5964' href='#L5964'><pre>5964</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_buffer_atomic_dec:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5964' href='#L5964'><span>5964:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5965' href='#L5965'><pre>5965</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_DEC</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5966' href='#L5966'><pre>5966</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre><span class='red'>  </span>case Intrinsic::amdgcn_raw_buffer_atomic_cmpswap:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5966' href='#L5966'><span>5966:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>525</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5967' href='#L5967'><pre>5967</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_cmpswap:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5967' href='#L5967'><span>5967:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>535</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5968' href='#L5968'><pre>5968</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_cmpswap:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5968' href='#L5968'><span>5968:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>525</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5969' href='#L5969'><pre>5969</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_cmpswap:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5969' href='#L5969'><span>5969:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>535</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5970' href='#L5970'><pre>5970</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_CMPSWAP;</pre></td></tr><tr><td class='line-number'><a name='L5971' href='#L5971'><pre>5971</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_fadd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5971' href='#L5971'><span>5971:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>477</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5972' href='#L5972'><pre>5972</pre></a></td><td class='covered-line'><pre>132</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_fadd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5972' href='#L5972'><span>5972:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>481</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5973' href='#L5973'><pre>5973</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_fadd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5973' href='#L5973'><span>5973:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>479</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5974' href='#L5974'><pre>5974</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_fadd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5974' href='#L5974'><span>5974:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>481</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5975' href='#L5975'><pre>5975</pre></a></td><td class='covered-line'><pre>262</pre></td><td class='code'><pre>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD;</pre></td></tr><tr><td class='line-number'><a name='L5976' href='#L5976'><pre>5976</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_fadd_v2bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5976' href='#L5976'><span>5976:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>543</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5977' href='#L5977'><pre>5977</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_fadd_v2bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5977' href='#L5977'><span>5977:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>543</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5978' href='#L5978'><pre>5978</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FADD_BF16;</pre></td></tr><tr><td class='line-number'><a name='L5979' href='#L5979'><pre>5979</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_fmin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5979' href='#L5979'><span>5979:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>509</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5980' href='#L5980'><pre>5980</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_fmin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5980' href='#L5980'><span>5980:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>512</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5981' href='#L5981'><pre>5981</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_fmin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5981' href='#L5981'><span>5981:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>539</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5982' href='#L5982'><pre>5982</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_fmin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5982' href='#L5982'><span>5982:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>539</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5983' href='#L5983'><pre>5983</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMIN;</pre></td></tr><tr><td class='line-number'><a name='L5984' href='#L5984'><pre>5984</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_fmax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5984' href='#L5984'><span>5984:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>509</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5985' href='#L5985'><pre>5985</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_fmax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5985' href='#L5985'><span>5985:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>512</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5986' href='#L5986'><pre>5986</pre></a></td><td class='covered-line'><pre>75</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_fmax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5986' href='#L5986'><span>5986:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>539</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5987' href='#L5987'><pre>5987</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_fmax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5987' href='#L5987'><span>5987:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>539</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5988' href='#L5988'><pre>5988</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_FMAX;</pre></td></tr><tr><td class='line-number'><a name='L5989' href='#L5989'><pre>5989</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_cond_sub_u32:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5989' href='#L5989'><span>5989:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5990' href='#L5990'><pre>5990</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_buffer_atomic_cond_sub_u32:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5990' href='#L5990'><span>5990:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5991' href='#L5991'><pre>5991</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return AMDGPU::G_AMDGPU_BUFFER_ATOMIC_COND_SUB_U32</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L5992' href='#L5992'><pre>5992</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L5992' href='#L5992'><span>5992:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>545</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L5993' href='#L5993'><pre>5993</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    </span><span class='red'>llvm_unreachable</span>(&quot;unhandled atomic opcode&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L5994' href='#L5994'><pre>5994</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L5995' href='#L5995'><pre>5995</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L5996' href='#L5996'><pre>5996</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L5997' href='#L5997'><pre>5997</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeBufferAtomic(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L5998' href='#L5998'><pre>5998</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                               MachineIRBuilder &amp;B,</pre></td></tr><tr><td class='line-number'><a name='L5999' href='#L5999'><pre>5999</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>                                               Intrinsic::ID IID) const {</pre></td></tr><tr><td class='line-number'><a name='L6000' href='#L6000'><pre>6000</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  const bool IsCmpSwap =</pre></td></tr><tr><td class='line-number'><a name='L6001' href='#L6001'><pre>6001</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>      IID == Intrinsic::amdgcn_raw_buffer_atomic_cmpswap ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6001' href='#L6001'><span>6001:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>525</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6002' href='#L6002'><pre>6002</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>      <div class='tooltip'>IID == Intrinsic::amdgcn_struct_buffer_atomic_cmpswap<span class='tooltip-content'>525</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6002' href='#L6002'><span>6002:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>505</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6003' href='#L6003'><pre>6003</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>      <div class='tooltip'>IID == Intrinsic::amdgcn_raw_ptr_buffer_atomic_cmpswap<span class='tooltip-content'>505</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6003' href='#L6003'><span>6003:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>495</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6004' href='#L6004'><pre>6004</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>      <div class='tooltip'>IID == Intrinsic::amdgcn_struct_ptr_buffer_atomic_cmpswap<span class='tooltip-content'>495</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6004' href='#L6004'><span>6004:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>485</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6001'><span>6001:7</span></a></span>) to (<span class='line-number'><a href='#L6001'><span>6004:64</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (6001:7)
     Condition C2 --> (6002:7)
     Condition C3 --> (6003:7)
     Condition C4 --> (6004:7)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  F  = F      }
  2 { T,  -,  -,  -  = T      }
  3 { F,  F,  F,  T  = T      }
  4 { F,  F,  T,  -  = T      }
  5 { F,  T,  -,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,5)
  C3-Pair: covered: (1,4)
  C4-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6005' href='#L6005'><pre>6005</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6006' href='#L6006'><pre>6006</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  Register Dst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6007' href='#L6007'><pre>6007</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Since we don&apos;t have 128-bit atomics, we don&apos;t need to handle the case of</pre></td></tr><tr><td class='line-number'><a name='L6008' href='#L6008'><pre>6008</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // p8 argmunents to the atomic itself</pre></td></tr><tr><td class='line-number'><a name='L6009' href='#L6009'><pre>6009</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  Register VData = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6010' href='#L6010'><pre>6010</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6011' href='#L6011'><pre>6011</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  Register CmpVal;</pre></td></tr><tr><td class='line-number'><a name='L6012' href='#L6012'><pre>6012</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  int OpOffset = 0;</pre></td></tr><tr><td class='line-number'><a name='L6013' href='#L6013'><pre>6013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6014' href='#L6014'><pre>6014</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  if (IsCmpSwap) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6014' href='#L6014'><span>6014:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>485</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6015' href='#L6015'><pre>6015</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    CmpVal = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6016' href='#L6016'><pre>6016</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    ++OpOffset;</pre></td></tr><tr><td class='line-number'><a name='L6017' href='#L6017'><pre>6017</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6018' href='#L6018'><pre>6018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6019' href='#L6019'><pre>6019</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  castBufferRsrcArgToV4I32(MI, B, 3 + OpOffset);</pre></td></tr><tr><td class='line-number'><a name='L6020' href='#L6020'><pre>6020</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  Register RSrc = MI.getOperand(3 + OpOffset).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6021' href='#L6021'><pre>6021</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  const unsigned NumVIndexOps = IsCmpSwap ? <div class='tooltip'>9<span class='tooltip-content'>60</span></div> : <div class='tooltip'>8<span class='tooltip-content'>485</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6021' href='#L6021'><span>6021:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>485</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6022' href='#L6022'><pre>6022</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6023' href='#L6023'><pre>6023</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The struct intrinsic variants add one additional operand over raw.</pre></td></tr><tr><td class='line-number'><a name='L6024' href='#L6024'><pre>6024</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  const bool HasVIndex = MI.getNumOperands() == NumVIndexOps;</pre></td></tr><tr><td class='line-number'><a name='L6025' href='#L6025'><pre>6025</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  Register VIndex;</pre></td></tr><tr><td class='line-number'><a name='L6026' href='#L6026'><pre>6026</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  if (HasVIndex) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6026' href='#L6026'><span>6026:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>219</span>, <span class='None'>False</span>: <span class='covered-line'>326</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6027' href='#L6027'><pre>6027</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>    VIndex = MI.getOperand(4 + OpOffset).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6028' href='#L6028'><pre>6028</pre></a></td><td class='covered-line'><pre>219</pre></td><td class='code'><pre>    ++OpOffset;</pre></td></tr><tr><td class='line-number'><a name='L6029' href='#L6029'><pre>6029</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L6030' href='#L6030'><pre>6030</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>    VIndex = B.buildConstant(LLT::scalar(32), 0).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L6031' href='#L6031'><pre>6031</pre></a></td><td class='covered-line'><pre>326</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6032' href='#L6032'><pre>6032</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6033' href='#L6033'><pre>6033</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  Register VOffset = MI.getOperand(4 + OpOffset).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6034' href='#L6034'><pre>6034</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  Register SOffset = MI.getOperand(5 + OpOffset).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6035' href='#L6035'><pre>6035</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  unsigned AuxiliaryData = MI.getOperand(6 + OpOffset).getImm();</pre></td></tr><tr><td class='line-number'><a name='L6036' href='#L6036'><pre>6036</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6037' href='#L6037'><pre>6037</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  MachineMemOperand *MMO = *MI.memoperands_begin();</pre></td></tr><tr><td class='line-number'><a name='L6038' href='#L6038'><pre>6038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6039' href='#L6039'><pre>6039</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  unsigned ImmOffset;</pre></td></tr><tr><td class='line-number'><a name='L6040' href='#L6040'><pre>6040</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  std::tie(VOffset, ImmOffset) = splitBufferOffsets(B, VOffset);</pre></td></tr><tr><td class='line-number'><a name='L6041' href='#L6041'><pre>6041</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6042' href='#L6042'><pre>6042</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  auto MIB = B.buildInstr(getBufferAtomicPseudo(IID))</pre></td></tr><tr><td class='line-number'><a name='L6043' href='#L6043'><pre>6043</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>      .addDef(Dst)</pre></td></tr><tr><td class='line-number'><a name='L6044' href='#L6044'><pre>6044</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>      .addUse(VData); // vdata</pre></td></tr><tr><td class='line-number'><a name='L6045' href='#L6045'><pre>6045</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6046' href='#L6046'><pre>6046</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  if (IsCmpSwap)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6046' href='#L6046'><span>6046:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>485</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6047' href='#L6047'><pre>6047</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    MIB.addReg(CmpVal);</pre></td></tr><tr><td class='line-number'><a name='L6048' href='#L6048'><pre>6048</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6049' href='#L6049'><pre>6049</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  MIB.addUse(RSrc)               // rsrc</pre></td></tr><tr><td class='line-number'><a name='L6050' href='#L6050'><pre>6050</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>     .addUse(VIndex)             // vindex</pre></td></tr><tr><td class='line-number'><a name='L6051' href='#L6051'><pre>6051</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>     .addUse(VOffset)            // voffset</pre></td></tr><tr><td class='line-number'><a name='L6052' href='#L6052'><pre>6052</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>     .addUse(SOffset)            // soffset</pre></td></tr><tr><td class='line-number'><a name='L6053' href='#L6053'><pre>6053</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>     .addImm(ImmOffset)          // offset(imm)</pre></td></tr><tr><td class='line-number'><a name='L6054' href='#L6054'><pre>6054</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>     .addImm(AuxiliaryData)      // cachepolicy, swizzled buffer(imm)</pre></td></tr><tr><td class='line-number'><a name='L6055' href='#L6055'><pre>6055</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>     .addImm(HasVIndex ? <div class='tooltip'>-1<span class='tooltip-content'>219</span></div> : <div class='tooltip'>0<span class='tooltip-content'>326</span></div>) // idxen(imm)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6055' href='#L6055'><span>6055:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>219</span>, <span class='None'>False</span>: <span class='covered-line'>326</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6056' href='#L6056'><pre>6056</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>     .addMemOperand(MMO);</pre></td></tr><tr><td class='line-number'><a name='L6057' href='#L6057'><pre>6057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6058' href='#L6058'><pre>6058</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6059' href='#L6059'><pre>6059</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L6060' href='#L6060'><pre>6060</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6061' href='#L6061'><pre>6061</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6062' href='#L6062'><pre>6062</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Turn a set of s16 typed registers in \p AddrRegs into a dword sized</pre></td></tr><tr><td class='line-number'><a name='L6063' href='#L6063'><pre>6063</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// vector with s16 typed elements.</pre></td></tr><tr><td class='line-number'><a name='L6064' href='#L6064'><pre>6064</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void packImage16bitOpsToDwords(MachineIRBuilder &amp;B, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L6065' href='#L6065'><pre>6065</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      SmallVectorImpl&lt;Register&gt; &amp;PackedAddrs,</pre></td></tr><tr><td class='line-number'><a name='L6066' href='#L6066'><pre>6066</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      unsigned ArgOffset,</pre></td></tr><tr><td class='line-number'><a name='L6067' href='#L6067'><pre>6067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                      const AMDGPU::ImageDimIntrinsicInfo *Intr,</pre></td></tr><tr><td class='line-number'><a name='L6068' href='#L6068'><pre>6068</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>                                      bool IsA16, bool IsG16) {</pre></td></tr><tr><td class='line-number'><a name='L6069' href='#L6069'><pre>6069</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>  const LLT S16 = LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L6070' href='#L6070'><pre>6070</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>  const LLT V2S16 = LLT::fixed_vector(2, 16);</pre></td></tr><tr><td class='line-number'><a name='L6071' href='#L6071'><pre>6071</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>  auto EndIdx = Intr-&gt;VAddrEnd;</pre></td></tr><tr><td class='line-number'><a name='L6072' href='#L6072'><pre>6072</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6073' href='#L6073'><pre>6073</pre></a></td><td class='covered-line'><pre>3.00k</pre></td><td class='code'><pre>  for (unsigned I = Intr-&gt;VAddrStart; I &lt; EndIdx; <div class='tooltip'>I++<span class='tooltip-content'>2.09k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6073' href='#L6073'><span>6073:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.09k</span>, <span class='None'>False</span>: <span class='covered-line'>912</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6074' href='#L6074'><pre>6074</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>    MachineOperand &amp;SrcOp = MI.getOperand(ArgOffset + I);</pre></td></tr><tr><td class='line-number'><a name='L6075' href='#L6075'><pre>6075</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>    if (!SrcOp.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6075' href='#L6075'><span>6075:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.09k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6076' href='#L6076'><pre>6076</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>continue</span>; // _L to _LZ may have eliminated this.</pre></td></tr><tr><td class='line-number'><a name='L6077' href='#L6077'><pre>6077</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6078' href='#L6078'><pre>6078</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>    Register AddrReg = SrcOp.getReg();</pre></td></tr><tr><td class='line-number'><a name='L6079' href='#L6079'><pre>6079</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6080' href='#L6080'><pre>6080</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>    if ((I &lt; Intr-&gt;GradientStart) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6080' href='#L6080'><span>6080:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>256</span>, <span class='None'>False</span>: <span class='covered-line'>1.83k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6081' href='#L6081'><pre>6081</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>1.83k</span></div><div class='tooltip'>I &gt;= Intr-&gt;GradientStart<span class='tooltip-content'>1.83k</span></div> &amp;&amp; <div class='tooltip'>I &lt; Intr-&gt;CoordStart<span class='tooltip-content'>1.83k</span></div> &amp;&amp; <div class='tooltip'>!IsG16<span class='tooltip-content'>502</span></div>) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6081' href='#L6081'><span>6081:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.83k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L6081' href='#L6081'><span>6081:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>502</span>, <span class='None'>False</span>: <span class='covered-line'>1.33k</span>]
  Branch (<span class='line-number'><a name='L6081' href='#L6081'><span>6081:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>440</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6082' href='#L6082'><pre>6082</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>        <div class='tooltip'>(<span class='tooltip-content'>1.77k</span></div><div class='tooltip'>I &gt;= Intr-&gt;CoordStart<span class='tooltip-content'>1.77k</span></div> &amp;&amp; <div class='tooltip'>!IsA16<span class='tooltip-content'>1.33k</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6082' href='#L6082'><span>6082:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='None'>False</span>: <span class='covered-line'>440</span>]
  Branch (<span class='line-number'><a name='L6082' href='#L6082'><span>6082:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>255</span>, <span class='None'>False</span>: <span class='covered-line'>1.08k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6080'><span>6080:9</span></a></span>) to (<span class='line-number'><a href='#L6080'><span>6082:42</span></a></span>)

  Number of Conditions: 6
     Condition C1 --> (6080:9)
     Condition C2 --> (6081:10)
     Condition C3 --> (6081:38)
     Condition C4 --> (6081:62)
     Condition C5 --> (6082:10)
     Condition C6 --> (6082:35)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5, C6    Result
  1 { T,  -,  -,  -,  -,  -  = T      }
  2 { F,  T,  F,  -,  T,  F  = F      }
  3 { F,  T,  T,  F,  F,  -  = F      }
  4 { F,  T,  T,  T,  -,  -  = T      }
  5 { F,  T,  F,  -,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  C3-Pair: covered: (2,4)
  C4-Pair: covered: (3,4)
  C5-Pair: not covered
  C6-Pair: covered: (2,5)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L6083' href='#L6083'><pre>6083</pre></a></td><td class='covered-line'><pre>573</pre></td><td class='code'><pre>      if ((I &lt; Intr-&gt;GradientStart) &amp;&amp; <div class='tooltip'>IsA16<span class='tooltip-content'>256</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6083' href='#L6083'><span>6083:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>525</span>]
  Branch (<span class='line-number'><a name='L6083' href='#L6083'><span>6083:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>256</span>, <span class='None'>False</span>: <span class='covered-line'>317</span>]
  Branch (<span class='line-number'><a name='L6083' href='#L6083'><span>6083:40</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>180</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6084' href='#L6084'><pre>6084</pre></a></td><td class='covered-line'><pre>573</pre></td><td class='code'><pre>          <div class='tooltip'>(B.getMRI()-&gt;getType(AddrReg) == S16)<span class='tooltip-content'>180</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6084' href='#L6084'><span>6084:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>132</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6083'><span>6083:11</span></a></span>) to (<span class='line-number'><a href='#L6083'><span>6084:48</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (6083:11)
     Condition C2 --> (6083:40)
     Condition C3 --> (6084:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6085' href='#L6085'><pre>6085</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        assert(I == Intr-&gt;BiasIndex &amp;&amp; &quot;Got unexpected 16-bit extra argument&quot;);</pre></td></tr><tr><td class='line-number'><a name='L6086' href='#L6086'><pre>6086</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Special handling of bias when A16 is on. Bias is of type half but</pre></td></tr><tr><td class='line-number'><a name='L6087' href='#L6087'><pre>6087</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // occupies full 32-bit.</pre></td></tr><tr><td class='line-number'><a name='L6088' href='#L6088'><pre>6088</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>        PackedAddrs.push_back(</pre></td></tr><tr><td class='line-number'><a name='L6089' href='#L6089'><pre>6089</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>            B.buildBuildVector(V2S16, {AddrReg, B.buildUndef(S16).getReg(0)})</pre></td></tr><tr><td class='line-number'><a name='L6090' href='#L6090'><pre>6090</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>                .getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L6091' href='#L6091'><pre>6091</pre></a></td><td class='covered-line'><pre>525</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L6092' href='#L6092'><pre>6092</pre></a></td><td class='covered-line'><pre>525</pre></td><td class='code'><pre>        assert((!IsA16 || Intr-&gt;NumBiasArgs == 0 || I != Intr-&gt;BiasIndex) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L6093' href='#L6093'><pre>6093</pre></a></td><td class='covered-line'><pre>525</pre></td><td class='code'><pre>               &quot;Bias needs to be converted to 16 bit in A16 mode&quot;);</pre></td></tr><tr><td class='line-number'><a name='L6094' href='#L6094'><pre>6094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Handle any gradient or coordinate operands that should not be packed</pre></td></tr><tr><td class='line-number'><a name='L6095' href='#L6095'><pre>6095</pre></a></td><td class='covered-line'><pre>525</pre></td><td class='code'><pre>        AddrReg = B.buildBitcast(V2S16, AddrReg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L6096' href='#L6096'><pre>6096</pre></a></td><td class='covered-line'><pre>525</pre></td><td class='code'><pre>        PackedAddrs.push_back(AddrReg);</pre></td></tr><tr><td class='line-number'><a name='L6097' href='#L6097'><pre>6097</pre></a></td><td class='covered-line'><pre>525</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L6098' href='#L6098'><pre>6098</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L6099' href='#L6099'><pre>6099</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Dz/dh, dz/dv and the last odd coord are packed with undef. Also, in 1D,</pre></td></tr><tr><td class='line-number'><a name='L6100' href='#L6100'><pre>6100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // derivatives dx/dh and dx/dv are packed with undef.</pre></td></tr><tr><td class='line-number'><a name='L6101' href='#L6101'><pre>6101</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>      if (((I + 1) &gt;= EndIdx) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6101' href='#L6101'><span>6101:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>555</span>, <span class='None'>False</span>: <span class='covered-line'>967</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6102' href='#L6102'><pre>6102</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>967</span></div><div class='tooltip'>(Intr-&gt;NumGradients / 2) % 2 == 1<span class='tooltip-content'>967</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6102' href='#L6102'><span>6102:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>257</span>, <span class='None'>False</span>: <span class='covered-line'>710</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6103' href='#L6103'><pre>6103</pre></a></td><td class='covered-line'><pre>967</pre></td><td class='code'><pre>           <div class='tooltip'>(<span class='tooltip-content'>257</span></div>I == static_cast&lt;unsigned&gt;(Intr-&gt;GradientStart +</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6103' href='#L6103'><span>6103:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>158</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6104' href='#L6104'><pre>6104</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>                                       (Intr-&gt;NumGradients / 2) - 1) ||</pre></td></tr><tr><td class='line-number'><a name='L6105' href='#L6105'><pre>6105</pre></a></td><td class='covered-line'><pre>257</pre></td><td class='code'><pre>            I == static_cast&lt;unsigned&gt;(Intr-&gt;GradientStart +</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6105' href='#L6105'><span>6105:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>59</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6106' href='#L6106'><pre>6106</pre></a></td><td class='covered-line'><pre>158</pre></td><td class='code'><pre>                                       Intr-&gt;NumGradients - 1))) ||</pre></td></tr><tr><td class='line-number'><a name='L6107' href='#L6107'><pre>6107</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // Check for _L to _LZ optimization</pre></td></tr><tr><td class='line-number'><a name='L6108' href='#L6108'><pre>6108</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>          <div class='tooltip'>!MI.getOperand(ArgOffset + I + 1).isReg()<span class='tooltip-content'>769</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6108' href='#L6108'><span>6108:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>769</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6101'><span>6101:11</span></a></span>) to (<span class='line-number'><a href='#L6101'><span>6108:52</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (6101:11)
     Condition C2 --> (6102:12)
     Condition C3 --> (6103:13)
     Condition C4 --> (6105:13)
     Condition C5 --> (6108:11)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  F,  -,  -,  F  = F      }
  2 { T,  -,  -,  -,  -  = T      }
  3 { F,  T,  F,  F,  F  = F      }
  4 { F,  T,  T,  -,  -  = T      }
  5 { F,  T,  F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,5)
  C5-Pair: not covered
  MC/DC Coverage for Expression: 80.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6109' href='#L6109'><pre>6109</pre></a></td><td class='covered-line'><pre>753</pre></td><td class='code'><pre>        PackedAddrs.push_back(</pre></td></tr><tr><td class='line-number'><a name='L6110' href='#L6110'><pre>6110</pre></a></td><td class='covered-line'><pre>753</pre></td><td class='code'><pre>            B.buildBuildVector(V2S16, {AddrReg, B.buildUndef(S16).getReg(0)})</pre></td></tr><tr><td class='line-number'><a name='L6111' href='#L6111'><pre>6111</pre></a></td><td class='covered-line'><pre>753</pre></td><td class='code'><pre>                .getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L6112' href='#L6112'><pre>6112</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L6113' href='#L6113'><pre>6113</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>        PackedAddrs.push_back(</pre></td></tr><tr><td class='line-number'><a name='L6114' href='#L6114'><pre>6114</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>            B.buildBuildVector(</pre></td></tr><tr><td class='line-number'><a name='L6115' href='#L6115'><pre>6115</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>                 V2S16, {AddrReg, MI.getOperand(ArgOffset + I + 1).getReg()})</pre></td></tr><tr><td class='line-number'><a name='L6116' href='#L6116'><pre>6116</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>                .getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L6117' href='#L6117'><pre>6117</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>        ++I;</pre></td></tr><tr><td class='line-number'><a name='L6118' href='#L6118'><pre>6118</pre></a></td><td class='covered-line'><pre>769</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L6119' href='#L6119'><pre>6119</pre></a></td><td class='covered-line'><pre>1.52k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6120' href='#L6120'><pre>6120</pre></a></td><td class='covered-line'><pre>2.09k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6121' href='#L6121'><pre>6121</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6122' href='#L6122'><pre>6122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6123' href='#L6123'><pre>6123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Convert from separate vaddr components to a single vector address register,</pre></td></tr><tr><td class='line-number'><a name='L6124' href='#L6124'><pre>6124</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// and replace the remaining operands with $noreg.</pre></td></tr><tr><td class='line-number'><a name='L6125' href='#L6125'><pre>6125</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static void convertImageAddrToPacked(MachineIRBuilder &amp;B, MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L6126' href='#L6126'><pre>6126</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>                                     int DimIdx, int NumVAddrs) {</pre></td></tr><tr><td class='line-number'><a name='L6127' href='#L6127'><pre>6127</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L6128' href='#L6128'><pre>6128</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  (void)S32;</pre></td></tr><tr><td class='line-number'><a name='L6129' href='#L6129'><pre>6129</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  SmallVector&lt;Register, 8&gt; AddrRegs;</pre></td></tr><tr><td class='line-number'><a name='L6130' href='#L6130'><pre>6130</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>  for (int I = 0; I != NumVAddrs; <div class='tooltip'>++I<span class='tooltip-content'>821</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6130' href='#L6130'><span>6130:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>821</span>, <span class='None'>False</span>: <span class='covered-line'>309</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6131' href='#L6131'><pre>6131</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>    MachineOperand &amp;SrcOp = MI.getOperand(DimIdx + I);</pre></td></tr><tr><td class='line-number'><a name='L6132' href='#L6132'><pre>6132</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>    if (SrcOp.isReg()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6132' href='#L6132'><span>6132:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>821</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6133' href='#L6133'><pre>6133</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>      AddrRegs.push_back(SrcOp.getReg());</pre></td></tr><tr><td class='line-number'><a name='L6134' href='#L6134'><pre>6134</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>      assert(B.getMRI()-&gt;getType(SrcOp.getReg()) == S32);</pre></td></tr><tr><td class='line-number'><a name='L6135' href='#L6135'><pre>6135</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6136' href='#L6136'><pre>6136</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6137' href='#L6137'><pre>6137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6138' href='#L6138'><pre>6138</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  int NumAddrRegs = AddrRegs.size();</pre></td></tr><tr><td class='line-number'><a name='L6139' href='#L6139'><pre>6139</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  if (NumAddrRegs != 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6139' href='#L6139'><span>6139:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>309</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6140' href='#L6140'><pre>6140</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>    auto VAddr =</pre></td></tr><tr><td class='line-number'><a name='L6141' href='#L6141'><pre>6141</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>        B.buildBuildVector(LLT::fixed_vector(NumAddrRegs, 32), AddrRegs);</pre></td></tr><tr><td class='line-number'><a name='L6142' href='#L6142'><pre>6142</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>    MI.getOperand(DimIdx).setReg(VAddr.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L6143' href='#L6143'><pre>6143</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6144' href='#L6144'><pre>6144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6145' href='#L6145'><pre>6145</pre></a></td><td class='covered-line'><pre>821</pre></td><td class='code'><pre>  for (int I = 1; I != NumVAddrs; <div class='tooltip'>++I<span class='tooltip-content'>512</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6145' href='#L6145'><span>6145:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>512</span>, <span class='None'>False</span>: <span class='covered-line'>309</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6146' href='#L6146'><pre>6146</pre></a></td><td class='covered-line'><pre>512</pre></td><td class='code'><pre>    MachineOperand &amp;SrcOp = MI.getOperand(DimIdx + I);</pre></td></tr><tr><td class='line-number'><a name='L6147' href='#L6147'><pre>6147</pre></a></td><td class='covered-line'><pre>512</pre></td><td class='code'><pre>    if (SrcOp.isReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6147' href='#L6147'><span>6147:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>512</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6148' href='#L6148'><pre>6148</pre></a></td><td class='covered-line'><pre>512</pre></td><td class='code'><pre>      MI.getOperand(DimIdx + I).setReg(AMDGPU::NoRegister);</pre></td></tr><tr><td class='line-number'><a name='L6149' href='#L6149'><pre>6149</pre></a></td><td class='covered-line'><pre>512</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6150' href='#L6150'><pre>6150</pre></a></td><td class='covered-line'><pre>309</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6151' href='#L6151'><pre>6151</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6152' href='#L6152'><pre>6152</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Rewrite image intrinsics to use register layouts expected by the subtarget.</pre></td></tr><tr><td class='line-number'><a name='L6153' href='#L6153'><pre>6153</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L6154' href='#L6154'><pre>6154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Depending on the subtarget, load/store with 16-bit element data need to be</pre></td></tr><tr><td class='line-number'><a name='L6155' href='#L6155'><pre>6155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// rewritten to use the low half of 32-bit registers, or directly use a packed</pre></td></tr><tr><td class='line-number'><a name='L6156' href='#L6156'><pre>6156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// layout. 16-bit addresses should also sometimes be packed into 32-bit</pre></td></tr><tr><td class='line-number'><a name='L6157' href='#L6157'><pre>6157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// registers.</pre></td></tr><tr><td class='line-number'><a name='L6158' href='#L6158'><pre>6158</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L6159' href='#L6159'><pre>6159</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// We don&apos;t want to directly select image instructions just yet, but also want</pre></td></tr><tr><td class='line-number'><a name='L6160' href='#L6160'><pre>6160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// to exposes all register repacking to the legalizer/combiners. We also don&apos;t</pre></td></tr><tr><td class='line-number'><a name='L6161' href='#L6161'><pre>6161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// want a selected instruction entering RegBankSelect. In order to avoid</pre></td></tr><tr><td class='line-number'><a name='L6162' href='#L6162'><pre>6162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// defining a multitude of intermediate image instructions, directly hack on</pre></td></tr><tr><td class='line-number'><a name='L6163' href='#L6163'><pre>6163</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// the intrinsic&apos;s arguments. In cases like a16 addresses, this requires</pre></td></tr><tr><td class='line-number'><a name='L6164' href='#L6164'><pre>6164</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// padding now unnecessary arguments with $noreg.</pre></td></tr><tr><td class='line-number'><a name='L6165' href='#L6165'><pre>6165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeImageIntrinsic(</pre></td></tr><tr><td class='line-number'><a name='L6166' href='#L6166'><pre>6166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    MachineInstr &amp;MI, MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer,</pre></td></tr><tr><td class='line-number'><a name='L6167' href='#L6167'><pre>6167</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>    const AMDGPU::ImageDimIntrinsicInfo *Intr) const {</pre></td></tr><tr><td class='line-number'><a name='L6168' href='#L6168'><pre>6168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6169' href='#L6169'><pre>6169</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  const MachineFunction &amp;MF = *MI.getMF();</pre></td></tr><tr><td class='line-number'><a name='L6170' href='#L6170'><pre>6170</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  const unsigned NumDefs = MI.getNumExplicitDefs();</pre></td></tr><tr><td class='line-number'><a name='L6171' href='#L6171'><pre>6171</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  const unsigned ArgOffset = NumDefs + 1;</pre></td></tr><tr><td class='line-number'><a name='L6172' href='#L6172'><pre>6172</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  bool IsTFE = NumDefs == 2;</pre></td></tr><tr><td class='line-number'><a name='L6173' href='#L6173'><pre>6173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We are only processing the operands of d16 image operations on subtargets</pre></td></tr><tr><td class='line-number'><a name='L6174' href='#L6174'><pre>6174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // that use the unpacked register layout, or need to repack the TFE result.</pre></td></tr><tr><td class='line-number'><a name='L6175' href='#L6175'><pre>6175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6176' href='#L6176'><pre>6176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Do we need to guard against already legalized intrinsics?</pre></td></tr><tr><td class='line-number'><a name='L6177' href='#L6177'><pre>6177</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  const AMDGPU::MIMGBaseOpcodeInfo *BaseOpcode =</pre></td></tr><tr><td class='line-number'><a name='L6178' href='#L6178'><pre>6178</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      AMDGPU::getMIMGBaseOpcodeInfo(Intr-&gt;BaseOpcode);</pre></td></tr><tr><td class='line-number'><a name='L6179' href='#L6179'><pre>6179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6180' href='#L6180'><pre>6180</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  MachineRegisterInfo *MRI = B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L6181' href='#L6181'><pre>6181</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L6182' href='#L6182'><pre>6182</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  const LLT S16 = LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L6183' href='#L6183'><pre>6183</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  const LLT V2S16 = LLT::fixed_vector(2, 16);</pre></td></tr><tr><td class='line-number'><a name='L6184' href='#L6184'><pre>6184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6185' href='#L6185'><pre>6185</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  unsigned DMask = 0;</pre></td></tr><tr><td class='line-number'><a name='L6186' href='#L6186'><pre>6186</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  Register VData = MI.getOperand(NumDefs == 0 ? <div class='tooltip'>1<span class='tooltip-content'>184</span></div> : <div class='tooltip'>0<span class='tooltip-content'>1.72k</span></div>).getReg();</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6186' href='#L6186'><span>6186:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184</span>, <span class='None'>False</span>: <span class='covered-line'>1.72k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6187' href='#L6187'><pre>6187</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  LLT Ty = MRI-&gt;getType(VData);</pre></td></tr><tr><td class='line-number'><a name='L6188' href='#L6188'><pre>6188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6189' href='#L6189'><pre>6189</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  const bool IsAtomicPacked16Bit =</pre></td></tr><tr><td class='line-number'><a name='L6190' href='#L6190'><pre>6190</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      (BaseOpcode-&gt;BaseOpcode == AMDGPU::IMAGE_ATOMIC_PK_ADD_F16 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6190' href='#L6190'><span>6190:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.90k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6191' href='#L6191'><pre>6191</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>       <div class='tooltip'>BaseOpcode-&gt;BaseOpcode == AMDGPU::IMAGE_ATOMIC_PK_ADD_BF16<span class='tooltip-content'>1.90k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6191' href='#L6191'><span>6191:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>1.89k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6190'><span>6190:8</span></a></span>) to (<span class='line-number'><a href='#L6190'><span>6191:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6190:8)
     Condition C2 --> (6191:8)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6192' href='#L6192'><pre>6192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6193' href='#L6193'><pre>6193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check for 16 bit addresses and pack if true.</pre></td></tr><tr><td class='line-number'><a name='L6194' href='#L6194'><pre>6194</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  LLT GradTy =</pre></td></tr><tr><td class='line-number'><a name='L6195' href='#L6195'><pre>6195</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      MRI-&gt;getType(MI.getOperand(ArgOffset + Intr-&gt;GradientStart).getReg());</pre></td></tr><tr><td class='line-number'><a name='L6196' href='#L6196'><pre>6196</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  LLT AddrTy =</pre></td></tr><tr><td class='line-number'><a name='L6197' href='#L6197'><pre>6197</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      MRI-&gt;getType(MI.getOperand(ArgOffset + Intr-&gt;CoordStart).getReg());</pre></td></tr><tr><td class='line-number'><a name='L6198' href='#L6198'><pre>6198</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  const bool IsG16 =</pre></td></tr><tr><td class='line-number'><a name='L6199' href='#L6199'><pre>6199</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      ST.hasG16() ? <div class='tooltip'>(<span class='tooltip-content'>1.19k</span></div><div class='tooltip'>BaseOpcode-&gt;Gradients<span class='tooltip-content'>1.19k</span></div> &amp;&amp; <div class='tooltip'>GradTy == S16<span class='tooltip-content'>217</span></div>) : <div class='tooltip'>GradTy == S16<span class='tooltip-content'>717</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6199' href='#L6199'><span>6199:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.19k</span>, <span class='None'>False</span>: <span class='covered-line'>717</span>]
  Branch (<span class='line-number'><a name='L6199' href='#L6199'><span>6199:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>974</span>]
  Branch (<span class='line-number'><a name='L6199' href='#L6199'><span>6199:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>186</span>, <span class='None'>False</span>: <span class='covered-line'>31</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6199'><span>6199:22</span></a></span>) to (<span class='line-number'><a href='#L6199'><span>6199:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6199:22)
     Condition C2 --> (6199:47)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6200' href='#L6200'><pre>6200</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  const bool IsA16 = AddrTy == S16;</pre></td></tr><tr><td class='line-number'><a name='L6201' href='#L6201'><pre>6201</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  const bool IsD16 = !IsAtomicPacked16Bit &amp;&amp; <div class='tooltip'>Ty.getScalarType() == S16<span class='tooltip-content'>1.89k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6201' href='#L6201'><span>6201:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.89k</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L6201' href='#L6201'><span>6201:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>172</span>, <span class='None'>False</span>: <span class='covered-line'>1.72k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6201'><span>6201:22</span></a></span>) to (<span class='line-number'><a href='#L6201'><span>6201:71</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6201:22)
     Condition C2 --> (6201:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6202' href='#L6202'><pre>6202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6203' href='#L6203'><pre>6203</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  int DMaskLanes = 0;</pre></td></tr><tr><td class='line-number'><a name='L6204' href='#L6204'><pre>6204</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>  if (!BaseOpcode-&gt;Atomic) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6204' href='#L6204'><span>6204:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.31k</span>, <span class='None'>False</span>: <span class='covered-line'>593</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6205' href='#L6205'><pre>6205</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    DMask = MI.getOperand(ArgOffset + Intr-&gt;DMaskIndex).getImm();</pre></td></tr><tr><td class='line-number'><a name='L6206' href='#L6206'><pre>6206</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>    if (BaseOpcode-&gt;Gather4) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6206' href='#L6206'><span>6206:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>152</span>, <span class='None'>False</span>: <span class='covered-line'>1.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6207' href='#L6207'><pre>6207</pre></a></td><td class='covered-line'><pre>152</pre></td><td class='code'><pre>      DMaskLanes = 4;</pre></td></tr><tr><td class='line-number'><a name='L6208' href='#L6208'><pre>6208</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>    } else if (DMask != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6208' href='#L6208'><span>6208:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.11k</span>, <span class='None'>False</span>: <span class='covered-line'>47</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6209' href='#L6209'><pre>6209</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>      DMaskLanes = llvm::popcount(DMask);</pre></td></tr><tr><td class='line-number'><a name='L6210' href='#L6210'><pre>6210</pre></a></td><td class='covered-line'><pre>1.11k</pre></td><td class='code'><pre>    } else <div class='tooltip'>if (<span class='tooltip-content'>47</span></div><div class='tooltip'>!IsTFE<span class='tooltip-content'>47</span></div> &amp;&amp; <div class='tooltip'>!BaseOpcode-&gt;Store<span class='tooltip-content'>29</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6210' href='#L6210'><span>6210:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>18</span>]
  Branch (<span class='line-number'><a name='L6210' href='#L6210'><span>6210:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6210'><span>6210:16</span></a></span>) to (<span class='line-number'><a href='#L6210'><span>6210:44</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6210:16)
     Condition C2 --> (6210:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6211' href='#L6211'><pre>6211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If dmask is 0, this is a no-op load. This can be eliminated.</pre></td></tr><tr><td class='line-number'><a name='L6212' href='#L6212'><pre>6212</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      B.buildUndef(MI.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L6213' href='#L6213'><pre>6213</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6214' href='#L6214'><pre>6214</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L6215' href='#L6215'><pre>6215</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6216' href='#L6216'><pre>6216</pre></a></td><td class='covered-line'><pre>1.31k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6217' href='#L6217'><pre>6217</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6218' href='#L6218'><pre>6218</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L6219' href='#L6219'><pre>6219</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  auto ChangedInstr = make_scope_exit([&amp;] { Observer.changedInstr(MI); });</pre></td></tr><tr><td class='line-number'><a name='L6220' href='#L6220'><pre>6220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6221' href='#L6221'><pre>6221</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  const unsigned StoreOpcode = IsD16 ? <div class='tooltip'>AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE_D16<span class='tooltip-content'>164</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6221' href='#L6221'><span>6221:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>1.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6222' href='#L6222'><pre>6222</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>                                     : <div class='tooltip'>AMDGPU::G_AMDGPU_INTRIN_IMAGE_STORE<span class='tooltip-content'>1.71k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L6223' href='#L6223'><pre>6223</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  const unsigned LoadOpcode = IsD16 ? <div class='tooltip'>AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD_D16<span class='tooltip-content'>164</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6223' href='#L6223'><span>6223:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>164</span>, <span class='None'>False</span>: <span class='covered-line'>1.71k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6224' href='#L6224'><pre>6224</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>                                    : <div class='tooltip'>AMDGPU::G_AMDGPU_INTRIN_IMAGE_LOAD<span class='tooltip-content'>1.71k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L6225' href='#L6225'><pre>6225</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  unsigned NewOpcode = NumDefs == 0 ? <div class='tooltip'>StoreOpcode<span class='tooltip-content'>184</span></div> : <div class='tooltip'>LoadOpcode<span class='tooltip-content'>1.69k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6225' href='#L6225'><span>6225:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6226' href='#L6226'><pre>6226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6227' href='#L6227'><pre>6227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Track that we legalized this</pre></td></tr><tr><td class='line-number'><a name='L6228' href='#L6228'><pre>6228</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  MI.setDesc(B.getTII().get(NewOpcode));</pre></td></tr><tr><td class='line-number'><a name='L6229' href='#L6229'><pre>6229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6230' href='#L6230'><pre>6230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Expecting to get an error flag since TFC is on - and dmask is 0 Force</pre></td></tr><tr><td class='line-number'><a name='L6231' href='#L6231'><pre>6231</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // dmask to be at least 1 otherwise the instruction will fail</pre></td></tr><tr><td class='line-number'><a name='L6232' href='#L6232'><pre>6232</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  if (IsTFE &amp;&amp; <div class='tooltip'>DMask == 0<span class='tooltip-content'>168</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6232' href='#L6232'><span>6232:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>168</span>, <span class='None'>False</span>: <span class='covered-line'>1.71k</span>]
  Branch (<span class='line-number'><a name='L6232' href='#L6232'><span>6232:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6232'><span>6232:7</span></a></span>) to (<span class='line-number'><a href='#L6232'><span>6232:26</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6232:7)
     Condition C2 --> (6232:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6233' href='#L6233'><pre>6233</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    DMask = 0x1;</pre></td></tr><tr><td class='line-number'><a name='L6234' href='#L6234'><pre>6234</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    DMaskLanes = 1;</pre></td></tr><tr><td class='line-number'><a name='L6235' href='#L6235'><pre>6235</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    MI.getOperand(ArgOffset + Intr-&gt;DMaskIndex).setImm(DMask);</pre></td></tr><tr><td class='line-number'><a name='L6236' href='#L6236'><pre>6236</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6237' href='#L6237'><pre>6237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6238' href='#L6238'><pre>6238</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  if (BaseOpcode-&gt;Atomic) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6238' href='#L6238'><span>6238:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>593</span>, <span class='None'>False</span>: <span class='covered-line'>1.29k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6239' href='#L6239'><pre>6239</pre></a></td><td class='covered-line'><pre>593</pre></td><td class='code'><pre>    Register VData0 = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6240' href='#L6240'><pre>6240</pre></a></td><td class='covered-line'><pre>593</pre></td><td class='code'><pre>    LLT Ty = MRI-&gt;getType(VData0);</pre></td></tr><tr><td class='line-number'><a name='L6241' href='#L6241'><pre>6241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6242' href='#L6242'><pre>6242</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Allow atomic swap and bit ops for v2s16/v4s16</pre></td></tr><tr><td class='line-number'><a name='L6243' href='#L6243'><pre>6243</pre></a></td><td class='covered-line'><pre>593</pre></td><td class='code'><pre>    if (Ty.isVector() &amp;&amp; <div class='tooltip'>!IsAtomicPacked16Bit<span class='tooltip-content'>10</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6243' href='#L6243'><span>6243:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>583</span>]
  Branch (<span class='line-number'><a name='L6243' href='#L6243'><span>6243:26</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6243'><span>6243:9</span></a></span>) to (<span class='line-number'><a href='#L6243'><span>6243:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6243:9)
     Condition C2 --> (6243:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6244' href='#L6244'><pre>6244</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L6245' href='#L6245'><pre>6245</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6246' href='#L6246'><pre>6246</pre></a></td><td class='covered-line'><pre>593</pre></td><td class='code'><pre>    if (BaseOpcode-&gt;AtomicX2) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6246' href='#L6246'><span>6246:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>541</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6247' href='#L6247'><pre>6247</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>      Register VData1 = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6248' href='#L6248'><pre>6248</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The two values are packed in one register.</pre></td></tr><tr><td class='line-number'><a name='L6249' href='#L6249'><pre>6249</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>      LLT PackedTy = LLT::fixed_vector(2, Ty);</pre></td></tr><tr><td class='line-number'><a name='L6250' href='#L6250'><pre>6250</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>      auto Concat = B.buildBuildVector(PackedTy, {VData0, VData1});</pre></td></tr><tr><td class='line-number'><a name='L6251' href='#L6251'><pre>6251</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>      MI.getOperand(2).setReg(Concat.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L6252' href='#L6252'><pre>6252</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>      MI.getOperand(3).setReg(AMDGPU::NoRegister);</pre></td></tr><tr><td class='line-number'><a name='L6253' href='#L6253'><pre>6253</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6254' href='#L6254'><pre>6254</pre></a></td><td class='covered-line'><pre>593</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6255' href='#L6255'><pre>6255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6256' href='#L6256'><pre>6256</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  unsigned CorrectedNumVAddrs = Intr-&gt;NumVAddrs;</pre></td></tr><tr><td class='line-number'><a name='L6257' href='#L6257'><pre>6257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6258' href='#L6258'><pre>6258</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Rewrite the addressing register layout before doing anything else.</pre></td></tr><tr><td class='line-number'><a name='L6259' href='#L6259'><pre>6259</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  if (BaseOpcode-&gt;Gradients &amp;&amp; <div class='tooltip'>!ST.hasG16()<span class='tooltip-content'>236</span></div> &amp;&amp; <div class='tooltip'>(IsA16 != IsG16)<span class='tooltip-content'>19</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6259' href='#L6259'><span>6259:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>236</span>, <span class='None'>False</span>: <span class='covered-line'>1.64k</span>]
  Branch (<span class='line-number'><a name='L6259' href='#L6259'><span>6259:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>217</span>]
  Branch (<span class='line-number'><a name='L6259' href='#L6259'><span>6259:48</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6259'><span>6259:7</span></a></span>) to (<span class='line-number'><a href='#L6259'><span>6259:64</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (6259:7)
     Condition C2 --> (6259:32)
     Condition C3 --> (6259:48)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6260' href='#L6260'><pre>6260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // 16 bit gradients are supported, but are tied to the A16 control</pre></td></tr><tr><td class='line-number'><a name='L6261' href='#L6261'><pre>6261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // so both gradients and addresses must be 16 bit<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L6262' href='#L6262'><pre>6262</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L6263' href='#L6263'><pre>6263</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L6264' href='#L6264'><pre>6264</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6265' href='#L6265'><pre>6265</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  if (IsA16 &amp;&amp; <div class='tooltip'>!ST.hasA16()<span class='tooltip-content'>795</span></div>) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6265' href='#L6265'><span>6265:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>795</span>, <span class='None'>False</span>: <span class='covered-line'>1.08k</span>]
  Branch (<span class='line-number'><a name='L6265' href='#L6265'><span>6265:16</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>795</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6265'><span>6265:7</span></a></span>) to (<span class='line-number'><a href='#L6265'><span>6265:28</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6265:7)
     Condition C2 --> (6265:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6266' href='#L6266'><pre>6266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // A16 not supported<span class='red'></span></pre></td></tr><tr><td class='line-number'><a name='L6267' href='#L6267'><pre>6267</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L6268' href='#L6268'><pre>6268</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L6269' href='#L6269'><pre>6269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6270' href='#L6270'><pre>6270</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  const unsigned NSAMaxSize = ST.getNSAMaxSize(BaseOpcode-&gt;Sampler);</pre></td></tr><tr><td class='line-number'><a name='L6271' href='#L6271'><pre>6271</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  const unsigned HasPartialNSA = ST.hasPartialNSAEncoding();</pre></td></tr><tr><td class='line-number'><a name='L6272' href='#L6272'><pre>6272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6273' href='#L6273'><pre>6273</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  if (IsA16 || <div class='tooltip'>IsG16<span class='tooltip-content'>1.08k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6273' href='#L6273'><span>6273:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>795</span>, <span class='None'>False</span>: <span class='covered-line'>1.08k</span>]
  Branch (<span class='line-number'><a name='L6273' href='#L6273'><span>6273:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>117</span>, <span class='None'>False</span>: <span class='covered-line'>971</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6273'><span>6273:7</span></a></span>) to (<span class='line-number'><a href='#L6273'><span>6273:21</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6273:7)
     Condition C2 --> (6273:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6274' href='#L6274'><pre>6274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Even if NumVAddrs == 1 we should pack it into a 32-bit value, because the</pre></td></tr><tr><td class='line-number'><a name='L6275' href='#L6275'><pre>6275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // instructions expect VGPR_32</pre></td></tr><tr><td class='line-number'><a name='L6276' href='#L6276'><pre>6276</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>    SmallVector&lt;Register, 4&gt; PackedRegs;</pre></td></tr><tr><td class='line-number'><a name='L6277' href='#L6277'><pre>6277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6278' href='#L6278'><pre>6278</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>    packImage16bitOpsToDwords(B, MI, PackedRegs, ArgOffset, Intr, IsA16, IsG16);</pre></td></tr><tr><td class='line-number'><a name='L6279' href='#L6279'><pre>6279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6280' href='#L6280'><pre>6280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // See also below in the non-a16 branch</pre></td></tr><tr><td class='line-number'><a name='L6281' href='#L6281'><pre>6281</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>    const bool UseNSA = ST.hasNSAEncoding() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6281' href='#L6281'><span>6281:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>721</span>, <span class='None'>False</span>: <span class='covered-line'>191</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6282' href='#L6282'><pre>6282</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>                        <div class='tooltip'>PackedRegs.size() &gt;= ST.getNSAThreshold(MF)<span class='tooltip-content'>721</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6282' href='#L6282'><span>6282:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>401</span>, <span class='None'>False</span>: <span class='covered-line'>320</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6283' href='#L6283'><pre>6283</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>                        <div class='tooltip'>(<span class='tooltip-content'>401</span></div><div class='tooltip'>PackedRegs.size() &lt;= NSAMaxSize<span class='tooltip-content'>401</span></div> || <div class='tooltip'>HasPartialNSA<span class='tooltip-content'>66</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6283' href='#L6283'><span>6283:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>335</span>, <span class='None'>False</span>: <span class='covered-line'>66</span>]
  Branch (<span class='line-number'><a name='L6283' href='#L6283'><span>6283:61</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6281'><span>6281:25</span></a></span>) to (<span class='line-number'><a href='#L6281'><span>6283:75</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (6281:25)
     Condition C2 --> (6282:25)
     Condition C3 --> (6283:26)
     Condition C4 --> (6283:61)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  F  = F      }
  4 { T,  T,  T,  -  = T      }
  5 { T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6284' href='#L6284'><pre>6284</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>    const bool UsePartialNSA =</pre></td></tr><tr><td class='line-number'><a name='L6285' href='#L6285'><pre>6285</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>        UseNSA &amp;&amp; <div class='tooltip'>HasPartialNSA<span class='tooltip-content'>372</span></div> &amp;&amp; <div class='tooltip'>PackedRegs.size() &gt; NSAMaxSize<span class='tooltip-content'>288</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6285' href='#L6285'><span>6285:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>372</span>, <span class='None'>False</span>: <span class='covered-line'>540</span>]
  Branch (<span class='line-number'><a name='L6285' href='#L6285'><span>6285:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>288</span>, <span class='None'>False</span>: <span class='covered-line'>84</span>]
  Branch (<span class='line-number'><a name='L6285' href='#L6285'><span>6285:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>251</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6285'><span>6285:9</span></a></span>) to (<span class='line-number'><a href='#L6285'><span>6285:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (6285:9)
     Condition C2 --> (6285:19)
     Condition C3 --> (6285:36)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6286' href='#L6286'><pre>6286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6287' href='#L6287'><pre>6287</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>    if (UsePartialNSA) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6287' href='#L6287'><span>6287:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37</span>, <span class='None'>False</span>: <span class='covered-line'>875</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6288' href='#L6288'><pre>6288</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Pack registers that would go over NSAMaxSize into last VAddr register</pre></td></tr><tr><td class='line-number'><a name='L6289' href='#L6289'><pre>6289</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      LLT PackedAddrTy =</pre></td></tr><tr><td class='line-number'><a name='L6290' href='#L6290'><pre>6290</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>          LLT::fixed_vector(2 * (PackedRegs.size() - NSAMaxSize + 1), 16);</pre></td></tr><tr><td class='line-number'><a name='L6291' href='#L6291'><pre>6291</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      auto Concat = B.buildConcatVectors(</pre></td></tr><tr><td class='line-number'><a name='L6292' href='#L6292'><pre>6292</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>          PackedAddrTy, ArrayRef(PackedRegs).slice(NSAMaxSize - 1));</pre></td></tr><tr><td class='line-number'><a name='L6293' href='#L6293'><pre>6293</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      PackedRegs[NSAMaxSize - 1] = Concat.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L6294' href='#L6294'><pre>6294</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>      PackedRegs.resize(NSAMaxSize);</pre></td></tr><tr><td class='line-number'><a name='L6295' href='#L6295'><pre>6295</pre></a></td><td class='covered-line'><pre>875</pre></td><td class='code'><pre>    } else if (!UseNSA &amp;&amp; <div class='tooltip'>PackedRegs.size() &gt; 1<span class='tooltip-content'>540</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6295' href='#L6295'><span>6295:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>540</span>, <span class='None'>False</span>: <span class='covered-line'>335</span>]
  Branch (<span class='line-number'><a name='L6295' href='#L6295'><span>6295:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>258</span>, <span class='None'>False</span>: <span class='covered-line'>282</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6295'><span>6295:16</span></a></span>) to (<span class='line-number'><a href='#L6295'><span>6295:48</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6295:16)
     Condition C2 --> (6295:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6296' href='#L6296'><pre>6296</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>      LLT PackedAddrTy = LLT::fixed_vector(2 * PackedRegs.size(), 16);</pre></td></tr><tr><td class='line-number'><a name='L6297' href='#L6297'><pre>6297</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>      auto Concat = B.buildConcatVectors(PackedAddrTy, PackedRegs);</pre></td></tr><tr><td class='line-number'><a name='L6298' href='#L6298'><pre>6298</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>      PackedRegs[0] = Concat.getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L6299' href='#L6299'><pre>6299</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>      PackedRegs.resize(1);</pre></td></tr><tr><td class='line-number'><a name='L6300' href='#L6300'><pre>6300</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6301' href='#L6301'><pre>6301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6302' href='#L6302'><pre>6302</pre></a></td><td class='covered-line'><pre>912</pre></td><td class='code'><pre>    const unsigned NumPacked = PackedRegs.size();</pre></td></tr><tr><td class='line-number'><a name='L6303' href='#L6303'><pre>6303</pre></a></td><td class='covered-line'><pre>3.77k</pre></td><td class='code'><pre>    for (unsigned I = Intr-&gt;VAddrStart; I &lt; Intr-&gt;VAddrEnd; <div class='tooltip'>I++<span class='tooltip-content'>2.86k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6303' href='#L6303'><span>6303:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.86k</span>, <span class='None'>False</span>: <span class='covered-line'>912</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6304' href='#L6304'><pre>6304</pre></a></td><td class='covered-line'><pre>2.86k</pre></td><td class='code'><pre>      MachineOperand &amp;SrcOp = MI.getOperand(ArgOffset + I);</pre></td></tr><tr><td class='line-number'><a name='L6305' href='#L6305'><pre>6305</pre></a></td><td class='covered-line'><pre>2.86k</pre></td><td class='code'><pre>      if (!SrcOp.isReg()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6305' href='#L6305'><span>6305:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>2.86k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6306' href='#L6306'><pre>6306</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        assert(SrcOp.isImm() &amp;&amp; SrcOp.getImm() == 0)</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L6307' href='#L6307'><pre>6307</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>continue</span><span class='red'>;</span></pre></td></tr><tr><td class='line-number'><a name='L6308' href='#L6308'><pre>6308</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L6309' href='#L6309'><pre>6309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6310' href='#L6310'><pre>6310</pre></a></td><td class='covered-line'><pre>2.86k</pre></td><td class='code'><pre>      assert(SrcOp.getReg() != AMDGPU::NoRegister);</pre></td></tr><tr><td class='line-number'><a name='L6311' href='#L6311'><pre>6311</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6312' href='#L6312'><pre>6312</pre></a></td><td class='covered-line'><pre>2.86k</pre></td><td class='code'><pre>      if (I - Intr-&gt;VAddrStart &lt; NumPacked)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6312' href='#L6312'><span>6312:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.58k</span>, <span class='None'>False</span>: <span class='covered-line'>1.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6313' href='#L6313'><pre>6313</pre></a></td><td class='covered-line'><pre>1.58k</pre></td><td class='code'><pre>        SrcOp.setReg(PackedRegs[I - Intr-&gt;VAddrStart]);</pre></td></tr><tr><td class='line-number'><a name='L6314' href='#L6314'><pre>6314</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L6315' href='#L6315'><pre>6315</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>        SrcOp.setReg(AMDGPU::NoRegister);</pre></td></tr><tr><td class='line-number'><a name='L6316' href='#L6316'><pre>6316</pre></a></td><td class='covered-line'><pre>2.86k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6317' href='#L6317'><pre>6317</pre></a></td><td class='covered-line'><pre>971</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L6318' href='#L6318'><pre>6318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the register allocator cannot place the address registers contiguously</pre></td></tr><tr><td class='line-number'><a name='L6319' href='#L6319'><pre>6319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // without introducing moves, then using the non-sequential address encoding</pre></td></tr><tr><td class='line-number'><a name='L6320' href='#L6320'><pre>6320</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is always preferable, since it saves VALU instructions and is usually a</pre></td></tr><tr><td class='line-number'><a name='L6321' href='#L6321'><pre>6321</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // wash in terms of code size or even better.</pre></td></tr><tr><td class='line-number'><a name='L6322' href='#L6322'><pre>6322</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L6323' href='#L6323'><pre>6323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // However, we currently have no way of hinting to the register allocator</pre></td></tr><tr><td class='line-number'><a name='L6324' href='#L6324'><pre>6324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // that MIMG addresses should be placed contiguously when it is possible to</pre></td></tr><tr><td class='line-number'><a name='L6325' href='#L6325'><pre>6325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // do so, so force non-NSA for the common 2-address case as a heuristic.</pre></td></tr><tr><td class='line-number'><a name='L6326' href='#L6326'><pre>6326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L6327' href='#L6327'><pre>6327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SIShrinkInstructions will convert NSA encodings to non-NSA after register</pre></td></tr><tr><td class='line-number'><a name='L6328' href='#L6328'><pre>6328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // allocation when possible.</pre></td></tr><tr><td class='line-number'><a name='L6329' href='#L6329'><pre>6329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L6330' href='#L6330'><pre>6330</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Partial NSA is allowed on GFX11+ where the final register is a contiguous</pre></td></tr><tr><td class='line-number'><a name='L6331' href='#L6331'><pre>6331</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // set of the remaining addresses.</pre></td></tr><tr><td class='line-number'><a name='L6332' href='#L6332'><pre>6332</pre></a></td><td class='covered-line'><pre>971</pre></td><td class='code'><pre>    const bool UseNSA = ST.hasNSAEncoding() &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6332' href='#L6332'><span>6332:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>461</span>, <span class='None'>False</span>: <span class='covered-line'>510</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6333' href='#L6333'><pre>6333</pre></a></td><td class='covered-line'><pre>971</pre></td><td class='code'><pre>                        <div class='tooltip'>CorrectedNumVAddrs &gt;= ST.getNSAThreshold(MF)<span class='tooltip-content'>461</span></div> &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6333' href='#L6333'><span>6333:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>231</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6334' href='#L6334'><pre>6334</pre></a></td><td class='covered-line'><pre>971</pre></td><td class='code'><pre>                        <div class='tooltip'>(<span class='tooltip-content'>231</span></div><div class='tooltip'>CorrectedNumVAddrs &lt;= NSAMaxSize<span class='tooltip-content'>231</span></div> || <div class='tooltip'>HasPartialNSA<span class='tooltip-content'>14</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6334' href='#L6334'><span>6334:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>217</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
  Branch (<span class='line-number'><a name='L6334' href='#L6334'><span>6334:62</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6332'><span>6332:25</span></a></span>) to (<span class='line-number'><a href='#L6332'><span>6334:76</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (6332:25)
     Condition C2 --> (6333:25)
     Condition C3 --> (6334:26)
     Condition C4 --> (6334:62)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  -,  -,  -  = F      }
  2 { T,  F,  -,  -  = F      }
  3 { T,  T,  F,  F  = F      }
  4 { T,  T,  T,  -  = T      }
  5 { T,  T,  F,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  C4-Pair: covered: (3,5)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6335' href='#L6335'><pre>6335</pre></a></td><td class='covered-line'><pre>971</pre></td><td class='code'><pre>    const bool UsePartialNSA =</pre></td></tr><tr><td class='line-number'><a name='L6336' href='#L6336'><pre>6336</pre></a></td><td class='covered-line'><pre>971</pre></td><td class='code'><pre>        UseNSA &amp;&amp; <div class='tooltip'>HasPartialNSA<span class='tooltip-content'>226</span></div> &amp;&amp; <div class='tooltip'>CorrectedNumVAddrs &gt; NSAMaxSize<span class='tooltip-content'>183</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6336' href='#L6336'><span>6336:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>226</span>, <span class='None'>False</span>: <span class='covered-line'>745</span>]
  Branch (<span class='line-number'><a name='L6336' href='#L6336'><span>6336:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>183</span>, <span class='None'>False</span>: <span class='covered-line'>43</span>]
  Branch (<span class='line-number'><a name='L6336' href='#L6336'><span>6336:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>174</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6336'><span>6336:9</span></a></span>) to (<span class='line-number'><a href='#L6336'><span>6336:67</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (6336:9)
     Condition C2 --> (6336:19)
     Condition C3 --> (6336:36)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6337' href='#L6337'><pre>6337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6338' href='#L6338'><pre>6338</pre></a></td><td class='covered-line'><pre>971</pre></td><td class='code'><pre>    if (UsePartialNSA) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6338' href='#L6338'><span>6338:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>962</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6339' href='#L6339'><pre>6339</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      convertImageAddrToPacked(B, MI,</pre></td></tr><tr><td class='line-number'><a name='L6340' href='#L6340'><pre>6340</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>                               ArgOffset + Intr-&gt;VAddrStart + NSAMaxSize - 1,</pre></td></tr><tr><td class='line-number'><a name='L6341' href='#L6341'><pre>6341</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>                               Intr-&gt;NumVAddrs - NSAMaxSize + 1);</pre></td></tr><tr><td class='line-number'><a name='L6342' href='#L6342'><pre>6342</pre></a></td><td class='covered-line'><pre>962</pre></td><td class='code'><pre>    } else if (!UseNSA &amp;&amp; <div class='tooltip'>Intr-&gt;NumVAddrs &gt; 1<span class='tooltip-content'>745</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6342' href='#L6342'><span>6342:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>745</span>, <span class='None'>False</span>: <span class='covered-line'>217</span>]
  Branch (<span class='line-number'><a name='L6342' href='#L6342'><span>6342:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>300</span>, <span class='None'>False</span>: <span class='covered-line'>445</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6342'><span>6342:16</span></a></span>) to (<span class='line-number'><a href='#L6342'><span>6342:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6342:16)
     Condition C2 --> (6342:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6343' href='#L6343'><pre>6343</pre></a></td><td class='covered-line'><pre>300</pre></td><td class='code'><pre>      convertImageAddrToPacked(B, MI, ArgOffset + Intr-&gt;VAddrStart,</pre></td></tr><tr><td class='line-number'><a name='L6344' href='#L6344'><pre>6344</pre></a></td><td class='covered-line'><pre>300</pre></td><td class='code'><pre>                               Intr-&gt;NumVAddrs);</pre></td></tr><tr><td class='line-number'><a name='L6345' href='#L6345'><pre>6345</pre></a></td><td class='covered-line'><pre>300</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6346' href='#L6346'><pre>6346</pre></a></td><td class='covered-line'><pre>971</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6347' href='#L6347'><pre>6347</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6348' href='#L6348'><pre>6348</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  int Flags = 0;</pre></td></tr><tr><td class='line-number'><a name='L6349' href='#L6349'><pre>6349</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  if (IsA16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6349' href='#L6349'><span>6349:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>795</span>, <span class='None'>False</span>: <span class='covered-line'>1.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6350' href='#L6350'><pre>6350</pre></a></td><td class='covered-line'><pre>795</pre></td><td class='code'><pre>    Flags |= 1;</pre></td></tr><tr><td class='line-number'><a name='L6351' href='#L6351'><pre>6351</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  if (IsG16)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6351' href='#L6351'><span>6351:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>377</span>, <span class='None'>False</span>: <span class='covered-line'>1.50k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6352' href='#L6352'><pre>6352</pre></a></td><td class='covered-line'><pre>377</pre></td><td class='code'><pre>    Flags |= 2;</pre></td></tr><tr><td class='line-number'><a name='L6353' href='#L6353'><pre>6353</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  MI.addOperand(MachineOperand::CreateImm(Flags));</pre></td></tr><tr><td class='line-number'><a name='L6354' href='#L6354'><pre>6354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6355' href='#L6355'><pre>6355</pre></a></td><td class='covered-line'><pre>1.88k</pre></td><td class='code'><pre>  if (BaseOpcode-&gt;Store) { // No TFE for stores?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6355' href='#L6355'><span>6355:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>184</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6356' href='#L6356'><pre>6356</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Handle dmask trim</pre></td></tr><tr><td class='line-number'><a name='L6357' href='#L6357'><pre>6357</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>    if (!Ty.isVector() || <div class='tooltip'>!IsD16<span class='tooltip-content'>159</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6357' href='#L6357'><span>6357:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>159</span>]
  Branch (<span class='line-number'><a name='L6357' href='#L6357'><span>6357:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6357'><span>6357:9</span></a></span>) to (<span class='line-number'><a href='#L6357'><span>6357:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6357:9)
     Condition C2 --> (6357:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6358' href='#L6358'><pre>6358</pre></a></td><td class='covered-line'><pre>160</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L6359' href='#L6359'><pre>6359</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6360' href='#L6360'><pre>6360</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    Register RepackedReg = handleD16VData(B, *MRI, VData, true);</pre></td></tr><tr><td class='line-number'><a name='L6361' href='#L6361'><pre>6361</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    if (RepackedReg != VData) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6361' href='#L6361'><span>6361:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6362' href='#L6362'><pre>6362</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      MI.getOperand(1).setReg(RepackedReg);</pre></td></tr><tr><td class='line-number'><a name='L6363' href='#L6363'><pre>6363</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6364' href='#L6364'><pre>6364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6365' href='#L6365'><pre>6365</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L6366' href='#L6366'><pre>6366</pre></a></td><td class='covered-line'><pre>184</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6367' href='#L6367'><pre>6367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6368' href='#L6368'><pre>6368</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6369' href='#L6369'><pre>6369</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  const LLT EltTy = Ty.getScalarType();</pre></td></tr><tr><td class='line-number'><a name='L6370' href='#L6370'><pre>6370</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  const int NumElts = Ty.isVector() ? <div class='tooltip'>Ty.getNumElements()<span class='tooltip-content'>1.00k</span></div> : <div class='tooltip'>1<span class='tooltip-content'>691</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6370' href='#L6370'><span>6370:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.00k</span>, <span class='None'>False</span>: <span class='covered-line'>691</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6371' href='#L6371'><pre>6371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6372' href='#L6372'><pre>6372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Confirm that the return type is large enough for the dmask specified</pre></td></tr><tr><td class='line-number'><a name='L6373' href='#L6373'><pre>6373</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  if (NumElts &lt; DMaskLanes)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6373' href='#L6373'><span>6373:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6374' href='#L6374'><pre>6374</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L6375' href='#L6375'><pre>6375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6376' href='#L6376'><pre>6376</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  if (NumElts &gt; 4 || DMaskLanes &gt; 4)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6376' href='#L6376'><span>6376:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
  Branch (<span class='line-number'><a name='L6376' href='#L6376'><span>6376:22</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.69k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6376'><span>6376:7</span></a></span>) to (<span class='line-number'><a href='#L6376'><span>6376:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6376:7)
     Condition C2 --> (6376:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6377' href='#L6377'><pre>6377</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L6378' href='#L6378'><pre>6378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6379' href='#L6379'><pre>6379</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Image atomic instructions are using DMask to specify how many bits</pre></td></tr><tr><td class='line-number'><a name='L6380' href='#L6380'><pre>6380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // input/output data will have. 32-bits (s32, v2s16) or 64-bits (s64, v4s16).</pre></td></tr><tr><td class='line-number'><a name='L6381' href='#L6381'><pre>6381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // DMaskLanes for image atomic has default value &apos;0&apos;.</pre></td></tr><tr><td class='line-number'><a name='L6382' href='#L6382'><pre>6382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We must be sure that atomic variants (especially packed) will not be</pre></td></tr><tr><td class='line-number'><a name='L6383' href='#L6383'><pre>6383</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // truncated from v2s16 or v4s16 to s16 type.</pre></td></tr><tr><td class='line-number'><a name='L6384' href='#L6384'><pre>6384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L6385' href='#L6385'><pre>6385</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ChangeElementCount will be needed for image load where Ty is always scalar.</pre></td></tr><tr><td class='line-number'><a name='L6386' href='#L6386'><pre>6386</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  const unsigned AdjustedNumElts = DMaskLanes == 0 ? <div class='tooltip'>1<span class='tooltip-content'>593</span></div> : <div class='tooltip'>DMaskLanes<span class='tooltip-content'>1.10k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6386' href='#L6386'><span>6386:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>593</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6387' href='#L6387'><pre>6387</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  const LLT AdjustedTy =</pre></td></tr><tr><td class='line-number'><a name='L6388' href='#L6388'><pre>6388</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>      DMaskLanes == 0</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6388' href='#L6388'><span>6388:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>593</span>, <span class='None'>False</span>: <span class='covered-line'>1.10k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6389' href='#L6389'><pre>6389</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>          ? <div class='tooltip'>Ty<span class='tooltip-content'>593</span></div></pre></td></tr><tr><td class='line-number'><a name='L6390' href='#L6390'><pre>6390</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>          : <div class='tooltip'>Ty.changeElementCount(ElementCount::getFixed(AdjustedNumElts))<span class='tooltip-content'>1.10k</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L6391' href='#L6391'><pre>6391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6392' href='#L6392'><pre>6392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The raw dword aligned data component of the load. The only legal cases</pre></td></tr><tr><td class='line-number'><a name='L6393' href='#L6393'><pre>6393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // where this matters should be when using the packed D16 format, for</pre></td></tr><tr><td class='line-number'><a name='L6394' href='#L6394'><pre>6394</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // s16 -&gt; &lt;2 x s16&gt;, and &lt;3 x s16&gt; -&gt; &lt;4 x s16&gt;,</pre></td></tr><tr><td class='line-number'><a name='L6395' href='#L6395'><pre>6395</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  LLT RoundedTy;</pre></td></tr><tr><td class='line-number'><a name='L6396' href='#L6396'><pre>6396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6397' href='#L6397'><pre>6397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // S32 vector to cover all data, plus TFE result element.</pre></td></tr><tr><td class='line-number'><a name='L6398' href='#L6398'><pre>6398</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  LLT TFETy;</pre></td></tr><tr><td class='line-number'><a name='L6399' href='#L6399'><pre>6399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6400' href='#L6400'><pre>6400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Register type to use for each loaded component. Will be S32 or V2S16.</pre></td></tr><tr><td class='line-number'><a name='L6401' href='#L6401'><pre>6401</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  LLT RegTy;</pre></td></tr><tr><td class='line-number'><a name='L6402' href='#L6402'><pre>6402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6403' href='#L6403'><pre>6403</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  if (IsD16 &amp;&amp; <div class='tooltip'>ST.hasUnpackedD16VMem()<span class='tooltip-content'>132</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6403' href='#L6403'><span>6403:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>132</span>, <span class='None'>False</span>: <span class='covered-line'>1.56k</span>]
  Branch (<span class='line-number'><a name='L6403' href='#L6403'><span>6403:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>94</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6403'><span>6403:7</span></a></span>) to (<span class='line-number'><a href='#L6403'><span>6403:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6403:7)
     Condition C2 --> (6403:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6404' href='#L6404'><pre>6404</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    RoundedTy =</pre></td></tr><tr><td class='line-number'><a name='L6405' href='#L6405'><pre>6405</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>        LLT::scalarOrVector(ElementCount::getFixed(AdjustedNumElts), 32);</pre></td></tr><tr><td class='line-number'><a name='L6406' href='#L6406'><pre>6406</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    TFETy = LLT::fixed_vector(AdjustedNumElts + 1, 32);</pre></td></tr><tr><td class='line-number'><a name='L6407' href='#L6407'><pre>6407</pre></a></td><td class='covered-line'><pre>38</pre></td><td class='code'><pre>    RegTy = S32;</pre></td></tr><tr><td class='line-number'><a name='L6408' href='#L6408'><pre>6408</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L6409' href='#L6409'><pre>6409</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>    unsigned EltSize = EltTy.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L6410' href='#L6410'><pre>6410</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>    unsigned RoundedElts = (AdjustedTy.getSizeInBits() + 31) / 32;</pre></td></tr><tr><td class='line-number'><a name='L6411' href='#L6411'><pre>6411</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>    unsigned RoundedSize = 32 * RoundedElts;</pre></td></tr><tr><td class='line-number'><a name='L6412' href='#L6412'><pre>6412</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>    RoundedTy = LLT::scalarOrVector(</pre></td></tr><tr><td class='line-number'><a name='L6413' href='#L6413'><pre>6413</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>        ElementCount::getFixed(RoundedSize / EltSize), EltSize);</pre></td></tr><tr><td class='line-number'><a name='L6414' href='#L6414'><pre>6414</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>    TFETy = LLT::fixed_vector(RoundedSize / 32 + 1, S32);</pre></td></tr><tr><td class='line-number'><a name='L6415' href='#L6415'><pre>6415</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>    RegTy = !IsTFE &amp;&amp; <div class='tooltip'>EltSize == 16<span class='tooltip-content'>1.51k</span></div> ? <div class='tooltip'>V2S16<span class='tooltip-content'>70</span></div> : <div class='tooltip'>S32<span class='tooltip-content'>1.59k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6415' href='#L6415'><span>6415:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.51k</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
  Branch (<span class='line-number'><a name='L6415' href='#L6415'><span>6415:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>70</span>, <span class='None'>False</span>: <span class='covered-line'>1.44k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6415'><span>6415:13</span></a></span>) to (<span class='line-number'><a href='#L6415'><span>6415:36</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6415:13)
     Condition C2 --> (6415:23)

  Executed MC/DC Test Vectors:

     None.

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6416' href='#L6416'><pre>6416</pre></a></td><td class='covered-line'><pre>1.66k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6417' href='#L6417'><pre>6417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6418' href='#L6418'><pre>6418</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // The return type does not need adjustment.</pre></td></tr><tr><td class='line-number'><a name='L6419' href='#L6419'><pre>6419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Should we change s16 case to s32 or &lt;2 x s16&gt;?</pre></td></tr><tr><td class='line-number'><a name='L6420' href='#L6420'><pre>6420</pre></a></td><td class='covered-line'><pre>1.69k</pre></td><td class='code'><pre>  if (!IsTFE &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>1.53k</span></div><div class='tooltip'>RoundedTy == Ty<span class='tooltip-content'>1.53k</span></div> || <div class='tooltip'>!Ty.isVector()<span class='tooltip-content'>58</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6420' href='#L6420'><span>6420:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.53k</span>, <span class='None'>False</span>: <span class='covered-line'>168</span>]
  Branch (<span class='line-number'><a name='L6420' href='#L6420'><span>6420:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.47k</span>, <span class='None'>False</span>: <span class='covered-line'>58</span>]
  Branch (<span class='line-number'><a name='L6420' href='#L6420'><span>6420:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6420'><span>6420:7</span></a></span>) to (<span class='line-number'><a href='#L6420'><span>6420:52</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (6420:7)
     Condition C2 --> (6420:18)
     Condition C3 --> (6420:37)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6421' href='#L6421'><pre>6421</pre></a></td><td class='covered-line'><pre>1.49k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L6422' href='#L6422'><pre>6422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6423' href='#L6423'><pre>6423</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  Register Dst1Reg;</pre></td></tr><tr><td class='line-number'><a name='L6424' href='#L6424'><pre>6424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6425' href='#L6425'><pre>6425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Insert after the instruction.</pre></td></tr><tr><td class='line-number'><a name='L6426' href='#L6426'><pre>6426</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  B.setInsertPt(*MI.getParent(), ++MI.getIterator());</pre></td></tr><tr><td class='line-number'><a name='L6427' href='#L6427'><pre>6427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6428' href='#L6428'><pre>6428</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: For TFE with d16, if we used a TFE type that was a multiple of &lt;2 x</pre></td></tr><tr><td class='line-number'><a name='L6429' href='#L6429'><pre>6429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // s16&gt; instead of s32, we would only need 1 bitcast instead of multiple.</pre></td></tr><tr><td class='line-number'><a name='L6430' href='#L6430'><pre>6430</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  const LLT LoadResultTy = IsTFE ? <div class='tooltip'>TFETy<span class='tooltip-content'>168</span></div> : <div class='tooltip'>RoundedTy<span class='tooltip-content'>32</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6430' href='#L6430'><span>6430:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>168</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6431' href='#L6431'><pre>6431</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  const int ResultNumRegs = LoadResultTy.getSizeInBits() / 32;</pre></td></tr><tr><td class='line-number'><a name='L6432' href='#L6432'><pre>6432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6433' href='#L6433'><pre>6433</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  Register NewResultReg = MRI-&gt;createGenericVirtualRegister(LoadResultTy);</pre></td></tr><tr><td class='line-number'><a name='L6434' href='#L6434'><pre>6434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6435' href='#L6435'><pre>6435</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  MI.getOperand(0).setReg(NewResultReg);</pre></td></tr><tr><td class='line-number'><a name='L6436' href='#L6436'><pre>6436</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6437' href='#L6437'><pre>6437</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // In the IR, TFE is supposed to be used with a 2 element struct return</pre></td></tr><tr><td class='line-number'><a name='L6438' href='#L6438'><pre>6438</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // type. The instruction really returns these two values in one contiguous</pre></td></tr><tr><td class='line-number'><a name='L6439' href='#L6439'><pre>6439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // register, with one additional dword beyond the loaded data. Rewrite the</pre></td></tr><tr><td class='line-number'><a name='L6440' href='#L6440'><pre>6440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // return type to use a single register result.</pre></td></tr><tr><td class='line-number'><a name='L6441' href='#L6441'><pre>6441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6442' href='#L6442'><pre>6442</pre></a></td><td class='covered-line'><pre>200</pre></td><td class='code'><pre>  if (IsTFE) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6442' href='#L6442'><span>6442:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>168</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6443' href='#L6443'><pre>6443</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>    Dst1Reg = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6444' href='#L6444'><pre>6444</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>    if (MRI-&gt;getType(Dst1Reg) != S32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6444' href='#L6444'><span>6444:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>168</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6445' href='#L6445'><pre>6445</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L6446' href='#L6446'><pre>6446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6447' href='#L6447'><pre>6447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Make sure the TFE operand bit is set.</pre></td></tr><tr><td class='line-number'><a name='L6448' href='#L6448'><pre>6448</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>    MI.removeOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L6449' href='#L6449'><pre>6449</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6450' href='#L6450'><pre>6450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Handle the easy case that requires no repack instructions.</pre></td></tr><tr><td class='line-number'><a name='L6451' href='#L6451'><pre>6451</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>    if (Ty == S32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6451' href='#L6451'><span>6451:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>150</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6452' href='#L6452'><pre>6452</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      B.buildUnmerge({DstReg, Dst1Reg}, NewResultReg);</pre></td></tr><tr><td class='line-number'><a name='L6453' href='#L6453'><pre>6453</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L6454' href='#L6454'><pre>6454</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6455' href='#L6455'><pre>6455</pre></a></td><td class='covered-line'><pre>168</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6456' href='#L6456'><pre>6456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6457' href='#L6457'><pre>6457</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now figure out how to copy the new result register back into the old</pre></td></tr><tr><td class='line-number'><a name='L6458' href='#L6458'><pre>6458</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // result.</pre></td></tr><tr><td class='line-number'><a name='L6459' href='#L6459'><pre>6459</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>  SmallVector&lt;Register, 5&gt; ResultRegs(ResultNumRegs, Dst1Reg);</pre></td></tr><tr><td class='line-number'><a name='L6460' href='#L6460'><pre>6460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6461' href='#L6461'><pre>6461</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>  const int NumDataRegs = IsTFE ? <div class='tooltip'>ResultNumRegs - 1<span class='tooltip-content'>150</span></div>  : <div class='tooltip'>ResultNumRegs<span class='tooltip-content'>32</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6461' href='#L6461'><span>6461:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6462' href='#L6462'><pre>6462</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6463' href='#L6463'><pre>6463</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>  if (ResultNumRegs == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6463' href='#L6463'><span>6463:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>171</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6464' href='#L6464'><pre>6464</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    assert(!IsTFE);</pre></td></tr><tr><td class='line-number'><a name='L6465' href='#L6465'><pre>6465</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>    ResultRegs[0] = NewResultReg;</pre></td></tr><tr><td class='line-number'><a name='L6466' href='#L6466'><pre>6466</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L6467' href='#L6467'><pre>6467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We have to repack into a new vector of some kind.</pre></td></tr><tr><td class='line-number'><a name='L6468' href='#L6468'><pre>6468</pre></a></td><td class='covered-line'><pre>624</pre></td><td class='code'><pre>    for (int I = 0; I != NumDataRegs; <div class='tooltip'>++I<span class='tooltip-content'>453</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6468' href='#L6468'><span>6468:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>453</span>, <span class='None'>False</span>: <span class='covered-line'>171</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6469' href='#L6469'><pre>6469</pre></a></td><td class='covered-line'><pre>453</pre></td><td class='code'><pre>      ResultRegs[I] = MRI-&gt;createGenericVirtualRegister(RegTy);</pre></td></tr><tr><td class='line-number'><a name='L6470' href='#L6470'><pre>6470</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    B.buildUnmerge(ResultRegs, NewResultReg);</pre></td></tr><tr><td class='line-number'><a name='L6471' href='#L6471'><pre>6471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6472' href='#L6472'><pre>6472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Drop the final TFE element to get the data part. The TFE result is</pre></td></tr><tr><td class='line-number'><a name='L6473' href='#L6473'><pre>6473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // directly written to the right place already.</pre></td></tr><tr><td class='line-number'><a name='L6474' href='#L6474'><pre>6474</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>    if (IsTFE)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6474' href='#L6474'><span>6474:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>150</span>, <span class='None'>False</span>: <span class='covered-line'>21</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6475' href='#L6475'><pre>6475</pre></a></td><td class='covered-line'><pre>150</pre></td><td class='code'><pre>      ResultRegs.resize(NumDataRegs);</pre></td></tr><tr><td class='line-number'><a name='L6476' href='#L6476'><pre>6476</pre></a></td><td class='covered-line'><pre>171</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6477' href='#L6477'><pre>6477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6478' href='#L6478'><pre>6478</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For an s16 scalar result, we form an s32 result with a truncate regardless</pre></td></tr><tr><td class='line-number'><a name='L6479' href='#L6479'><pre>6479</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of packed vs. unpacked.</pre></td></tr><tr><td class='line-number'><a name='L6480' href='#L6480'><pre>6480</pre></a></td><td class='covered-line'><pre>182</pre></td><td class='code'><pre>  if (IsD16 &amp;&amp; <div class='tooltip'>!Ty.isVector()<span class='tooltip-content'>77</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6480' href='#L6480'><span>6480:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>105</span>]
  Branch (<span class='line-number'><a name='L6480' href='#L6480'><span>6480:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>67</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6480'><span>6480:7</span></a></span>) to (<span class='line-number'><a href='#L6480'><span>6480:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6480:7)
     Condition C2 --> (6480:16)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6481' href='#L6481'><pre>6481</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    B.buildTrunc(DstReg, ResultRegs[0]);</pre></td></tr><tr><td class='line-number'><a name='L6482' href='#L6482'><pre>6482</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L6483' href='#L6483'><pre>6483</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6484' href='#L6484'><pre>6484</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6485' href='#L6485'><pre>6485</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Avoid a build/concat_vector of 1 entry.</pre></td></tr><tr><td class='line-number'><a name='L6486' href='#L6486'><pre>6486</pre></a></td><td class='covered-line'><pre>172</pre></td><td class='code'><pre>  if (Ty == V2S16 &amp;&amp; <div class='tooltip'>NumDataRegs == 1<span class='tooltip-content'>18</span></div> &amp;&amp; <div class='tooltip'>!ST.hasUnpackedD16VMem()<span class='tooltip-content'>11</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6486' href='#L6486'><span>6486:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>154</span>]
  Branch (<span class='line-number'><a name='L6486' href='#L6486'><span>6486:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
  Branch (<span class='line-number'><a name='L6486' href='#L6486'><span>6486:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>3</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6486'><span>6486:7</span></a></span>) to (<span class='line-number'><a href='#L6486'><span>6486:66</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (6486:7)
     Condition C2 --> (6486:22)
     Condition C3 --> (6486:42)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6487' href='#L6487'><pre>6487</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    B.buildBitcast(DstReg, ResultRegs[0]);</pre></td></tr><tr><td class='line-number'><a name='L6488' href='#L6488'><pre>6488</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L6489' href='#L6489'><pre>6489</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6490' href='#L6490'><pre>6490</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6491' href='#L6491'><pre>6491</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  assert(Ty.isVector());</pre></td></tr><tr><td class='line-number'><a name='L6492' href='#L6492'><pre>6492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6493' href='#L6493'><pre>6493</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  if (IsD16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6493' href='#L6493'><span>6493:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>59</span>, <span class='None'>False</span>: <span class='covered-line'>105</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6494' href='#L6494'><pre>6494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // For packed D16 results with TFE enabled, all the data components are</pre></td></tr><tr><td class='line-number'><a name='L6495' href='#L6495'><pre>6495</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // S32. Cast back to the expected type.</pre></td></tr><tr><td class='line-number'><a name='L6496' href='#L6496'><pre>6496</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    //</pre></td></tr><tr><td class='line-number'><a name='L6497' href='#L6497'><pre>6497</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: We don&apos;t really need to use load s32 elements. We would only need one</pre></td></tr><tr><td class='line-number'><a name='L6498' href='#L6498'><pre>6498</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // cast for the TFE result if a multiple of v2s16 was used.</pre></td></tr><tr><td class='line-number'><a name='L6499' href='#L6499'><pre>6499</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>    if (RegTy != V2S16 &amp;&amp; <div class='tooltip'>!ST.hasUnpackedD16VMem()<span class='tooltip-content'>49</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6499' href='#L6499'><span>6499:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>49</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
  Branch (<span class='line-number'><a name='L6499' href='#L6499'><span>6499:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6499'><span>6499:9</span></a></span>) to (<span class='line-number'><a href='#L6499'><span>6499:51</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6499:9)
     Condition C2 --> (6499:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6500' href='#L6500'><pre>6500</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      for (Register &amp;Reg : ResultRegs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6500' href='#L6500'><span>6500:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6501' href='#L6501'><pre>6501</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        Reg = B.buildBitcast(V2S16, Reg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L6502' href='#L6502'><pre>6502</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>    } else if (ST.hasUnpackedD16VMem()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6502' href='#L6502'><span>6502:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6503' href='#L6503'><pre>6503</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      for (Register &amp;Reg : ResultRegs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6503' href='#L6503'><span>6503:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>30</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6504' href='#L6504'><pre>6504</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>        Reg = B.buildTrunc(S16, Reg).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L6505' href='#L6505'><pre>6505</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6506' href='#L6506'><pre>6506</pre></a></td><td class='covered-line'><pre>59</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6507' href='#L6507'><pre>6507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6508' href='#L6508'><pre>6508</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  auto padWithUndef = [&amp;](LLT Ty, int NumElts) {</pre></td></tr><tr><td class='line-number'><a name='L6509' href='#L6509'><pre>6509</pre></a></td><td class='covered-line'><pre>147</pre></td><td class='code'><pre>    if (NumElts == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6509' href='#L6509'><span>6509:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>99</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6510' href='#L6510'><pre>6510</pre></a></td><td class='covered-line'><pre>99</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L6511' href='#L6511'><pre>6511</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    Register Undef = B.buildUndef(Ty).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L6512' href='#L6512'><pre>6512</pre></a></td><td class='covered-line'><pre>134</pre></td><td class='code'><pre>    for (int I = 0; I != NumElts; <div class='tooltip'>++I<span class='tooltip-content'>86</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6512' href='#L6512'><span>6512:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>86</span>, <span class='None'>False</span>: <span class='covered-line'>48</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6513' href='#L6513'><pre>6513</pre></a></td><td class='covered-line'><pre>86</pre></td><td class='code'><pre>      ResultRegs.push_back(Undef);</pre></td></tr><tr><td class='line-number'><a name='L6514' href='#L6514'><pre>6514</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L6515' href='#L6515'><pre>6515</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6516' href='#L6516'><pre>6516</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pad out any elements eliminated due to the dmask.</pre></td></tr><tr><td class='line-number'><a name='L6517' href='#L6517'><pre>6517</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  LLT ResTy = MRI-&gt;getType(ResultRegs[0]);</pre></td></tr><tr><td class='line-number'><a name='L6518' href='#L6518'><pre>6518</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  if (!ResTy.isVector()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6518' href='#L6518'><span>6518:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>29</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6519' href='#L6519'><pre>6519</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    padWithUndef(ResTy, NumElts - ResultRegs.size());</pre></td></tr><tr><td class='line-number'><a name='L6520' href='#L6520'><pre>6520</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    B.buildBuildVector(DstReg, ResultRegs);</pre></td></tr><tr><td class='line-number'><a name='L6521' href='#L6521'><pre>6521</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L6522' href='#L6522'><pre>6522</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6523' href='#L6523'><pre>6523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6524' href='#L6524'><pre>6524</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  assert(!ST.hasUnpackedD16VMem() &amp;&amp; ResTy == V2S16);</pre></td></tr><tr><td class='line-number'><a name='L6525' href='#L6525'><pre>6525</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  const int RegsToCover = (Ty.getSizeInBits() + 31) / 32;</pre></td></tr><tr><td class='line-number'><a name='L6526' href='#L6526'><pre>6526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6527' href='#L6527'><pre>6527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Deal with the one annoying legal case.</pre></td></tr><tr><td class='line-number'><a name='L6528' href='#L6528'><pre>6528</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  const LLT V3S16 = LLT::fixed_vector(3, 16);</pre></td></tr><tr><td class='line-number'><a name='L6529' href='#L6529'><pre>6529</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  if (Ty == V3S16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6529' href='#L6529'><span>6529:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6530' href='#L6530'><pre>6530</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    if (IsTFE) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6530' href='#L6530'><span>6530:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6531' href='#L6531'><pre>6531</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      if (ResultRegs.size() == 1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6531' href='#L6531'><span>6531:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6532' href='#L6532'><pre>6532</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>        NewResultReg = ResultRegs[0];</pre></td></tr><tr><td class='line-number'><a name='L6533' href='#L6533'><pre>6533</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      } else if (ResultRegs.size() == 2) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6533' href='#L6533'><span>6533:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6534' href='#L6534'><pre>6534</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        LLT V4S16 = LLT::fixed_vector(4, 16);</pre></td></tr><tr><td class='line-number'><a name='L6535' href='#L6535'><pre>6535</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        NewResultReg = B.buildConcatVectors(V4S16, ResultRegs).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L6536' href='#L6536'><pre>6536</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      } else <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L6537' href='#L6537'><pre>6537</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        return false;</span></pre></td></tr><tr><td class='line-number'><a name='L6538' href='#L6538'><pre>6538</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L6539' href='#L6539'><pre>6539</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6540' href='#L6540'><pre>6540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6541' href='#L6541'><pre>6541</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    if (MRI-&gt;getType(DstReg).getNumElements() &lt;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6541' href='#L6541'><span>6541:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6542' href='#L6542'><pre>6542</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>        MRI-&gt;getType(NewResultReg).getNumElements()) {</pre></td></tr><tr><td class='line-number'><a name='L6543' href='#L6543'><pre>6543</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      B.buildDeleteTrailingVectorElements(DstReg, NewResultReg);</pre></td></tr><tr><td class='line-number'><a name='L6544' href='#L6544'><pre>6544</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L6545' href='#L6545'><pre>6545</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>      B.buildPadVectorWithUndefElements(DstReg, NewResultReg);</pre></td></tr><tr><td class='line-number'><a name='L6546' href='#L6546'><pre>6546</pre></a></td><td class='covered-line'><pre>5</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6547' href='#L6547'><pre>6547</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L6548' href='#L6548'><pre>6548</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6549' href='#L6549'><pre>6549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6550' href='#L6550'><pre>6550</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  padWithUndef(ResTy, RegsToCover - ResultRegs.size());</pre></td></tr><tr><td class='line-number'><a name='L6551' href='#L6551'><pre>6551</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  B.buildConcatVectors(DstReg, ResultRegs);</pre></td></tr><tr><td class='line-number'><a name='L6552' href='#L6552'><pre>6552</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L6553' href='#L6553'><pre>6553</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6554' href='#L6554'><pre>6554</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6555' href='#L6555'><pre>6555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeSBufferLoad(LegalizerHelper &amp;Helper,</pre></td></tr><tr><td class='line-number'><a name='L6556' href='#L6556'><pre>6556</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>                                              MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L6557' href='#L6557'><pre>6557</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B = Helper.MIRBuilder;</pre></td></tr><tr><td class='line-number'><a name='L6558' href='#L6558'><pre>6558</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  GISelChangeObserver &amp;Observer = Helper.Observer;</pre></td></tr><tr><td class='line-number'><a name='L6559' href='#L6559'><pre>6559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6560' href='#L6560'><pre>6560</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  Register OrigDst = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6561' href='#L6561'><pre>6561</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  Register Dst;</pre></td></tr><tr><td class='line-number'><a name='L6562' href='#L6562'><pre>6562</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  LLT Ty = B.getMRI()-&gt;getType(OrigDst);</pre></td></tr><tr><td class='line-number'><a name='L6563' href='#L6563'><pre>6563</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  unsigned Size = Ty.getSizeInBits();</pre></td></tr><tr><td class='line-number'><a name='L6564' href='#L6564'><pre>6564</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L6565' href='#L6565'><pre>6565</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  unsigned Opc = 0;</pre></td></tr><tr><td class='line-number'><a name='L6566' href='#L6566'><pre>6566</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  if (Size &lt; 32 &amp;&amp; <div class='tooltip'>ST.hasScalarSubwordLoads()<span class='tooltip-content'>16</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6566' href='#L6566'><span>6566:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>393</span>]
  Branch (<span class='line-number'><a name='L6566' href='#L6566'><span>6566:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6566'><span>6566:7</span></a></span>) to (<span class='line-number'><a href='#L6566'><span>6566:46</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6566:7)
     Condition C2 --> (6566:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6567' href='#L6567'><pre>6567</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    assert(Size == 8 || Size == 16);</pre></td></tr><tr><td class='line-number'><a name='L6568' href='#L6568'><pre>6568</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    Opc = Size == 8 ? <div class='tooltip'>AMDGPU::G_AMDGPU_S_BUFFER_LOAD_UBYTE<span class='tooltip-content'>8</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6568' href='#L6568'><span>6568:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6569' href='#L6569'><pre>6569</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>                    : <div class='tooltip'>AMDGPU::G_AMDGPU_S_BUFFER_LOAD_USHORT<span class='tooltip-content'>8</span></div>;</pre></td></tr><tr><td class='line-number'><a name='L6570' href='#L6570'><pre>6570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // The 8-bit and 16-bit scalar buffer load instructions have 32-bit</pre></td></tr><tr><td class='line-number'><a name='L6571' href='#L6571'><pre>6571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // destination register.</pre></td></tr><tr><td class='line-number'><a name='L6572' href='#L6572'><pre>6572</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    Dst = B.getMRI()-&gt;createGenericVirtualRegister(LLT::scalar(32));</pre></td></tr><tr><td class='line-number'><a name='L6573' href='#L6573'><pre>6573</pre></a></td><td class='covered-line'><pre>393</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L6574' href='#L6574'><pre>6574</pre></a></td><td class='covered-line'><pre>393</pre></td><td class='code'><pre>    Opc = AMDGPU::G_AMDGPU_S_BUFFER_LOAD;</pre></td></tr><tr><td class='line-number'><a name='L6575' href='#L6575'><pre>6575</pre></a></td><td class='covered-line'><pre>393</pre></td><td class='code'><pre>    Dst = OrigDst;</pre></td></tr><tr><td class='line-number'><a name='L6576' href='#L6576'><pre>6576</pre></a></td><td class='covered-line'><pre>393</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6577' href='#L6577'><pre>6577</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6578' href='#L6578'><pre>6578</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L6579' href='#L6579'><pre>6579</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6580' href='#L6580'><pre>6580</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Handle needing to s.buffer.load() a p8 value.</pre></td></tr><tr><td class='line-number'><a name='L6581' href='#L6581'><pre>6581</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  if (hasBufferRsrcWorkaround(Ty)) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6581' href='#L6581'><span>6581:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>409</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6582' href='#L6582'><pre>6582</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    Ty = castBufferRsrcFromV4I32(MI, B, *B.getMRI(), 0);</span></pre></td></tr><tr><td class='line-number'><a name='L6583' href='#L6583'><pre>6583</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    B.setInsertPt(B.getMBB(), MI);</span></pre></td></tr><tr><td class='line-number'><a name='L6584' href='#L6584'><pre>6584</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L6585' href='#L6585'><pre>6585</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  if (shouldBitcastLoadStoreType(ST, Ty, LLT::scalar(Size))) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6585' href='#L6585'><span>6585:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>400</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6586' href='#L6586'><pre>6586</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    Ty = getBitcastRegisterType(Ty);</pre></td></tr><tr><td class='line-number'><a name='L6587' href='#L6587'><pre>6587</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    Helper.bitcastDst(MI, Ty, 0);</pre></td></tr><tr><td class='line-number'><a name='L6588' href='#L6588'><pre>6588</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    B.setInsertPt(B.getMBB(), MI);</pre></td></tr><tr><td class='line-number'><a name='L6589' href='#L6589'><pre>6589</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6590' href='#L6590'><pre>6590</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6591' href='#L6591'><pre>6591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: We don&apos;t really need this intermediate instruction. The intrinsic</pre></td></tr><tr><td class='line-number'><a name='L6592' href='#L6592'><pre>6592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // should be fixed to have a memory operand. Since it&apos;s readnone, we&apos;re not</pre></td></tr><tr><td class='line-number'><a name='L6593' href='#L6593'><pre>6593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // allowed to add one.</pre></td></tr><tr><td class='line-number'><a name='L6594' href='#L6594'><pre>6594</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  MI.setDesc(B.getTII().get(Opc));</pre></td></tr><tr><td class='line-number'><a name='L6595' href='#L6595'><pre>6595</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  MI.removeOperand(1); // Remove intrinsic ID</pre></td></tr><tr><td class='line-number'><a name='L6596' href='#L6596'><pre>6596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6597' href='#L6597'><pre>6597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: When intrinsic definition is fixed, this should have an MMO already.</pre></td></tr><tr><td class='line-number'><a name='L6598' href='#L6598'><pre>6598</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // TODO: Should this use datalayout alignment?</pre></td></tr><tr><td class='line-number'><a name='L6599' href='#L6599'><pre>6599</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  const unsigned MemSize = (Size + 7) / 8;</pre></td></tr><tr><td class='line-number'><a name='L6600' href='#L6600'><pre>6600</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  const Align MemAlign(std::min(MemSize, 4u));</pre></td></tr><tr><td class='line-number'><a name='L6601' href='#L6601'><pre>6601</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L6602' href='#L6602'><pre>6602</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>      MachinePointerInfo(),</pre></td></tr><tr><td class='line-number'><a name='L6603' href='#L6603'><pre>6603</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>      MachineMemOperand::MOLoad | MachineMemOperand::MODereferenceable |</pre></td></tr><tr><td class='line-number'><a name='L6604' href='#L6604'><pre>6604</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>          MachineMemOperand::MOInvariant,</pre></td></tr><tr><td class='line-number'><a name='L6605' href='#L6605'><pre>6605</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>      MemSize, MemAlign);</pre></td></tr><tr><td class='line-number'><a name='L6606' href='#L6606'><pre>6606</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  MI.addMemOperand(MF, MMO);</pre></td></tr><tr><td class='line-number'><a name='L6607' href='#L6607'><pre>6607</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  if (Dst != OrigDst) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6607' href='#L6607'><span>6607:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>393</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6608' href='#L6608'><pre>6608</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    MI.getOperand(0).setReg(Dst);</pre></td></tr><tr><td class='line-number'><a name='L6609' href='#L6609'><pre>6609</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    B.setInsertPt(B.getMBB(), ++B.getInsertPt());</pre></td></tr><tr><td class='line-number'><a name='L6610' href='#L6610'><pre>6610</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    B.buildTrunc(OrigDst, Dst);</pre></td></tr><tr><td class='line-number'><a name='L6611' href='#L6611'><pre>6611</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6612' href='#L6612'><pre>6612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6613' href='#L6613'><pre>6613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If we don&apos;t have 96-bit result scalar loads, widening to 128-bit should</pre></td></tr><tr><td class='line-number'><a name='L6614' href='#L6614'><pre>6614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // always be legal. We may need to restore this to a 96-bit result if it turns</pre></td></tr><tr><td class='line-number'><a name='L6615' href='#L6615'><pre>6615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // out this needs to be converted to a vector load during RegBankSelect.</pre></td></tr><tr><td class='line-number'><a name='L6616' href='#L6616'><pre>6616</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  if (!isPowerOf2_32(Size) &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>38</span></div><div class='tooltip'>Size != 96<span class='tooltip-content'>38</span></div> || <div class='tooltip'>!ST.hasScalarDwordx3Loads()<span class='tooltip-content'>32</span></div>)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6616' href='#L6616'><span>6616:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38</span>, <span class='None'>False</span>: <span class='covered-line'>371</span>]
  Branch (<span class='line-number'><a name='L6616' href='#L6616'><span>6616:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
  Branch (<span class='line-number'><a name='L6616' href='#L6616'><span>6616:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6616'><span>6616:7</span></a></span>) to (<span class='line-number'><a href='#L6616'><span>6616:74</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (6616:7)
     Condition C2 --> (6616:32)
     Condition C3 --> (6616:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  F  = F      }
  3 { T,  T,  -  = T      }
  4 { T,  F,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: covered: (2,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6617' href='#L6617'><pre>6617</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (Ty.isVector())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6617' href='#L6617'><span>6617:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6618' href='#L6618'><pre>6618</pre></a></td><td class='covered-line'><pre>26</pre></td><td class='code'><pre>      Helper.moreElementsVectorDst(MI, getPow2VectorType(Ty), 0);</pre></td></tr><tr><td class='line-number'><a name='L6619' href='#L6619'><pre>6619</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    else</pre></td></tr><tr><td class='line-number'><a name='L6620' href='#L6620'><pre>6620</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      Helper.widenScalarDst(MI, getPow2ScalarType(Ty), 0);</pre></td></tr><tr><td class='line-number'><a name='L6621' href='#L6621'><pre>6621</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6622' href='#L6622'><pre>6622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6623' href='#L6623'><pre>6623</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L6624' href='#L6624'><pre>6624</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L6625' href='#L6625'><pre>6625</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6626' href='#L6626'><pre>6626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6627' href='#L6627'><pre>6627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// TODO: Move to selection</pre></td></tr><tr><td class='line-number'><a name='L6628' href='#L6628'><pre>6628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeTrap(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L6629' href='#L6629'><pre>6629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                       MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L6630' href='#L6630'><pre>6630</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>                                       MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L6631' href='#L6631'><pre>6631</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  if (!ST.isTrapHandlerEnabled() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6631' href='#L6631'><span>6631:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>40</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6632' href='#L6632'><pre>6632</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>      <div class='tooltip'>ST.getTrapHandlerAbi() != GCNSubtarget::TrapHandlerAbi::AMDHSA<span class='tooltip-content'>40</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6632' href='#L6632'><span>6632:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6631'><span>6631:7</span></a></span>) to (<span class='line-number'><a href='#L6631'><span>6632:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6631:7)
     Condition C2 --> (6632:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6633' href='#L6633'><pre>6633</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    return legalizeTrapEndpgm(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L6634' href='#L6634'><pre>6634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6635' href='#L6635'><pre>6635</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  return ST.supportsGetDoorbellID() ?</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6635' href='#L6635'><span>6635:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13</span>, <span class='None'>False</span>: <span class='covered-line'>19</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6636' href='#L6636'><pre>6636</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>         <div class='tooltip'>legalizeTrapHsa(MI, MRI, B)<span class='tooltip-content'>13</span></div> : legalizeTrapHsaQueuePtr(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L6637' href='#L6637'><pre>6637</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6638' href='#L6638'><pre>6638</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6639' href='#L6639'><pre>6639</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeTrapEndpgm(</pre></td></tr><tr><td class='line-number'><a name='L6640' href='#L6640'><pre>6640</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>    MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L6641' href='#L6641'><pre>6641</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  const DebugLoc &amp;DL = MI.getDebugLoc();</pre></td></tr><tr><td class='line-number'><a name='L6642' href='#L6642'><pre>6642</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  MachineBasicBlock &amp;BB = B.getMBB();</pre></td></tr><tr><td class='line-number'><a name='L6643' href='#L6643'><pre>6643</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  MachineFunction *MF = BB.getParent();</pre></td></tr><tr><td class='line-number'><a name='L6644' href='#L6644'><pre>6644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6645' href='#L6645'><pre>6645</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>  if (BB.succ_empty() &amp;&amp; <div class='tooltip'>std::next(MI.getIterator()) == BB.end()<span class='tooltip-content'>25</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6645' href='#L6645'><span>6645:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
  Branch (<span class='line-number'><a name='L6645' href='#L6645'><span>6645:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L6645' href='#L6645'><span>6645:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6645'><span>6645:7</span></a></span>) to (<span class='line-number'><a href='#L6645'><span>6645:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6645:7)
     Condition C2 --> (6645:26)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6646' href='#L6646'><pre>6646</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    BuildMI(BB, BB.end(), DL, B.getTII().get(AMDGPU::S_ENDPGM))</pre></td></tr><tr><td class='line-number'><a name='L6647' href='#L6647'><pre>6647</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>      .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L6648' href='#L6648'><pre>6648</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6649' href='#L6649'><pre>6649</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L6650' href='#L6650'><pre>6650</pre></a></td><td class='covered-line'><pre>21</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6651' href='#L6651'><pre>6651</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6652' href='#L6652'><pre>6652</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We need a block split to make the real endpgm a terminator. We also don&apos;t</pre></td></tr><tr><td class='line-number'><a name='L6653' href='#L6653'><pre>6653</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // want to break phis in successor blocks, so we can&apos;t just delete to the</pre></td></tr><tr><td class='line-number'><a name='L6654' href='#L6654'><pre>6654</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // end of the block.</pre></td></tr><tr><td class='line-number'><a name='L6655' href='#L6655'><pre>6655</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  BB.splitAt(MI, false /*UpdateLiveIns*/);</pre></td></tr><tr><td class='line-number'><a name='L6656' href='#L6656'><pre>6656</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  MachineBasicBlock *TrapBB = MF-&gt;CreateMachineBasicBlock();</pre></td></tr><tr><td class='line-number'><a name='L6657' href='#L6657'><pre>6657</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  MF-&gt;push_back(TrapBB);</pre></td></tr><tr><td class='line-number'><a name='L6658' href='#L6658'><pre>6658</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  BuildMI(*TrapBB, TrapBB-&gt;end(), DL, B.getTII().get(AMDGPU::S_ENDPGM))</pre></td></tr><tr><td class='line-number'><a name='L6659' href='#L6659'><pre>6659</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    .addImm(0);</pre></td></tr><tr><td class='line-number'><a name='L6660' href='#L6660'><pre>6660</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  BuildMI(BB, &amp;MI, DL, B.getTII().get(AMDGPU::S_CBRANCH_EXECNZ))</pre></td></tr><tr><td class='line-number'><a name='L6661' href='#L6661'><pre>6661</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    .addMBB(TrapBB);</pre></td></tr><tr><td class='line-number'><a name='L6662' href='#L6662'><pre>6662</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6663' href='#L6663'><pre>6663</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  BB.addSuccessor(TrapBB);</pre></td></tr><tr><td class='line-number'><a name='L6664' href='#L6664'><pre>6664</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6665' href='#L6665'><pre>6665</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L6666' href='#L6666'><pre>6666</pre></a></td><td class='covered-line'><pre>37</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6667' href='#L6667'><pre>6667</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6668' href='#L6668'><pre>6668</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeTrapHsaQueuePtr(</pre></td></tr><tr><td class='line-number'><a name='L6669' href='#L6669'><pre>6669</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L6670' href='#L6670'><pre>6670</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  MachineFunction &amp;MF = B.getMF();</pre></td></tr><tr><td class='line-number'><a name='L6671' href='#L6671'><pre>6671</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  const LLT S64 = LLT::scalar(64);</pre></td></tr><tr><td class='line-number'><a name='L6672' href='#L6672'><pre>6672</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6673' href='#L6673'><pre>6673</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  Register SGPR01(AMDGPU::SGPR0_SGPR1);</pre></td></tr><tr><td class='line-number'><a name='L6674' href='#L6674'><pre>6674</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // For code object version 5, queue_ptr is passed through implicit kernarg.</pre></td></tr><tr><td class='line-number'><a name='L6675' href='#L6675'><pre>6675</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  if (AMDGPU::getAMDHSACodeObjectVersion(*MF.getFunction().getParent()) &gt;=</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6675' href='#L6675'><span>6675:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6676' href='#L6676'><pre>6676</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>      AMDGPU::AMDHSA_COV5) {</pre></td></tr><tr><td class='line-number'><a name='L6677' href='#L6677'><pre>6677</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    AMDGPUTargetLowering::ImplicitParameter Param =</pre></td></tr><tr><td class='line-number'><a name='L6678' href='#L6678'><pre>6678</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        AMDGPUTargetLowering::QUEUE_PTR;</pre></td></tr><tr><td class='line-number'><a name='L6679' href='#L6679'><pre>6679</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    uint64_t Offset =</pre></td></tr><tr><td class='line-number'><a name='L6680' href='#L6680'><pre>6680</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        ST.getTargetLowering()-&gt;getImplicitParameterOffset(B.getMF(), Param);</pre></td></tr><tr><td class='line-number'><a name='L6681' href='#L6681'><pre>6681</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6682' href='#L6682'><pre>6682</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    Register KernargPtrReg = MRI.createGenericVirtualRegister(</pre></td></tr><tr><td class='line-number'><a name='L6683' href='#L6683'><pre>6683</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</pre></td></tr><tr><td class='line-number'><a name='L6684' href='#L6684'><pre>6684</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6685' href='#L6685'><pre>6685</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    if (!loadInputValue(KernargPtrReg, B,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6685' href='#L6685'><span>6685:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6686' href='#L6686'><pre>6686</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                        AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR))</pre></td></tr><tr><td class='line-number'><a name='L6687' href='#L6687'><pre>6687</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L6688' href='#L6688'><pre>6688</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6689' href='#L6689'><pre>6689</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: can we be smarter about machine pointer info?</pre></td></tr><tr><td class='line-number'><a name='L6690' href='#L6690'><pre>6690</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    MachinePointerInfo PtrInfo(AMDGPUAS::CONSTANT_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L6691' href='#L6691'><pre>6691</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    MachineMemOperand *MMO = MF.getMachineMemOperand(</pre></td></tr><tr><td class='line-number'><a name='L6692' href='#L6692'><pre>6692</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        PtrInfo,</pre></td></tr><tr><td class='line-number'><a name='L6693' href='#L6693'><pre>6693</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        MachineMemOperand::MOLoad | MachineMemOperand::MODereferenceable |</pre></td></tr><tr><td class='line-number'><a name='L6694' href='#L6694'><pre>6694</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>            MachineMemOperand::MOInvariant,</pre></td></tr><tr><td class='line-number'><a name='L6695' href='#L6695'><pre>6695</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        LLT::scalar(64), commonAlignment(Align(64), Offset));</pre></td></tr><tr><td class='line-number'><a name='L6696' href='#L6696'><pre>6696</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6697' href='#L6697'><pre>6697</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Pointer address</pre></td></tr><tr><td class='line-number'><a name='L6698' href='#L6698'><pre>6698</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    Register LoadAddr = MRI.createGenericVirtualRegister(</pre></td></tr><tr><td class='line-number'><a name='L6699' href='#L6699'><pre>6699</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</pre></td></tr><tr><td class='line-number'><a name='L6700' href='#L6700'><pre>6700</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    B.buildPtrAdd(LoadAddr, KernargPtrReg,</pre></td></tr><tr><td class='line-number'><a name='L6701' href='#L6701'><pre>6701</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                  B.buildConstant(LLT::scalar(64), Offset).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L6702' href='#L6702'><pre>6702</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Load address</pre></td></tr><tr><td class='line-number'><a name='L6703' href='#L6703'><pre>6703</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    Register Temp = B.buildLoad(S64, LoadAddr, *MMO).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L6704' href='#L6704'><pre>6704</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    B.buildCopy(SGPR01, Temp);</pre></td></tr><tr><td class='line-number'><a name='L6705' href='#L6705'><pre>6705</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    B.buildInstr(AMDGPU::S_TRAP)</pre></td></tr><tr><td class='line-number'><a name='L6706' href='#L6706'><pre>6706</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        .addImm(static_cast&lt;unsigned&gt;(GCNSubtarget::TrapID::LLVMAMDHSATrap))</pre></td></tr><tr><td class='line-number'><a name='L6707' href='#L6707'><pre>6707</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        .addReg(SGPR01, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L6708' href='#L6708'><pre>6708</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6709' href='#L6709'><pre>6709</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L6710' href='#L6710'><pre>6710</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6711' href='#L6711'><pre>6711</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6712' href='#L6712'><pre>6712</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Pass queue pointer to trap handler as input, and insert trap instruction</pre></td></tr><tr><td class='line-number'><a name='L6713' href='#L6713'><pre>6713</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Reference: https://llvm.org/docs/AMDGPUUsage.html#trap-handler-abi</pre></td></tr><tr><td class='line-number'><a name='L6714' href='#L6714'><pre>6714</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  Register LiveIn =</pre></td></tr><tr><td class='line-number'><a name='L6715' href='#L6715'><pre>6715</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    MRI.createGenericVirtualRegister(LLT::pointer(AMDGPUAS::CONSTANT_ADDRESS, 64));</pre></td></tr><tr><td class='line-number'><a name='L6716' href='#L6716'><pre>6716</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  if (!loadInputValue(LiveIn, B, AMDGPUFunctionArgInfo::QUEUE_PTR))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6716' href='#L6716'><span>6716:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6717' href='#L6717'><pre>6717</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L6718' href='#L6718'><pre>6718</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6719' href='#L6719'><pre>6719</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  B.buildCopy(SGPR01, LiveIn);</pre></td></tr><tr><td class='line-number'><a name='L6720' href='#L6720'><pre>6720</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  B.buildInstr(AMDGPU::S_TRAP)</pre></td></tr><tr><td class='line-number'><a name='L6721' href='#L6721'><pre>6721</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      .addImm(static_cast&lt;unsigned&gt;(GCNSubtarget::TrapID::LLVMAMDHSATrap))</pre></td></tr><tr><td class='line-number'><a name='L6722' href='#L6722'><pre>6722</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      .addReg(SGPR01, RegState::Implicit);</pre></td></tr><tr><td class='line-number'><a name='L6723' href='#L6723'><pre>6723</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6724' href='#L6724'><pre>6724</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6725' href='#L6725'><pre>6725</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L6726' href='#L6726'><pre>6726</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6727' href='#L6727'><pre>6727</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6728' href='#L6728'><pre>6728</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeTrapHsa(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L6729' href='#L6729'><pre>6729</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                          MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L6730' href='#L6730'><pre>6730</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>                                          MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L6731' href='#L6731'><pre>6731</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We need to simulate the &apos;s_trap 2&apos; instruction on targets that run in</pre></td></tr><tr><td class='line-number'><a name='L6732' href='#L6732'><pre>6732</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // PRIV=1 (where it is treated as a nop).</pre></td></tr><tr><td class='line-number'><a name='L6733' href='#L6733'><pre>6733</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>  if (ST.hasPrivEnabledTrap2NopBug()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6733' href='#L6733'><span>6733:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6734' href='#L6734'><pre>6734</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    ST.getInstrInfo()-&gt;insertSimulatedTrap(MRI, B.getMBB(), MI,</pre></td></tr><tr><td class='line-number'><a name='L6735' href='#L6735'><pre>6735</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                                           MI.getDebugLoc());</pre></td></tr><tr><td class='line-number'><a name='L6736' href='#L6736'><pre>6736</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6737' href='#L6737'><pre>6737</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L6738' href='#L6738'><pre>6738</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6739' href='#L6739'><pre>6739</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6740' href='#L6740'><pre>6740</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  B.buildInstr(AMDGPU::S_TRAP)</pre></td></tr><tr><td class='line-number'><a name='L6741' href='#L6741'><pre>6741</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>      .addImm(static_cast&lt;unsigned&gt;(GCNSubtarget::TrapID::LLVMAMDHSATrap));</pre></td></tr><tr><td class='line-number'><a name='L6742' href='#L6742'><pre>6742</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6743' href='#L6743'><pre>6743</pre></a></td><td class='covered-line'><pre>11</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L6744' href='#L6744'><pre>6744</pre></a></td><td class='covered-line'><pre>13</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6745' href='#L6745'><pre>6745</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6746' href='#L6746'><pre>6746</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeDebugTrap(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L6747' href='#L6747'><pre>6747</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                            MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L6748' href='#L6748'><pre>6748</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>                                            MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L6749' href='#L6749'><pre>6749</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Is non-HSA path or trap-handler disabled? Then, report a warning</pre></td></tr><tr><td class='line-number'><a name='L6750' href='#L6750'><pre>6750</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // accordingly</pre></td></tr><tr><td class='line-number'><a name='L6751' href='#L6751'><pre>6751</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  if (!ST.isTrapHandlerEnabled() ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6751' href='#L6751'><span>6751:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6752' href='#L6752'><pre>6752</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      <div class='tooltip'>ST.getTrapHandlerAbi() != GCNSubtarget::TrapHandlerAbi::AMDHSA<span class='tooltip-content'>11</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6752' href='#L6752'><span>6752:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6751'><span>6751:7</span></a></span>) to (<span class='line-number'><a href='#L6751'><span>6752:69</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6751:7)
     Condition C2 --> (6752:7)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6753' href='#L6753'><pre>6753</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    DiagnosticInfoUnsupported NoTrap(B.getMF().getFunction(),</pre></td></tr><tr><td class='line-number'><a name='L6754' href='#L6754'><pre>6754</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                                     &quot;debugtrap handler not supported&quot;,</pre></td></tr><tr><td class='line-number'><a name='L6755' href='#L6755'><pre>6755</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>                                     MI.getDebugLoc(), DS_Warning);</pre></td></tr><tr><td class='line-number'><a name='L6756' href='#L6756'><pre>6756</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    LLVMContext &amp;Ctx = B.getMF().getFunction().getContext();</pre></td></tr><tr><td class='line-number'><a name='L6757' href='#L6757'><pre>6757</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    Ctx.diagnose(NoTrap);</pre></td></tr><tr><td class='line-number'><a name='L6758' href='#L6758'><pre>6758</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L6759' href='#L6759'><pre>6759</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Insert debug-trap instruction</pre></td></tr><tr><td class='line-number'><a name='L6760' href='#L6760'><pre>6760</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    B.buildInstr(AMDGPU::S_TRAP)</pre></td></tr><tr><td class='line-number'><a name='L6761' href='#L6761'><pre>6761</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>        .addImm(static_cast&lt;unsigned&gt;(GCNSubtarget::TrapID::LLVMAMDHSADebugTrap));</pre></td></tr><tr><td class='line-number'><a name='L6762' href='#L6762'><pre>6762</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6763' href='#L6763'><pre>6763</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6764' href='#L6764'><pre>6764</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6765' href='#L6765'><pre>6765</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L6766' href='#L6766'><pre>6766</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6767' href='#L6767'><pre>6767</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6768' href='#L6768'><pre>6768</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeBVHIntrinsic(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L6769' href='#L6769'><pre>6769</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>                                               MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L6770' href='#L6770'><pre>6770</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L6771' href='#L6771'><pre>6771</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const LLT S16 = LLT::scalar(16);</pre></td></tr><tr><td class='line-number'><a name='L6772' href='#L6772'><pre>6772</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L6773' href='#L6773'><pre>6773</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const LLT V2S16 = LLT::fixed_vector(2, 16);</pre></td></tr><tr><td class='line-number'><a name='L6774' href='#L6774'><pre>6774</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const LLT V3S32 = LLT::fixed_vector(3, 32);</pre></td></tr><tr><td class='line-number'><a name='L6775' href='#L6775'><pre>6775</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6776' href='#L6776'><pre>6776</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6777' href='#L6777'><pre>6777</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  Register NodePtr = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6778' href='#L6778'><pre>6778</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  Register RayExtent = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6779' href='#L6779'><pre>6779</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  Register RayOrigin = MI.getOperand(4).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6780' href='#L6780'><pre>6780</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  Register RayDir = MI.getOperand(5).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6781' href='#L6781'><pre>6781</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  Register RayInvDir = MI.getOperand(6).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6782' href='#L6782'><pre>6782</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  Register TDescr = MI.getOperand(7).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6783' href='#L6783'><pre>6783</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6784' href='#L6784'><pre>6784</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  if (!ST.hasGFX10_AEncoding()) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6784' href='#L6784'><span>6784:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6785' href='#L6785'><pre>6785</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    DiagnosticInfoUnsupported BadIntrin(B.getMF().getFunction(),</span></pre></td></tr><tr><td class='line-number'><a name='L6786' href='#L6786'><pre>6786</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                        &quot;intrinsic not supported on subtarget&quot;,</span></pre></td></tr><tr><td class='line-number'><a name='L6787' href='#L6787'><pre>6787</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                        MI.getDebugLoc());</span></pre></td></tr><tr><td class='line-number'><a name='L6788' href='#L6788'><pre>6788</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    B.getMF().getFunction().getContext().diagnose(BadIntrin);</span></pre></td></tr><tr><td class='line-number'><a name='L6789' href='#L6789'><pre>6789</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return false;</span></pre></td></tr><tr><td class='line-number'><a name='L6790' href='#L6790'><pre>6790</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  }</span></pre></td></tr><tr><td class='line-number'><a name='L6791' href='#L6791'><pre>6791</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6792' href='#L6792'><pre>6792</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const bool IsGFX11 = AMDGPU::isGFX11(ST);</pre></td></tr><tr><td class='line-number'><a name='L6793' href='#L6793'><pre>6793</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const bool IsGFX11Plus = AMDGPU::isGFX11Plus(ST);</pre></td></tr><tr><td class='line-number'><a name='L6794' href='#L6794'><pre>6794</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const bool IsGFX12Plus = AMDGPU::isGFX12Plus(ST);</pre></td></tr><tr><td class='line-number'><a name='L6795' href='#L6795'><pre>6795</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const bool IsA16 = MRI.getType(RayDir).getElementType().getSizeInBits() == 16;</pre></td></tr><tr><td class='line-number'><a name='L6796' href='#L6796'><pre>6796</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const bool Is64 = MRI.getType(NodePtr).getSizeInBits() == 64;</pre></td></tr><tr><td class='line-number'><a name='L6797' href='#L6797'><pre>6797</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const unsigned NumVDataDwords = 4;</pre></td></tr><tr><td class='line-number'><a name='L6798' href='#L6798'><pre>6798</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const unsigned NumVAddrDwords = IsA16 ? <div class='tooltip'>(<span class='tooltip-content'>18</span></div><div class='tooltip'>Is64<span class='tooltip-content'>18</span></div> ? <div class='tooltip'>9<span class='tooltip-content'>9</span></div> : <div class='tooltip'>8<span class='tooltip-content'>9</span></div>) : <div class='tooltip'>(<span class='tooltip-content'>24</span></div><div class='tooltip'>Is64<span class='tooltip-content'>24</span></div> ? <div class='tooltip'>12<span class='tooltip-content'>12</span></div> : <div class='tooltip'>11<span class='tooltip-content'>12</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6798' href='#L6798'><span>6798:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
  Branch (<span class='line-number'><a name='L6798' href='#L6798'><span>6798:44</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
  Branch (<span class='line-number'><a name='L6798' href='#L6798'><span>6798:61</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6799' href='#L6799'><pre>6799</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const unsigned NumVAddrs = IsGFX11Plus ? <div class='tooltip'>(<span class='tooltip-content'>14</span></div><div class='tooltip'>IsA16<span class='tooltip-content'>14</span></div> ? <div class='tooltip'>4<span class='tooltip-content'>6</span></div> : <div class='tooltip'>5<span class='tooltip-content'>8</span></div>) : <div class='tooltip'>NumVAddrDwords<span class='tooltip-content'>28</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6799' href='#L6799'><span>6799:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
  Branch (<span class='line-number'><a name='L6799' href='#L6799'><span>6799:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6800' href='#L6800'><pre>6800</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const bool UseNSA =</pre></td></tr><tr><td class='line-number'><a name='L6801' href='#L6801'><pre>6801</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      IsGFX12Plus || (ST.hasNSAEncoding() &amp;&amp; NumVAddrs &lt;= ST.getNSAMaxSize());</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6801' href='#L6801'><span>6801:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
  Branch (<span class='line-number'><a name='L6801' href='#L6801'><span>6801:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L6801' href='#L6801'><span>6801:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6801'><span>6801:7</span></a></span>) to (<span class='line-number'><a href='#L6801'><span>6801:78</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (6801:7)
     Condition C2 --> (6801:23)
     Condition C3 --> (6801:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  T,  F  = F      }
  2 { F,  T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 33.33%
</pre></div></td></tr><tr><td class='line-number'><a name='L6802' href='#L6802'><pre>6802</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6803' href='#L6803'><pre>6803</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  const unsigned BaseOpcodes[2][2] = {</pre></td></tr><tr><td class='line-number'><a name='L6804' href='#L6804'><pre>6804</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      {AMDGPU::IMAGE_BVH_INTERSECT_RAY, AMDGPU::IMAGE_BVH_INTERSECT_RAY_a16},</pre></td></tr><tr><td class='line-number'><a name='L6805' href='#L6805'><pre>6805</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>      {AMDGPU::IMAGE_BVH64_INTERSECT_RAY,</pre></td></tr><tr><td class='line-number'><a name='L6806' href='#L6806'><pre>6806</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>       AMDGPU::IMAGE_BVH64_INTERSECT_RAY_a16}};</pre></td></tr><tr><td class='line-number'><a name='L6807' href='#L6807'><pre>6807</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  int Opcode;</pre></td></tr><tr><td class='line-number'><a name='L6808' href='#L6808'><pre>6808</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  if (UseNSA) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6808' href='#L6808'><span>6808:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6809' href='#L6809'><pre>6809</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    Opcode = AMDGPU::getMIMGOpcode(BaseOpcodes[Is64][IsA16],</pre></td></tr><tr><td class='line-number'><a name='L6810' href='#L6810'><pre>6810</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                                   IsGFX12Plus ? <div class='tooltip'><span class='red'>AMDGPU::MIMGEncGfx12</span><span class='tooltip-content'>0</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6810' href='#L6810'><span>6810:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6811' href='#L6811'><pre>6811</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                                   : IsGFX11   ? <div class='tooltip'>AMDGPU::MIMGEncGfx11NSA<span class='tooltip-content'>14</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6811' href='#L6811'><span>6811:38</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6812' href='#L6812'><pre>6812</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                                               : <div class='tooltip'>AMDGPU::MIMGEncGfx10NSA<span class='tooltip-content'>14</span></div>,</pre></td></tr><tr><td class='line-number'><a name='L6813' href='#L6813'><pre>6813</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>                                   NumVDataDwords, NumVAddrDwords);</pre></td></tr><tr><td class='line-number'><a name='L6814' href='#L6814'><pre>6814</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L6815' href='#L6815'><pre>6815</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    assert(!IsGFX12Plus);</pre></td></tr><tr><td class='line-number'><a name='L6816' href='#L6816'><pre>6816</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    Opcode = AMDGPU::getMIMGOpcode(BaseOpcodes[Is64][IsA16],</pre></td></tr><tr><td class='line-number'><a name='L6817' href='#L6817'><pre>6817</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                                   IsGFX11 ? <div class='tooltip'><span class='red'>AMDGPU::MIMGEncGfx11Default</span><span class='tooltip-content'>0</span></div></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6817' href='#L6817'><span>6817:36</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6818' href='#L6818'><pre>6818</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                                           : AMDGPU::MIMGEncGfx10Default,</pre></td></tr><tr><td class='line-number'><a name='L6819' href='#L6819'><pre>6819</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                                   NumVDataDwords, NumVAddrDwords);</pre></td></tr><tr><td class='line-number'><a name='L6820' href='#L6820'><pre>6820</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6821' href='#L6821'><pre>6821</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  assert(Opcode != -1);</pre></td></tr><tr><td class='line-number'><a name='L6822' href='#L6822'><pre>6822</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6823' href='#L6823'><pre>6823</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  SmallVector&lt;Register, 12&gt; Ops;</pre></td></tr><tr><td class='line-number'><a name='L6824' href='#L6824'><pre>6824</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  if (UseNSA &amp;&amp; <div class='tooltip'>IsGFX11Plus<span class='tooltip-content'>28</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6824' href='#L6824'><span>6824:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
  Branch (<span class='line-number'><a name='L6824' href='#L6824'><span>6824:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L6824'><span>6824:7</span></a></span>) to (<span class='line-number'><a href='#L6824'><span>6824:28</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (6824:7)
     Condition C2 --> (6824:17)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L6825' href='#L6825'><pre>6825</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    auto packLanes = [&amp;Ops, &amp;S32, &amp;V3S32, &amp;B](Register Src) {</pre></td></tr><tr><td class='line-number'><a name='L6826' href='#L6826'><pre>6826</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      auto Unmerge = B.buildUnmerge({S32, S32, S32}, Src);</pre></td></tr><tr><td class='line-number'><a name='L6827' href='#L6827'><pre>6827</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      auto Merged = B.buildMergeLikeInstr(</pre></td></tr><tr><td class='line-number'><a name='L6828' href='#L6828'><pre>6828</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>          V3S32, {Unmerge.getReg(0), Unmerge.getReg(1), Unmerge.getReg(2)});</pre></td></tr><tr><td class='line-number'><a name='L6829' href='#L6829'><pre>6829</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>      Ops.push_back(Merged.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L6830' href='#L6830'><pre>6830</pre></a></td><td class='covered-line'><pre>30</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L6831' href='#L6831'><pre>6831</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6832' href='#L6832'><pre>6832</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    Ops.push_back(NodePtr);</pre></td></tr><tr><td class='line-number'><a name='L6833' href='#L6833'><pre>6833</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    Ops.push_back(RayExtent);</pre></td></tr><tr><td class='line-number'><a name='L6834' href='#L6834'><pre>6834</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    packLanes(RayOrigin);</pre></td></tr><tr><td class='line-number'><a name='L6835' href='#L6835'><pre>6835</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6836' href='#L6836'><pre>6836</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    if (IsA16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6836' href='#L6836'><span>6836:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6837' href='#L6837'><pre>6837</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      auto UnmergeRayDir = B.buildUnmerge({S16, S16, S16}, RayDir);</pre></td></tr><tr><td class='line-number'><a name='L6838' href='#L6838'><pre>6838</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      auto UnmergeRayInvDir = B.buildUnmerge({S16, S16, S16}, RayInvDir);</pre></td></tr><tr><td class='line-number'><a name='L6839' href='#L6839'><pre>6839</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      auto MergedDir = B.buildMergeLikeInstr(</pre></td></tr><tr><td class='line-number'><a name='L6840' href='#L6840'><pre>6840</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          V3S32,</pre></td></tr><tr><td class='line-number'><a name='L6841' href='#L6841'><pre>6841</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>          {B.buildBitcast(</pre></td></tr><tr><td class='line-number'><a name='L6842' href='#L6842'><pre>6842</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                S32, B.buildMergeLikeInstr(V2S16, {UnmergeRayInvDir.getReg(0),</pre></td></tr><tr><td class='line-number'><a name='L6843' href='#L6843'><pre>6843</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                                                   UnmergeRayDir.getReg(0)}))</pre></td></tr><tr><td class='line-number'><a name='L6844' href='#L6844'><pre>6844</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>               .getReg(0),</pre></td></tr><tr><td class='line-number'><a name='L6845' href='#L6845'><pre>6845</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>           B.buildBitcast(</pre></td></tr><tr><td class='line-number'><a name='L6846' href='#L6846'><pre>6846</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                S32, B.buildMergeLikeInstr(V2S16, {UnmergeRayInvDir.getReg(1),</pre></td></tr><tr><td class='line-number'><a name='L6847' href='#L6847'><pre>6847</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                                                   UnmergeRayDir.getReg(1)}))</pre></td></tr><tr><td class='line-number'><a name='L6848' href='#L6848'><pre>6848</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>               .getReg(0),</pre></td></tr><tr><td class='line-number'><a name='L6849' href='#L6849'><pre>6849</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>           B.buildBitcast(</pre></td></tr><tr><td class='line-number'><a name='L6850' href='#L6850'><pre>6850</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                S32, B.buildMergeLikeInstr(V2S16, {UnmergeRayInvDir.getReg(2),</pre></td></tr><tr><td class='line-number'><a name='L6851' href='#L6851'><pre>6851</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>                                                   UnmergeRayDir.getReg(2)}))</pre></td></tr><tr><td class='line-number'><a name='L6852' href='#L6852'><pre>6852</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>               .getReg(0)});</pre></td></tr><tr><td class='line-number'><a name='L6853' href='#L6853'><pre>6853</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      Ops.push_back(MergedDir.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L6854' href='#L6854'><pre>6854</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L6855' href='#L6855'><pre>6855</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      packLanes(RayDir);</pre></td></tr><tr><td class='line-number'><a name='L6856' href='#L6856'><pre>6856</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>      packLanes(RayInvDir);</pre></td></tr><tr><td class='line-number'><a name='L6857' href='#L6857'><pre>6857</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6858' href='#L6858'><pre>6858</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L6859' href='#L6859'><pre>6859</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (Is64) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6859' href='#L6859'><span>6859:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>14</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6860' href='#L6860'><pre>6860</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      auto Unmerge = B.buildUnmerge({S32, S32}, NodePtr);</pre></td></tr><tr><td class='line-number'><a name='L6861' href='#L6861'><pre>6861</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      Ops.push_back(Unmerge.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L6862' href='#L6862'><pre>6862</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      Ops.push_back(Unmerge.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L6863' href='#L6863'><pre>6863</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L6864' href='#L6864'><pre>6864</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>      Ops.push_back(NodePtr);</pre></td></tr><tr><td class='line-number'><a name='L6865' href='#L6865'><pre>6865</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6866' href='#L6866'><pre>6866</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    Ops.push_back(RayExtent);</pre></td></tr><tr><td class='line-number'><a name='L6867' href='#L6867'><pre>6867</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6868' href='#L6868'><pre>6868</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    auto packLanes = [&amp;Ops, &amp;S32, &amp;B](Register Src) {</pre></td></tr><tr><td class='line-number'><a name='L6869' href='#L6869'><pre>6869</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      auto Unmerge = B.buildUnmerge({S32, S32, S32}, Src);</pre></td></tr><tr><td class='line-number'><a name='L6870' href='#L6870'><pre>6870</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      Ops.push_back(Unmerge.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L6871' href='#L6871'><pre>6871</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      Ops.push_back(Unmerge.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L6872' href='#L6872'><pre>6872</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      Ops.push_back(Unmerge.getReg(2));</pre></td></tr><tr><td class='line-number'><a name='L6873' href='#L6873'><pre>6873</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L6874' href='#L6874'><pre>6874</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6875' href='#L6875'><pre>6875</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    packLanes(RayOrigin);</pre></td></tr><tr><td class='line-number'><a name='L6876' href='#L6876'><pre>6876</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    if (IsA16) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6876' href='#L6876'><span>6876:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>16</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6877' href='#L6877'><pre>6877</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      auto UnmergeRayDir = B.buildUnmerge({S16, S16, S16}, RayDir);</pre></td></tr><tr><td class='line-number'><a name='L6878' href='#L6878'><pre>6878</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      auto UnmergeRayInvDir = B.buildUnmerge({S16, S16, S16}, RayInvDir);</pre></td></tr><tr><td class='line-number'><a name='L6879' href='#L6879'><pre>6879</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Register R1 = MRI.createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L6880' href='#L6880'><pre>6880</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Register R2 = MRI.createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L6881' href='#L6881'><pre>6881</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Register R3 = MRI.createGenericVirtualRegister(S32);</pre></td></tr><tr><td class='line-number'><a name='L6882' href='#L6882'><pre>6882</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      B.buildMergeLikeInstr(R1,</pre></td></tr><tr><td class='line-number'><a name='L6883' href='#L6883'><pre>6883</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                            {UnmergeRayDir.getReg(0), UnmergeRayDir.getReg(1)});</pre></td></tr><tr><td class='line-number'><a name='L6884' href='#L6884'><pre>6884</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      B.buildMergeLikeInstr(</pre></td></tr><tr><td class='line-number'><a name='L6885' href='#L6885'><pre>6885</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          R2, {UnmergeRayDir.getReg(2), UnmergeRayInvDir.getReg(0)});</pre></td></tr><tr><td class='line-number'><a name='L6886' href='#L6886'><pre>6886</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      B.buildMergeLikeInstr(</pre></td></tr><tr><td class='line-number'><a name='L6887' href='#L6887'><pre>6887</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>          R3, {UnmergeRayInvDir.getReg(1), UnmergeRayInvDir.getReg(2)});</pre></td></tr><tr><td class='line-number'><a name='L6888' href='#L6888'><pre>6888</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Ops.push_back(R1);</pre></td></tr><tr><td class='line-number'><a name='L6889' href='#L6889'><pre>6889</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Ops.push_back(R2);</pre></td></tr><tr><td class='line-number'><a name='L6890' href='#L6890'><pre>6890</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      Ops.push_back(R3);</pre></td></tr><tr><td class='line-number'><a name='L6891' href='#L6891'><pre>6891</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L6892' href='#L6892'><pre>6892</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      packLanes(RayDir);</pre></td></tr><tr><td class='line-number'><a name='L6893' href='#L6893'><pre>6893</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>      packLanes(RayInvDir);</pre></td></tr><tr><td class='line-number'><a name='L6894' href='#L6894'><pre>6894</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L6895' href='#L6895'><pre>6895</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6896' href='#L6896'><pre>6896</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6897' href='#L6897'><pre>6897</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  if (!UseNSA) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6897' href='#L6897'><span>6897:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6898' href='#L6898'><pre>6898</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Build a single vector containing all the operands so far prepared.</pre></td></tr><tr><td class='line-number'><a name='L6899' href='#L6899'><pre>6899</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    LLT OpTy = LLT::fixed_vector(Ops.size(), 32);</pre></td></tr><tr><td class='line-number'><a name='L6900' href='#L6900'><pre>6900</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    Register MergedOps = B.buildMergeLikeInstr(OpTy, Ops).getReg(0);</pre></td></tr><tr><td class='line-number'><a name='L6901' href='#L6901'><pre>6901</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    Ops.clear();</pre></td></tr><tr><td class='line-number'><a name='L6902' href='#L6902'><pre>6902</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    Ops.push_back(MergedOps);</pre></td></tr><tr><td class='line-number'><a name='L6903' href='#L6903'><pre>6903</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6904' href='#L6904'><pre>6904</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6905' href='#L6905'><pre>6905</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  auto MIB = B.buildInstr(AMDGPU::G_AMDGPU_INTRIN_BVH_INTERSECT_RAY)</pre></td></tr><tr><td class='line-number'><a name='L6906' href='#L6906'><pre>6906</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    .addDef(DstReg)</pre></td></tr><tr><td class='line-number'><a name='L6907' href='#L6907'><pre>6907</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    .addImm(Opcode);</pre></td></tr><tr><td class='line-number'><a name='L6908' href='#L6908'><pre>6908</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6909' href='#L6909'><pre>6909</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>  for (Register R : Ops) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6909' href='#L6909'><span>6909:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>221</span>, <span class='None'>False</span>: <span class='covered-line'>42</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6910' href='#L6910'><pre>6910</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>    MIB.addUse(R);</pre></td></tr><tr><td class='line-number'><a name='L6911' href='#L6911'><pre>6911</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L6912' href='#L6912'><pre>6912</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6913' href='#L6913'><pre>6913</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  MIB.addUse(TDescr)</pre></td></tr><tr><td class='line-number'><a name='L6914' href='#L6914'><pre>6914</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>     .addImm(IsA16 ? <div class='tooltip'>1<span class='tooltip-content'>18</span></div> : <div class='tooltip'>0<span class='tooltip-content'>24</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6914' href='#L6914'><span>6914:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>24</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6915' href='#L6915'><pre>6915</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>     .cloneMemRefs(MI);</pre></td></tr><tr><td class='line-number'><a name='L6916' href='#L6916'><pre>6916</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6917' href='#L6917'><pre>6917</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6918' href='#L6918'><pre>6918</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L6919' href='#L6919'><pre>6919</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6920' href='#L6920'><pre>6920</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6921' href='#L6921'><pre>6921</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeFPTruncRound(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L6922' href='#L6922'><pre>6922</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>                                               MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L6923' href='#L6923'><pre>6923</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  unsigned Opc;</pre></td></tr><tr><td class='line-number'><a name='L6924' href='#L6924'><pre>6924</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  int RoundMode = MI.getOperand(2).getImm();</pre></td></tr><tr><td class='line-number'><a name='L6925' href='#L6925'><pre>6925</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6926' href='#L6926'><pre>6926</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  if (RoundMode == (int)RoundingMode::TowardPositive)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6926' href='#L6926'><span>6926:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>27</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6927' href='#L6927'><pre>6927</pre></a></td><td class='covered-line'><pre>33</pre></td><td class='code'><pre>    Opc = AMDGPU::G_FPTRUNC_ROUND_UPWARD;</pre></td></tr><tr><td class='line-number'><a name='L6928' href='#L6928'><pre>6928</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  else if (RoundMode == (int)RoundingMode::TowardNegative)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6928' href='#L6928'><span>6928:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6929' href='#L6929'><pre>6929</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    Opc = AMDGPU::G_FPTRUNC_ROUND_DOWNWARD;</pre></td></tr><tr><td class='line-number'><a name='L6930' href='#L6930'><pre>6930</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L6931' href='#L6931'><pre>6931</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L6932' href='#L6932'><pre>6932</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6933' href='#L6933'><pre>6933</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  B.buildInstr(Opc)</pre></td></tr><tr><td class='line-number'><a name='L6934' href='#L6934'><pre>6934</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      .addDef(MI.getOperand(0).getReg())</pre></td></tr><tr><td class='line-number'><a name='L6935' href='#L6935'><pre>6935</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      .addUse(MI.getOperand(1).getReg());</pre></td></tr><tr><td class='line-number'><a name='L6936' href='#L6936'><pre>6936</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6937' href='#L6937'><pre>6937</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6938' href='#L6938'><pre>6938</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6939' href='#L6939'><pre>6939</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L6940' href='#L6940'><pre>6940</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6941' href='#L6941'><pre>6941</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6942' href='#L6942'><pre>6942</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeStackSave(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L6943' href='#L6943'><pre>6943</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>                                            MachineIRBuilder &amp;B) const <span class='red'>{</span></pre></td></tr><tr><td class='line-number'><a name='L6944' href='#L6944'><pre>6944</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  const SITargetLowering *TLI = ST.getTargetLowering();</span></pre></td></tr><tr><td class='line-number'><a name='L6945' href='#L6945'><pre>6945</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Register StackPtr = TLI-&gt;getStackPointerRegisterToSaveRestore();</span></pre></td></tr><tr><td class='line-number'><a name='L6946' href='#L6946'><pre>6946</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  Register DstReg = MI.getOperand(0).getReg();</span></pre></td></tr><tr><td class='line-number'><a name='L6947' href='#L6947'><pre>6947</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  B.buildInstr(AMDGPU::G_AMDGPU_WAVE_ADDRESS, {DstReg}, {StackPtr});</span></pre></td></tr><tr><td class='line-number'><a name='L6948' href='#L6948'><pre>6948</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  MI.eraseFromParent();</span></pre></td></tr><tr><td class='line-number'><a name='L6949' href='#L6949'><pre>6949</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  return true;</span></pre></td></tr><tr><td class='line-number'><a name='L6950' href='#L6950'><pre>6950</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>}</span></pre></td></tr><tr><td class='line-number'><a name='L6951' href='#L6951'><pre>6951</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6952' href='#L6952'><pre>6952</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeWaveID(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L6953' href='#L6953'><pre>6953</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>                                         MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L6954' href='#L6954'><pre>6954</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // With architected SGPRs, waveIDinGroup is in TTMP8[29:25].</pre></td></tr><tr><td class='line-number'><a name='L6955' href='#L6955'><pre>6955</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  if (!ST.hasArchitectedSGPRs())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6955' href='#L6955'><span>6955:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6956' href='#L6956'><pre>6956</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L6957' href='#L6957'><pre>6957</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L6958' href='#L6958'><pre>6958</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6959' href='#L6959'><pre>6959</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  auto TTMP8 = B.buildCopy(S32, Register(AMDGPU::TTMP8));</pre></td></tr><tr><td class='line-number'><a name='L6960' href='#L6960'><pre>6960</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  auto LSB = B.buildConstant(S32, 25);</pre></td></tr><tr><td class='line-number'><a name='L6961' href='#L6961'><pre>6961</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  auto Width = B.buildConstant(S32, 5);</pre></td></tr><tr><td class='line-number'><a name='L6962' href='#L6962'><pre>6962</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  B.buildUbfx(DstReg, TTMP8, LSB, Width);</pre></td></tr><tr><td class='line-number'><a name='L6963' href='#L6963'><pre>6963</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6964' href='#L6964'><pre>6964</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L6965' href='#L6965'><pre>6965</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6966' href='#L6966'><pre>6966</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6967' href='#L6967'><pre>6967</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static constexpr unsigned FPEnvModeBitField =</pre></td></tr><tr><td class='line-number'><a name='L6968' href='#L6968'><pre>6968</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    AMDGPU::Hwreg::HwregEncoding::encode(AMDGPU::Hwreg::ID_MODE, 0, 23);</pre></td></tr><tr><td class='line-number'><a name='L6969' href='#L6969'><pre>6969</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6970' href='#L6970'><pre>6970</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static constexpr unsigned FPEnvTrapBitField =</pre></td></tr><tr><td class='line-number'><a name='L6971' href='#L6971'><pre>6971</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    AMDGPU::Hwreg::HwregEncoding::encode(AMDGPU::Hwreg::ID_TRAPSTS, 0, 5);</pre></td></tr><tr><td class='line-number'><a name='L6972' href='#L6972'><pre>6972</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6973' href='#L6973'><pre>6973</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeGetFPEnv(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L6974' href='#L6974'><pre>6974</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L6975' href='#L6975'><pre>6975</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                                           MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L6976' href='#L6976'><pre>6976</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  Register Src = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6977' href='#L6977'><pre>6977</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  if (MRI.getType(Src) != S64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6977' href='#L6977'><span>6977:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6978' href='#L6978'><pre>6978</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L6979' href='#L6979'><pre>6979</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6980' href='#L6980'><pre>6980</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  auto ModeReg =</pre></td></tr><tr><td class='line-number'><a name='L6981' href='#L6981'><pre>6981</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      B.buildIntrinsic(Intrinsic::amdgcn_s_getreg, {S32},</pre></td></tr><tr><td class='line-number'><a name='L6982' href='#L6982'><pre>6982</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                       /*HasSideEffects=*/true, /*isConvergent=*/false)</pre></td></tr><tr><td class='line-number'><a name='L6983' href='#L6983'><pre>6983</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          .addImm(FPEnvModeBitField);</pre></td></tr><tr><td class='line-number'><a name='L6984' href='#L6984'><pre>6984</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  auto TrapReg =</pre></td></tr><tr><td class='line-number'><a name='L6985' href='#L6985'><pre>6985</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      B.buildIntrinsic(Intrinsic::amdgcn_s_getreg, {S32},</pre></td></tr><tr><td class='line-number'><a name='L6986' href='#L6986'><pre>6986</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>                       /*HasSideEffects=*/true, /*isConvergent=*/false)</pre></td></tr><tr><td class='line-number'><a name='L6987' href='#L6987'><pre>6987</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>          .addImm(FPEnvTrapBitField);</pre></td></tr><tr><td class='line-number'><a name='L6988' href='#L6988'><pre>6988</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  B.buildMergeLikeInstr(Src, {ModeReg, TrapReg});</pre></td></tr><tr><td class='line-number'><a name='L6989' href='#L6989'><pre>6989</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L6990' href='#L6990'><pre>6990</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L6991' href='#L6991'><pre>6991</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L6992' href='#L6992'><pre>6992</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L6993' href='#L6993'><pre>6993</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeSetFPEnv(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L6994' href='#L6994'><pre>6994</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                           MachineRegisterInfo &amp;MRI,</pre></td></tr><tr><td class='line-number'><a name='L6995' href='#L6995'><pre>6995</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                                           MachineIRBuilder &amp;B) const {</pre></td></tr><tr><td class='line-number'><a name='L6996' href='#L6996'><pre>6996</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  Register Src = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L6997' href='#L6997'><pre>6997</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  if (MRI.getType(Src) != S64)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L6997' href='#L6997'><span>6997:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>15</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L6998' href='#L6998'><pre>6998</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L6999' href='#L6999'><pre>6999</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7000' href='#L7000'><pre>7000</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  auto Unmerge = B.buildUnmerge({S32, S32}, MI.getOperand(0));</pre></td></tr><tr><td class='line-number'><a name='L7001' href='#L7001'><pre>7001</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  B.buildIntrinsic(Intrinsic::amdgcn_s_setreg, ArrayRef&lt;DstOp&gt;(),</pre></td></tr><tr><td class='line-number'><a name='L7002' href='#L7002'><pre>7002</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                   /*HasSideEffects=*/true, /*isConvergent=*/false)</pre></td></tr><tr><td class='line-number'><a name='L7003' href='#L7003'><pre>7003</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      .addImm(static_cast&lt;int16_t&gt;(FPEnvModeBitField))</pre></td></tr><tr><td class='line-number'><a name='L7004' href='#L7004'><pre>7004</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      .addReg(Unmerge.getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L7005' href='#L7005'><pre>7005</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  B.buildIntrinsic(Intrinsic::amdgcn_s_setreg, ArrayRef&lt;DstOp&gt;(),</pre></td></tr><tr><td class='line-number'><a name='L7006' href='#L7006'><pre>7006</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>                   /*HasSideEffects=*/true, /*isConvergent=*/false)</pre></td></tr><tr><td class='line-number'><a name='L7007' href='#L7007'><pre>7007</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      .addImm(static_cast&lt;int16_t&gt;(FPEnvTrapBitField))</pre></td></tr><tr><td class='line-number'><a name='L7008' href='#L7008'><pre>7008</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>      .addReg(Unmerge.getReg(1));</pre></td></tr><tr><td class='line-number'><a name='L7009' href='#L7009'><pre>7009</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L7010' href='#L7010'><pre>7010</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L7011' href='#L7011'><pre>7011</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L7012' href='#L7012'><pre>7012</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7013' href='#L7013'><pre>7013</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool AMDGPULegalizerInfo::legalizeIntrinsic(LegalizerHelper &amp;Helper,</pre></td></tr><tr><td class='line-number'><a name='L7014' href='#L7014'><pre>7014</pre></a></td><td class='covered-line'><pre>32.6k</pre></td><td class='code'><pre>                                            MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L7015' href='#L7015'><pre>7015</pre></a></td><td class='covered-line'><pre>32.6k</pre></td><td class='code'><pre>  MachineIRBuilder &amp;B = Helper.MIRBuilder;</pre></td></tr><tr><td class='line-number'><a name='L7016' href='#L7016'><pre>7016</pre></a></td><td class='covered-line'><pre>32.6k</pre></td><td class='code'><pre>  MachineRegisterInfo &amp;MRI = *B.getMRI();</pre></td></tr><tr><td class='line-number'><a name='L7017' href='#L7017'><pre>7017</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7018' href='#L7018'><pre>7018</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Replace the use G_BRCOND with the exec manipulate and branch pseudos.</pre></td></tr><tr><td class='line-number'><a name='L7019' href='#L7019'><pre>7019</pre></a></td><td class='covered-line'><pre>32.6k</pre></td><td class='code'><pre>  auto IntrID = cast&lt;GIntrinsic&gt;(MI).getIntrinsicID();</pre></td></tr><tr><td class='line-number'><a name='L7020' href='#L7020'><pre>7020</pre></a></td><td class='covered-line'><pre>32.6k</pre></td><td class='code'><pre>  switch (IntrID) {</pre></td></tr><tr><td class='line-number'><a name='L7021' href='#L7021'><pre>7021</pre></a></td><td class='covered-line'><pre>260</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_if:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7021' href='#L7021'><span>7021:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>260</span>, <span class='None'>False</span>: <span class='covered-line'>32.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7022' href='#L7022'><pre>7022</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_else: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7022' href='#L7022'><span>7022:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>79</span>, <span class='None'>False</span>: <span class='covered-line'>32.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7023' href='#L7023'><pre>7023</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    MachineInstr *Br = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L7024' href='#L7024'><pre>7024</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    MachineBasicBlock *UncondBrTarget = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L7025' href='#L7025'><pre>7025</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    bool Negated = false;</pre></td></tr><tr><td class='line-number'><a name='L7026' href='#L7026'><pre>7026</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>    if (MachineInstr *BrCond =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7026' href='#L7026'><span>7026:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>332</span>, <span class='None'>False</span>: <span class='covered-line'>7</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7027' href='#L7027'><pre>7027</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>            verifyCFIntrinsic(MI, MRI, Br, UncondBrTarget, Negated)) {</pre></td></tr><tr><td class='line-number'><a name='L7028' href='#L7028'><pre>7028</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      const SIRegisterInfo *TRI</pre></td></tr><tr><td class='line-number'><a name='L7029' href='#L7029'><pre>7029</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>        = static_cast&lt;const SIRegisterInfo *&gt;(MRI.getTargetRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L7030' href='#L7030'><pre>7030</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7031' href='#L7031'><pre>7031</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      Register Def = MI.getOperand(1).getReg();</pre></td></tr><tr><td class='line-number'><a name='L7032' href='#L7032'><pre>7032</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      Register Use = MI.getOperand(3).getReg();</pre></td></tr><tr><td class='line-number'><a name='L7033' href='#L7033'><pre>7033</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7034' href='#L7034'><pre>7034</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      MachineBasicBlock *CondBrTarget = BrCond-&gt;getOperand(1).getMBB();</pre></td></tr><tr><td class='line-number'><a name='L7035' href='#L7035'><pre>7035</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7036' href='#L7036'><pre>7036</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      if (Negated)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7036' href='#L7036'><span>7036:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>212</span>, <span class='None'>False</span>: <span class='covered-line'>120</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7037' href='#L7037'><pre>7037</pre></a></td><td class='covered-line'><pre>212</pre></td><td class='code'><pre>        std::swap(CondBrTarget, UncondBrTarget);</pre></td></tr><tr><td class='line-number'><a name='L7038' href='#L7038'><pre>7038</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7039' href='#L7039'><pre>7039</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      B.setInsertPt(B.getMBB(), BrCond-&gt;getIterator());</pre></td></tr><tr><td class='line-number'><a name='L7040' href='#L7040'><pre>7040</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      if (IntrID == Intrinsic::amdgcn_if) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7040' href='#L7040'><span>7040:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>253</span>, <span class='None'>False</span>: <span class='covered-line'>79</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7041' href='#L7041'><pre>7041</pre></a></td><td class='covered-line'><pre>253</pre></td><td class='code'><pre>        B.buildInstr(AMDGPU::SI_IF)</pre></td></tr><tr><td class='line-number'><a name='L7042' href='#L7042'><pre>7042</pre></a></td><td class='covered-line'><pre>253</pre></td><td class='code'><pre>          .addDef(Def)</pre></td></tr><tr><td class='line-number'><a name='L7043' href='#L7043'><pre>7043</pre></a></td><td class='covered-line'><pre>253</pre></td><td class='code'><pre>          .addUse(Use)</pre></td></tr><tr><td class='line-number'><a name='L7044' href='#L7044'><pre>7044</pre></a></td><td class='covered-line'><pre>253</pre></td><td class='code'><pre>          .addMBB(UncondBrTarget);</pre></td></tr><tr><td class='line-number'><a name='L7045' href='#L7045'><pre>7045</pre></a></td><td class='covered-line'><pre>253</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L7046' href='#L7046'><pre>7046</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>        B.buildInstr(AMDGPU::SI_ELSE)</pre></td></tr><tr><td class='line-number'><a name='L7047' href='#L7047'><pre>7047</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>            .addDef(Def)</pre></td></tr><tr><td class='line-number'><a name='L7048' href='#L7048'><pre>7048</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>            .addUse(Use)</pre></td></tr><tr><td class='line-number'><a name='L7049' href='#L7049'><pre>7049</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>            .addMBB(UncondBrTarget);</pre></td></tr><tr><td class='line-number'><a name='L7050' href='#L7050'><pre>7050</pre></a></td><td class='covered-line'><pre>79</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L7051' href='#L7051'><pre>7051</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7052' href='#L7052'><pre>7052</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      if (Br) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7052' href='#L7052'><span>7052:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>320</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7053' href='#L7053'><pre>7053</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>        Br-&gt;getOperand(0).setMBB(CondBrTarget);</pre></td></tr><tr><td class='line-number'><a name='L7054' href='#L7054'><pre>7054</pre></a></td><td class='covered-line'><pre>320</pre></td><td class='code'><pre>      } else {</pre></td></tr><tr><td class='line-number'><a name='L7055' href='#L7055'><pre>7055</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // The IRTranslator skips inserting the G_BR for fallthrough cases, but</pre></td></tr><tr><td class='line-number'><a name='L7056' href='#L7056'><pre>7056</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // since we&apos;re swapping branch targets it needs to be reinserted.</pre></td></tr><tr><td class='line-number'><a name='L7057' href='#L7057'><pre>7057</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // FIXME: IRTranslator should probably not do this</pre></td></tr><tr><td class='line-number'><a name='L7058' href='#L7058'><pre>7058</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>        B.buildBr(*CondBrTarget);</pre></td></tr><tr><td class='line-number'><a name='L7059' href='#L7059'><pre>7059</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L7060' href='#L7060'><pre>7060</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7061' href='#L7061'><pre>7061</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      MRI.setRegClass(Def, TRI-&gt;getWaveMaskRegClass());</pre></td></tr><tr><td class='line-number'><a name='L7062' href='#L7062'><pre>7062</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      MRI.setRegClass(Use, TRI-&gt;getWaveMaskRegClass());</pre></td></tr><tr><td class='line-number'><a name='L7063' href='#L7063'><pre>7063</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L7064' href='#L7064'><pre>7064</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      BrCond-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L7065' href='#L7065'><pre>7065</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L7066' href='#L7066'><pre>7066</pre></a></td><td class='covered-line'><pre>332</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L7067' href='#L7067'><pre>7067</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7068' href='#L7068'><pre>7068</pre></a></td><td class='covered-line'><pre>7</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L7069' href='#L7069'><pre>7069</pre></a></td><td class='covered-line'><pre>339</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L7070' href='#L7070'><pre>7070</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_loop: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7070' href='#L7070'><span>7070:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7071' href='#L7071'><pre>7071</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    MachineInstr *Br = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L7072' href='#L7072'><pre>7072</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    MachineBasicBlock *UncondBrTarget = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L7073' href='#L7073'><pre>7073</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    bool Negated = false;</pre></td></tr><tr><td class='line-number'><a name='L7074' href='#L7074'><pre>7074</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    if (MachineInstr *BrCond =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7074' href='#L7074'><span>7074:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7075' href='#L7075'><pre>7075</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>            verifyCFIntrinsic(MI, MRI, Br, UncondBrTarget, Negated)) {</pre></td></tr><tr><td class='line-number'><a name='L7076' href='#L7076'><pre>7076</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      const SIRegisterInfo *TRI</pre></td></tr><tr><td class='line-number'><a name='L7077' href='#L7077'><pre>7077</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>        = static_cast&lt;const SIRegisterInfo *&gt;(MRI.getTargetRegisterInfo());</pre></td></tr><tr><td class='line-number'><a name='L7078' href='#L7078'><pre>7078</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7079' href='#L7079'><pre>7079</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      MachineBasicBlock *CondBrTarget = BrCond-&gt;getOperand(1).getMBB();</pre></td></tr><tr><td class='line-number'><a name='L7080' href='#L7080'><pre>7080</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      Register Reg = MI.getOperand(2).getReg();</pre></td></tr><tr><td class='line-number'><a name='L7081' href='#L7081'><pre>7081</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7082' href='#L7082'><pre>7082</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      if (Negated)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7082' href='#L7082'><span>7082:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7083' href='#L7083'><pre>7083</pre></a></td><td class='covered-line'><pre>36</pre></td><td class='code'><pre>        std::swap(CondBrTarget, UncondBrTarget);</pre></td></tr><tr><td class='line-number'><a name='L7084' href='#L7084'><pre>7084</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7085' href='#L7085'><pre>7085</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      B.setInsertPt(B.getMBB(), BrCond-&gt;getIterator());</pre></td></tr><tr><td class='line-number'><a name='L7086' href='#L7086'><pre>7086</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      B.buildInstr(AMDGPU::SI_LOOP)</pre></td></tr><tr><td class='line-number'><a name='L7087' href='#L7087'><pre>7087</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>        .addUse(Reg)</pre></td></tr><tr><td class='line-number'><a name='L7088' href='#L7088'><pre>7088</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>        .addMBB(UncondBrTarget);</pre></td></tr><tr><td class='line-number'><a name='L7089' href='#L7089'><pre>7089</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7090' href='#L7090'><pre>7090</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      if (Br)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7090' href='#L7090'><span>7090:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>56</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7091' href='#L7091'><pre>7091</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>        Br-&gt;getOperand(0).setMBB(CondBrTarget);</pre></td></tr><tr><td class='line-number'><a name='L7092' href='#L7092'><pre>7092</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L7093' href='#L7093'><pre>7093</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>        B.buildBr(*CondBrTarget);</pre></td></tr><tr><td class='line-number'><a name='L7094' href='#L7094'><pre>7094</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7095' href='#L7095'><pre>7095</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L7096' href='#L7096'><pre>7096</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      BrCond-&gt;eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L7097' href='#L7097'><pre>7097</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      MRI.setRegClass(Reg, TRI-&gt;getWaveMaskRegClass());</pre></td></tr><tr><td class='line-number'><a name='L7098' href='#L7098'><pre>7098</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L7099' href='#L7099'><pre>7099</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L7100' href='#L7100'><pre>7100</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7101' href='#L7101'><pre>7101</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L7102' href='#L7102'><pre>7102</pre></a></td><td class='covered-line'><pre>62</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L7103' href='#L7103'><pre>7103</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_addrspacecast_nonnull:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7103' href='#L7103'><span>7103:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7104' href='#L7104'><pre>7104</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    return legalizeAddrSpaceCast(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L7105' href='#L7105'><pre>7105</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_make_buffer_rsrc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7105' href='#L7105'><span>7105:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7106' href='#L7106'><pre>7106</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return legalizePointerAsRsrcIntrin(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L7107' href='#L7107'><pre>7107</pre></a></td><td class='covered-line'><pre>3.58k</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_kernarg_segment_ptr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7107' href='#L7107'><span>7107:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.58k</span>, <span class='None'>False</span>: <span class='covered-line'>29.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7108' href='#L7108'><pre>7108</pre></a></td><td class='covered-line'><pre>3.58k</pre></td><td class='code'><pre>    if (!AMDGPU::isKernel(B.getMF().getFunction().getCallingConv())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7108' href='#L7108'><span>7108:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>3.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7109' href='#L7109'><pre>7109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // This only makes sense to call in a kernel, so just lower to null.</pre></td></tr><tr><td class='line-number'><a name='L7110' href='#L7110'><pre>7110</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      B.buildConstant(MI.getOperand(0).getReg(), 0);</pre></td></tr><tr><td class='line-number'><a name='L7111' href='#L7111'><pre>7111</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L7112' href='#L7112'><pre>7112</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L7113' href='#L7113'><pre>7113</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L7114' href='#L7114'><pre>7114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7115' href='#L7115'><pre>7115</pre></a></td><td class='covered-line'><pre>3.58k</pre></td><td class='code'><pre>    return legalizePreloadedArgIntrin(</pre></td></tr><tr><td class='line-number'><a name='L7116' href='#L7116'><pre>7116</pre></a></td><td class='covered-line'><pre>3.58k</pre></td><td class='code'><pre>      MI, MRI, B, AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR);</pre></td></tr><tr><td class='line-number'><a name='L7117' href='#L7117'><pre>7117</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_implicitarg_ptr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7117' href='#L7117'><span>7117:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>29</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7118' href='#L7118'><pre>7118</pre></a></td><td class='covered-line'><pre>29</pre></td><td class='code'><pre>    return legalizeImplicitArgPtr(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L7119' href='#L7119'><pre>7119</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_workitem_id_x:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7119' href='#L7119'><span>7119:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.13k</span>, <span class='None'>False</span>: <span class='covered-line'>31.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7120' href='#L7120'><pre>7120</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>    return legalizeWorkitemIDIntrinsic(MI, MRI, B, 0,</pre></td></tr><tr><td class='line-number'><a name='L7121' href='#L7121'><pre>7121</pre></a></td><td class='covered-line'><pre>1.13k</pre></td><td class='code'><pre>                                       AMDGPUFunctionArgInfo::WORKITEM_ID_X);</pre></td></tr><tr><td class='line-number'><a name='L7122' href='#L7122'><pre>7122</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_workitem_id_y:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7122' href='#L7122'><span>7122:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7123' href='#L7123'><pre>7123</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>    return legalizeWorkitemIDIntrinsic(MI, MRI, B, 1,</pre></td></tr><tr><td class='line-number'><a name='L7124' href='#L7124'><pre>7124</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>                                       AMDGPUFunctionArgInfo::WORKITEM_ID_Y);</pre></td></tr><tr><td class='line-number'><a name='L7125' href='#L7125'><pre>7125</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_workitem_id_z:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7125' href='#L7125'><span>7125:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7126' href='#L7126'><pre>7126</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    return legalizeWorkitemIDIntrinsic(MI, MRI, B, 2,</pre></td></tr><tr><td class='line-number'><a name='L7127' href='#L7127'><pre>7127</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>                                       AMDGPUFunctionArgInfo::WORKITEM_ID_Z);</pre></td></tr><tr><td class='line-number'><a name='L7128' href='#L7128'><pre>7128</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_workgroup_id_x:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7128' href='#L7128'><span>7128:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>50</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7129' href='#L7129'><pre>7129</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>    return legalizePreloadedArgIntrin(MI, MRI, B,</pre></td></tr><tr><td class='line-number'><a name='L7130' href='#L7130'><pre>7130</pre></a></td><td class='covered-line'><pre>50</pre></td><td class='code'><pre>                                      AMDGPUFunctionArgInfo::WORKGROUP_ID_X);</pre></td></tr><tr><td class='line-number'><a name='L7131' href='#L7131'><pre>7131</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_workgroup_id_y:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7131' href='#L7131'><span>7131:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7132' href='#L7132'><pre>7132</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>    return legalizePreloadedArgIntrin(MI, MRI, B,</pre></td></tr><tr><td class='line-number'><a name='L7133' href='#L7133'><pre>7133</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>                                      AMDGPUFunctionArgInfo::WORKGROUP_ID_Y);</pre></td></tr><tr><td class='line-number'><a name='L7134' href='#L7134'><pre>7134</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_workgroup_id_z:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7134' href='#L7134'><span>7134:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7135' href='#L7135'><pre>7135</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    return legalizePreloadedArgIntrin(MI, MRI, B,</pre></td></tr><tr><td class='line-number'><a name='L7136' href='#L7136'><pre>7136</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>                                      AMDGPUFunctionArgInfo::WORKGROUP_ID_Z);</pre></td></tr><tr><td class='line-number'><a name='L7137' href='#L7137'><pre>7137</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_wave_id:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7137' href='#L7137'><span>7137:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7138' href='#L7138'><pre>7138</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    return legalizeWaveID(MI, B);</pre></td></tr><tr><td class='line-number'><a name='L7139' href='#L7139'><pre>7139</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Intrinsic::amdgcn_lds_kernel_id:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7139' href='#L7139'><span>7139:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7140' href='#L7140'><pre>7140</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    return legalizePreloadedArgIntrin(MI, MRI, B,</span></pre></td></tr><tr><td class='line-number'><a name='L7141' href='#L7141'><pre>7141</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>                                      AMDGPUFunctionArgInfo::LDS_KERNEL_ID)</span>;</pre></td></tr><tr><td class='line-number'><a name='L7142' href='#L7142'><pre>7142</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_dispatch_ptr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7142' href='#L7142'><span>7142:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7143' href='#L7143'><pre>7143</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return legalizePreloadedArgIntrin(MI, MRI, B,</pre></td></tr><tr><td class='line-number'><a name='L7144' href='#L7144'><pre>7144</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                                      AMDGPUFunctionArgInfo::DISPATCH_PTR);</pre></td></tr><tr><td class='line-number'><a name='L7145' href='#L7145'><pre>7145</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_queue_ptr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7145' href='#L7145'><span>7145:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7146' href='#L7146'><pre>7146</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>    return legalizePreloadedArgIntrin(MI, MRI, B,</pre></td></tr><tr><td class='line-number'><a name='L7147' href='#L7147'><pre>7147</pre></a></td><td class='covered-line'><pre>19</pre></td><td class='code'><pre>                                      AMDGPUFunctionArgInfo::QUEUE_PTR);</pre></td></tr><tr><td class='line-number'><a name='L7148' href='#L7148'><pre>7148</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_implicit_buffer_ptr:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7148' href='#L7148'><span>7148:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7149' href='#L7149'><pre>7149</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return legalizePreloadedArgIntrin(</pre></td></tr><tr><td class='line-number'><a name='L7150' href='#L7150'><pre>7150</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      MI, MRI, B, AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR);</pre></td></tr><tr><td class='line-number'><a name='L7151' href='#L7151'><pre>7151</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_dispatch_id:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7151' href='#L7151'><span>7151:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7152' href='#L7152'><pre>7152</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>    return legalizePreloadedArgIntrin(MI, MRI, B,</pre></td></tr><tr><td class='line-number'><a name='L7153' href='#L7153'><pre>7153</pre></a></td><td class='covered-line'><pre>14</pre></td><td class='code'><pre>                                      AMDGPUFunctionArgInfo::DISPATCH_ID);</pre></td></tr><tr><td class='line-number'><a name='L7154' href='#L7154'><pre>7154</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Intrinsic::r600_read_ngroups_x:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7154' href='#L7154'><span>7154:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7155' href='#L7155'><pre>7155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Emit error for hsa</pre></td></tr><tr><td class='line-number'><a name='L7156' href='#L7156'><pre>7156</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return legalizeKernargMemParameter(MI, B,</pre></td></tr><tr><td class='line-number'><a name='L7157' href='#L7157'><pre>7157</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                                       SI::KernelInputOffsets::NGROUPS_X);</pre></td></tr><tr><td class='line-number'><a name='L7158' href='#L7158'><pre>7158</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Intrinsic::r600_read_ngroups_y:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7158' href='#L7158'><span>7158:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7159' href='#L7159'><pre>7159</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return legalizeKernargMemParameter(MI, B,</pre></td></tr><tr><td class='line-number'><a name='L7160' href='#L7160'><pre>7160</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                                       SI::KernelInputOffsets::NGROUPS_Y);</pre></td></tr><tr><td class='line-number'><a name='L7161' href='#L7161'><pre>7161</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Intrinsic::r600_read_ngroups_z:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7161' href='#L7161'><span>7161:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7162' href='#L7162'><pre>7162</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return legalizeKernargMemParameter(MI, B,</pre></td></tr><tr><td class='line-number'><a name='L7163' href='#L7163'><pre>7163</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>                                       SI::KernelInputOffsets::NGROUPS_Z);</pre></td></tr><tr><td class='line-number'><a name='L7164' href='#L7164'><pre>7164</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Intrinsic::r600_read_local_size_x:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7164' href='#L7164'><span>7164:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7165' href='#L7165'><pre>7165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Could insert G_ASSERT_ZEXT from s16</pre></td></tr><tr><td class='line-number'><a name='L7166' href='#L7166'><pre>7166</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return legalizeKernargMemParameter(MI, B, SI::KernelInputOffsets::LOCAL_SIZE_X);</pre></td></tr><tr><td class='line-number'><a name='L7167' href='#L7167'><pre>7167</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Intrinsic::r600_read_local_size_y:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7167' href='#L7167'><span>7167:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7168' href='#L7168'><pre>7168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Could insert G_ASSERT_ZEXT from s16</pre></td></tr><tr><td class='line-number'><a name='L7169' href='#L7169'><pre>7169</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return legalizeKernargMemParameter(MI, B,  SI::KernelInputOffsets::LOCAL_SIZE_Y);</pre></td></tr><tr><td class='line-number'><a name='L7170' href='#L7170'><pre>7170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // TODO: Could insert G_ASSERT_ZEXT from s16</pre></td></tr><tr><td class='line-number'><a name='L7171' href='#L7171'><pre>7171</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Intrinsic::r600_read_local_size_z:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7171' href='#L7171'><span>7171:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7172' href='#L7172'><pre>7172</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return legalizeKernargMemParameter(MI, B, SI::KernelInputOffsets::LOCAL_SIZE_Z);</pre></td></tr><tr><td class='line-number'><a name='L7173' href='#L7173'><pre>7173</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Intrinsic::r600_read_global_size_x:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7173' href='#L7173'><span>7173:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7174' href='#L7174'><pre>7174</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return legalizeKernargMemParameter(MI, B, SI::KernelInputOffsets::GLOBAL_SIZE_X);</pre></td></tr><tr><td class='line-number'><a name='L7175' href='#L7175'><pre>7175</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Intrinsic::r600_read_global_size_y:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7175' href='#L7175'><span>7175:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7176' href='#L7176'><pre>7176</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return legalizeKernargMemParameter(MI, B, SI::KernelInputOffsets::GLOBAL_SIZE_Y);</pre></td></tr><tr><td class='line-number'><a name='L7177' href='#L7177'><pre>7177</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>  case Intrinsic::r600_read_global_size_z:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7177' href='#L7177'><span>7177:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7178' href='#L7178'><pre>7178</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>    return legalizeKernargMemParameter(MI, B, SI::KernelInputOffsets::GLOBAL_SIZE_Z);</pre></td></tr><tr><td class='line-number'><a name='L7179' href='#L7179'><pre>7179</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_fdiv_fast:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7179' href='#L7179'><span>7179:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7180' href='#L7180'><pre>7180</pre></a></td><td class='covered-line'><pre>25</pre></td><td class='code'><pre>    return legalizeFDIVFastIntrin(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L7181' href='#L7181'><pre>7181</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_is_shared:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7181' href='#L7181'><span>7181:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7182' href='#L7182'><pre>7182</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    return legalizeIsAddrSpace(MI, MRI, B, AMDGPUAS::LOCAL_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L7183' href='#L7183'><pre>7183</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_is_private:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7183' href='#L7183'><span>7183:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7184' href='#L7184'><pre>7184</pre></a></td><td class='covered-line'><pre>15</pre></td><td class='code'><pre>    return legalizeIsAddrSpace(MI, MRI, B, AMDGPUAS::PRIVATE_ADDRESS);</pre></td></tr><tr><td class='line-number'><a name='L7185' href='#L7185'><pre>7185</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_wavefrontsize: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7185' href='#L7185'><span>7185:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7186' href='#L7186'><pre>7186</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    B.buildConstant(MI.getOperand(0), ST.getWavefrontSize());</pre></td></tr><tr><td class='line-number'><a name='L7187' href='#L7187'><pre>7187</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    MI.eraseFromParent();</pre></td></tr><tr><td class='line-number'><a name='L7188' href='#L7188'><pre>7188</pre></a></td><td class='covered-line'><pre>3</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L7189' href='#L7189'><pre>7189</pre></a></td><td class='covered-line'><pre>3.58k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L7190' href='#L7190'><pre>7190</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_s_buffer_load:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7190' href='#L7190'><span>7190:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>409</span>, <span class='None'>False</span>: <span class='covered-line'>32.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7191' href='#L7191'><pre>7191</pre></a></td><td class='covered-line'><pre>409</pre></td><td class='code'><pre>    return legalizeSBufferLoad(Helper, MI);</pre></td></tr><tr><td class='line-number'><a name='L7192' href='#L7192'><pre>7192</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_store:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7192' href='#L7192'><span>7192:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>32.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7193' href='#L7193'><pre>7193</pre></a></td><td class='covered-line'><pre>170</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_store:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7193' href='#L7193'><span>7193:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>93</span>, <span class='None'>False</span>: <span class='covered-line'>32.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7194' href='#L7194'><pre>7194</pre></a></td><td class='covered-line'><pre>201</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_store:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7194' href='#L7194'><span>7194:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>31</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7195' href='#L7195'><pre>7195</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_store:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7195' href='#L7195'><span>7195:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7196' href='#L7196'><pre>7196</pre></a></td><td class='covered-line'><pre>221</pre></td><td class='code'><pre>    return legalizeBufferStore(MI, MRI, B, false, false);</pre></td></tr><tr><td class='line-number'><a name='L7197' href='#L7197'><pre>7197</pre></a></td><td class='covered-line'><pre>69</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_store_format:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7197' href='#L7197'><span>7197:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>69</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7198' href='#L7198'><pre>7198</pre></a></td><td class='covered-line'><pre>115</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_store_format:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7198' href='#L7198'><span>7198:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7199' href='#L7199'><pre>7199</pre></a></td><td class='covered-line'><pre>145</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_store_format:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7199' href='#L7199'><span>7199:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7200' href='#L7200'><pre>7200</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_store_format:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7200' href='#L7200'><span>7200:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7201' href='#L7201'><pre>7201</pre></a></td><td class='covered-line'><pre>164</pre></td><td class='code'><pre>    return legalizeBufferStore(MI, MRI, B, false, true);</pre></td></tr><tr><td class='line-number'><a name='L7202' href='#L7202'><pre>7202</pre></a></td><td class='covered-line'><pre>135</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_tbuffer_store:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7202' href='#L7202'><span>7202:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135</span>, <span class='None'>False</span>: <span class='covered-line'>32.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7203' href='#L7203'><pre>7203</pre></a></td><td class='covered-line'><pre>213</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_tbuffer_store:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7203' href='#L7203'><span>7203:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>32.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7204' href='#L7204'><pre>7204</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_tbuffer_store:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7204' href='#L7204'><span>7204:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7205' href='#L7205'><pre>7205</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_tbuffer_store:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7205' href='#L7205'><span>7205:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7206' href='#L7206'><pre>7206</pre></a></td><td class='covered-line'><pre>217</pre></td><td class='code'><pre>    return legalizeBufferStore(MI, MRI, B, true, true);</pre></td></tr><tr><td class='line-number'><a name='L7207' href='#L7207'><pre>7207</pre></a></td><td class='covered-line'><pre>156</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_load:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7207' href='#L7207'><span>7207:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>156</span>, <span class='None'>False</span>: <span class='covered-line'>32.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7208' href='#L7208'><pre>7208</pre></a></td><td class='covered-line'><pre>218</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_load:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7208' href='#L7208'><span>7208:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7209' href='#L7209'><pre>7209</pre></a></td><td class='covered-line'><pre>264</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_load:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7209' href='#L7209'><span>7209:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7210' href='#L7210'><pre>7210</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_load:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7210' href='#L7210'><span>7210:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7211' href='#L7211'><pre>7211</pre></a></td><td class='covered-line'><pre>292</pre></td><td class='code'><pre>    return legalizeBufferLoad(MI, MRI, B, false, false);</pre></td></tr><tr><td class='line-number'><a name='L7212' href='#L7212'><pre>7212</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_load_format:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7212' href='#L7212'><span>7212:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7213' href='#L7213'><pre>7213</pre></a></td><td class='covered-line'><pre>43</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_load_format:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7213' href='#L7213'><span>7213:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7214' href='#L7214'><pre>7214</pre></a></td><td class='covered-line'><pre>109</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_load_format:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7214' href='#L7214'><span>7214:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7215' href='#L7215'><pre>7215</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_load_format:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7215' href='#L7215'><span>7215:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7216' href='#L7216'><pre>7216</pre></a></td><td class='covered-line'><pre>131</pre></td><td class='code'><pre>    return legalizeBufferLoad(MI, MRI, B, true, false);</pre></td></tr><tr><td class='line-number'><a name='L7217' href='#L7217'><pre>7217</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_tbuffer_load:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7217' href='#L7217'><span>7217:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7218' href='#L7218'><pre>7218</pre></a></td><td class='covered-line'><pre>102</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_tbuffer_load:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7218' href='#L7218'><span>7218:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7219' href='#L7219'><pre>7219</pre></a></td><td class='covered-line'><pre>179</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_tbuffer_load:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7219' href='#L7219'><span>7219:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>32.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7220' href='#L7220'><pre>7220</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_tbuffer_load:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7220' href='#L7220'><span>7220:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7221' href='#L7221'><pre>7221</pre></a></td><td class='covered-line'><pre>224</pre></td><td class='code'><pre>    return legalizeBufferLoad(MI, MRI, B, true, true);</pre></td></tr><tr><td class='line-number'><a name='L7222' href='#L7222'><pre>7222</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>case Intrinsic::amdgcn_raw_buffer_atomic_swap:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7222' href='#L7222'><span>7222:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7223' href='#L7223'><pre>7223</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_raw_ptr_buffer_atomic_swap:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7223' href='#L7223'><span>7223:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7224' href='#L7224'><pre>7224</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_buffer_atomic_swap:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7224' href='#L7224'><span>7224:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7225' href='#L7225'><pre>7225</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>  </span><span class='red'>case Intrinsic::amdgcn_struct_ptr_buffer_atomic_swap:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7225' href='#L7225'><span>7225:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7226' href='#L7226'><pre>7226</pre></a></td><td class='covered-line'><pre>16</pre></td><td class='code'><pre><span class='red'>  </span>case Intrinsic::amdgcn_raw_buffer_atomic_add:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7226' href='#L7226'><span>7226:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7227' href='#L7227'><pre>7227</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_add:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7227' href='#L7227'><span>7227:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7228' href='#L7228'><pre>7228</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_add:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7228' href='#L7228'><span>7228:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7229' href='#L7229'><pre>7229</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_add:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7229' href='#L7229'><span>7229:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7230' href='#L7230'><pre>7230</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_sub:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7230' href='#L7230'><span>7230:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7231' href='#L7231'><pre>7231</pre></a></td><td class='covered-line'><pre>49</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_sub:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7231' href='#L7231'><span>7231:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7232' href='#L7232'><pre>7232</pre></a></td><td class='covered-line'><pre>51</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_sub:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7232' href='#L7232'><span>7232:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7233' href='#L7233'><pre>7233</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_sub:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7233' href='#L7233'><span>7233:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7234' href='#L7234'><pre>7234</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_smin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7234' href='#L7234'><span>7234:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7235' href='#L7235'><pre>7235</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_smin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7235' href='#L7235'><span>7235:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7236' href='#L7236'><pre>7236</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_smin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7236' href='#L7236'><span>7236:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7237' href='#L7237'><pre>7237</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_smin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7237' href='#L7237'><span>7237:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7238' href='#L7238'><pre>7238</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_umin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7238' href='#L7238'><span>7238:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7239' href='#L7239'><pre>7239</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_umin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7239' href='#L7239'><span>7239:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7240' href='#L7240'><pre>7240</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_umin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7240' href='#L7240'><span>7240:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7241' href='#L7241'><pre>7241</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_umin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7241' href='#L7241'><span>7241:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7242' href='#L7242'><pre>7242</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_smax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7242' href='#L7242'><span>7242:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7243' href='#L7243'><pre>7243</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_smax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7243' href='#L7243'><span>7243:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7244' href='#L7244'><pre>7244</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_smax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7244' href='#L7244'><span>7244:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7245' href='#L7245'><pre>7245</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_smax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7245' href='#L7245'><span>7245:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7246' href='#L7246'><pre>7246</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_umax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7246' href='#L7246'><span>7246:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7247' href='#L7247'><pre>7247</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_umax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7247' href='#L7247'><span>7247:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7248' href='#L7248'><pre>7248</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_umax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7248' href='#L7248'><span>7248:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7249' href='#L7249'><pre>7249</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_umax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7249' href='#L7249'><span>7249:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7250' href='#L7250'><pre>7250</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_and:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7250' href='#L7250'><span>7250:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7251' href='#L7251'><pre>7251</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_and:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7251' href='#L7251'><span>7251:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7252' href='#L7252'><pre>7252</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_and:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7252' href='#L7252'><span>7252:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7253' href='#L7253'><pre>7253</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_and:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7253' href='#L7253'><span>7253:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7254' href='#L7254'><pre>7254</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_or:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7254' href='#L7254'><span>7254:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7255' href='#L7255'><pre>7255</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_or:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7255' href='#L7255'><span>7255:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7256' href='#L7256'><pre>7256</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_or:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7256' href='#L7256'><span>7256:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7257' href='#L7257'><pre>7257</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_or:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7257' href='#L7257'><span>7257:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7258' href='#L7258'><pre>7258</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_xor:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7258' href='#L7258'><span>7258:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7259' href='#L7259'><pre>7259</pre></a></td><td class='covered-line'><pre>53</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_xor:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7259' href='#L7259'><span>7259:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7260' href='#L7260'><pre>7260</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_xor:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7260' href='#L7260'><span>7260:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7261' href='#L7261'><pre>7261</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_xor:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7261' href='#L7261'><span>7261:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7262' href='#L7262'><pre>7262</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_inc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7262' href='#L7262'><span>7262:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7263' href='#L7263'><pre>7263</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_inc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7263' href='#L7263'><span>7263:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7264' href='#L7264'><pre>7264</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_inc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7264' href='#L7264'><span>7264:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7265' href='#L7265'><pre>7265</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_inc:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7265' href='#L7265'><span>7265:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7266' href='#L7266'><pre>7266</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_dec:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7266' href='#L7266'><span>7266:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7267' href='#L7267'><pre>7267</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_dec:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7267' href='#L7267'><span>7267:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7268' href='#L7268'><pre>7268</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_dec:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7268' href='#L7268'><span>7268:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7269' href='#L7269'><pre>7269</pre></a></td><td class='covered-line'><pre>57</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_dec:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7269' href='#L7269'><span>7269:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7270' href='#L7270'><pre>7270</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_cmpswap:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7270' href='#L7270'><span>7270:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7271' href='#L7271'><pre>7271</pre></a></td><td class='covered-line'><pre>87</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_cmpswap:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7271' href='#L7271'><span>7271:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7272' href='#L7272'><pre>7272</pre></a></td><td class='covered-line'><pre>107</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_cmpswap:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7272' href='#L7272'><span>7272:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7273' href='#L7273'><pre>7273</pre></a></td><td class='covered-line'><pre>117</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_cmpswap:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7273' href='#L7273'><span>7273:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7274' href='#L7274'><pre>7274</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_fmin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7274' href='#L7274'><span>7274:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7275' href='#L7275'><pre>7275</pre></a></td><td class='covered-line'><pre>186</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_fmin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7275' href='#L7275'><span>7275:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7276' href='#L7276'><pre>7276</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_fmin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7276' href='#L7276'><span>7276:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7277' href='#L7277'><pre>7277</pre></a></td><td class='covered-line'><pre>198</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_fmin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7277' href='#L7277'><span>7277:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7278' href='#L7278'><pre>7278</pre></a></td><td class='covered-line'><pre>234</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_fmax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7278' href='#L7278'><span>7278:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>36</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7279' href='#L7279'><pre>7279</pre></a></td><td class='covered-line'><pre>267</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_fmax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7279' href='#L7279'><span>7279:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7280' href='#L7280'><pre>7280</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_fmax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7280' href='#L7280'><span>7280:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7281' href='#L7281'><pre>7281</pre></a></td><td class='covered-line'><pre>279</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_fmax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7281' href='#L7281'><span>7281:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7282' href='#L7282'><pre>7282</pre></a></td><td class='covered-line'><pre>347</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_fadd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7282' href='#L7282'><span>7282:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7283' href='#L7283'><pre>7283</pre></a></td><td class='covered-line'><pre>411</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_fadd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7283' href='#L7283'><span>7283:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7284' href='#L7284'><pre>7284</pre></a></td><td class='covered-line'><pre>477</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_fadd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7284' href='#L7284'><span>7284:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>66</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7285' href='#L7285'><pre>7285</pre></a></td><td class='covered-line'><pre>541</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_fadd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7285' href='#L7285'><span>7285:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>64</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7286' href='#L7286'><pre>7286</pre></a></td><td class='covered-line'><pre>543</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_buffer_atomic_fadd_v2bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7286' href='#L7286'><span>7286:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7287' href='#L7287'><pre>7287</pre></a></td><td class='covered-line'><pre>543</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_raw_ptr_buffer_atomic_fadd_v2bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7287' href='#L7287'><span>7287:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7288' href='#L7288'><pre>7288</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_buffer_atomic_fadd_v2bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7288' href='#L7288'><span>7288:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7289' href='#L7289'><pre>7289</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_struct_ptr_buffer_atomic_fadd_v2bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7289' href='#L7289'><span>7289:3</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7290' href='#L7290'><pre>7290</pre></a></td><td class='covered-line'><pre>545</pre></td><td class='code'><pre>    return legalizeBufferAtomic(MI, B, IntrID);</pre></td></tr><tr><td class='line-number'><a name='L7291' href='#L7291'><pre>7291</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_rsq_clamp:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7291' href='#L7291'><span>7291:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7292' href='#L7292'><pre>7292</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    return legalizeRsqClampIntrinsic(MI, MRI, B);</pre></td></tr><tr><td class='line-number'><a name='L7293' href='#L7293'><pre>7293</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_fadd:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7293' href='#L7293'><span>7293:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7294' href='#L7294'><pre>7294</pre></a></td><td class='covered-line'><pre>120</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_fmin:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7294' href='#L7294'><span>7294:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7295' href='#L7295'><pre>7295</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_ds_fmax:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7295' href='#L7295'><span>7295:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7296' href='#L7296'><pre>7296</pre></a></td><td class='covered-line'><pre>192</pre></td><td class='code'><pre>    return legalizeDSAtomicFPIntrinsic(Helper, MI, IntrID);</pre></td></tr><tr><td class='line-number'><a name='L7297' href='#L7297'><pre>7297</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_image_bvh_intersect_ray:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7297' href='#L7297'><span>7297:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>42</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7298' href='#L7298'><pre>7298</pre></a></td><td class='covered-line'><pre>42</pre></td><td class='code'><pre>    return legalizeBVHIntrinsic(MI, B);</pre></td></tr><tr><td class='line-number'><a name='L7299' href='#L7299'><pre>7299</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_swmmac_f16_16x16x32_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7299' href='#L7299'><span>7299:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7300' href='#L7300'><pre>7300</pre></a></td><td class='covered-line'><pre>40</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_swmmac_bf16_16x16x32_bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7300' href='#L7300'><span>7300:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7301' href='#L7301'><pre>7301</pre></a></td><td class='covered-line'><pre>56</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_swmmac_f32_16x16x32_bf16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7301' href='#L7301'><span>7301:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7302' href='#L7302'><pre>7302</pre></a></td><td class='covered-line'><pre>80</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_swmmac_f32_16x16x32_f16:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7302' href='#L7302'><span>7302:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7303' href='#L7303'><pre>7303</pre></a></td><td class='covered-line'><pre>96</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_swmmac_f32_16x16x32_fp8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7303' href='#L7303'><span>7303:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7304' href='#L7304'><pre>7304</pre></a></td><td class='covered-line'><pre>112</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_swmmac_f32_16x16x32_fp8_bf8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7304' href='#L7304'><span>7304:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7305' href='#L7305'><pre>7305</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_swmmac_f32_16x16x32_bf8_fp8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7305' href='#L7305'><span>7305:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7306' href='#L7306'><pre>7306</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_swmmac_f32_16x16x32_bf8_bf8: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7306' href='#L7306'><span>7306:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7307' href='#L7307'><pre>7307</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>    Register Index = MI.getOperand(5).getReg();</pre></td></tr><tr><td class='line-number'><a name='L7308' href='#L7308'><pre>7308</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>    LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L7309' href='#L7309'><pre>7309</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>    if (MRI.getType(Index) != S32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7309' href='#L7309'><span>7309:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>72</span>, <span class='None'>False</span>: <span class='covered-line'>72</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7310' href='#L7310'><pre>7310</pre></a></td><td class='covered-line'><pre>72</pre></td><td class='code'><pre>      MI.getOperand(5).setReg(B.buildAnyExt(S32, Index).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L7311' href='#L7311'><pre>7311</pre></a></td><td class='covered-line'><pre>144</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L7312' href='#L7312'><pre>7312</pre></a></td><td class='covered-line'><pre>128</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L7313' href='#L7313'><pre>7313</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_swmmac_i32_16x16x32_iu4:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7313' href='#L7313'><span>7313:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7314' href='#L7314'><pre>7314</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_swmmac_i32_16x16x32_iu8:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7314' href='#L7314'><span>7314:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>28</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7315' href='#L7315'><pre>7315</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_swmmac_i32_16x16x64_iu4: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7315' href='#L7315'><span>7315:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>32.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7316' href='#L7316'><pre>7316</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    Register Index = MI.getOperand(7).getReg();</pre></td></tr><tr><td class='line-number'><a name='L7317' href='#L7317'><pre>7317</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    LLT S32 = LLT::scalar(32);</pre></td></tr><tr><td class='line-number'><a name='L7318' href='#L7318'><pre>7318</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    if (MRI.getType(Index) != S32)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7318' href='#L7318'><span>7318:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32</span>, <span class='None'>False</span>: <span class='covered-line'>36</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7319' href='#L7319'><pre>7319</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>      MI.getOperand(7).setReg(B.buildAnyExt(S32, Index).getReg(0));</pre></td></tr><tr><td class='line-number'><a name='L7320' href='#L7320'><pre>7320</pre></a></td><td class='covered-line'><pre>68</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L7321' href='#L7321'><pre>7321</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L7322' href='#L7322'><pre>7322</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>  case Intrinsic::amdgcn_fmed3: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7322' href='#L7322'><span>7322:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>76</span>, <span class='None'>False</span>: <span class='covered-line'>32.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7323' href='#L7323'><pre>7323</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    GISelChangeObserver &amp;Observer = Helper.Observer;</pre></td></tr><tr><td class='line-number'><a name='L7324' href='#L7324'><pre>7324</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7325' href='#L7325'><pre>7325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // FIXME: This is to workaround the inability of tablegen match combiners to</pre></td></tr><tr><td class='line-number'><a name='L7326' href='#L7326'><pre>7326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // match intrinsics in patterns.</pre></td></tr><tr><td class='line-number'><a name='L7327' href='#L7327'><pre>7327</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    Observer.changingInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L7328' href='#L7328'><pre>7328</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    MI.setDesc(B.getTII().get(AMDGPU::G_AMDGPU_FMED3));</pre></td></tr><tr><td class='line-number'><a name='L7329' href='#L7329'><pre>7329</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    MI.removeOperand(1);</pre></td></tr><tr><td class='line-number'><a name='L7330' href='#L7330'><pre>7330</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    Observer.changedInstr(MI);</pre></td></tr><tr><td class='line-number'><a name='L7331' href='#L7331'><pre>7331</pre></a></td><td class='covered-line'><pre>76</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L7332' href='#L7332'><pre>7332</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L7333' href='#L7333'><pre>7333</pre></a></td><td class='covered-line'><pre>24.3k</pre></td><td class='code'><pre>  default: {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7333' href='#L7333'><span>7333:3</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.3k</span>, <span class='None'>False</span>: <span class='covered-line'>8.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7334' href='#L7334'><pre>7334</pre></a></td><td class='covered-line'><pre>24.3k</pre></td><td class='code'><pre>    if (const AMDGPU::ImageDimIntrinsicInfo *ImageDimIntr =</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L7334' href='#L7334'><span>7334:46</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.90k</span>, <span class='None'>False</span>: <span class='covered-line'>22.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L7335' href='#L7335'><pre>7335</pre></a></td><td class='covered-line'><pre>24.3k</pre></td><td class='code'><pre>            AMDGPU::getImageDimIntrinsicInfo(IntrID))</pre></td></tr><tr><td class='line-number'><a name='L7336' href='#L7336'><pre>7336</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      return legalizeImageIntrinsic(MI, B, Helper.Observer, ImageDimIntr);</pre></td></tr><tr><td class='line-number'><a name='L7337' href='#L7337'><pre>7337</pre></a></td><td class='covered-line'><pre>22.4k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L7338' href='#L7338'><pre>7338</pre></a></td><td class='covered-line'><pre>24.3k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L7339' href='#L7339'><pre>7339</pre></a></td><td class='covered-line'><pre>32.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L7340' href='#L7340'><pre>7340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L7341' href='#L7341'><pre>7341</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L7342' href='#L7342'><pre>7342</pre></a></td><td class='covered-line'><pre>32.6k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>