<root><simulation><result_generated_time />2023-05-24 01:16:47<layer><layer_spec />{'B': 1, 'K': 64, 'C': 384, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />4816896<total_data_size_element />{'W': 24576, 'I': 75264, 'O': 12544}<total_data_reuse />{'W': 196, 'I': 64.0, 'O': 384}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('C', 4), ('OX', 7), ('OY', 7)], [('C', 12), ('K', 2), ('K', 2)], []]<I />[[('OY', 2), ('OX', 2), ('C', 4)], [('OX', 7), ('OY', 7), ('C', 12), ('K', 2), ('K', 2)], []]<O />[[('OY', 2), ('OX', 2), ('C', 4)], [('OX', 7), ('OY', 7), ('C', 12), ('K', 2), ('K', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [16.0, 1.0, 4.0, 1.0], 'O': [8.0, 4, 12, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 196608, 196608], 'I': [128, 602112, 602112], 'O': [32, 100352, 100352], 'O_partial': [32, 100352, 0], 'O_final': [0, 0, 100352]}<actual_mem_utilization_individual />{'W': [0.06, 0.02, 0.0], 'I': [0.25, 0.07, 0.0], 'O': [0.06, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.11, 0.0], 'I': [0.25, 0.11, 0.0], 'O': [0.06, 0.11, 0.0]}<effective_mem_size_bit />{'W': [32, 16384, 196608], 'I': [32, 602112, 602112], 'O': [32, 50176, 100352], 'O_partial': [32, 50176, 0], 'O_final': [0, 0, 100352]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1204224, 24576], [24576, 24576], [24576, 0]]<I />[[301056, 301056], [301056, 75264], [75264, 0]]<O />[[(589568, 602112), (150528, 137984)], [(137984, 150528), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(589568, 602112), (150528, 137984)], [(137984, 150528), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[150528, 3072], [1536, 1536], [96, 0]]<I />[[37632, 37632], [18816, 4704], [294, 0]]<O />[[(73696, 75264), (18816, 17248)], [(8624, 9408), (784, 0)], [(0, 49), (0, 0)]]<O_partial />[([73696, 75264], [18816, 17248]), ([8624, 9408], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [784, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />4816896<idle />0</mac_count></basic_info><energy><total_energy />10531608.9<mem_energy_breakdown><W />[51.7, 76.1, 127.9]<I />[26.4, 604.5, 391.6]<O />[64.8, 466.1, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />10529734.7<idle_MAC />0.0<total />10529734.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8576<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8576<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />43880<latency_cycle_without_data_loading />37632<ideal_computing_cycle />37632<data_loading><load_cycle_total />6248<load_cycle_individual />{'W': [32, 1536, 0], 'I': [8, 4704, 0]}<load_cycle_combined />{'W': 1536, 'I': 4704}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-37631], [-36848, -35344], [-37632, -37632]], 'I': [[-37631], [-32914, -18808], [-37632, -37632]], 'O': [[-37632], [-37632, -28224], [-36848, -37583]]}<mem_stall_cycle_shared />{'W': [[-37631], [-36848, 0], [0, 0]], 'I': [[-37631], [-32914, 0], [0, 0]], 'O': [[-37632], [-37632, -28224], [-36848, -37583]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 196608, 196608], 'I': [128, 602112, 602112], 'O': [32, 100352, 100352], 'O_partial': [32, 100352, 0], 'O_final': [0, 0, 100352]}<data_size_each_level_total />{'W': [4096, 196608, 196608], 'I': [1024, 602112, 602112], 'O': [512, 100352, 100352]}<loop_cycles_each_level />{'W': [784, 37632, 37632], 'I': [16, 37632, 37632], 'O': [16, 37632, 37632]}<top_ir_loop_size />{'W': [49, 1, 1], 'I': [1, 4, 1], 'O': [4, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [5.2, 5.2], [5.2, 5.2]], 'I': [[8.0, 8.0], [64.0, 16.0], [16.0, 16.0]], 'O': [[8.0, 2.0], [32.0, 2.7], [2.7, 2.7]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [256.0, 5.2], [5.2, 5.2]], 'I': [[8.0, 8.0], [64.0, 64.0], [64.0, 16.0]], 'O': [[8.0, 8.0], [128.0, 2.7], [2.7, 2.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [5.2, 5.2], [5.2, 0]], 'I': [[8.0, 8.0], [64.0, 16.0], [16.0, 0]], 'O': [[8.0, 2.0], [32.0, 2.7], [2.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [103.9, 53.2], [21.2, 2.7]], 'I': [[8.0, 8.0], [103.9, 53.2], [21.2, 2.7]], 'O': [[8.0, 2.0], [103.9, 53.2], [21.2, 2.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 37632], [784, 784, 48], [37632, 37632, 1]], 'I': [[1, 1, 37632], [16, 16, 2352], [37632, 37632, 1]], 'O': [[1, 1, 37632], [16, 16, 2352], [37632, 37632, 1]]}<trans_time_real />{'W': [[0, 1, 37632], [[0, 784, 48], [32, 784, 48]], [[1536, 37632, 1], [96, 37632, 1]]], 'I': [[0, 1, 37632], [[2, 16, 2352], [8, 16, 2352]], [[4704, 37632, 1], [294, 37632, 1]]], 'O': [[0, 1, 37632], [[0, 16, 2352], [4, 16, 2352]], [[784, 37632, 1], [49, 37632, 1]]]}<single_stall_cycle />{'W': [[-1], [-784, -752], [-36096, -37536]], 'I': [[-1], [-14, -8], [-32928, -37338]], 'O': [[-1], [-16, -12], [-36848, -37583]]}<single_stall_count />{'W': [37631, 47, 0], 'I': [37631, 2351, 0], 'O': [37632, 2352, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [784, 0]}, 1: {'W': [1504, 0], 'I': [18808, 0], 'O': [9408, 784]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-37632, -37632], [-36848, -37632]], 1: [[-7912, -37632], [-28224, -36848]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />3</simulation></root>