Reading netlist file: "C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\ddr3_ref_design.vg"
Parsing netlist file "C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\gwsynthesis\ddr3_ref_design.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\src\ddr3.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\pnr\ddr3_ref_design.power.html" completed
Generate file "C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\pnr\ddr3_ref_design.pin.html" completed
Generate file "C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\pnr\ddr3_ref_design.rpt.html" completed
Generate file "C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\pnr\ddr3_ref_design.rpt.txt" completed
Generate file "C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\pnr\ddr3_ref_design.vo" completed
Generate file "C:\Users\zh\Desktop\Project_ZH\9.GW2A-LC-LogicsPI\0.Doc\Gowin_DDR3\DDR3_MC_PHY_1vs2\project\impl\pnr\ddr3_ref_design.tr.html" completed
Wed Oct 30 15:49:51 2024

