#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe1197810 .scope module, "IDECODE" "IDECODE" 2 15;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "IF_ID_instrout"
    .port_info 1 /INPUT 32 "IF_ID_npcout"
    .port_info 2 /INPUT 5 "MEM_WB_rd"
    .port_info 3 /INPUT 1 "MEM_WB_regwrite"
    .port_info 4 /INPUT 32 "WB_mux5_writedata"
    .port_info 5 /OUTPUT 2 "wb_ctlout"
    .port_info 6 /OUTPUT 3 "m_ctlout"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "alusrc"
    .port_info 9 /OUTPUT 2 "aluop"
    .port_info 10 /OUTPUT 32 "npcout"
    .port_info 11 /OUTPUT 32 "rdata1out"
    .port_info 12 /OUTPUT 32 "rdata2out"
    .port_info 13 /OUTPUT 32 "s_extendout"
    .port_info 14 /OUTPUT 5 "instrout_2016"
    .port_info 15 /OUTPUT 5 "instrout_1511"
o0x7ff21e261188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe11df1d0_0 .net "IF_ID_instrout", 31 0, o0x7ff21e261188;  0 drivers
o0x7ff21e2602e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe11df2b0_0 .net "IF_ID_npcout", 31 0, o0x7ff21e2602e8;  0 drivers
o0x7ff21e260eb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffe11df3a0_0 .net "MEM_WB_rd", 4 0, o0x7ff21e260eb8;  0 drivers
o0x7ff21e260ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe11df4a0_0 .net "MEM_WB_regwrite", 0 0, o0x7ff21e260ee8;  0 drivers
o0x7ff21e260f78 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe11df570_0 .net "WB_mux5_writedata", 31 0, o0x7ff21e260f78;  0 drivers
v0x7fffe11df660_0 .net "aluop", 1 0, v0x7fffe11dcae0_0;  1 drivers
v0x7fffe11df730_0 .net "alusrc", 0 0, v0x7fffe11dcbe0_0;  1 drivers
v0x7fffe11df800_0 .net "ctlex_out", 3 0, v0x7fffe119aab0_0;  1 drivers
v0x7fffe11df8f0_0 .net "ctlm_out", 2 0, v0x7fffe11dc3b0_0;  1 drivers
v0x7fffe11dfa20_0 .net "ctlwb_out", 1 0, v0x7fffe11dc490_0;  1 drivers
v0x7fffe11dfb10_0 .net "instrout_1511", 4 0, v0x7fffe11dd070_0;  1 drivers
v0x7fffe11dfbb0_0 .net "instrout_2016", 4 0, v0x7fffe11dd150_0;  1 drivers
v0x7fffe11dfc50_0 .net "m_ctlout", 2 0, v0x7fffe11dd230_0;  1 drivers
v0x7fffe11dfcf0_0 .net "npcout", 31 0, v0x7fffe11dd3f0_0;  1 drivers
v0x7fffe11dfdc0_0 .net "rdata1out", 31 0, v0x7fffe11dd4d0_0;  1 drivers
v0x7fffe11dfe90_0 .net "rdata2out", 31 0, v0x7fffe11dd5b0_0;  1 drivers
v0x7fffe11dff60_0 .net "readdat1", 31 0, v0x7fffe11de110_0;  1 drivers
v0x7fffe11e0160_0 .net "readdat2", 31 0, v0x7fffe11de220_0;  1 drivers
v0x7fffe11e0270_0 .net "regdst", 0 0, v0x7fffe11dd850_0;  1 drivers
v0x7fffe11e0310_0 .net "s_extendout", 31 0, v0x7fffe11dd910_0;  1 drivers
v0x7fffe11e03b0_0 .net "signext_out", 31 0, v0x7fffe11defd0_0;  1 drivers
v0x7fffe11e04a0_0 .net "wb_ctlout", 1 0, v0x7fffe11ddad0_0;  1 drivers
L_0x7fffe11e31c0 .part o0x7ff21e261188, 26, 6;
L_0x7fffe11e3260 .part o0x7ff21e261188, 21, 5;
L_0x7fffe11e3350 .part o0x7ff21e261188, 16, 5;
L_0x7fffe11e33f0 .part o0x7ff21e261188, 0, 16;
L_0x7fffe11e34c0 .part o0x7ff21e261188, 16, 5;
L_0x7fffe11e3560 .part o0x7ff21e261188, 11, 5;
S_0x7fffe1199190 .scope module, "control2" "control" 2 36, 3 12 0, S_0x7fffe1197810;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 4 "EX"
    .port_info 2 /OUTPUT 3 "M"
    .port_info 3 /OUTPUT 2 "WB"
P_0x7fffe119a7d0 .param/l "BEQ" 0 3 22, C4<000100>;
P_0x7fffe119a810 .param/l "LW" 0 3 20, C4<100011>;
P_0x7fffe119a850 .param/l "NOP" 0 3 23, C4<100000>;
P_0x7fffe119a890 .param/l "RTYPE" 0 3 19, C4<000000>;
P_0x7fffe119a8d0 .param/l "SW" 0 3 21, C4<101011>;
v0x7fffe119aab0_0 .var "EX", 3 0;
v0x7fffe11dc3b0_0 .var "M", 2 0;
v0x7fffe11dc490_0 .var "WB", 1 0;
v0x7fffe11dc550_0 .net "opcode", 5 0, L_0x7fffe11e31c0;  1 drivers
E_0x7fffe11899a0 .event edge, v0x7fffe11dc550_0;
S_0x7fffe11dc6b0 .scope module, "id_ex2" "id_ex" 2 52, 4 9 0, S_0x7fffe1197810;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ctlwb_out"
    .port_info 1 /INPUT 3 "ctlm_out"
    .port_info 2 /INPUT 4 "ctlex_out"
    .port_info 3 /INPUT 32 "npc"
    .port_info 4 /INPUT 32 "readdat1"
    .port_info 5 /INPUT 32 "readdat2"
    .port_info 6 /INPUT 32 "signext_out"
    .port_info 7 /INPUT 5 "instr_2016"
    .port_info 8 /INPUT 5 "instr_1511"
    .port_info 9 /OUTPUT 2 "wb_ctlout"
    .port_info 10 /OUTPUT 3 "m_ctlout"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 1 "alusrc"
    .port_info 13 /OUTPUT 2 "aluop"
    .port_info 14 /OUTPUT 32 "npcout"
    .port_info 15 /OUTPUT 32 "rdata1out"
    .port_info 16 /OUTPUT 32 "rdata2out"
    .port_info 17 /OUTPUT 32 "s_extendout"
    .port_info 18 /OUTPUT 5 "instrout_2016"
    .port_info 19 /OUTPUT 5 "instrout_1511"
v0x7fffe11dcae0_0 .var "aluop", 1 0;
v0x7fffe11dcbe0_0 .var "alusrc", 0 0;
v0x7fffe11dcca0_0 .net "ctlex_out", 3 0, v0x7fffe119aab0_0;  alias, 1 drivers
v0x7fffe11dcd40_0 .net "ctlm_out", 2 0, v0x7fffe11dc3b0_0;  alias, 1 drivers
v0x7fffe11dcde0_0 .net "ctlwb_out", 1 0, v0x7fffe11dc490_0;  alias, 1 drivers
v0x7fffe11dced0_0 .net "instr_1511", 4 0, L_0x7fffe11e3560;  1 drivers
v0x7fffe11dcf90_0 .net "instr_2016", 4 0, L_0x7fffe11e34c0;  1 drivers
v0x7fffe11dd070_0 .var "instrout_1511", 4 0;
v0x7fffe11dd150_0 .var "instrout_2016", 4 0;
v0x7fffe11dd230_0 .var "m_ctlout", 2 0;
v0x7fffe11dd310_0 .net "npc", 31 0, o0x7ff21e2602e8;  alias, 0 drivers
v0x7fffe11dd3f0_0 .var "npcout", 31 0;
v0x7fffe11dd4d0_0 .var "rdata1out", 31 0;
v0x7fffe11dd5b0_0 .var "rdata2out", 31 0;
v0x7fffe11dd690_0 .net "readdat1", 31 0, v0x7fffe11de110_0;  alias, 1 drivers
v0x7fffe11dd770_0 .net "readdat2", 31 0, v0x7fffe11de220_0;  alias, 1 drivers
v0x7fffe11dd850_0 .var "regdst", 0 0;
v0x7fffe11dd910_0 .var "s_extendout", 31 0;
v0x7fffe11dd9f0_0 .net "signext_out", 31 0, v0x7fffe11defd0_0;  alias, 1 drivers
v0x7fffe11ddad0_0 .var "wb_ctlout", 1 0;
E_0x7fffe11874a0/0 .event edge, v0x7fffe11dc490_0, v0x7fffe11dc3b0_0, v0x7fffe119aab0_0, v0x7fffe11dd310_0;
E_0x7fffe11874a0/1 .event edge, v0x7fffe11dd690_0, v0x7fffe11dd770_0, v0x7fffe11dd9f0_0, v0x7fffe11dcf90_0;
E_0x7fffe11874a0/2 .event edge, v0x7fffe11dced0_0;
E_0x7fffe11874a0 .event/or E_0x7fffe11874a0/0, E_0x7fffe11874a0/1, E_0x7fffe11874a0/2;
S_0x7fffe11dde30 .scope module, "register2" "register" 2 41, 5 9 0, S_0x7fffe1197810;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs"
    .port_info 1 /INPUT 5 "rt"
    .port_info 2 /INPUT 5 "rd"
    .port_info 3 /INPUT 32 "writedata"
    .port_info 4 /INPUT 1 "regwrite"
    .port_info 5 /OUTPUT 32 "A"
    .port_info 6 /OUTPUT 32 "B"
v0x7fffe11de110_0 .var "A", 31 0;
v0x7fffe11de220_0 .var "B", 31 0;
v0x7fffe11de2f0 .array "REG", 31 0, 31 0;
v0x7fffe11de7a0_0 .var/i "i", 31 0;
v0x7fffe11de880_0 .net "rd", 4 0, o0x7ff21e260eb8;  alias, 0 drivers
v0x7fffe11de9b0_0 .net "regwrite", 0 0, o0x7ff21e260ee8;  alias, 0 drivers
v0x7fffe11dea70_0 .net "rs", 4 0, L_0x7fffe11e3260;  1 drivers
v0x7fffe11deb50_0 .net "rt", 4 0, L_0x7fffe11e3350;  1 drivers
v0x7fffe11dec30_0 .net "writedata", 31 0, o0x7ff21e260f78;  alias, 0 drivers
v0x7fffe11de2f0_0 .array/port v0x7fffe11de2f0, 0;
v0x7fffe11de2f0_1 .array/port v0x7fffe11de2f0, 1;
v0x7fffe11de2f0_2 .array/port v0x7fffe11de2f0, 2;
E_0x7fffe1189ad0/0 .event edge, v0x7fffe11dea70_0, v0x7fffe11de2f0_0, v0x7fffe11de2f0_1, v0x7fffe11de2f0_2;
v0x7fffe11de2f0_3 .array/port v0x7fffe11de2f0, 3;
v0x7fffe11de2f0_4 .array/port v0x7fffe11de2f0, 4;
v0x7fffe11de2f0_5 .array/port v0x7fffe11de2f0, 5;
v0x7fffe11de2f0_6 .array/port v0x7fffe11de2f0, 6;
E_0x7fffe1189ad0/1 .event edge, v0x7fffe11de2f0_3, v0x7fffe11de2f0_4, v0x7fffe11de2f0_5, v0x7fffe11de2f0_6;
v0x7fffe11de2f0_7 .array/port v0x7fffe11de2f0, 7;
v0x7fffe11de2f0_8 .array/port v0x7fffe11de2f0, 8;
v0x7fffe11de2f0_9 .array/port v0x7fffe11de2f0, 9;
v0x7fffe11de2f0_10 .array/port v0x7fffe11de2f0, 10;
E_0x7fffe1189ad0/2 .event edge, v0x7fffe11de2f0_7, v0x7fffe11de2f0_8, v0x7fffe11de2f0_9, v0x7fffe11de2f0_10;
v0x7fffe11de2f0_11 .array/port v0x7fffe11de2f0, 11;
v0x7fffe11de2f0_12 .array/port v0x7fffe11de2f0, 12;
v0x7fffe11de2f0_13 .array/port v0x7fffe11de2f0, 13;
v0x7fffe11de2f0_14 .array/port v0x7fffe11de2f0, 14;
E_0x7fffe1189ad0/3 .event edge, v0x7fffe11de2f0_11, v0x7fffe11de2f0_12, v0x7fffe11de2f0_13, v0x7fffe11de2f0_14;
v0x7fffe11de2f0_15 .array/port v0x7fffe11de2f0, 15;
v0x7fffe11de2f0_16 .array/port v0x7fffe11de2f0, 16;
v0x7fffe11de2f0_17 .array/port v0x7fffe11de2f0, 17;
v0x7fffe11de2f0_18 .array/port v0x7fffe11de2f0, 18;
E_0x7fffe1189ad0/4 .event edge, v0x7fffe11de2f0_15, v0x7fffe11de2f0_16, v0x7fffe11de2f0_17, v0x7fffe11de2f0_18;
v0x7fffe11de2f0_19 .array/port v0x7fffe11de2f0, 19;
v0x7fffe11de2f0_20 .array/port v0x7fffe11de2f0, 20;
v0x7fffe11de2f0_21 .array/port v0x7fffe11de2f0, 21;
v0x7fffe11de2f0_22 .array/port v0x7fffe11de2f0, 22;
E_0x7fffe1189ad0/5 .event edge, v0x7fffe11de2f0_19, v0x7fffe11de2f0_20, v0x7fffe11de2f0_21, v0x7fffe11de2f0_22;
v0x7fffe11de2f0_23 .array/port v0x7fffe11de2f0, 23;
v0x7fffe11de2f0_24 .array/port v0x7fffe11de2f0, 24;
v0x7fffe11de2f0_25 .array/port v0x7fffe11de2f0, 25;
v0x7fffe11de2f0_26 .array/port v0x7fffe11de2f0, 26;
E_0x7fffe1189ad0/6 .event edge, v0x7fffe11de2f0_23, v0x7fffe11de2f0_24, v0x7fffe11de2f0_25, v0x7fffe11de2f0_26;
v0x7fffe11de2f0_27 .array/port v0x7fffe11de2f0, 27;
v0x7fffe11de2f0_28 .array/port v0x7fffe11de2f0, 28;
v0x7fffe11de2f0_29 .array/port v0x7fffe11de2f0, 29;
v0x7fffe11de2f0_30 .array/port v0x7fffe11de2f0, 30;
E_0x7fffe1189ad0/7 .event edge, v0x7fffe11de2f0_27, v0x7fffe11de2f0_28, v0x7fffe11de2f0_29, v0x7fffe11de2f0_30;
v0x7fffe11de2f0_31 .array/port v0x7fffe11de2f0, 31;
E_0x7fffe1189ad0/8 .event edge, v0x7fffe11de2f0_31, v0x7fffe11deb50_0, v0x7fffe11de880_0, v0x7fffe11de9b0_0;
E_0x7fffe1189ad0/9 .event edge, v0x7fffe11dec30_0;
E_0x7fffe1189ad0 .event/or E_0x7fffe1189ad0/0, E_0x7fffe1189ad0/1, E_0x7fffe1189ad0/2, E_0x7fffe1189ad0/3, E_0x7fffe1189ad0/4, E_0x7fffe1189ad0/5, E_0x7fffe1189ad0/6, E_0x7fffe1189ad0/7, E_0x7fffe1189ad0/8, E_0x7fffe1189ad0/9;
S_0x7fffe11dedf0 .scope module, "s_extend2" "s_extend" 2 49, 6 11 0, S_0x7fffe1197810;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "nextend"
    .port_info 1 /OUTPUT 32 "extend"
v0x7fffe11defd0_0 .var "extend", 31 0;
v0x7fffe11df0b0_0 .net "nextend", 15 0, L_0x7fffe11e33f0;  1 drivers
E_0x7fffe11be1a0 .event edge, v0x7fffe11df0b0_0;
S_0x7fffe1199010 .scope module, "pipeline" "pipeline" 7 7;
 .timescale -9 -12;
v0x7fffe11e2da0_0 .var "EX_MEM_NPC", 31 0;
v0x7fffe11e2ed0_0 .var "EX_MEM_PCSrc", 0 0;
v0x7fffe11e2fe0_0 .net "IF_ID_instr", 31 0, v0x7fffe11e0d00_0;  1 drivers
v0x7fffe11e30d0_0 .net "IF_ID_npc", 31 0, v0x7fffe11e0ed0_0;  1 drivers
S_0x7fffe11e0740 .scope module, "ifetch1" "ifetch" 7 13, 8 7 0, S_0x7fffe1199010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "IF_ID_instr"
    .port_info 1 /OUTPUT 32 "IF_ID_npc"
    .port_info 2 /INPUT 1 "EX_MEM_PCSrc"
    .port_info 3 /INPUT 32 "EX_MEM_NPC"
v0x7fffe11e2660_0 .net "EX_MEM_NPC", 31 0, v0x7fffe11e2da0_0;  1 drivers
v0x7fffe11e2720_0 .net "EX_MEM_PCSrc", 0 0, v0x7fffe11e2ed0_0;  1 drivers
v0x7fffe11e27c0_0 .net "IF_ID_instr", 31 0, v0x7fffe11e0d00_0;  alias, 1 drivers
v0x7fffe11e28c0_0 .net "IF_ID_npc", 31 0, v0x7fffe11e0ed0_0;  alias, 1 drivers
v0x7fffe11e2990_0 .net "PC", 31 0, v0x7fffe11e2430_0;  1 drivers
v0x7fffe11e2a80_0 .net "dataout", 31 0, v0x7fffe11e19f0_0;  1 drivers
v0x7fffe11e2b70_0 .net "npc", 31 0, L_0x7fffe11f37b0;  1 drivers
v0x7fffe11e2c10_0 .net "npc_mux", 31 0, L_0x7fffe11e3640;  1 drivers
S_0x7fffe11e0960 .scope module, "if_id1" "if_id" 8 31, 9 7 0, S_0x7fffe11e0740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "instrout"
    .port_info 1 /OUTPUT 32 "npcout"
    .port_info 2 /INPUT 32 "instr"
    .port_info 3 /INPUT 32 "npc"
v0x7fffe11e0c00_0 .net "instr", 31 0, v0x7fffe11e19f0_0;  alias, 1 drivers
v0x7fffe11e0d00_0 .var "instrout", 31 0;
v0x7fffe11e0de0_0 .net "npc", 31 0, L_0x7fffe11f37b0;  alias, 1 drivers
v0x7fffe11e0ed0_0 .var "npcout", 31 0;
E_0x7fffe11e0b80 .event edge, v0x7fffe11e0c00_0, v0x7fffe11e0de0_0;
S_0x7fffe11e1060 .scope module, "incrementer1" "incrementer" 8 36, 10 7 0, S_0x7fffe11e0740;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pcin"
    .port_info 1 /OUTPUT 32 "pcout"
L_0x7ff21e1d0018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffe11e1290_0 .net/2u *"_s0", 31 0, L_0x7ff21e1d0018;  1 drivers
v0x7fffe11e1390_0 .net "pcin", 31 0, v0x7fffe11e2430_0;  alias, 1 drivers
v0x7fffe11e1470_0 .net "pcout", 31 0, L_0x7fffe11f37b0;  alias, 1 drivers
L_0x7fffe11f37b0 .arith/sum 32, v0x7fffe11e2430_0, L_0x7ff21e1d0018;
S_0x7fffe11e1580 .scope module, "memory1" "memory" 8 28, 11 7 0, S_0x7fffe11e0740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data"
    .port_info 1 /INPUT 32 "addr"
v0x7fffe11e1820 .array "MEM", 127 0, 31 0;
v0x7fffe11e1900_0 .net "addr", 31 0, v0x7fffe11e2430_0;  alias, 1 drivers
v0x7fffe11e19f0_0 .var "data", 31 0;
E_0x7fffe11e17c0 .event edge, v0x7fffe11e1390_0;
S_0x7fffe11e1b10 .scope module, "mux1" "mux" 8 20, 12 7 0, S_0x7fffe11e0740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "y"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /INPUT 1 "sel"
v0x7fffe11e1d10_0 .net "a", 31 0, v0x7fffe11e2da0_0;  alias, 1 drivers
v0x7fffe11e1df0_0 .net "b", 31 0, L_0x7fffe11f37b0;  alias, 1 drivers
v0x7fffe11e1f00_0 .net "sel", 0 0, v0x7fffe11e2ed0_0;  alias, 1 drivers
v0x7fffe11e1fa0_0 .net "y", 31 0, L_0x7fffe11e3640;  alias, 1 drivers
L_0x7fffe11e3640 .functor MUXZ 32, L_0x7fffe11f37b0, v0x7fffe11e2da0_0, v0x7fffe11e2ed0_0, C4<>;
S_0x7fffe11e2130 .scope module, "pc_mod1" "pc_mod" 8 25, 13 7 0, S_0x7fffe11e0740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "npc"
v0x7fffe11e2430_0 .var "PC", 31 0;
v0x7fffe11e2560_0 .net "npc", 31 0, L_0x7fffe11e3640;  alias, 1 drivers
E_0x7fffe11e23b0 .event edge, v0x7fffe11e1fa0_0;
    .scope S_0x7fffe1199190;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffe119aab0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe11dc3b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe11dc490_0, 0;
    %end;
    .thread T_0;
    .scope S_0x7fffe1199190;
T_1 ;
    %wait E_0x7fffe11899a0;
    %load/vec4 v0x7fffe11dc550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %vpi_call 3 75 "$display", "Opcode not recognized." {0 0 0};
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fffe119aab0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe11dc3b0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffe11dc490_0, 0;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffe119aab0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffe11dc3b0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffe11dc490_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 8, 4;
    %assign/vec4 v0x7fffe119aab0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffe11dc3b0_0, 0;
    %pushi/vec4 0, 1, 2;
    %assign/vec4 v0x7fffe11dc490_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 2, 8, 4;
    %assign/vec4 v0x7fffe119aab0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffe11dc3b0_0, 0;
    %pushi/vec4 0, 1, 2;
    %assign/vec4 v0x7fffe11dc490_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fffe119aab0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe11dc3b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe11dc490_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffe11dde30;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe11de110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe11de220_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe11de7a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7fffe11de7a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffe11de7a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe11de2f0, 0, 4;
    %load/vec4 v0x7fffe11de7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe11de7a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 5 35 "$display", "From Register Memory:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe11de7a0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffe11de7a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_2.3, 5;
    %vpi_call 5 37 "$display", "\011REG[%0d] = %0d", v0x7fffe11de7a0_0, &A<v0x7fffe11de2f0, v0x7fffe11de7a0_0 > {0 0 0};
    %load/vec4 v0x7fffe11de7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe11de7a0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %vpi_call 5 40 "$display", "\011..." {0 0 0};
    %vpi_call 5 41 "$display", "\011REG[%0d] = %0d", 32'sb00000000000000000000000000011111, &A<v0x7fffe11de2f0, 31> {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffe11dde30;
T_3 ;
    %wait E_0x7fffe1189ad0;
    %load/vec4 v0x7fffe11dea70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffe11de2f0, 4;
    %assign/vec4 v0x7fffe11de110_0, 0;
    %load/vec4 v0x7fffe11deb50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffe11de2f0, 4;
    %assign/vec4 v0x7fffe11de220_0, 0;
    %load/vec4 v0x7fffe11de880_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fffe11de9b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffe11dec30_0;
    %load/vec4 v0x7fffe11de880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe11de2f0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffe11dedf0;
T_4 ;
    %wait E_0x7fffe11be1a0;
    %load/vec4 v0x7fffe11df0b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fffe11df0b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffe11defd0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffe11dc6b0;
T_5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe11ddad0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe11dd230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe11dd850_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe11dcae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe11dcbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe11dd3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe11dd4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe11dd5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe11dd910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe11dd150_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe11dd070_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7fffe11dc6b0;
T_6 ;
    %wait E_0x7fffe11874a0;
    %delay 1000, 0;
    %load/vec4 v0x7fffe11dcde0_0;
    %assign/vec4 v0x7fffe11ddad0_0, 0;
    %load/vec4 v0x7fffe11dcd40_0;
    %assign/vec4 v0x7fffe11dd230_0, 0;
    %load/vec4 v0x7fffe11dcca0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fffe11dd850_0, 0;
    %load/vec4 v0x7fffe11dcca0_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7fffe11dcae0_0, 0;
    %load/vec4 v0x7fffe11dcca0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fffe11dcbe0_0, 0;
    %load/vec4 v0x7fffe11dd310_0;
    %assign/vec4 v0x7fffe11dd3f0_0, 0;
    %load/vec4 v0x7fffe11dd690_0;
    %assign/vec4 v0x7fffe11dd4d0_0, 0;
    %load/vec4 v0x7fffe11dd770_0;
    %assign/vec4 v0x7fffe11dd5b0_0, 0;
    %load/vec4 v0x7fffe11dd9f0_0;
    %assign/vec4 v0x7fffe11dd910_0, 0;
    %load/vec4 v0x7fffe11dcf90_0;
    %assign/vec4 v0x7fffe11dd150_0, 0;
    %load/vec4 v0x7fffe11dced0_0;
    %assign/vec4 v0x7fffe11dd070_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffe11e2130;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe11e2430_0, 0;
    %end;
    .thread T_7;
    .scope S_0x7fffe11e2130;
T_8 ;
    %wait E_0x7fffe11e23b0;
    %delay 1000, 0;
    %load/vec4 v0x7fffe11e2560_0;
    %assign/vec4 v0x7fffe11e2430_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fffe11e1580;
T_9 ;
    %pushi/vec4 2684354730, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe11e1820, 0, 4;
    %pushi/vec4 268435473, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe11e1820, 0, 4;
    %pushi/vec4 536870946, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe11e1820, 0, 4;
    %pushi/vec4 805306419, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe11e1820, 0, 4;
    %pushi/vec4 1073741892, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe11e1820, 0, 4;
    %pushi/vec4 1342177365, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe11e1820, 0, 4;
    %pushi/vec4 1610612838, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe11e1820, 0, 4;
    %pushi/vec4 1879048311, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe11e1820, 0, 4;
    %pushi/vec4 2147483784, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe11e1820, 0, 4;
    %pushi/vec4 2415919257, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe11e1820, 0, 4;
    %end;
    .thread T_9;
    .scope S_0x7fffe11e1580;
T_10 ;
    %wait E_0x7fffe11e17c0;
    %ix/getv 4, v0x7fffe11e1900_0;
    %load/vec4a v0x7fffe11e1820, 4;
    %assign/vec4 v0x7fffe11e19f0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fffe11e0960;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe11e0d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe11e0ed0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x7fffe11e0960;
T_12 ;
    %wait E_0x7fffe11e0b80;
    %delay 1000, 0;
    %load/vec4 v0x7fffe11e0c00_0;
    %assign/vec4 v0x7fffe11e0d00_0, 0;
    %load/vec4 v0x7fffe11e0de0_0;
    %assign/vec4 v0x7fffe11e0ed0_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fffe11e0740;
T_13 ;
    %vpi_call 8 39 "$display", "Time\011 PC\011 npc\011 dataout of MEM\011 IF_ID_instr\011 IF_ID_npc" {0 0 0};
    %vpi_call 8 40 "$monitor", "%0d\011 %0d\011 %0d\011 %h\011 %h\011 %0d", $time, v0x7fffe11e2990_0, v0x7fffe11e2b70_0, v0x7fffe11e2a80_0, v0x7fffe11e27c0_0, v0x7fffe11e28c0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 8 41 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x7fffe1199010;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe11e2ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe11e2da0_0, 0;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "idecode.v";
    "control.v";
    "id_ex.v";
    "register.v";
    "s_extend.v";
    "pipeline.v";
    "ifetch.v";
    "if_id.v";
    "incr.v";
    "mem.v";
    "mux.v";
    "pc_mod.v";
