==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 946.609 ; gain = 850.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 946.609 ; gain = 850.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 946.609 ; gain = 850.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'mlp_HLS' (mlp_HLS.cpp:178) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 946.609 ; gain = 850.488
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayerBias' (mlp_HLS.cpp:37) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayerBias' (mlp_HLS.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'mlp_HLS' (mlp_HLS.cpp:178) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 946.609 ; gain = 850.488
INFO: [HLS 200-472] Inferring partial write operation for '' (mlp_HLS.cpp:29:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_0' (mlp_HLS.cpp:128:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hiddenLayer' (mlp_HLS.cpp:140:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 946.609 ; gain = 850.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.567 seconds; current allocated memory: 213.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 214.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerBias1' to 'mlp_HLS_inputLayebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerWeight2' to 'mlp_HLS_inputLayecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenLayerBias' to 'mlp_HLS_hiddenLaydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenWeights3' to 'mlp_HLS_hiddenWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeights' to 'mlp_HLS_outputWeifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_sitofp_32ns_32_4_1' to 'mlp_HLS_sitofp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fptrunc_64ns_32_2_1' to 'mlp_HLS_fptrunc_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fpext_32ns_64_2_1' to 'mlp_HLS_fpext_32nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_dadd_64ns_64ns_64_5_full_dsp_1' to 'mlp_HLS_dadd_64nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_dmul_64ns_64ns_64_5_max_dsp_1' to 'mlp_HLS_dmul_64nsncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_32_32_1_1' to 'mlp_HLS_mux_32_32ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_dadd_64nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_dmul_64nsncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fpext_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fptrunc_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_32_32ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_sitofp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 215.713 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.99 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayecud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenLaydEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeifYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_layer_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hiddenLayer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 946.609 ; gain = 850.488
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 35.295 seconds; peak allocated memory: 215.713 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:54 . Memory (MB): peak = 946.898 ; gain = 875.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:54 . Memory (MB): peak = 946.898 ; gain = 875.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:56 . Memory (MB): peak = 946.898 ; gain = 875.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:56 . Memory (MB): peak = 946.898 ; gain = 875.566
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayerBias' (mlp_HLS.cpp:37) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayerBias' (mlp_HLS.cpp:37) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:56 . Memory (MB): peak = 946.898 ; gain = 875.566
INFO: [HLS 200-472] Inferring partial write operation for '' (mlp_HLS.cpp:29:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_0' (mlp_HLS.cpp:128:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hiddenLayer' (mlp_HLS.cpp:140:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 946.898 ; gain = 875.566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.245 seconds; current allocated memory: 97.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 98.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerBias1' to 'mlp_HLS_inputLayebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerWeight2' to 'mlp_HLS_inputLayecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenLayerBias' to 'mlp_HLS_hiddenLaydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenWeights3' to 'mlp_HLS_hiddenWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeights' to 'mlp_HLS_outputWeifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fptrunc_64ns_32_2_1' to 'mlp_HLS_fptrunc_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fpext_32ns_64_2_1' to 'mlp_HLS_fpext_32njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_dadd_64ns_64ns_64_5_full_dsp_1' to 'mlp_HLS_dadd_64nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_dmul_64ns_64ns_64_5_max_dsp_1' to 'mlp_HLS_dmul_64nsmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_32_32_1_1' to 'mlp_HLS_mux_32_32ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_dadd_64nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_dmul_64nsmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fpext_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fptrunc_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_32_32ncg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.303 seconds; current allocated memory: 99.747 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.99 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayecud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenLaydEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeifYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_layer_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hiddenLayer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:18 . Memory (MB): peak = 946.898 ; gain = 875.566
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 77.68 seconds; peak allocated memory: 99.747 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:45 . Memory (MB): peak = 946.824 ; gain = 850.742
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:45 . Memory (MB): peak = 946.824 ; gain = 850.742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:52 . Memory (MB): peak = 946.824 ; gain = 850.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'mlp_HLS' (mlp_HLS.cpp:29) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:11 ; elapsed = 00:00:53 . Memory (MB): peak = 946.824 ; gain = 850.742
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayerBias' (mlp_HLS.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayerBias' (mlp_HLS.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:51) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_float_i32' into 'mlp_HLS' (mlp_HLS.cpp:29) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:35:27) to (mlp_HLS.cpp:35:27) in function 'mlp_HLS'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:56 . Memory (MB): peak = 946.824 ; gain = 850.742
INFO: [HLS 200-472] Inferring partial write operation for '' (mlp_HLS.cpp:29:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_0' (mlp_HLS.cpp:129:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hiddenLayer' (mlp_HLS.cpp:141:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:58 . Memory (MB): peak = 946.824 ; gain = 850.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.591 seconds; current allocated memory: 214.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.045 seconds; current allocated memory: 214.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerBias1' to 'mlp_HLS_inputLayebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerWeight2' to 'mlp_HLS_inputLayecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenLayerBias' to 'mlp_HLS_hiddenLaydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenWeights3' to 'mlp_HLS_hiddenWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeights' to 'mlp_HLS_outputWeifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_sitofp_32ns_32_4_1' to 'mlp_HLS_sitofp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_32_32_1_1' to 'mlp_HLS_mux_32_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_32_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_sitofp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.823 seconds; current allocated memory: 216.519 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayecud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenLaydEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeifYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_layer_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hiddenLayer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:19 . Memory (MB): peak = 946.824 ; gain = 850.742
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 79.493 seconds; peak allocated memory: 216.519 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 948.043 ; gain = 851.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 948.043 ; gain = 851.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 948.043 ; gain = 851.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 948.043 ; gain = 851.938
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayerBias' (mlp_HLS.cpp:38) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayerBias' (mlp_HLS.cpp:38) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:35:27) to (mlp_HLS.cpp:35:27) in function 'mlp_HLS'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 948.043 ; gain = 851.938
INFO: [HLS 200-472] Inferring partial write operation for '' (mlp_HLS.cpp:29:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_0' (mlp_HLS.cpp:129:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hiddenLayer' (mlp_HLS.cpp:141:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 948.043 ; gain = 851.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.046 seconds; current allocated memory: 98.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 98.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerBias1' to 'mlp_HLS_inputLayebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerWeight2' to 'mlp_HLS_inputLayecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenLayerBias' to 'mlp_HLS_hiddenLaydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenWeights3' to 'mlp_HLS_hiddenWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeights' to 'mlp_HLS_outputWeifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_sitofp_32ns_32_4_1' to 'mlp_HLS_sitofp_32ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_32_32_1_1' to 'mlp_HLS_mux_32_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_32_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_sitofp_32ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.299 seconds; current allocated memory: 100.494 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayecud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenLaydEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeifYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_layer_0_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hiddenLayer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:59 . Memory (MB): peak = 948.043 ; gain = 851.938
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 59.321 seconds; peak allocated memory: 100.494 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mlp_HLS.cpp:1:
mlp_HLS.cpp:110:8: error: definition of variable with array type needs an explicit size or an initializer
 float layer_0[];
       ^
mlp_HLS.cpp:111:8: error: definition of variable with array type needs an explicit size or an initializer
 float hiddenLayer[];
       ^
mlp_HLS.cpp:112:8: error: definition of variable with array type needs an explicit size or an initializer
 float outputLayer[];
       ^
mlp_HLS.cpp:128:32: error: expected ';' after expression
   inputs.i = training_input[k]
                               ^
                               ;
4 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mlp_HLS.cpp:1:
mlp_HLS.cpp:110:8: error: definition of variable with array type needs an explicit size or an initializer
 float layer_0[];
       ^
mlp_HLS.cpp:111:8: error: definition of variable with array type needs an explicit size or an initializer
 float hiddenLayer[];
       ^
mlp_HLS.cpp:112:8: error: definition of variable with array type needs an explicit size or an initializer
 float outputLayer[];
       ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 946.883 ; gain = 850.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 946.883 ; gain = 850.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 946.883 ; gain = 850.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 946.883 ; gain = 850.766
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayerBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:112) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:113) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputLayerBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:112) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:113:27) to (mlp_HLS.cpp:113:27) in function 'mlp_HLS'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 946.883 ; gain = 850.766
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:107:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_0' (mlp_HLS.cpp:132:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hiddenLayer' (mlp_HLS.cpp:144:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 946.883 ; gain = 850.766
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.124 seconds; current allocated memory: 98.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 99.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerBias' to 'mlp_HLS_inputLayebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerWeight' to 'mlp_HLS_inputLayecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenLayerBias' to 'mlp_HLS_hiddenLaydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenWeights' to 'mlp_HLS_hiddenWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeights' to 'mlp_HLS_outputWeifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_32_32_1_1' to 'mlp_HLS_mux_32_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_32_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.959 seconds; current allocated memory: 100.495 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayecud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenLaydEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeifYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_g8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hiddenLayer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 946.883 ; gain = 850.766
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 40.838 seconds; peak allocated memory: 100.495 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 947.488 ; gain = 851.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 947.488 ; gain = 851.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 947.488 ; gain = 851.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 947.488 ; gain = 851.391
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayerBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:112) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:113) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputLayerBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:112) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:113) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'outputWeights' in function 'mlp_HLS' (mlp_HLS.cpp:154:4).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:113:27) to (mlp_HLS.cpp:113:27) in function 'mlp_HLS'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 947.488 ; gain = 851.391
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:107:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_0' (mlp_HLS.cpp:132:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hiddenLayer' (mlp_HLS.cpp:144:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 947.488 ; gain = 851.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.304 seconds; current allocated memory: 98.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 99.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerBias' to 'mlp_HLS_inputLayebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerWeight' to 'mlp_HLS_inputLayecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenLayerBias' to 'mlp_HLS_hiddenLaydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenWeights' to 'mlp_HLS_hiddenWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeights' to 'mlp_HLS_outputWeifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_32_32_1_1' to 'mlp_HLS_mux_32_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_32_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.909 seconds; current allocated memory: 100.484 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayecud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenLaydEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeifYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_g8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hiddenLayer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:44 . Memory (MB): peak = 947.488 ; gain = 851.391
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 44.551 seconds; peak allocated memory: 100.484 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 946.801 ; gain = 875.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 946.801 ; gain = 875.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 946.801 ; gain = 875.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 946.801 ; gain = 875.488
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayerBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:112) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:113) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputLayerBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:112) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:113) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:113:27) to (mlp_HLS.cpp:113:27) in function 'mlp_HLS'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 946.801 ; gain = 875.488
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:107:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_0' (mlp_HLS.cpp:132:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hiddenLayer' (mlp_HLS.cpp:144:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 946.801 ; gain = 875.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.691 seconds; current allocated memory: 98.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 99.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerBias' to 'mlp_HLS_inputLayebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerWeight' to 'mlp_HLS_inputLayecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenLayerBias' to 'mlp_HLS_hiddenLaydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenWeights' to 'mlp_HLS_hiddenWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeights' to 'mlp_HLS_outputWeifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_32_32_1_1' to 'mlp_HLS_mux_32_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_32_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.047 seconds; current allocated memory: 100.501 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayecud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenLaydEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeifYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_g8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hiddenLayer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:01:09 . Memory (MB): peak = 946.801 ; gain = 875.488
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 69.158 seconds; peak allocated memory: 100.501 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 897.328 ; gain = 801.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 897.328 ; gain = 801.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 897.328 ; gain = 801.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 897.328 ; gain = 801.254
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayerBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:34) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:35) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputLayerBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:34) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:35:27) to (mlp_HLS.cpp:35:27) in function 'mlp_HLS'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 897.328 ; gain = 801.254
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:40:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_0' (mlp_HLS.cpp:60:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hiddenLayer' (mlp_HLS.cpp:72:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 897.328 ; gain = 801.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.095 seconds; current allocated memory: 98.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 99.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerBias' to 'mlp_HLS_inputLayebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_inputLayerWeight' to 'mlp_HLS_inputLayecud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenLayerBias' to 'mlp_HLS_hiddenLaydEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hiddenWeights' to 'mlp_HLS_hiddenWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeights' to 'mlp_HLS_outputWeifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_32_32_1_1' to 'mlp_HLS_mux_32_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_32_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.297 seconds; current allocated memory: 100.530 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayebkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputLayecud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenLaydEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_hiddenWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeifYi_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_g8j_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hiddenLayer_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 897.328 ; gain = 801.254
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 36.978 seconds; peak allocated memory: 100.530 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mlp_HLS.cpp:1:
mlp_HLS.cpp:47:25: error: expected ';' at end of declaration
 float hidden2Layer[256]
                        ^
                        ;
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 897.383 ; gain = 801.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 897.383 ; gain = 801.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 897.383 ; gain = 801.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 897.383 ; gain = 801.242
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:48) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:49) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:49:27) to (mlp_HLS.cpp:49:27) in function 'mlp_HLS'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 897.383 ; gain = 801.242
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:54:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_0' (mlp_HLS.cpp:67:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:79:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:92:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 897.383 ; gain = 801.242
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.867 seconds; current allocated memory: 107.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 108.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_32_32_1_1' to 'mlp_HLS_mux_32_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_32_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 110.371 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputBias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputWeight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_layer_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden2Lag8j_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 897.383 ; gain = 801.242
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 31.936 seconds; peak allocated memory: 110.371 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 897.473 ; gain = 804.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 897.473 ; gain = 804.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 897.473 ; gain = 804.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 897.473 ; gain = 804.012
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:44) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:44:27) to (mlp_HLS.cpp:44:27) in function 'mlp_HLS'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 897.473 ; gain = 804.012
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:49:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_0' (mlp_HLS.cpp:61:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:70:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden3Layer' (mlp_HLS.cpp:96:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 897.473 ; gain = 804.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.833 seconds; current allocated memory: 134.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 135.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer3Weight' to 'mlp_HLS_layer3WeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden3Layer' to 'mlp_HLS_hidden3Laibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_32_32_1_1' to 'mlp_HLS_mux_32_32mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_32_32mb6': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.993 seconds; current allocated memory: 137.742 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.12 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputBias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputWeight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3WeidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_fYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_layer_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1Lag8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden2Lahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden3Laibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 897.473 ; gain = 804.012
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 54.118 seconds; peak allocated memory: 147.298 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:55 . Memory (MB): peak = 897.176 ; gain = 803.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:55 . Memory (MB): peak = 897.176 ; gain = 803.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 897.176 ; gain = 803.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 897.176 ; gain = 803.934
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:44) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:44:30) to (mlp_HLS.cpp:44:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:01 . Memory (MB): peak = 897.176 ; gain = 803.934
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:49:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_0' (mlp_HLS.cpp:61:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:70:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden3Layer' (mlp_HLS.cpp:96:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 897.176 ; gain = 803.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.007 seconds; current allocated memory: 134.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 135.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer3Weight' to 'mlp_HLS_layer3WeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden3Layer' to 'mlp_HLS_hidden3Laibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32mb6': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.154 seconds; current allocated memory: 137.915 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.12 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputBias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputWeight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3WeidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_fYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_layer_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1Lag8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden2Lahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden3Laibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:25 . Memory (MB): peak = 897.176 ; gain = 803.934
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 85.452 seconds; peak allocated memory: 147.513 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 896.480 ; gain = 825.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 896.480 ; gain = 825.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 896.480 ; gain = 825.512
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 896.480 ; gain = 825.512
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:43) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:44) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:44:30) to (mlp_HLS.cpp:44:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 896.480 ; gain = 825.512
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:49:3)
INFO: [HLS 200-472] Inferring partial write operation for 'layer_0' (mlp_HLS.cpp:61:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:70:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:83:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden3Layer' (mlp_HLS.cpp:96:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 896.480 ; gain = 825.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.76 seconds; current allocated memory: 134.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 135.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer3Weight' to 'mlp_HLS_layer3WeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden3Layer' to 'mlp_HLS_hidden3Laibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32mb6': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 137.917 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 105.12 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputBias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_inputWeight_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3WeidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_fYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_layer_0_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1Lag8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden2Lahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden3Laibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:09 . Memory (MB): peak = 896.480 ; gain = 825.512
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 69.384 seconds; peak allocated memory: 147.521 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mlp_HLS.cpp:1:
mlp_HLS.cpp:84:47: error: expected ';' after expression
   activation += inputs.f * layer1Weight[j][k]
                                              ^
                                              ;
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 898.441 ; gain = 805.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 898.441 ; gain = 805.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 898.441 ; gain = 805.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 898.441 ; gain = 805.441
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'training_input' in function 'mlp_HLS' (mlp_HLS.cpp:62:3).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'training_input' in function 'mlp_HLS' (mlp_HLS.cpp:83:4).
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 898.441 ; gain = 805.441
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden3Layer' (mlp_HLS.cpp:114:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 898.441 ; gain = 805.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.197 seconds; current allocated memory: 134.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 135.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer3Weight' to 'mlp_HLS_layer3WeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden3Layer' to 'mlp_HLS_hidden3Laibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32mb6': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.988 seconds; current allocated memory: 136.908 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3WeidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_fYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1Lag8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden2Lahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden3Laibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:10 . Memory (MB): peak = 898.441 ; gain = 805.441
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 70.289 seconds; peak allocated memory: 147.020 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 946.781 ; gain = 853.297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 946.781 ; gain = 853.297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 946.781 ; gain = 853.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 946.781 ; gain = 853.297
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 946.781 ; gain = 853.297
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden3Layer' (mlp_HLS.cpp:114:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 946.781 ; gain = 853.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.276 seconds; current allocated memory: 134.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 135.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer3Weight' to 'mlp_HLS_layer3WeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden3Layer' to 'mlp_HLS_hidden3Laibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32mb6': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 136.903 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3WeidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_fYi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1Lag8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden2Lahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden3Laibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:00:52 . Memory (MB): peak = 946.781 ; gain = 853.297
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 52.126 seconds; peak allocated memory: 147.024 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:01:23 . Memory (MB): peak = 947.469 ; gain = 876.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:01:23 . Memory (MB): peak = 947.469 ; gain = 876.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:01:25 . Memory (MB): peak = 947.469 ; gain = 876.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:25 . Memory (MB): peak = 947.469 ; gain = 876.527
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:26 . Memory (MB): peak = 947.469 ; gain = 876.527
INFO: [HLS 200-472] Inferring partial write operation for 'output' (mlp_HLS.cpp:57:33)
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden3Layer' (mlp_HLS.cpp:114:5)
INFO: [HLS 200-472] Inferring partial write operation for 'outputLayer' (mlp_HLS.cpp:126:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (mlp_HLS.cpp:132:5)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:29 . Memory (MB): peak = 947.469 ; gain = 876.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 89.306 seconds; current allocated memory: 134.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 135.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer3Weight' to 'mlp_HLS_layer3WeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden3Layer' to 'mlp_HLS_hidden3Laibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nslbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.814 seconds; current allocated memory: 137.146 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3WeidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputBias_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1Lag8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden2Lahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden3Laibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_outputLayer_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:53 . Memory (MB): peak = 947.469 ; gain = 876.527
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 113.557 seconds; peak allocated memory: 147.364 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:01:16 . Memory (MB): peak = 897.020 ; gain = 800.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:01:16 . Memory (MB): peak = 897.020 ; gain = 800.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:01:18 . Memory (MB): peak = 897.020 ; gain = 800.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:18 . Memory (MB): peak = 897.020 ; gain = 800.828
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:19 . Memory (MB): peak = 897.020 ; gain = 800.828
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:20 . Memory (MB): peak = 897.020 ; gain = 800.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 80.574 seconds; current allocated memory: 100.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.121 seconds; current allocated memory: 101.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.346 seconds; current allocated memory: 103.176 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:36 . Memory (MB): peak = 897.020 ; gain = 800.828
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 95.957 seconds; peak allocated memory: 103.176 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 947.070 ; gain = 875.711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 947.070 ; gain = 875.711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 947.070 ; gain = 875.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 947.070 ; gain = 875.711
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 947.070 ; gain = 875.711
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden3Layer' (mlp_HLS.cpp:114:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 947.070 ; gain = 875.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.08 seconds; current allocated memory: 111.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 112.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer3Weight' to 'mlp_HLS_layer3WeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden3Layer' to 'mlp_HLS_hidden3Laibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32mb6': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 114.590 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3WeidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1Lag8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden2Lahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden3Laibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 947.070 ; gain = 875.711
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 40.616 seconds; peak allocated memory: 114.590 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 897.422 ; gain = 803.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 897.422 ; gain = 803.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 897.422 ; gain = 803.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 897.422 ; gain = 803.883
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 897.422 ; gain = 803.883
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 897.422 ; gain = 803.883
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.951 seconds; current allocated memory: 100.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 101.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 103.150 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 897.422 ; gain = 803.883
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 33.518 seconds; peak allocated memory: 103.150 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 947.812 ; gain = 851.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 947.812 ; gain = 851.520
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 947.812 ; gain = 851.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 947.812 ; gain = 851.520
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 947.812 ; gain = 851.520
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 947.812 ; gain = 851.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.962 seconds; current allocated memory: 100.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 101.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.846 seconds; current allocated memory: 103.180 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 947.812 ; gain = 851.520
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 42.43 seconds; peak allocated memory: 103.180 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 897.188 ; gain = 801.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 897.188 ; gain = 801.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 897.188 ; gain = 801.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 897.188 ; gain = 801.051
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 897.188 ; gain = 801.051
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 897.188 ; gain = 801.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.582 seconds; current allocated memory: 100.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 101.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 103.180 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 897.188 ; gain = 801.051
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 39.898 seconds; peak allocated memory: 103.180 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 936.832 ; gain = 864.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 936.832 ; gain = 864.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 936.832 ; gain = 864.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 936.832 ; gain = 864.727
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 936.832 ; gain = 864.727
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 936.832 ; gain = 864.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.087 seconds; current allocated memory: 101.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 102.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 103.524 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:37 . Memory (MB): peak = 936.832 ; gain = 864.727
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 37.304 seconds; peak allocated memory: 103.524 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 897.570 ; gain = 804.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 897.570 ; gain = 804.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 897.570 ; gain = 804.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 897.570 ; gain = 804.152
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:39 . Memory (MB): peak = 897.570 ; gain = 804.152
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 897.570 ; gain = 804.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.815 seconds; current allocated memory: 100.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 101.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 103.182 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 897.570 ; gain = 804.152
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 46.022 seconds; peak allocated memory: 103.182 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 898.145 ; gain = 826.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 898.145 ; gain = 826.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 898.145 ; gain = 826.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 898.145 ; gain = 826.832
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 898.145 ; gain = 826.832
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 898.145 ; gain = 826.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.341 seconds; current allocated memory: 103.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 104.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 106.285 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:45 . Memory (MB): peak = 898.145 ; gain = 826.832
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 45.416 seconds; peak allocated memory: 106.285 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 897.297 ; gain = 802.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 897.297 ; gain = 802.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 897.297 ; gain = 802.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 897.297 ; gain = 802.746
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 897.297 ; gain = 802.746
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden3Layer' (mlp_HLS.cpp:114:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 897.297 ; gain = 802.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.28 seconds; current allocated memory: 101.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 102.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer3Weight' to 'mlp_HLS_layer3WeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden3Layer' to 'mlp_HLS_hidden3Laibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32mb6': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.397 seconds; current allocated memory: 104.680 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3WeidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1Lag8j_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 897.297 ; gain = 802.746
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 33.61 seconds; peak allocated memory: 104.680 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 897.199 ; gain = 802.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 897.199 ; gain = 802.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 897.199 ; gain = 802.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 897.199 ; gain = 802.398
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 897.199 ; gain = 802.398
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden3Layer' (mlp_HLS.cpp:114:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 897.199 ; gain = 802.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.078 seconds; current allocated memory: 108.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 109.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer3Weight' to 'mlp_HLS_layer3WeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden3Layer' to 'mlp_HLS_hidden3Laibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nskbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nslbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nskbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32mb6': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 111.694 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer3WeidEe_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeieOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_fYi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1Lag8j_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden2Lahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden3Laibs_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 897.199 ; gain = 802.398
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 29.236 seconds; peak allocated memory: 111.694 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 898.129 ; gain = 804.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 898.129 ; gain = 804.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 898.129 ; gain = 804.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 898.129 ; gain = 804.605
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 898.129 ; gain = 804.605
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 898.129 ; gain = 804.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.963 seconds; current allocated memory: 100.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 101.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 103.182 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:37 . Memory (MB): peak = 898.129 ; gain = 804.605
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 36.892 seconds; peak allocated memory: 103.182 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 897.168 ; gain = 825.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 897.168 ; gain = 825.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 897.168 ; gain = 825.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 897.168 ; gain = 825.855
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 897.168 ; gain = 825.855
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 897.168 ; gain = 825.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.398 seconds; current allocated memory: 100.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 101.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 103.182 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 897.168 ; gain = 825.855
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 26.207 seconds; peak allocated memory: 103.182 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 946.852 ; gain = 875.930
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 946.852 ; gain = 875.930
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 946.852 ; gain = 875.930
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 946.852 ; gain = 875.930
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 946.852 ; gain = 875.930
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 946.852 ; gain = 875.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.912 seconds; current allocated memory: 100.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 101.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 103.182 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:01:03 . Memory (MB): peak = 946.852 ; gain = 875.930
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 62.823 seconds; peak allocated memory: 103.182 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.504 ; gain = 803.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.504 ; gain = 803.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 897.504 ; gain = 803.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 897.504 ; gain = 803.953
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 897.504 ; gain = 803.953
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 897.504 ; gain = 803.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.787 seconds; current allocated memory: 100.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 101.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 103.182 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 897.504 ; gain = 803.953
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 28.454 seconds; peak allocated memory: 103.182 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 947.473 ; gain = 851.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 947.473 ; gain = 851.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 947.473 ; gain = 851.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 947.473 ; gain = 851.387
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 947.473 ; gain = 851.387
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 947.473 ; gain = 851.387
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.381 seconds; current allocated memory: 103.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 104.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 106.285 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 947.473 ; gain = 851.387
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 39.744 seconds; peak allocated memory: 106.285 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 897.234 ; gain = 803.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 897.234 ; gain = 803.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 897.234 ; gain = 803.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 897.234 ; gain = 803.816
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 897.234 ; gain = 803.816
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:37 . Memory (MB): peak = 897.234 ; gain = 803.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.084 seconds; current allocated memory: 101.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 102.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 103.863 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 897.234 ; gain = 803.816
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 43.114 seconds; peak allocated memory: 103.863 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 897.219 ; gain = 803.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 897.219 ; gain = 803.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 897.219 ; gain = 803.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 897.219 ; gain = 803.801
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:41 . Memory (MB): peak = 897.219 ; gain = 803.801
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 897.219 ; gain = 803.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.85 seconds; current allocated memory: 100.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 101.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 103.152 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:50 . Memory (MB): peak = 897.219 ; gain = 803.801
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 50.351 seconds; peak allocated memory: 103.152 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 947.203 ; gain = 851.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 947.203 ; gain = 851.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 947.203 ; gain = 851.125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 947.203 ; gain = 851.125
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 947.203 ; gain = 851.125
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 947.203 ; gain = 851.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.441 seconds; current allocated memory: 102.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 103.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 1.125 seconds; current allocated memory: 105.102 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:45 . Memory (MB): peak = 947.203 ; gain = 851.125
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 45.516 seconds; peak allocated memory: 105.102 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 897.535 ; gain = 804.043
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 897.535 ; gain = 804.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 897.535 ; gain = 804.043
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 897.535 ; gain = 804.043
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 897.535 ; gain = 804.043
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 897.535 ; gain = 804.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.888 seconds; current allocated memory: 103.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 104.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 105.935 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:05 . Memory (MB): peak = 897.535 ; gain = 804.043
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 64.94 seconds; peak allocated memory: 105.935 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 897.188 ; gain = 825.879
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 897.188 ; gain = 825.879
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 897.188 ; gain = 825.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 897.188 ; gain = 825.879
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 897.188 ; gain = 825.879
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 897.188 ; gain = 825.879
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.727 seconds; current allocated memory: 102.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 103.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 105.036 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 897.188 ; gain = 825.879
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 32.716 seconds; peak allocated memory: 105.036 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 947.535 ; gain = 876.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:29 . Memory (MB): peak = 947.535 ; gain = 876.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 947.535 ; gain = 876.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 947.535 ; gain = 876.215
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 947.535 ; gain = 876.215
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 947.535 ; gain = 876.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.509 seconds; current allocated memory: 100.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 101.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 103.180 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 947.535 ; gain = 876.215
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 40.78 seconds; peak allocated memory: 103.180 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 897.320 ; gain = 803.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 897.320 ; gain = 803.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 897.320 ; gain = 803.875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 897.320 ; gain = 803.875
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 897.320 ; gain = 803.875
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 897.320 ; gain = 803.875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.029 seconds; current allocated memory: 100.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 101.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.985 seconds; current allocated memory: 103.148 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:12 . Memory (MB): peak = 897.320 ; gain = 803.875
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 71.854 seconds; peak allocated memory: 103.148 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mlp_HLS.cpp:1:
mlp_HLS.cpp:32:1408: error: excess elements in array initializer
float outputWeight[4][64] = {{0.11294492334127426, 0.18513251841068268, -0.022656643763184547, -0.3701237440109253, 0.10451871156692505, 0.13030825555324554, 0.001674793427810073, -0.1031886413693428, -0.06972876191139221, -0.17779405415058136, -0.06270495057106018, 0.13269218802452087, -0.16148710250854492, -0.10805909335613251, 0.4082115888595581, 0.019908400252461433, 0.15552502870559692, -0.1772802472114563, 0.15746988356113434, -0.07393024861812592, 0.00449140090495348, 0.07208900898694992, -0.12082827836275101, -0.030972952023148537, -0.008733641356229782, -0.13809077441692352, -0.06361085921525955, 0.19567473232746124, 0.23502038419246674, -0.17727656662464142, -0.03860527649521828, -0.04517194256186485, 0.1465337574481964, 0.10378646105527878, -0.16744588315486908, -0.031165530905127525, 0.07500050216913223, -0.0937737300992012, 0.10666000843048096, -0.21428005397319794, 0.12376639246940613, 0.002378239994868636, 0.1936214119195938, -0.038572102785110474, -0.13167983293533325, 0.020943403244018555, -0.23033222556114197, 0.2340170443058014, 0.03559745475649834, -0.020901549607515335, -0.23459720611572266, 0.20688126981258392, 0.16152167320251465, -0.2830180823802948, -0.1531437486410141, 0.03613528609275818, -0.17596189677715302, 0.003293015528470278, -0.15502823889255524, -0.1407080590724945, -0.06642599403858185, -0.028290003538131714, -0.2989412844181061, -0.28047975897789, 0.11559486389160156, -0.24011875689029694, -0.1505088359117508, 0.22517520189285278, -0.17600828409194946, -0.009937236085534096, 0.13400188088417053, 0.06946667283773422, -0.24575737118721008, -0.09821934998035431, -0.29586276412010193, -0.10372399538755417, -0.024852950125932693, -0.005178243387490511, 0.17435063421726227, 0.19669124484062195, 0.22384831309318542, -0.32001346349716187, -0.08874566853046417, -0.14799079298973083, 0.0377039760351181, -0.2334383726119995, -0.058564405888319016, 0.1294139325618744, -0.335611492395401, 0.2391965240240097, -0.15502583980560303, 0.12983307242393494, 0.18763479590415955, -0.2113582342863083, -0.1274149864912033, -0.008362670429050922, -0.08763917535543442, -0.07866727560758591, 0.015331038273870945, -0.09461377561092377, -0.09560371190309525, -0.09304201602935791, -0.20228196680545807, 0.14873772859573364, 0.0452481284737587, -0.13728700578212738, -0.026312055066227913, -0.03696780651807785, 0.00871203187853098, -0.16687704622745514, -0.1747044175863266, -0.11341121047735214}, {-0.11266838759183884, -0.22234445810317993, 0.0818352997303009, -0.3421917259693146, 0.18668752908706665, -0.03708796203136444, 0.2008836716413498, -0.024203939363360405, 0.09104984253644943, -0.16233375668525696, 0.1072080135345459, -0.008989212103188038, -0.20645517110824585, -0.13870637118816376, -0.22259363532066345, 0.009917532093822956, 0.03397432342171669, 0.23507845401763916, 0.12018870562314987, 0.21921254694461823, -0.2336062341928482, -0.07020271569490433, -0.17609183490276337, -0.1549888551235199, -0.16266533732414246, 0.12167756259441376, 0.07472684234380722, 0.08155526220798492, 0.3013683557510376, 0.1604650467634201, 0.012232249602675438, 0.20905472338199615, -0.15695975720882416, -0.2177686244249344, 0.07198300957679749, 0.18000729382038116, -0.22604043781757355, 0.11508204787969589, -0.0001308112550759688, 0.04591331258416176, -0.18147063255310059, -0.15369544923305511, -0.07288932800292969, -0.05867084488272667, 0.24368542432785034, -0.16190971434116364, -0.03391317278146744, 0.1016768142580986, -0.014126305468380451, -0.2183632254600525, 0.2666967213153839, 0.08415435254573822, 0.2241760641336441, 0.16054007411003113, -0.15025481581687927, -0.07158397138118744, 0.16634398698806763, -0.07306451350450516, 0.016734736040234566, -0.2002319097518921, -0.06160743162035942, 0.14248333871364594, 0.2776283919811249, 0.06908565759658813, 0.028015494346618652, 0.08795236796140671, 0.05107297748327255, 0.0966094434261322, -0.02595873735845089, -0.14312268793582916, 0.09292665123939514, 0.2191830724477768, 0.14486292004585266, -0.12429272383451462, -0.03949205204844475, 0.21880215406417847, -0.11929699033498764, 0.20148389041423798, 0.10869190841913223, 0.04384622722864151, 0.03061256930232048, 0.2610900402069092, 0.4556124210357666, 0.18037225306034088, -0.0635538250207901, 0.020877094939351082, -0.1608661413192749, 0.07959013432264328, -0.18313702940940857, 0.04198989272117615, 0.04398900270462036, 0.18353551626205444, 0.11444305628538132, 0.11235526949167252, -0.024359870702028275, -0.03497129678726196, -0.12631985545158386, -0.11492481082677841, 0.16631895303726196, 0.04272853210568428, -0.146212637424469, -0.012981674633920193, -0.24982722103595734, -0.11937816441059113, 0.06774862110614777, 0.11752017587423325, -0.002891255309805274, -0.2188839465379715, 0.16544556617736816, -0.12417452782392502, 0.13968293368816376, 0.2626586854457855}, {0.22347503900527954, -0.10379291325807571, -0.0728164091706276, -0.11349134892225266, -0.18858611583709717, -0.13727854192256927, 0.2039068192243576, 0.16303977370262146, -0.19224943220615387, 0.20049794018268585, -0.14705848693847656, -0.0074583180248737335, -0.18248263001441956, 0.08889870345592499, 0.01863902062177658, 0.16282962262630463, 0.13118711113929749, 0.17425675690174103, -0.35217833518981934, 0.02767464704811573, -0.16015425324440002, 0.19036269187927246, 0.011334921233355999, 0.14732015132904053, -0.21531854569911957, 0.21625466644763947, 0.18751494586467743, -0.22823551297187805, -0.444577157497406, 0.08584113419055939, 0.18316200375556946, 0.12310747802257538, 0.08966590464115143, 0.11396770924329758, 0.010757326148450375, -0.2401730716228485, -0.2361202836036682, -0.3872077167034149, -0.05807282030582428, -0.19485563039779663, 0.14646388590335846, 0.07812932878732681, 0.15086443722248077, 0.12695184350013733, -0.0411217100918293, 0.09384682774543762, 0.044655535370111465, 0.00844541471451521, 0.25530824065208435, 0.1602151244878769, -0.17822660505771637, 0.059385884553194046, -0.018729213625192642, 0.025176696479320526, 0.11159574240446091, 0.20716607570648193, 0.12702199816703796, -0.006143675185739994, 0.265421062707901, -0.15387782454490662, 0.16631823778152466, 0.06557077914476395, -0.32378703355789185, 0.26192373037338257, -0.1564725637435913, 0.06269364058971405, 0.016116205602884293, -0.11811032891273499, -0.21669763326644897, -0.01654045470058918, 0.19451254606246948, -0.0926213413476944, -0.10903191566467285, -0.22713276743888855, 0.02033076621592045, 0.01199600100517273, -0.03457314148545265, 0.16778214275836945, 0.0060695139691233635, -0.11643780767917633, -0.1429138332605362, -0.3165123760700226, -0.5406915545463562, 0.07195019721984863, -0.1627478003501892, 0.2224111557006836, -0.14742621779441833, -0.1450255811214447, 0.15288576483726501, 0.22273288667201996, -0.10671422630548477, -0.00331299495883286, -0.09970756620168686, 0.01552755106240511, 0.20381678640842438, -0.10946942120790482, -0.0366116501390934, -0.12381364405155182, -0.2538047432899475, -0.02395724132657051, 0.024569343775510788, -0.36544233560562134, 0.022336136549711227, 0.09959093481302261, -0.2032853066921234, -0.2253570854663849, -0.1874045878648758, 0.19717994332313538, 0.17577555775642395, -0.18947115540504456, -0.028765296563506126, 0.03923635557293892}, {-0.03667889162898064, 0.1782679706811905, 0.18972203135490417, 0.2684830129146576, 0.2481584995985031, -0.19155913591384888, -0.1375313103199005, -0.0016207576263695955, 0.02037019282579422, 0.16633370518684387, -0.036843691021203995, 0.027950264513492584, 0.060561567544937134, 0.18553410470485687, -0.12409307807683945, -0.17511619627475739, -0.07546374201774597, -0.11561419069766998, -0.14182905852794647, -0.18508638441562653, -0.2085631638765335, 0.3156708776950836, -0.15687184035778046, 0.01137587334960699, -0.02021605335175991, -0.10495825856924057, -0.20491981506347656, -0.13362523913383484, 0.03996840864419937, -0.10264069586992264, -0.012027332559227943, -0.2602350413799286, -0.11015938967466354, 0.11098335683345795, -0.13531766831874847, 0.12587609887123108, 0.21733489632606506, -0.11551360040903091, 0.2517727017402649, -0.14617900550365448, 0.05288806930184364, 0.07522307336330414, 0.03677995875477791, 0.16999422013759613, 0.0321715772151947, -0.06493240594863892, -0.0008137814584188163, -0.11267303675413132, 0.19994255900382996, 0.03945494070649147, 0.07726790010929108, -0.1650097370147705, -0.23829740285873413, 0.18319296836853027, 0.15491053462028503, -0.11303924769163132, 0.11154509335756302, -0.14368055760860443, 0.13008582592010498, 0.14257514476776123, 0.11164297163486481, -0.03771042078733444, -0.1641189604997635, -0.0365506149828434, -0.150834858417511, 0.09176744520664215, 0.17444688081741333, 0.10251817107200623, 0.10176991671323776, 0.22574809193611145, -0.09850757569074631, -0.1031324565410614, 0.10903049260377884, 0.11307741701602936, 0.3692449927330017, -0.13562996685504913, -0.3497999310493469, -0.16439388692378998, 0.2045031487941742, -0.1324826180934906, 0.02171160839498043, 0.00889921560883522, -0.2660227417945862, 0.09907077252864838, 0.12024671584367752, 0.04717857390642166, 0.1651027351617813, 0.05407088249921799, 0.06547665596008301, 0.1140303909778595, 0.25238147377967834, -0.1825859099626541, 0.21414139866828918, -0.05364004895091057, -0.056954219937324524, 0.07455472648143768, -0.11252954602241516, 0.16754113137722015, 0.1897118091583252, 0.17552965879440308, 0.05578775331377983, -0.1891951709985733, 0.09735891222953796, -0.21370945870876312, -0.12099060416221619, -0.017490273341536522, -0.12030765414237976, 0.08493490517139435, -0.18846416473388672, 0.12477579712867737, -0.015395283699035645, 0.17180779576301575}};
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ^~~~~~~~~~~~~~~~~~~
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.539 ; gain = 803.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 897.539 ; gain = 803.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 897.539 ; gain = 803.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 897.539 ; gain = 803.625
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 897.539 ; gain = 803.625
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:101:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 897.539 ; gain = 803.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.063 seconds; current allocated memory: 103.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 104.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 105.748 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.69 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 897.539 ; gain = 803.625
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 28.689 seconds; peak allocated memory: 105.748 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mlp_HLS.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:01:00 . Memory (MB): peak = 935.863 ; gain = 842.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:01:00 . Memory (MB): peak = 935.863 ; gain = 842.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:01:02 . Memory (MB): peak = 935.863 ; gain = 842.770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:01:02 . Memory (MB): peak = 935.863 ; gain = 842.770
INFO: [XFORM 203-501] Unrolling loop 'Loop-3.1' (mlp_HLS.cpp:81) in function 'mlp_HLS' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4.1' (mlp_HLS.cpp:98) in function 'mlp_HLS' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5.1' (mlp_HLS.cpp:125) in function 'mlp_HLS' partially with a factor of 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputBias' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'outputLayer' (mlp_HLS.cpp:56) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'output' (mlp_HLS.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'outputBias' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputLayer' (mlp_HLS.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (mlp_HLS.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mlp_HLS.cpp:57:30) to (mlp_HLS.cpp:57:30) in function 'mlp_HLS'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:03 . Memory (MB): peak = 935.863 ; gain = 842.770
INFO: [HLS 200-472] Inferring partial write operation for 'training_input' (mlp_HLS.cpp:62:3)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden1Layer' (mlp_HLS.cpp:89:4)
INFO: [HLS 200-472] Inferring partial write operation for 'hidden2Layer' (mlp_HLS.cpp:103:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:03 . Memory (MB): peak = 935.863 ; gain = 842.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mlp_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.084 seconds; current allocated memory: 104.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 105.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mlp_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/S_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mlp_HLS/M_AXIS_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mlp_HLS' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer1Weight' to 'mlp_HLS_layer1Weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_layer2Weight' to 'mlp_HLS_layer2Weicud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_outputWeight' to 'mlp_HLS_outputWeidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_training_input' to 'mlp_HLS_training_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden1Layer' to 'mlp_HLS_hidden1LafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_hidden2Layer' to 'mlp_HLS_hidden2Lag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fadd_32ns_32ns_32_4_full_dsp_1' to 'mlp_HLS_fadd_32nshbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fmul_32ns_32ns_32_3_max_dsp_1' to 'mlp_HLS_fmul_32nsibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_fcmp_32ns_32ns_1_2_1' to 'mlp_HLS_fcmp_32nsjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mlp_HLS_mux_42_32_1_1' to 'mlp_HLS_mux_42_32kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fadd_32nshbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fcmp_32nsjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_fmul_32nsibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mlp_HLS_mux_42_32kbM': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mlp_HLS'.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 107.087 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 102.35 MHz
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer1Weibkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Bias_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_layer2Weicud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'mlp_HLS_outputWeidEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_training_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mlp_HLS_hidden1LafYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:16 . Memory (MB): peak = 935.863 ; gain = 842.770
INFO: [VHDL 208-304] Generating VHDL RTL for mlp_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for mlp_HLS.
INFO: [HLS 200-112] Total elapsed time: 76.477 seconds; peak allocated memory: 107.087 MB.
