Analysis & Synthesis report for lab6_toplevel
Fri Oct 12 16:47:51 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab6_toplevel|slc3:my_slc|ISDU:state_controller|State
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated
 16. Parameter Settings for User Entity Instance: myram2:hmmmmmm|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[0].register
 18. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[1].register
 19. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[2].register
 20. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[3].register
 21. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[4].register
 22. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[5].register
 23. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[6].register
 24. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[7].register
 25. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|four_mux:PCMux_Mux
 26. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|two_mux:DRMUX_Mux
 27. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|two_mux:SR1MUX_Mux
 28. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|two_mux:ADDR1MUX_Mux
 29. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|four_mux:ADDR2MUX_Mux
 30. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|two_mux:SR2MUX_Mux
 31. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|alu:ALU_Inst
 32. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|internal_register:MDRregister
 33. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|internal_register:MARregister
 34. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|internal_register:IRregister
 35. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|internal_register:PCregister
 36. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|NZPlogic:conditionalLogic|internal_register:NZPregister
 37. Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|NZPlogic:conditionalLogic|internal_register:BENregister
 38. Parameter Settings for User Entity Instance: slc3:my_slc|tristate:tr0
 39. Parameter Settings for User Entity Instance: test_memory:my_test_memory
 40. Parameter Settings for User Entity Instance: test_memory:my_test_memory|memory_parser:parser
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "slc3:my_slc|Mem2IO:memory_subsystem"
 43. Port Connectivity Checks: "slc3:my_slc|datapath:d0|four_mux:ADDR2MUX_Mux"
 44. Port Connectivity Checks: "slc3:my_slc|datapath:d0|two_mux:DRMUX_Mux"
 45. Port Connectivity Checks: "slc3:my_slc|datapath:d0|four_mux:PCMux_Mux"
 46. Port Connectivity Checks: "slc3:my_slc|datapath:d0"
 47. Port Connectivity Checks: "myram2:hmmmmmm"
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages
 51. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 12 16:47:51 2018       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; lab6_toplevel                               ;
; Top-level Entity Name              ; lab6_toplevel                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 763                                         ;
;     Total combinational functions  ; 728                                         ;
;     Dedicated logic registers      ; 271                                         ;
; Total registers                    ; 271                                         ;
; Total pins                         ; 164                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lab6_toplevel      ; lab6_toplevel      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; Synchronizers.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv                  ;         ;
; internal_register.sv             ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv              ;         ;
; registerFile.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv                   ;         ;
; tristate.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv                       ;         ;
; test_memory.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv                    ;         ;
; SLC3_2.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv                         ;         ;
; slc3.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv                           ;         ;
; memory_contents.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv                ;         ;
; Mem2IO.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv                         ;         ;
; lab6_toplevel.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv                  ;         ;
; ISDU.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv                           ;         ;
; HexDriver.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv                      ;         ;
; datapath.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv                       ;         ;
; NZPlogic.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv                       ;         ;
; multiplexer.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv                    ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv                            ;         ;
; myram2.v                         ; yes             ; User Wizard-Generated File   ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_tlg2.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf            ;         ;
; db/decode_iua.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/decode_iua.tdf                 ;         ;
; db/mux_2pb.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/mux_2pb.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 763       ;
;                                             ;           ;
; Total combinational functions               ; 728       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 437       ;
;     -- 3 input functions                    ; 82        ;
;     -- <=2 input functions                  ; 209       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 683       ;
;     -- arithmetic mode                      ; 45        ;
;                                             ;           ;
; Total registers                             ; 271       ;
;     -- Dedicated logic registers            ; 271       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 164       ;
; Total memory bits                           ; 32768     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; Clk~input ;
; Maximum fan-out                             ; 279       ;
; Total fan-out                               ; 3582      ;
; Average fan-out                             ; 2.65      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                                             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Entity Name       ; Library Name ;
+------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |lab6_toplevel                                                         ; 728 (1)             ; 271 (0)                   ; 32768       ; 0            ; 0       ; 0         ; 164  ; 0            ; |lab6_toplevel                                                                                                         ; lab6_toplevel     ; work         ;
;    |myram2:hmmmmmm|                                                    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|myram2:hmmmmmm                                                                                          ; myram2            ; work         ;
;       |altsyncram:altsyncram_component|                                ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component                                                          ; altsyncram        ; work         ;
;          |altsyncram_tlg2:auto_generated|                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated                           ; altsyncram_tlg2   ; work         ;
;    |slc3:my_slc|                                                       ; 727 (0)             ; 268 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc                                                                                             ; slc3              ; work         ;
;       |HexDriver:hex_driver0|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver0                                                                       ; HexDriver         ; work         ;
;       |HexDriver:hex_driver1|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver1                                                                       ; HexDriver         ; work         ;
;       |HexDriver:hex_driver2|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver2                                                                       ; HexDriver         ; work         ;
;       |HexDriver:hex_driver3|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver3                                                                       ; HexDriver         ; work         ;
;       |HexDriver:hex_driver4|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver4                                                                       ; HexDriver         ; work         ;
;       |HexDriver:hex_driver5|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver5                                                                       ; HexDriver         ; work         ;
;       |HexDriver:hex_driver6|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver6                                                                       ; HexDriver         ; work         ;
;       |HexDriver:hex_driver7|                                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|HexDriver:hex_driver7                                                                       ; HexDriver         ; work         ;
;       |ISDU:state_controller|                                          ; 51 (51)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|ISDU:state_controller                                                                       ; ISDU              ; work         ;
;       |Mem2IO:memory_subsystem|                                        ; 22 (22)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|Mem2IO:memory_subsystem                                                                     ; Mem2IO            ; work         ;
;       |datapath:d0|                                                    ; 598 (144)           ; 196 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0                                                                                 ; datapath          ; work         ;
;          |NZPlogic:conditionalLogic|                                   ; 13 (4)              ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|NZPlogic:conditionalLogic                                                       ; NZPlogic          ; work         ;
;             |internal_register:BENregister|                            ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|NZPlogic:conditionalLogic|internal_register:BENregister                         ; internal_register ; work         ;
;             |internal_register:NZPregister|                            ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|NZPlogic:conditionalLogic|internal_register:NZPregister                         ; internal_register ; work         ;
;          |alu:ALU_Inst|                                                ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|alu:ALU_Inst                                                                    ; alu               ; work         ;
;          |four_mux:ADDR2MUX_Mux|                                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|four_mux:ADDR2MUX_Mux                                                           ; four_mux          ; work         ;
;          |internal_register:IRregister|                                ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|internal_register:IRregister                                                    ; internal_register ; work         ;
;          |internal_register:MARregister|                               ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|internal_register:MARregister                                                   ; internal_register ; work         ;
;          |internal_register:MDRregister|                               ; 35 (35)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|internal_register:MDRregister                                                   ; internal_register ; work         ;
;          |internal_register:PCregister|                                ; 1 (1)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|internal_register:PCregister                                                    ; internal_register ; work         ;
;          |registerFile:registers|                                      ; 226 (90)            ; 128 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers                                                          ; registerFile      ; work         ;
;             |internal_register:internal_register_generate[0].register| ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[0].register ; internal_register ; work         ;
;             |internal_register:internal_register_generate[1].register| ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[1].register ; internal_register ; work         ;
;             |internal_register:internal_register_generate[2].register| ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[2].register ; internal_register ; work         ;
;             |internal_register:internal_register_generate[3].register| ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[3].register ; internal_register ; work         ;
;             |internal_register:internal_register_generate[4].register| ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[4].register ; internal_register ; work         ;
;             |internal_register:internal_register_generate[5].register| ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[5].register ; internal_register ; work         ;
;             |internal_register:internal_register_generate[6].register| ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[6].register ; internal_register ; work         ;
;             |internal_register:internal_register_generate[7].register| ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[7].register ; internal_register ; work         ;
;          |two_mux:ADDR1MUX_Mux|                                        ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|two_mux:ADDR1MUX_Mux                                                            ; two_mux           ; work         ;
;          |two_mux:SR1MUX_Mux|                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|two_mux:SR1MUX_Mux                                                              ; two_mux           ; work         ;
;          |two_mux:SR2MUX_Mux|                                          ; 95 (95)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|datapath:d0|two_mux:SR2MUX_Mux                                                              ; two_mux           ; work         ;
;       |tristate:tr0|                                                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|slc3:my_slc|tristate:tr0                                                                                ; tristate          ; work         ;
;    |sync:SwitchSync0|                                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|sync:SwitchSync0                                                                                        ; sync              ; work         ;
;    |sync:SwitchSync1|                                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|sync:SwitchSync1                                                                                        ; sync              ; work         ;
;    |sync:SwitchSync2|                                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab6_toplevel|sync:SwitchSync2                                                                                        ; sync              ; work         ;
+------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+
; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 393216       ; 8            ; 393216       ; 8            ; 3145728 ; None ;
+------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 18.0    ; N/A          ; N/A          ; |lab6_toplevel|myram2:hmmmmmm ; myram2.v        ;
+--------+--------------+---------+--------------+--------------+-------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |lab6_toplevel|slc3:my_slc|ISDU:state_controller|State                                                                                                                                                                                                                                                                                       ;
+----------------+------------+------------+------------+------------+------------+--------------+--------------+------------+------------+------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+------------+----------------+----------------+--------------+
; Name           ; State.S_22 ; State.S_00 ; State.S_12 ; State.S_21 ; State.S_04 ; State.S_16_2 ; State.S_16_1 ; State.S_23 ; State.S_07 ; State.S_27 ; State.S_25_2 ; State.S_25_1 ; State.S_06 ; State.S_09 ; State.S_05 ; State.S_01 ; State.S_32 ; State.S_35 ; State.S_33_2 ; State.S_33_1 ; State.S_18 ; State.PauseIR2 ; State.PauseIR1 ; State.Halted ;
+----------------+------------+------------+------------+------------+------------+--------------+--------------+------------+------------+------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+------------+----------------+----------------+--------------+
; State.Halted   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 0            ;
; State.PauseIR1 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 1              ; 1            ;
; State.PauseIR2 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 1              ; 0              ; 1            ;
; State.S_18     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1          ; 0              ; 0              ; 1            ;
; State.S_33_1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0          ; 0              ; 0              ; 1            ;
; State.S_33_2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_35     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_32     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_01     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_05     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_09     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_06     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 1            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_25_2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 1            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_27     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 1          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_07     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 1          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_23     ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 1          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_1   ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 1            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_16_2   ; 0          ; 0          ; 0          ; 0          ; 0          ; 1            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_04     ; 0          ; 0          ; 0          ; 0          ; 1          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_21     ; 0          ; 0          ; 0          ; 1          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_12     ; 0          ; 0          ; 1          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_00     ; 0          ; 1          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
; State.S_22     ; 1          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0            ; 0            ; 0          ; 0              ; 0              ; 1            ;
+----------------+------------+------------+------------+------------+------------+--------------+--------------+------------+------------+------------+--------------+--------------+------------+------------+------------+------------+------------+------------+--------------+--------------+------------+----------------+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                             ;
+-------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                         ; Reason for Removal                     ;
+-------------------------------------------------------------------------------------------------------+----------------------------------------+
; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|address_reg_a[0..5]     ; Stuck at GND due to stuck port data_in ;
; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|out_address_reg_a[0..5] ; Stuck at GND due to stuck port data_in ;
; slc3:my_slc|ISDU:state_controller|State~2                                                             ; Lost fanout                            ;
; slc3:my_slc|ISDU:state_controller|State~3                                                             ; Lost fanout                            ;
; slc3:my_slc|ISDU:state_controller|State~4                                                             ; Lost fanout                            ;
; slc3:my_slc|ISDU:state_controller|State~5                                                             ; Lost fanout                            ;
; slc3:my_slc|ISDU:state_controller|State~6                                                             ; Lost fanout                            ;
; Total Number of Removed Registers = 17                                                                ;                                        ;
+-------------------------------------------------------------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+
; Register name                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                             ;
+------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+
; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|address_reg_a[5] ; Stuck at GND              ; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|out_address_reg_a[5] ;
;                                                                                                ; due to stuck port data_in ;                                                                                                    ;
; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|address_reg_a[4] ; Stuck at GND              ; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|out_address_reg_a[4] ;
;                                                                                                ; due to stuck port data_in ;                                                                                                    ;
; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|address_reg_a[3] ; Stuck at GND              ; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|out_address_reg_a[3] ;
;                                                                                                ; due to stuck port data_in ;                                                                                                    ;
; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|address_reg_a[2] ; Stuck at GND              ; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|out_address_reg_a[2] ;
;                                                                                                ; due to stuck port data_in ;                                                                                                    ;
; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|address_reg_a[1] ; Stuck at GND              ; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|out_address_reg_a[1] ;
;                                                                                                ; due to stuck port data_in ;                                                                                                    ;
; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|address_reg_a[0] ; Stuck at GND              ; myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|out_address_reg_a[0] ;
;                                                                                                ; due to stuck port data_in ;                                                                                                    ;
+------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 271   ;
; Number of registers using Synchronous Clear  ; 2     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 211   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|Mem2IO:memory_subsystem|hex_data[9]                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|internal_register:IRregister|Q[11]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|internal_register:MARregister|Q[0]                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[0].register|Q[8]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[1].register|Q[10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[2].register|Q[12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[3].register|Q[9]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[4].register|Q[12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[5].register|Q[12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[6].register|Q[12] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[7].register|Q[0]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|NZPlogic:conditionalLogic|internal_register:NZPregister|Q[0]                          ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|internal_register:PCregister|Q[13]                                                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |lab6_toplevel|slc3:my_slc|datapath:d0|internal_register:MDRregister|Q[2]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab6_toplevel|slc3:my_slc|datapath:d0|four_mux:ADDR2MUX_Mux|Mux0                                                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |lab6_toplevel|slc3:my_slc|datapath:d0|registerFile:registers|Mux5                                                           ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |lab6_toplevel|slc3:my_slc|datapath:d0|two_mux:SR2MUX_Mux|Out[14]                                                            ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |lab6_toplevel|slc3:my_slc|datapath:d0|Mux1                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: myram2:hmmmmmm|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------+
; Parameter Name                     ; Value                  ; Type                          ;
+------------------------------------+------------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                       ;
; WIDTH_A                            ; 8                      ; Signed Integer                ;
; WIDTHAD_A                          ; 19                     ; Signed Integer                ;
; NUMWORDS_A                         ; 393216                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                       ;
; WIDTH_B                            ; 8                      ; Signed Integer                ;
; WIDTHAD_B                          ; 19                     ; Signed Integer                ;
; NUMWORDS_B                         ; 393216                 ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                       ;
; OUTDATA_REG_B                      ; CLOCK0                 ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                       ;
; BYTE_SIZE                          ; 8                      ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA               ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED                 ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E           ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_tlg2        ; Untyped                       ;
+------------------------------------+------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[0].register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[1].register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[2].register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[3].register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[4].register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[5].register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[6].register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[7].register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|four_mux:PCMux_Mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|two_mux:DRMUX_Mux ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|two_mux:SR1MUX_Mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; W              ; 3     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|two_mux:ADDR1MUX_Mux ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|four_mux:ADDR2MUX_Mux ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|two_mux:SR2MUX_Mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; W              ; 16    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|alu:ALU_Inst ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; W              ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|internal_register:MDRregister ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|internal_register:MARregister ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|internal_register:IRregister ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|internal_register:PCregister ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|NZPlogic:conditionalLogic|internal_register:NZPregister ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 3     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|datapath:d0|NZPlogic:conditionalLogic|internal_register:BENregister ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: slc3:my_slc|tristate:tr0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 16    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_memory:my_test_memory ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; size           ; 256   ; Signed Integer                                 ;
; init_external  ; 0     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_memory:my_test_memory|memory_parser:parser ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; size           ; 256   ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 1                                              ;
; Entity Instance                           ; myram2:hmmmmmm|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                ;
;     -- WIDTH_A                            ; 8                                              ;
;     -- NUMWORDS_A                         ; 393216                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                         ;
;     -- WIDTH_B                            ; 8                                              ;
;     -- NUMWORDS_B                         ; 393216                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ;
+-------------------------------------------+------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|Mem2IO:memory_subsystem" ;
+--------------+-------+----------+-------------------------------+
; Port         ; Type  ; Severity ; Details                       ;
+--------------+-------+----------+-------------------------------+
; ADDR[19..16] ; Input ; Info     ; Stuck at GND                  ;
+--------------+-------+----------+-------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|datapath:d0|four_mux:ADDR2MUX_Mux" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; A    ; Input ; Info     ; Stuck at GND                                    ;
+------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|datapath:d0|two_mux:DRMUX_Mux" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|datapath:d0|four_mux:PCMux_Mux"                                                                                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; A    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slc3:my_slc|datapath:d0"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; IR[10..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; IR[4..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "myram2:hmmmmmm"                                                                                                                                                             ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (19 bits) it drives.  Extra input bit(s) "address_a[18..12]" will be connected to GND.                  ;
; q_a       ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
; address_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                           ;
; data_a    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                           ;
; data_b    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                           ;
; wren_a    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                           ;
; wren_b    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                           ;
; q_b       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 164                         ;
; cycloneiii_ff         ; 271                         ;
;     ENA               ; 211                         ;
;     SCLR              ; 2                           ;
;     plain             ; 58                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 738                         ;
;     arith             ; 45                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 30                          ;
;     normal            ; 693                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 192                         ;
;         3 data inputs ; 52                          ;
;         4 data inputs ; 437                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 8.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Oct 12 16:47:35 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SLC3 -c lab6_toplevel
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 3 design units, including 3 entities, in source file synchronizers.sv
    Info (12023): Found entity 1: sync File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv Line: 4
    Info (12023): Found entity 2: sync_r0 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv Line: 18
    Info (12023): Found entity 3: sync_r1 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/Synchronizers.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/full_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cra_4bit.sv
    Info (12023): Found entity 1: CRA_4bit File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/CRA_4bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file csa_unit.sv
    Info (12023): Found entity 1: CSA_unit File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/CSA_unit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file carry_select_adder.sv
    Info (12023): Found entity 1: carry_select_adder File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/carry_select_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file internal_register.sv
    Info (12023): Found entity 1: internal_register File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/internal_register.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.sv
    Info (12023): Found entity 1: registerFile File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tristate.sv
    Info (12023): Found entity 1: tristate File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/tristate.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_memory.sv
    Info (12023): Found entity 1: test_memory File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv Line: 22
Info (12021): Found 1 design units, including 0 entities, in source file slc3_2.sv
    Info (12022): Found design unit 1: SLC3_2 (SystemVerilog) File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/SLC3_2.sv Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file slc3.sv
    Info (12023): Found entity 1: slc3 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file memory_contents.sv
    Info (12023): Found entity 1: memory_parser File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/memory_contents.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file mem2io.sv
    Info (12023): Found entity 1: Mem2IO File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/Mem2IO.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file lab6_toplevel.sv
    Info (12023): Found entity 1: lab6_toplevel File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file isdu.sv
    Info (12023): Found entity 1: ISDU File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nzplogic.sv
    Info (12023): Found entity 1: NZPlogic File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file multiplexer.sv
    Info (12023): Found entity 1: two_mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv Line: 5
    Info (12023): Found entity 2: four_mux File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/multiplexer.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/alu.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file myram2.v
    Info (12023): Found entity 1: myram2 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v Line: 39
Info (12127): Elaborating entity "lab6_toplevel" for the top level hierarchy
Info (12128): Elaborating entity "sync" for hierarchy "sync:SwitchSync0" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 22
Info (12128): Elaborating entity "myram2" for hierarchy "myram2:hmmmmmm" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 26
Info (12128): Elaborating entity "altsyncram" for hierarchy "myram2:hmmmmmm|altsyncram:altsyncram_component" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v Line: 97
Info (12130): Elaborated megafunction instantiation "myram2:hmmmmmm|altsyncram:altsyncram_component" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v Line: 97
Info (12133): Instantiated megafunction "myram2:hmmmmmm|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/myram2.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "393216"
    Info (12134): Parameter "numwords_b" = "393216"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "widthad_b" = "19"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tlg2.tdf
    Info (12023): Found entity 1: altsyncram_tlg2 File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_tlg2" for hierarchy "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_iua.tdf
    Info (12023): Found entity 1: decode_iua File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/decode_iua.tdf Line: 22
Info (12128): Elaborating entity "decode_iua" for hierarchy "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|decode_iua:decode2" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2pb.tdf
    Info (12023): Found entity 1: mux_2pb File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/mux_2pb.tdf Line: 22
Info (12128): Elaborating entity "mux_2pb" for hierarchy "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|mux_2pb:mux4" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 50
Info (12128): Elaborating entity "slc3" for hierarchy "slc3:my_slc" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 28
Info (12128): Elaborating entity "HexDriver" for hierarchy "slc3:my_slc|HexDriver:hex_driver3" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv Line: 58
Info (12128): Elaborating entity "datapath" for hierarchy "slc3:my_slc|datapath:d0" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv Line: 77
Info (10264): Verilog HDL Case Statement information at datapath.sv(63): all case item expressions in this case statement are onehot File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv Line: 63
Info (12128): Elaborating entity "registerFile" for hierarchy "slc3:my_slc|datapath:d0|registerFile:registers" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv Line: 31
Info (12128): Elaborating entity "internal_register" for hierarchy "slc3:my_slc|datapath:d0|registerFile:registers|internal_register:internal_register_generate[0].register" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/registerFile.sv Line: 24
Info (12128): Elaborating entity "four_mux" for hierarchy "slc3:my_slc|datapath:d0|four_mux:PCMux_Mux" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv Line: 34
Info (12128): Elaborating entity "two_mux" for hierarchy "slc3:my_slc|datapath:d0|two_mux:DRMUX_Mux" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv Line: 37
Info (12128): Elaborating entity "two_mux" for hierarchy "slc3:my_slc|datapath:d0|two_mux:ADDR1MUX_Mux" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv Line: 43
Info (12128): Elaborating entity "alu" for hierarchy "slc3:my_slc|datapath:d0|alu:ALU_Inst" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv Line: 54
Info (12128): Elaborating entity "NZPlogic" for hierarchy "slc3:my_slc|datapath:d0|NZPlogic:conditionalLogic" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/datapath.sv Line: 111
Info (12128): Elaborating entity "internal_register" for hierarchy "slc3:my_slc|datapath:d0|NZPlogic:conditionalLogic|internal_register:NZPregister" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv Line: 15
Info (12128): Elaborating entity "internal_register" for hierarchy "slc3:my_slc|datapath:d0|NZPlogic:conditionalLogic|internal_register:BENregister" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/NZPlogic.sv Line: 22
Info (12128): Elaborating entity "Mem2IO" for hierarchy "slc3:my_slc|Mem2IO:memory_subsystem" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv Line: 85
Info (12128): Elaborating entity "tristate" for hierarchy "slc3:my_slc|tristate:tr0" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv Line: 90
Info (12128): Elaborating entity "ISDU" for hierarchy "slc3:my_slc|ISDU:state_controller" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/slc3.sv Line: 97
Warning (10958): SystemVerilog warning at ISDU.sv(231): unique or priority keyword makes case statement complete File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/ISDU.sv Line: 231
Info (12128): Elaborating entity "test_memory" for hierarchy "test_memory:my_test_memory" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 33
Warning (10036): Verilog HDL or VHDL warning at test_memory.sv(42): object "actual_address" assigned a value but never read File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv Line: 42
Info (12128): Elaborating entity "memory_parser" for hierarchy "test_memory:my_test_memory|memory_parser:parser" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/test_memory.sv Line: 48
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a8" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 340
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a9" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 376
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a10" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 412
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a11" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 448
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a12" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 484
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a13" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 520
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a14" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 556
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a15" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 592
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a16" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 628
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a17" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 664
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a18" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 700
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a19" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 736
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a20" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 772
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a21" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 808
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a22" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 844
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a23" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 880
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a24" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 916
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a25" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 952
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a26" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 988
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a27" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1024
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a28" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1060
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a29" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1096
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a30" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1132
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a31" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1168
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a32" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1204
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a33" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1240
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a34" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1276
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a35" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1312
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a36" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1348
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a37" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1384
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a38" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1420
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a39" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1456
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a40" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1492
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a41" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1528
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a42" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1564
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a43" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1600
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a44" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1636
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a45" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1672
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a46" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1708
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a47" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1744
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a48" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1780
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a49" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1816
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a50" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1852
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a51" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1888
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a52" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1924
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a53" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1960
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a54" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 1996
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a55" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2032
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a56" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2068
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a57" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2104
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a58" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2140
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a59" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2176
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a60" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2212
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a61" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2248
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a62" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2284
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a63" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2320
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a64" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2356
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a65" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2392
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a66" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2428
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a67" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2464
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a68" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2500
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a69" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2536
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a70" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2572
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a71" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2608
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a72" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2644
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a73" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2680
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a74" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2716
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a75" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2752
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a76" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2788
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a77" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2824
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a78" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2860
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a79" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2896
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a80" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2932
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a81" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 2968
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a82" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3004
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a83" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3040
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a84" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3076
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a85" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3112
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a86" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3148
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a87" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3184
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a88" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3220
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a89" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3256
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a90" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3292
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a91" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3328
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a92" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3364
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a93" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3400
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a94" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3436
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a95" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3472
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a96" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3508
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a97" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3544
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a98" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3580
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a99" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3616
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a100" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3652
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a101" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3688
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a102" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3724
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a103" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3760
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a104" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3796
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a105" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3832
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a106" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3868
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a107" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3904
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a108" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3940
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a109" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 3976
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a110" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4012
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a111" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4048
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a112" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4084
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a113" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4120
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a114" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4156
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a115" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4192
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a116" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4228
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a117" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4264
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a118" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4300
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a119" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4336
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a120" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4372
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a121" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4408
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a122" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4444
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a123" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4480
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a124" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4516
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a125" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4552
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a126" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4588
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a127" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4624
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a128" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4660
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a129" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4696
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a130" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4732
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a131" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4768
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a132" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4804
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a133" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4840
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a134" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4876
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a135" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4912
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a136" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4948
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a137" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 4984
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a138" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5020
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a139" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5056
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a140" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5092
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a141" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5128
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a142" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5164
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a143" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5200
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a144" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5236
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a145" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5272
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a146" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5308
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a147" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5344
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a148" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5380
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a149" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5416
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a150" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5452
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a151" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5488
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a152" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5524
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a153" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5560
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a154" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5596
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a155" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5632
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a156" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5668
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a157" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5704
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a158" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5740
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a159" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5776
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a160" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5812
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a161" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5848
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a162" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5884
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a163" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5920
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a164" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5956
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a165" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 5992
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a166" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6028
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a167" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6064
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a168" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6100
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a169" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6136
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a170" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6172
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a171" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6208
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a172" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6244
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a173" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6280
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a174" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6316
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a175" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6352
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a176" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6388
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a177" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6424
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a178" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6460
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a179" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6496
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a180" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6532
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a181" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6568
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a182" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6604
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a183" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6640
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a184" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6676
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a185" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6712
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a186" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6748
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a187" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6784
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a188" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6820
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a189" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6856
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a190" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6892
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a191" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6928
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a192" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 6964
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a193" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7000
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a194" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7036
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a195" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7072
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a196" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7108
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a197" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7144
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a198" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7180
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a199" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7216
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a200" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7252
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a201" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7288
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a202" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7324
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a203" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7360
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a204" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7396
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a205" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7432
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a206" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7468
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a207" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7504
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a208" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7540
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a209" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7576
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a210" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7612
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a211" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7648
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a212" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7684
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a213" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7720
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a214" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7756
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a215" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7792
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a216" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7828
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a217" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7864
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a218" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7900
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a219" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7936
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a220" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 7972
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a221" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8008
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a222" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8044
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a223" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8080
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a224" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8116
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a225" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8152
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a226" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8188
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a227" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8224
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a228" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8260
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a229" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8296
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a230" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8332
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a231" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8368
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a232" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8404
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a233" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8440
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a234" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8476
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a235" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8512
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a236" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8548
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a237" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8584
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a238" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8620
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a239" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8656
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a240" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8692
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a241" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8728
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a242" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8764
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a243" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8800
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a244" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8836
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a245" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8872
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a246" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8908
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a247" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8944
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a248" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 8980
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a249" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9016
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a250" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9052
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a251" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9088
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a252" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9124
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a253" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9160
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a254" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9196
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a255" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9232
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a256" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9268
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a257" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9304
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a258" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9340
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a259" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9376
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a260" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9412
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a261" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9448
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a262" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9484
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a263" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9520
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a264" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9556
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a265" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9592
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a266" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9628
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a267" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9664
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a268" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9700
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a269" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9736
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a270" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9772
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a271" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9808
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a272" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9844
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a273" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9880
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a274" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9916
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a275" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9952
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a276" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 9988
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a277" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10024
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a278" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10060
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a279" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10096
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a280" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10132
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a281" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10168
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a282" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10204
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a283" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10240
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a284" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10276
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a285" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10312
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a286" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10348
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a287" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10384
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a288" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10420
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a289" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10456
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a290" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10492
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a291" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10528
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a292" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10564
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a293" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10600
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a294" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10636
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a295" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10672
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a296" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10708
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a297" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10744
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a298" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10780
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a299" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10816
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a300" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10852
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a301" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10888
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a302" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10924
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a303" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10960
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a304" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 10996
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a305" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11032
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a306" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11068
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a307" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11104
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a308" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11140
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a309" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11176
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a310" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11212
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a311" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11248
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a312" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11284
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a313" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11320
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a314" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11356
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a315" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11392
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a316" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11428
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a317" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11464
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a318" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11500
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a319" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11536
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a320" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11572
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a321" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11608
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a322" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11644
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a323" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11680
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a324" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11716
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a325" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11752
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a326" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11788
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a327" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11824
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a328" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11860
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a329" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11896
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a330" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11932
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a331" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 11968
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a332" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12004
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a333" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12040
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a334" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12076
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a335" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12112
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a336" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12148
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a337" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12184
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a338" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12220
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a339" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12256
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a340" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12292
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a341" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12328
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a342" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12364
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a343" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12400
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a344" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12436
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a345" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12472
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a346" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12508
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a347" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12544
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a348" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12580
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a349" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12616
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a350" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12652
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a351" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12688
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a352" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12724
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a353" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12760
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a354" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12796
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a355" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12832
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a356" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12868
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a357" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12904
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a358" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12940
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a359" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 12976
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a360" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13012
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a361" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13048
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a362" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13084
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a363" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13120
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a364" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13156
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a365" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13192
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a366" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13228
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a367" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13264
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a368" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13300
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a369" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13336
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a370" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13372
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a371" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13408
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a372" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13444
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a373" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13480
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a374" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13516
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a375" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13552
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a376" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13588
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a377" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13624
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a378" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13660
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a379" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13696
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a380" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13732
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a381" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13768
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a382" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13804
        Warning (14320): Synthesized away node "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ram_block1a383" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 13840
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "CE" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 14
    Warning (13410): Pin "UB" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 14
    Warning (13410): Pin "LB" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 14
    Warning (13410): Pin "ADDR[16]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 15
    Warning (13410): Pin "ADDR[17]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 15
    Warning (13410): Pin "ADDR[18]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 15
    Warning (13410): Pin "ADDR[19]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 15
    Warning (13410): Pin "test[8]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 16
    Warning (13410): Pin "test[9]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 16
    Warning (13410): Pin "test[10]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 16
    Warning (13410): Pin "test[11]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 16
    Warning (13410): Pin "test[12]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 16
    Warning (13410): Pin "test[13]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 16
    Warning (13410): Pin "test[14]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 16
    Warning (13410): Pin "test[15]" is stuck at GND File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "myram2:hmmmmmm|altsyncram:altsyncram_component|altsyncram_tlg2:auto_generated|ALTSYNCRAM" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/db/altsyncram_tlg2.tdf Line: 52
Info (144001): Generated suppressed messages file C:/Users/finnn/Documents/385/385_FPGA/Lab6/output_files/lab6_toplevel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 19 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "test2[0]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[1]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[2]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[3]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[4]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[5]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[6]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[7]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[8]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[9]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[10]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[11]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[12]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[13]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[14]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[15]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[16]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[17]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
    Warning (15610): No output dependent on input pin "test2[18]" File: C:/Users/finnn/Documents/385/385_FPGA/Lab6/lab6_toplevel.sv Line: 17
Info (21057): Implemented 935 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 39 input pins
    Info (21059): Implemented 109 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 763 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 417 warnings
    Info: Peak virtual memory: 4816 megabytes
    Info: Processing ended: Fri Oct 12 16:47:51 2018
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/finnn/Documents/385/385_FPGA/Lab6/output_files/lab6_toplevel.map.smsg.


