[12/07 21:31:59      0s] 
[12/07 21:31:59      0s] Cadence Innovus(TM) Implementation System.
[12/07 21:31:59      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/07 21:31:59      0s] 
[12/07 21:31:59      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[12/07 21:31:59      0s] Options:	-no_gui -execute set asictop torus_bp; set datawidth 32 -files asic-par.tcl 
[12/07 21:31:59      0s] Date:		Sat Dec  7 21:31:59 2024
[12/07 21:31:59      0s] Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
[12/07 21:31:59      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[12/07 21:31:59      0s] 
[12/07 21:31:59      0s] License:
[12/07 21:31:59      0s] 		[21:31:59.232364] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

[12/07 21:31:59      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/07 21:31:59      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/07 21:32:11     11s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/07 21:32:14     13s] @(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[12/07 21:32:14     13s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[12/07 21:32:14     13s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[12/07 21:32:14     13s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[12/07 21:32:14     13s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[12/07 21:32:14     13s] @(#)CDS: CPE v21.17-s068
[12/07 21:32:14     13s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[12/07 21:32:14     13s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[12/07 21:32:14     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/07 21:32:14     13s] @(#)CDS: RCDB 11.15.0
[12/07 21:32:14     13s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[12/07 21:32:14     13s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[12/07 21:32:14     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3529754_ECEUBUNTU2_t3rampal_xcCQiK.

[12/07 21:32:14     13s] Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.
[12/07 21:32:15     15s] 
[12/07 21:32:15     15s] **INFO:  MMMC transition support version v31-84 
[12/07 21:32:15     15s] 
[12/07 21:32:15     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/07 21:32:15     15s] <CMD> suppressMessage ENCEXT-2799
[12/07 21:32:15     15s] <CMD> getVersion
[12/07 21:32:16     15s] [INFO] Loading PVS  fill procedures
[12/07 21:32:16     15s] **WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
[12/07 21:32:16     15s] Executing cmd 'set asictop torus_bp; set datawidth 32' ...
[12/07 21:32:16     15s] Sourcing file "asic-par.tcl" ...
[12/07 21:32:16     15s] <CMD> set init_mmmc_file setup-timing.tcl
[12/07 21:32:16     15s] <CMD> set init_verilog asic-post-synth.torus_bp.32.v
[12/07 21:32:16     15s] <CMD> set init_top_cell torus_bp_D_W32
[12/07 21:32:16     15s] <CMD> set init_lef_file {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef low_swing_rx.lef  low_swing_tx.lef  torus_xbar_1b.lef}
[12/07 21:32:16     15s] <CMD> set init_gnd_net VSS
[12/07 21:32:16     15s] <CMD> set init_pwr_net VDD
[12/07 21:32:16     15s] <CMD> init_design
[12/07 21:32:16     15s] #% Begin Load MMMC data ... (date=12/07 21:32:16, mem=915.9M)
[12/07 21:32:16     15s] #% End Load MMMC data ... (date=12/07 21:32:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=916.8M, current mem=916.8M)
[12/07 21:32:16     15s] 
[12/07 21:32:16     15s] Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
[12/07 21:32:16     15s] Set DBUPerIGU to M2 pitch 400.
[12/07 21:32:16     15s] 
[12/07 21:32:16     15s] Loading LEF file low_swing_rx.lef ...
[12/07 21:32:16     15s] 
[12/07 21:32:16     15s] Loading LEF file low_swing_tx.lef ...
[12/07 21:32:16     15s] 
[12/07 21:32:16     15s] Loading LEF file torus_xbar_1b.lef ...
[12/07 21:32:16     15s] **WARN: (IMPLF-200):	Pin 'wi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-200' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-200):	Pin 'w2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-200' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-201):	Pin 'eo' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-201' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-200):	Pin 'pi' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-200' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-200):	Pin 'p2e' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-200' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-200):	Pin 'p2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-200' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-201):	Pin 'so' in macro 'torus_xbar_1b' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-201' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-200):	Pin 'w2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-200' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-200):	Pin 'ni' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-200' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-200):	Pin 'n2s' in macro 'torus_xbar_1b' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-200' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_tx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-200' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-201):	Pin 'c' in macro 'low_swing_tx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-201' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-201):	Pin 'o' in macro 'low_swing_rx' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-201' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-200):	Pin 'i' in macro 'low_swing_rx' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-200' for more detail.
[12/07 21:32:16     15s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/07 21:32:16     15s] Type 'man IMPLF-200' for more detail.
[12/07 21:32:16     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/07 21:32:16     15s] Loading view definition file from setup-timing.tcl
[12/07 21:32:16     15s] Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
[12/07 21:32:19     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:32:19     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:32:19     18s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:32:19     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:32:19     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:32:19     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:32:19     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:32:19     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:32:19     18s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:32:19     18s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/07 21:32:19     18s] Read 816 cells in library 'tcbn65gpluswc' 
[12/07 21:32:19     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib' ...
[12/07 21:32:19     18s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_wc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_wc' 
[12/07 21:32:19     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_wc.lib' ...
[12/07 21:32:19     18s] Read 1 cells in library 'low_swing_rx_wc' 
[12/07 21:32:19     18s] Reading wcl_slow timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_wc.lib' ...
[12/07 21:32:19     18s] Read 1 cells in library 'low_swing_tx_wc' 
[12/07 21:32:19     18s] Ending "PreSetAnalysisView" (total cpu=0:00:02.7, real=0:00:03.0, peak res=1108.5M, current mem=954.7M)
[12/07 21:32:19     18s] *** End library_loading (cpu=0.05min, real=0.05min, mem=95.5M, fe_cpu=0.31min, fe_real=0.33min, fe_mem=1062.6M) ***
[12/07 21:32:19     18s] #% Begin Load netlist data ... (date=12/07 21:32:19, mem=954.7M)
[12/07 21:32:19     18s] *** Begin netlist parsing (mem=1062.6M) ***
[12/07 21:32:19     18s] Created 819 new cells from 4 timing libraries.
[12/07 21:32:19     18s] Reading netlist ...
[12/07 21:32:19     18s] Backslashed names will retain backslash and a trailing blank character.
[12/07 21:32:19     18s] Reading verilog netlist 'asic-post-synth.torus_bp.32.v'
[12/07 21:32:19     18s] 
[12/07 21:32:19     18s] *** Memory Usage v#1 (Current mem = 1062.625M, initial mem = 486.906M) ***
[12/07 21:32:19     18s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1062.6M) ***
[12/07 21:32:19     18s] #% End Load netlist data ... (date=12/07 21:32:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=996.1M, current mem=996.1M)
[12/07 21:32:19     18s] Set top cell to torus_bp_D_W32.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL3' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL10' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'GFILL' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR4D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR3D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XOR2D0' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D4' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D2' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] **WARN: (TECHLIB-606):	An inconsistency was found during interpolated library checking of library set 'wcl_slow'. Cell 'XNR4D1' found in library 'tcbn65gpluswc', but missing in library 'torus_xbar_1b_wc'. This can potentially cause issues during delay calculation.
[12/07 21:32:19     18s] Message <TECHLIB-606> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/07 21:32:19     18s] Hooked 819 DB cells to tlib cells.
[12/07 21:32:19     18s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1023.8M, current mem=1023.8M)
[12/07 21:32:19     18s] Starting recursive module instantiation check.
[12/07 21:32:19     18s] No recursion found.
[12/07 21:32:19     18s] Building hierarchical netlist for Cell torus_bp_D_W32 ...
[12/07 21:32:19     18s] *** Netlist is unique.
[12/07 21:32:19     18s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[12/07 21:32:19     18s] ** info: there are 939 modules.
[12/07 21:32:19     18s] ** info: there are 9715 stdCell insts.
[12/07 21:32:19     18s] ** info: there are 3077 multi-height stdCell insts (3 stdCells)
[12/07 21:32:19     18s] 
[12/07 21:32:19     18s] *** Memory Usage v#1 (Current mem = 1132.508M, initial mem = 486.906M) ***
[12/07 21:32:20     18s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 21:32:20     18s] Type 'man IMPFP-3961' for more detail.
[12/07 21:32:20     18s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 21:32:20     18s] Type 'man IMPFP-3961' for more detail.
[12/07 21:32:20     18s] Start create_tracks
[12/07 21:32:20     19s] Extraction setup Started 
[12/07 21:32:20     19s] 
[12/07 21:32:20     19s] Trim Metal Layers:
[12/07 21:32:20     19s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/07 21:32:20     19s] Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
[12/07 21:32:20     19s] Importing multi-corner RC tables ... 
[12/07 21:32:20     19s] Summary of Active RC-Corners : 
[12/07 21:32:20     19s]  
[12/07 21:32:20     19s]  Analysis View: view_functional_wcl_slow
[12/07 21:32:20     19s]     RC-Corner Name        : rc_corner
[12/07 21:32:20     19s]     RC-Corner Index       : 0
[12/07 21:32:20     19s]     RC-Corner Temperature : 25 Celsius
[12/07 21:32:20     19s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/07 21:32:20     19s]     RC-Corner PreRoute Res Factor         : 1
[12/07 21:32:20     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 21:32:20     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 21:32:20     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 21:32:20     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 21:32:20     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/07 21:32:20     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/07 21:32:20     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/07 21:32:20     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/07 21:32:20     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/07 21:32:20     19s]  
[12/07 21:32:20     19s]  Analysis View: view_functional_wcl_fast
[12/07 21:32:20     19s]     RC-Corner Name        : rc_corner
[12/07 21:32:20     19s]     RC-Corner Index       : 0
[12/07 21:32:20     19s]     RC-Corner Temperature : 25 Celsius
[12/07 21:32:20     19s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/07 21:32:20     19s]     RC-Corner PreRoute Res Factor         : 1
[12/07 21:32:20     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 21:32:20     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 21:32:20     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 21:32:20     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 21:32:20     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/07 21:32:20     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/07 21:32:20     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/07 21:32:20     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/07 21:32:20     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/07 21:32:20     19s]  
[12/07 21:32:20     19s]  Analysis View: view_functional_wcl_typical
[12/07 21:32:20     19s]     RC-Corner Name        : rc_corner
[12/07 21:32:20     19s]     RC-Corner Index       : 0
[12/07 21:32:20     19s]     RC-Corner Temperature : 25 Celsius
[12/07 21:32:20     19s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/07 21:32:20     19s]     RC-Corner PreRoute Res Factor         : 1
[12/07 21:32:20     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/07 21:32:20     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/07 21:32:20     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/07 21:32:20     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/07 21:32:20     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/07 21:32:20     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/07 21:32:20     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/07 21:32:20     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/07 21:32:20     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/07 21:32:20     19s] 
[12/07 21:32:20     19s] Trim Metal Layers:
[12/07 21:32:20     19s] LayerId::1 widthSet size::4
[12/07 21:32:20     19s] LayerId::2 widthSet size::4
[12/07 21:32:20     19s] LayerId::3 widthSet size::4
[12/07 21:32:20     19s] LayerId::4 widthSet size::4
[12/07 21:32:20     19s] LayerId::5 widthSet size::4
[12/07 21:32:20     19s] LayerId::6 widthSet size::4
[12/07 21:32:20     19s] LayerId::7 widthSet size::4
[12/07 21:32:20     19s] LayerId::8 widthSet size::4
[12/07 21:32:20     19s] LayerId::9 widthSet size::4
[12/07 21:32:20     19s] LayerId::10 widthSet size::2
[12/07 21:32:20     19s] Updating RC grid for preRoute extraction ...
[12/07 21:32:20     19s] eee: pegSigSF::1.070000
[12/07 21:32:20     19s] Initializing multi-corner capacitance tables ... 
[12/07 21:32:20     19s] Initializing multi-corner resistance tables ...
[12/07 21:32:20     19s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:32:20     19s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:32:20     19s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:32:20     19s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:32:20     19s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:32:20     19s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:32:20     19s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:32:20     19s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:32:20     19s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:32:20     19s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:32:20     19s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:32:20     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 21:32:20     19s] *Info: initialize multi-corner CTS.
[12/07 21:32:20     19s] Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
[12/07 21:32:22     21s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:32:22     21s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:32:22     21s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:32:22     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:32:22     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:32:22     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:32:22     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:32:22     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:32:22     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:32:22     21s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/07 21:32:23     22s] Read 816 cells in library 'tcbn65gplusbc' 
[12/07 21:32:23     22s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_bc.lib' ...
[12/07 21:32:23     22s] Read 1 cells in library 'low_swing_rx_bc' 
[12/07 21:32:23     22s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_bc.lib' ...
[12/07 21:32:23     22s] Read 1 cells in library 'low_swing_tx_bc' 
[12/07 21:32:23     22s] Reading wcl_fast timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib' ...
[12/07 21:32:23     22s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 176)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 184)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 271)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 279)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 459)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 467)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 554)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 562)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'cell_rise' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 649)
**ERROR: (TECHLIB-1171):	The attribute 'values' of group 'rise_transition' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_bc.lib, Line 657)
Read 1 cells in library 'torus_xbar_1b_bc' 
[12/07 21:32:23     22s] Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
[12/07 21:32:25     24s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/07 21:32:26     25s] Read 816 cells in library 'tcbn65gplustc' 
[12/07 21:32:26     25s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/torus_xbar_1b_tc.lib' ...
[12/07 21:32:26     25s] Message <TECHLIB-1171> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/07 21:32:26     25s] Read 1 cells in library 'torus_xbar_1b_tc' 
[12/07 21:32:26     25s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_rx_tc.lib' ...
[12/07 21:32:26     25s] Read 1 cells in library 'low_swing_rx_tc' 
[12/07 21:32:26     25s] Reading wcl_typical timing library '/home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell/low_swing_tx_tc.lib' ...
[12/07 21:32:26     25s] Read 1 cells in library 'low_swing_tx_tc' 
[12/07 21:32:26     25s] Ending "SetAnalysisView" (total cpu=0:00:06.1, real=0:00:06.0, peak res=1330.3M, current mem=1097.9M)
[12/07 21:32:26     25s] Reading timing constraints file 'constraints.sdc' ...
[12/07 21:32:26     25s] Current (total cpu=0:00:25.5, real=0:00:27.0, peak res=1471.4M, current mem=1471.4M)
[12/07 21:32:26     25s] INFO (CTE): Constraints read successfully.
[12/07 21:32:26     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1478.9M, current mem=1478.9M)
[12/07 21:32:26     25s] Current (total cpu=0:00:25.6, real=0:00:27.0, peak res=1478.9M, current mem=1478.9M)
[12/07 21:32:26     25s] Reading timing constraints file 'constraints.sdc' ...
[12/07 21:32:26     25s] Current (total cpu=0:00:25.6, real=0:00:27.0, peak res=1479.0M, current mem=1479.0M)
[12/07 21:32:26     25s] INFO (CTE): Constraints read successfully.
[12/07 21:32:26     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1479.2M, current mem=1479.2M)
[12/07 21:32:26     25s] Current (total cpu=0:00:25.7, real=0:00:27.0, peak res=1479.2M, current mem=1479.2M)
[12/07 21:32:26     25s] Reading timing constraints file 'constraints.sdc' ...
[12/07 21:32:26     25s] Current (total cpu=0:00:25.7, real=0:00:27.0, peak res=1479.2M, current mem=1479.2M)
[12/07 21:32:26     25s] INFO (CTE): Constraints read successfully.
[12/07 21:32:26     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1479.6M, current mem=1479.6M)
[12/07 21:32:26     25s] Current (total cpu=0:00:25.7, real=0:00:27.0, peak res=1479.6M, current mem=1479.6M)
[12/07 21:32:26     25s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/07 21:32:26     25s] Summary for sequential cells identification: 
[12/07 21:32:26     25s]   Identified SBFF number: 199
[12/07 21:32:26     25s]   Identified MBFF number: 0
[12/07 21:32:26     25s]   Identified SB Latch number: 0
[12/07 21:32:26     25s]   Identified MB Latch number: 0
[12/07 21:32:26     25s]   Not identified SBFF number: 0
[12/07 21:32:26     25s]   Not identified MBFF number: 0
[12/07 21:32:26     25s]   Not identified SB Latch number: 0
[12/07 21:32:26     25s]   Not identified MB Latch number: 0
[12/07 21:32:26     25s]   Number of sequential cells which are not FFs: 104
[12/07 21:32:26     25s] Total number of combinational cells: 485
[12/07 21:32:26     25s] Total number of sequential cells: 303
[12/07 21:32:26     25s] Total number of tristate cells: 12
[12/07 21:32:26     25s] Total number of level shifter cells: 0
[12/07 21:32:26     25s] Total number of power gating cells: 0
[12/07 21:32:26     25s] Total number of isolation cells: 0
[12/07 21:32:26     25s] Total number of power switch cells: 0
[12/07 21:32:26     25s] Total number of pulse generator cells: 0
[12/07 21:32:26     25s] Total number of always on buffers: 0
[12/07 21:32:26     25s] Total number of retention cells: 0
[12/07 21:32:26     25s] Total number of physical cells: 19
[12/07 21:32:26     25s] List of usable buffers: BUFFD2 BUFFD12 BUFFD16 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD2 CKBD4 low_swing_rx
[12/07 21:32:26     25s] Total number of usable buffers: 10
[12/07 21:32:26     25s] List of unusable buffers: GBUFFD1 GBUFFD2 GBUFFD4 GBUFFD8
[12/07 21:32:26     25s] Total number of unusable buffers: 4
[12/07 21:32:26     25s] List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
[12/07 21:32:26     25s] Total number of usable inverters: 18
[12/07 21:32:26     25s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[12/07 21:32:26     25s] Total number of unusable inverters: 9
[12/07 21:32:26     25s] List of identified usable delay cells: BUFFD1 BUFFD0 BUFFD3 CKBD0 CKBD12 CKBD16 CKBD3 CKBD6 CKBD8 DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[12/07 21:32:26     25s] Total number of identified usable delay cells: 18
[12/07 21:32:26     25s] List of identified unusable delay cells: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD3
[12/07 21:32:26     25s] Total number of identified unusable delay cells: 5
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] TimeStamp Deleting Cell Server Begin ...
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] TimeStamp Deleting Cell Server End ...
[12/07 21:32:26     25s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1509.7M, current mem=1509.7M)
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 21:32:26     25s] Summary for sequential cells identification: 
[12/07 21:32:26     25s]   Identified SBFF number: 199
[12/07 21:32:26     25s]   Identified MBFF number: 0
[12/07 21:32:26     25s]   Identified SB Latch number: 0
[12/07 21:32:26     25s]   Identified MB Latch number: 0
[12/07 21:32:26     25s]   Not identified SBFF number: 0
[12/07 21:32:26     25s]   Not identified MBFF number: 0
[12/07 21:32:26     25s]   Not identified SB Latch number: 0
[12/07 21:32:26     25s]   Not identified MB Latch number: 0
[12/07 21:32:26     25s]   Number of sequential cells which are not FFs: 104
[12/07 21:32:26     25s]  Visiting view : view_functional_wcl_slow
[12/07 21:32:26     25s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:32:26     25s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:32:26     25s]  Visiting view : view_functional_wcl_fast
[12/07 21:32:26     25s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 21:32:26     25s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 21:32:26     25s]  Visiting view : view_functional_wcl_typical
[12/07 21:32:26     25s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 21:32:26     25s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 21:32:26     25s]  Visiting view : view_functional_wcl_slow
[12/07 21:32:26     25s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:32:26     25s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:32:26     25s]  Visiting view : view_functional_wcl_fast
[12/07 21:32:26     25s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 21:32:26     25s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 21:32:26     25s]  Visiting view : view_functional_wcl_typical
[12/07 21:32:26     25s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 21:32:26     25s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 21:32:26     25s] TLC MultiMap info (StdDelay):
[12/07 21:32:26     25s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/07 21:32:26     25s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/07 21:32:26     25s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/07 21:32:26     25s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/07 21:32:26     25s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 21:32:26     25s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 21:32:26     25s]  Setting StdDelay to: 13.6ps
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] TimeStamp Deleting Cell Server Begin ...
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] TimeStamp Deleting Cell Server End ...
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] *** Summary of all messages that are not suppressed in this session:
[12/07 21:32:26     25s] Severity  ID               Count  Summary                                  
[12/07 21:32:26     25s] WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/07 21:32:26     25s] WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/07 21:32:26     25s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/07 21:32:26     25s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/07 21:32:26     25s] WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
[12/07 21:32:26     25s] ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
[12/07 21:32:26     25s] *** Message Summary: 3323 warning(s), 30 error(s)
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] <CMD> floorPlan -d 1500 1500 2 2 2 2
[12/07 21:32:26     25s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 21:32:26     25s] Type 'man IMPFP-3961' for more detail.
[12/07 21:32:26     25s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/07 21:32:26     25s] Type 'man IMPFP-3961' for more detail.
[12/07 21:32:26     25s] Start create_tracks
[12/07 21:32:26     25s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/07 21:32:26     25s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[12/07 21:32:26     25s] 7214 new pwr-pin connections were made to global net 'VDD'.
[12/07 21:32:26     25s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[12/07 21:32:26     25s] 6638 new gnd-pin connections were made to global net 'VSS'.
[12/07 21:32:26     25s] <CMD> globalNetConnect VDD -type pgpin -pin vdd -inst * -verbose
[12/07 21:32:26     25s] 2501 new pwr-pin connections were made to global net 'VDD'.
[12/07 21:32:26     25s] <CMD> globalNetConnect VSS -type pgpin -pin vss -inst * -verbose
[12/07 21:32:26     25s] 3077 new gnd-pin connections were made to global net 'VSS'.
[12/07 21:32:26     25s] <CMD> sroute -nets {VDD VSS}
[12/07 21:32:26     25s] #% Begin sroute (date=12/07 21:32:26, mem=1514.4M)
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] viaInitial starts at Sat Dec  7 21:32:26 2024
viaInitial ends at Sat Dec  7 21:32:26 2024
*** Begin SPECIAL ROUTE on Sat Dec  7 21:32:26 2024 ***
[12/07 21:32:26     25s] SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
[12/07 21:32:26     25s] SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] Begin option processing ...
[12/07 21:32:26     25s] srouteConnectPowerBump set to false
[12/07 21:32:26     25s] routeSelectNet set to "VDD VSS"
[12/07 21:32:26     25s] routeSpecial set to true
[12/07 21:32:26     25s] srouteConnectConverterPin set to false
[12/07 21:32:26     25s] srouteFollowCorePinEnd set to 3
[12/07 21:32:26     25s] srouteJogControl set to "preferWithChanges differentLayer"
[12/07 21:32:26     25s] sroutePadPinAllPorts set to true
[12/07 21:32:26     25s] sroutePreserveExistingRoutes set to true
[12/07 21:32:26     25s] srouteRoutePowerBarPortOnBothDir set to true
[12/07 21:32:26     25s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2942.00 megs.
[12/07 21:32:26     25s] 
[12/07 21:32:26     25s] Reading DB technology information...
[12/07 21:32:27     26s] Finished reading DB technology information.
[12/07 21:32:27     26s] Reading floorplan and netlist information...
[12/07 21:32:27     26s] Finished reading floorplan and netlist information.
[12/07 21:32:27     26s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/07 21:32:27     26s] Read in 21 layers, 10 routing layers, 1 overlap layer
[12/07 21:32:27     26s] Read in 858 macros, 56 used
[12/07 21:32:27     26s] Read in 56 components
[12/07 21:32:27     26s]   56 core components: 56 unplaced, 0 placed, 0 fixed
[12/07 21:32:27     26s] Read in 36 logical pins
[12/07 21:32:27     26s] Read in 36 nets
[12/07 21:32:27     26s] Read in 2 special nets
[12/07 21:32:27     26s] Read in 112 terminals
[12/07 21:32:27     26s] 2 nets selected.
[12/07 21:32:27     26s] 
[12/07 21:32:27     26s] Begin power routing ...
[12/07 21:32:27     26s] #create default rule from bind_ndr_rule rule=0x7fb27a2ee740 0x7fb26cca6018
[12/07 21:32:27     26s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 21:32:27     26s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/07 21:32:27     26s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/07 21:32:27     26s] Type 'man IMPSR-1256' for more detail.
[12/07 21:32:27     26s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/07 21:32:27     26s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/07 21:32:27     26s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/07 21:32:27     26s] Type 'man IMPSR-1256' for more detail.
[12/07 21:32:27     26s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/07 21:32:27     26s] CPU time for VDD FollowPin 0 seconds
[12/07 21:32:27     26s] CPU time for VSS FollowPin 0 seconds
[12/07 21:32:27     26s]   Number of IO ports routed: 0
[12/07 21:32:27     26s]   Number of Block ports routed: 0
[12/07 21:32:27     26s]   Number of Stripe ports routed: 0
[12/07 21:32:27     26s]   Number of Core ports routed: 0  open: 1664
[12/07 21:32:27     26s]   Number of Pad ports routed: 0
[12/07 21:32:27     26s]   Number of Power Bump ports routed: 0
[12/07 21:32:27     26s]   Number of Followpin connections: 832
[12/07 21:32:27     26s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2961.00 megs.
[12/07 21:32:27     26s] 
[12/07 21:32:27     26s] 
[12/07 21:32:27     26s] 
[12/07 21:32:27     26s]  Begin updating DB with routing results ...
[12/07 21:32:27     26s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/07 21:32:27     26s] Pin and blockage extraction finished
[12/07 21:32:27     26s] 
[12/07 21:32:27     26s] sroute created 832 wires.
[12/07 21:32:27     26s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/07 21:32:27     26s] +--------+----------------+----------------+
[12/07 21:32:27     26s] |  Layer |     Created    |     Deleted    |
[12/07 21:32:27     26s] +--------+----------------+----------------+
[12/07 21:32:27     26s] |   M1   |       832      |       NA       |
[12/07 21:32:27     26s] +--------+----------------+----------------+
[12/07 21:32:27     26s] #% End sroute (date=12/07 21:32:27, total cpu=0:00:00.4, real=0:00:01.0, peak res=1552.5M, current mem=1534.9M)
[12/07 21:32:27     26s] <CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
[12/07 21:32:27     26s] #% Begin addRing (date=12/07 21:32:27, mem=1534.9M)
[12/07 21:32:27     26s] 
[12/07 21:32:27     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[12/07 21:32:27     26s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[12/07 21:32:27     26s] Type 'man IMPPP-4051' for more detail.
[12/07 21:32:27     26s] #% End addRing (date=12/07 21:32:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1535.7M, current mem=1535.7M)
[12/07 21:32:27     26s] <CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/07 21:32:27     26s] #% Begin addStripe (date=12/07 21:32:27, mem=1535.7M)
[12/07 21:32:27     26s] 
[12/07 21:32:27     26s] Initialize fgc environment(mem: 1605.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Starting stripe generation ...
[12/07 21:32:27     26s] Non-Default Mode Option Settings :
[12/07 21:32:27     26s]   NONE
[12/07 21:32:27     26s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/07 21:32:27     26s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/07 21:32:27     26s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1605.8M)
[12/07 21:32:27     26s] Stripe generation is complete.
[12/07 21:32:27     26s] vias are now being generated.
[12/07 21:32:57     56s] addStripe created 600 wires.
[12/07 21:32:57     56s] ViaGen created 995072 vias, deleted 0 via to avoid violation.
[12/07 21:32:57     56s] +--------+----------------+----------------+
[12/07 21:32:57     56s] |  Layer |     Created    |     Deleted    |
[12/07 21:32:57     56s] +--------+----------------+----------------+
[12/07 21:32:57     56s] |  VIA1  |     248768     |        0       |
[12/07 21:32:57     56s] |  VIA2  |     248768     |        0       |
[12/07 21:32:57     56s] |  VIA3  |     248768     |        0       |
[12/07 21:32:57     56s] |  VIA4  |     248768     |        0       |
[12/07 21:32:57     56s] |   M5   |       600      |       NA       |
[12/07 21:32:57     56s] +--------+----------------+----------------+
[12/07 21:32:58     56s] #% End addStripe (date=12/07 21:32:58, total cpu=0:00:30.6, real=0:00:31.0, peak res=1736.0M, current mem=1721.8M)
[12/07 21:32:58     56s] <CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/07 21:32:58     56s] #% Begin addStripe (date=12/07 21:32:58, mem=1721.8M)
[12/07 21:32:58     57s] 
[12/07 21:32:58     57s] Initialize fgc environment(mem: 1784.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1784.7M)
[12/07 21:32:58     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1784.7M)
[12/07 21:32:58     57s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1784.7M)
[12/07 21:32:59     58s] Loading via instances (cpu: 0:00:01.3, real: 0:00:01.0, peak mem: 2095.7M)
[12/07 21:32:59     58s] Starting stripe generation ...
[12/07 21:32:59     58s] Non-Default Mode Option Settings :
[12/07 21:32:59     58s]   NONE
[12/07 21:32:59     58s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/07 21:32:59     58s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/07 21:32:59     58s] Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2096.7M)
[12/07 21:32:59     58s] Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2096.7M)
[12/07 21:32:59     58s] Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2096.7M)
[12/07 21:32:59     58s] Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2096.7M)
[12/07 21:32:59     58s] Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2096.7M)
[12/07 21:32:59     58s] Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2096.7M)
[12/07 21:32:59     58s] Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2096.7M)
[12/07 21:33:00     58s] Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2096.7M)
[12/07 21:33:00     59s] Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2096.7M)
[12/07 21:33:00     59s] Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2096.7M)
[12/07 21:33:00     59s] Stripe generation is complete.
[12/07 21:33:00     59s] vias are now being generated.
[12/07 21:33:00     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
[12/07 21:33:00     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
[12/07 21:33:00     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
[12/07 21:33:00     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
[12/07 21:33:00     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
[12/07 21:33:00     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
[12/07 21:33:00     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
[12/07 21:33:00     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
[12/07 21:33:01     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
[12/07 21:33:01     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
[12/07 21:33:01     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
[12/07 21:33:01     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
[12/07 21:33:01     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
[12/07 21:33:01     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
[12/07 21:33:01     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
[12/07 21:33:01     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
[12/07 21:33:01     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
[12/07 21:33:01     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
[12/07 21:33:02     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
[12/07 21:33:02     61s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
[12/07 21:33:02     61s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/07 21:33:02     61s] To increase the message display limit, refer to the product command reference manual.
[12/07 21:33:15     74s] addStripe created 600 wires.
[12/07 21:33:15     74s] ViaGen created 178802 vias, deleted 0 via to avoid violation.
[12/07 21:33:15     74s] +--------+----------------+----------------+
[12/07 21:33:15     74s] |  Layer |     Created    |     Deleted    |
[12/07 21:33:15     74s] +--------+----------------+----------------+
[12/07 21:33:15     74s] |  VIA5  |     178802     |        0       |
[12/07 21:33:15     74s] |   M6   |       600      |       NA       |
[12/07 21:33:15     74s] +--------+----------------+----------------+
[12/07 21:33:15     74s] #% End addStripe (date=12/07 21:33:15, total cpu=0:00:17.7, real=0:00:17.0, peak res=2070.5M, current mem=1903.2M)
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_0_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_0_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_0_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ew {ys[0].xs[0].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_0_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ew {ys[0].xs[0].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_0_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_rx_ns {ys[0].xs[0].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_0_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_0_tx_ns {ys[0].xs[0].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_1_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_1_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_1_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ew {ys[1].xs[0].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_1_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ew {ys[1].xs[0].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_1_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_rx_ns {ys[1].xs[0].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_1_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_1_tx_ns {ys[1].xs[0].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_2_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_2_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_2_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ew {ys[2].xs[0].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_2_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ew {ys[2].xs[0].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_2_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_rx_ns {ys[2].xs[0].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_2_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_2_tx_ns {ys[2].xs[0].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_3_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_3_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_3_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ew {ys[3].xs[0].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_3_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ew {ys[3].xs[0].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_3_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_rx_ns {ys[3].xs[0].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly0_3_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly0_3_tx_ns {ys[3].xs[0].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_0_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_0_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_0_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ew {ys[0].xs[1].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_0_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ew {ys[0].xs[1].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_0_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_rx_ns {ys[0].xs[1].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_0_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_0_tx_ns {ys[0].xs[1].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_1_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_1_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_1_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ew {ys[1].xs[1].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_1_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ew {ys[1].xs[1].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_1_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_rx_ns {ys[1].xs[1].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_1_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_1_tx_ns {ys[1].xs[1].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_2_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_2_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_2_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ew {ys[2].xs[1].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_2_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ew {ys[2].xs[1].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_2_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_rx_ns {ys[2].xs[1].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_2_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_2_tx_ns {ys[2].xs[1].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_3_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_3_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_3_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ew {ys[3].xs[1].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_3_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ew {ys[3].xs[1].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_3_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_rx_ns {ys[3].xs[1].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly1_3_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly1_3_tx_ns {ys[3].xs[1].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_0_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_0_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_0_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ew {ys[0].xs[2].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_0_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ew {ys[0].xs[2].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_0_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_rx_ns {ys[0].xs[2].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_0_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_0_tx_ns {ys[0].xs[2].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_1_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_1_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_1_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ew {ys[1].xs[2].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_1_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ew {ys[1].xs[2].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_1_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_rx_ns {ys[1].xs[2].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_1_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_1_tx_ns {ys[1].xs[2].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_2_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_2_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_2_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ew {ys[2].xs[2].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_2_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ew {ys[2].xs[2].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_2_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_rx_ns {ys[2].xs[2].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_2_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_2_tx_ns {ys[2].xs[2].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_3_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_3_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_3_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ew {ys[3].xs[2].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_3_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ew {ys[3].xs[2].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_3_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_rx_ns {ys[3].xs[2].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly2_3_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly2_3_tx_ns {ys[3].xs[2].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_0_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_0_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_0_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ew {ys[0].xs[3].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_0_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ew {ys[0].xs[3].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_0_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_rx_ns {ys[0].xs[3].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_0_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_0_tx_ns {ys[0].xs[3].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_1_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_1_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_1_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ew {ys[1].xs[3].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_1_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ew {ys[1].xs[3].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_1_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_rx_ns {ys[1].xs[3].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_1_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_1_tx_ns {ys[1].xs[3].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_2_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_2_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_2_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ew {ys[2].xs[3].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_2_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ew {ys[2].xs[3].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_2_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_rx_ns {ys[2].xs[3].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_2_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_2_tx_ns {ys[2].xs[3].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_3_sw
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_3_cli
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_3_rx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[0].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[1].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[2].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[3].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[4].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[5].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[6].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[7].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[8].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[9].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[10].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[11].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[12].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[13].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[14].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[15].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[16].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[17].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[18].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[19].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[20].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[21].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[22].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[23].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[24].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[25].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[26].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[27].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[28].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[29].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[30].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[31].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[32].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[33].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[34].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].msg_txrx[35].west_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ew {ys[3].xs[3].east_bp_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_3_tx_ew
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[0].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[1].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[2].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[3].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[4].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[5].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[6].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[7].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[8].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[9].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[10].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[11].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[12].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[13].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[14].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[15].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[16].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[17].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[18].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[19].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[20].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[21].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[22].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[23].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[24].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[25].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[26].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[27].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[28].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[29].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[30].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[31].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[32].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[33].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[34].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].msg_txrx[35].east_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ew {ys[3].xs[3].west_bp_tx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_3_rx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[0].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[1].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[2].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[3].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[4].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[5].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[6].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[7].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[8].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[9].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[10].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[11].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[12].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[13].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[14].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[15].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[16].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[17].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[18].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[19].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[20].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[21].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[22].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[23].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[24].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[25].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[26].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[27].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[28].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[29].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[30].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[31].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[32].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[33].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[34].north_rx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_rx_ns {ys[3].xs[3].msg_txrx[35].north_rx}
[12/07 21:33:15     74s] <CMD> createInstGroup poly3_3_tx_ns
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[0].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[1].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[2].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[3].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[4].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[5].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[6].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[7].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[8].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[9].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[10].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[11].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[12].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[13].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[14].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[15].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[16].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[17].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[18].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[19].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[20].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[21].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[22].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[23].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[24].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[25].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[26].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[27].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[28].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[29].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[30].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[31].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[32].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[33].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[34].south_tx}
[12/07 21:33:15     74s] <CMD> addInstToInstGroup poly3_3_tx_ns {ys[3].xs[3].msg_txrx[35].south_tx}
[12/07 21:33:15     74s] <CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
[12/07 21:33:15     74s] <CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
[12/07 21:33:15     74s] <CMD> place_design
[12/07 21:33:15     74s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:14.9/0:01:15.6 (1.0), mem = 2050.6M
[12/07 21:33:15     74s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3152, percentage of missing scan cell = 0.00% (0 / 3152)
[12/07 21:33:16     74s] #Start colorize_geometry on Sat Dec  7 21:33:16 2024
[12/07 21:33:16     74s] #
[12/07 21:33:16     74s] ### Time Record (colorize_geometry) is installed.
[12/07 21:33:16     74s] ### Time Record (Pre Callback) is installed.
[12/07 21:33:16     74s] ### Time Record (Pre Callback) is uninstalled.
[12/07 21:33:16     74s] ### Time Record (DB Import) is installed.
[12/07 21:33:16     74s] ### info: trigger incremental cell import ( 858 new cells ).
[12/07 21:33:16     74s] ### info: trigger incremental reloading library data ( #cell = 858 ).
[12/07 21:33:16     75s] #WARNING (NRDB-733) PIN VDD in CELL_VIEW torus_xbar_1b does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[12/07 21:33:16     75s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=33848645 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 21:33:16     75s] ### Time Record (DB Import) is uninstalled.
[12/07 21:33:16     75s] ### Time Record (DB Export) is installed.
[12/07 21:33:16     75s] Extracting standard cell pins and blockage ...... 
[12/07 21:33:16     75s] Pin and blockage extraction finished
[12/07 21:33:16     75s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=33848645 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 21:33:16     75s] ### Time Record (DB Export) is uninstalled.
[12/07 21:33:16     75s] ### Time Record (Post Callback) is installed.
[12/07 21:33:16     75s] ### Time Record (Post Callback) is uninstalled.
[12/07 21:33:16     75s] #
[12/07 21:33:16     75s] #colorize_geometry statistics:
[12/07 21:33:16     75s] #Cpu time = 00:00:00
[12/07 21:33:16     75s] #Elapsed time = 00:00:00
[12/07 21:33:16     75s] #Increased memory = 1.11 (MB)
[12/07 21:33:16     75s] #Total memory = 1906.95 (MB)
[12/07 21:33:16     75s] #Peak memory = 2070.45 (MB)
[12/07 21:33:16     75s] #Number of warnings = 1
[12/07 21:33:16     75s] #Total number of warnings = 1
[12/07 21:33:16     75s] #Number of fails = 0
[12/07 21:33:16     75s] #Total number of fails = 0
[12/07 21:33:16     75s] #Complete colorize_geometry on Sat Dec  7 21:33:16 2024
[12/07 21:33:16     75s] #
[12/07 21:33:16     75s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 21:33:16     75s] ### Time Record (colorize_geometry) is uninstalled.
[12/07 21:33:16     75s] ### 
[12/07 21:33:16     75s] ###   Scalability Statistics
[12/07 21:33:16     75s] ### 
[12/07 21:33:16     75s] ### ------------------------+----------------+----------------+----------------+
[12/07 21:33:16     75s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/07 21:33:16     75s] ### ------------------------+----------------+----------------+----------------+
[12/07 21:33:16     75s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/07 21:33:16     75s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/07 21:33:16     75s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/07 21:33:16     75s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/07 21:33:16     75s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/07 21:33:16     75s] ### ------------------------+----------------+----------------+----------------+
[12/07 21:33:16     75s] ### 
[12/07 21:33:16     75s] *** Starting placeDesign default flow ***
[12/07 21:33:16     75s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=2050.6M
[12/07 21:33:16     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=2050.6M
[12/07 21:33:16     75s] *** Start deleteBufferTree ***
[12/07 21:33:17     75s] Info: Detect buffers to remove automatically.
[12/07 21:33:17     75s] Analyzing netlist ...
[12/07 21:33:17     76s] Updating netlist
[12/07 21:33:17     76s] 
[12/07 21:33:17     76s] *summary: 2393 instances (buffers/inverters) removed
[12/07 21:33:17     76s] *** Finish deleteBufferTree (0:00:00.8) ***
[12/07 21:33:17     76s] **INFO: Enable pre-place timing setting for timing analysis
[12/07 21:33:17     76s] Set Using Default Delay Limit as 101.
[12/07 21:33:17     76s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/07 21:33:17     76s] Set Default Net Delay as 0 ps.
[12/07 21:33:17     76s] Set Default Net Load as 0 pF. 
[12/07 21:33:17     76s] Set Default Input Pin Transition as 1 ps.
[12/07 21:33:17     76s] **INFO: Analyzing IO path groups for slack adjustment
[12/07 21:33:17     76s] Effort level <high> specified for reg2reg_tmp.3529754 path_group
[12/07 21:33:17     76s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:33:18     77s] AAE DB initialization (MEM=2072.71 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/07 21:33:18     77s] #################################################################################
[12/07 21:33:18     77s] # Design Stage: PreRoute
[12/07 21:33:18     77s] # Design Name: torus_bp_D_W32
[12/07 21:33:18     77s] # Design Mode: 90nm
[12/07 21:33:18     77s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:33:18     77s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:33:18     77s] # Signoff Settings: SI Off 
[12/07 21:33:18     77s] #################################################################################
[12/07 21:33:18     77s] Calculate delays in Single mode...
[12/07 21:33:18     77s] Calculate delays in Single mode...
[12/07 21:33:18     77s] Calculate delays in Single mode...
[12/07 21:33:18     77s] Topological Sorting (REAL = 0:00:00.0, MEM = 2073.7M, InitMEM = 2072.7M)
[12/07 21:33:18     77s] Start delay calculation (fullDC) (1 T). (MEM=2073.72)
[12/07 21:33:18     77s] siFlow : Timing analysis mode is single, using late cdB files
[12/07 21:33:18     77s] Start AAE Lib Loading. (MEM=2083.52)
[12/07 21:33:18     77s] End AAE Lib Loading. (MEM=2131.21 CPU=0:00:00.0 Real=0:00:00.0)
[12/07 21:33:18     77s] End AAE Lib Interpolated Model. (MEM=2131.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:33:19     78s] Total number of fetched objects 8111
[12/07 21:33:20     79s] Total number of fetched objects 8111
[12/07 21:33:20     79s] Total number of fetched objects 8111
[12/07 21:33:21     79s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[12/07 21:33:21     80s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:33:21     80s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:33:21     80s] End delay calculation. (MEM=2237.16 CPU=0:00:02.2 REAL=0:00:03.0)
[12/07 21:33:21     80s] End delay calculation (fullDC). (MEM=2237.16 CPU=0:00:02.8 REAL=0:00:03.0)
[12/07 21:33:21     80s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 2237.2M) ***
[12/07 21:33:21     80s] **INFO: Disable pre-place timing setting for timing analysis
[12/07 21:33:21     80s] Set Using Default Delay Limit as 1000.
[12/07 21:33:21     80s] Set Default Net Delay as 1000 ps.
[12/07 21:33:21     80s] Set Default Input Pin Transition as 0.1 ps.
[12/07 21:33:21     80s] Set Default Net Load as 0.5 pF. 
[12/07 21:33:21     80s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/07 21:33:21     80s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2221.4M, EPOCH TIME: 1733625201.813794
[12/07 21:33:21     80s] Deleted 0 physical inst  (cell - / prefix -).
[12/07 21:33:21     80s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2221.4M, EPOCH TIME: 1733625201.814017
[12/07 21:33:21     80s] Inst-group poly0_0_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly0_0_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly0_1_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly0_1_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly0_2_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly0_2_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly0_3_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly0_3_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly1_0_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly1_0_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly1_1_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly1_1_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly1_2_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly1_2_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly1_3_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly1_3_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly2_0_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly2_0_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly2_1_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly2_1_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly2_2_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly2_2_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly2_3_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly2_3_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly3_0_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly3_0_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly3_1_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly3_1_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly3_2_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly3_2_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly3_3_rx_ew has no instances; so deleting it.
[12/07 21:33:21     80s] Inst-group poly3_3_rx_ns has no instances; so deleting it.
[12/07 21:33:21     80s] INFO: #ExclusiveGroups=0
[12/07 21:33:21     80s] INFO: There are no Exclusive Groups.
[12/07 21:33:21     80s] *** Starting "NanoPlace(TM) placement v#7 (mem=2221.4M)" ...
[12/07 21:33:21     80s] Wait...
[12/07 21:33:29     88s] *** Build Buffered Sizing Timing Model
[12/07 21:33:29     88s] (cpu=0:00:07.7 mem=2237.4M) ***
[12/07 21:33:30     89s] *** Build Virtual Sizing Timing Model
[12/07 21:33:30     89s] (cpu=0:00:08.4 mem=2237.4M) ***
[12/07 21:33:30     89s] No user-set net weight.
[12/07 21:33:30     89s] Net fanout histogram:
[12/07 21:33:30     89s] 2		: 5120 (64.2%) nets
[12/07 21:33:30     89s] 3		: 2316 (29.0%) nets
[12/07 21:33:30     89s] 4     -	14	: 381 (4.8%) nets
[12/07 21:33:30     89s] 15    -	39	: 80 (1.0%) nets
[12/07 21:33:30     89s] 40    -	79	: 64 (0.8%) nets
[12/07 21:33:30     89s] 80    -	159	: 16 (0.2%) nets
[12/07 21:33:30     89s] 160   -	319	: 1 (0.0%) nets
[12/07 21:33:30     89s] 320   -	639	: 0 (0.0%) nets
[12/07 21:33:30     89s] 640   -	1279	: 0 (0.0%) nets
[12/07 21:33:30     89s] 1280  -	2559	: 0 (0.0%) nets
[12/07 21:33:30     89s] 2560  -	5119	: 1 (0.0%) nets
[12/07 21:33:30     89s] 5120+		: 0 (0.0%) nets
[12/07 21:33:30     89s] no activity file in design. spp won't run.
[12/07 21:33:30     89s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/07 21:33:30     89s] Scan chains were not defined.
[12/07 21:33:30     89s] Processing tracks to init pin-track alignment.
[12/07 21:33:30     89s] z: 2, totalTracks: 1
[12/07 21:33:30     89s] z: 4, totalTracks: 1
[12/07 21:33:30     89s] z: 6, totalTracks: 1
[12/07 21:33:30     89s] z: 8, totalTracks: 1
[12/07 21:33:30     89s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:33:30     89s] All LLGs are deleted
[12/07 21:33:30     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:33:30     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:33:30     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2237.4M, EPOCH TIME: 1733625210.290259
[12/07 21:33:30     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2237.4M, EPOCH TIME: 1733625210.290523
[12/07 21:33:30     89s] # Building torus_bp_D_W32 llgBox search-tree.
[12/07 21:33:30     89s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:33:30     89s] #std cell=7354 (0 fixed + 7354 movable) #buf cell=0 #inv cell=378 #block=0 (0 floating + 0 preplaced)
[12/07 21:33:30     89s] #ioInst=0 #net=7979 #term=30118 #term/net=3.77, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
[12/07 21:33:30     89s] stdCell: 5578 single + 1776 double + 0 multi
[12/07 21:33:30     89s] Total standard cell length = 60.6803 (mm), area = 0.1266 (mm^2)
[12/07 21:33:30     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2237.4M, EPOCH TIME: 1733625210.292673
[12/07 21:33:30     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:33:30     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:33:30     89s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2237.4M, EPOCH TIME: 1733625210.292914
[12/07 21:33:30     89s] Max number of tech site patterns supported in site array is 256.
[12/07 21:33:30     89s] Core basic site is core
[12/07 21:33:30     89s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:33:30     89s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2237.4M, EPOCH TIME: 1733625210.306257
[12/07 21:33:30     89s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7fb23265d988.
[12/07 21:33:30     89s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:33:30     89s] After signature check, allow fast init is false, keep pre-filter is false.
[12/07 21:33:30     89s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:33:30     89s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.167, REAL:0.166, MEM:2365.4M, EPOCH TIME: 1733625210.472448
[12/07 21:33:30     89s] Use non-trimmed site array because memory saving is not enough.
[12/07 21:33:30     89s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:33:30     89s] SiteArray: use 31,911,936 bytes
[12/07 21:33:30     89s] SiteArray: current memory after site array memory allocation 2395.8M
[12/07 21:33:30     89s] SiteArray: FP blocked sites are writable
[12/07 21:33:30     89s] Estimated cell power/ground rail width = 0.365 um
[12/07 21:33:30     89s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:33:30     89s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2395.8M, EPOCH TIME: 1733625210.540410
[12/07 21:33:32     91s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.579, REAL:1.582, MEM:2395.8M, EPOCH TIME: 1733625212.122042
[12/07 21:33:32     91s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:33:32     91s] Atter site array init, number of instance map data is 0.
[12/07 21:33:32     91s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:2.010, REAL:2.013, MEM:2395.8M, EPOCH TIME: 1733625212.305567
[12/07 21:33:32     91s] 
[12/07 21:33:32     91s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:33:32     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:2.045, REAL:2.048, MEM:2395.8M, EPOCH TIME: 1733625212.340694
[12/07 21:33:32     91s] 
[12/07 21:33:32     91s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:33:32     91s] 
[12/07 21:33:32     91s] Average module density = 0.596.
[12/07 21:33:32     91s] Density for module 'poly3_3_tx_ns' = 0.965.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_3_tx_ew' = 0.787.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9520 sites (3427 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_3_cli' = 0.005.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 272110 sites (97960 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_3_sw' = 0.068.
[12/07 21:33:32     91s]        = stdcell_area 5288 sites (1904 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_2_tx_ns' = 0.965.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_2_tx_ew' = 0.781.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_2_cli' = 0.005.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 271265 sites (97655 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_2_sw' = 0.067.
[12/07 21:33:32     91s]        = stdcell_area 5288 sites (1904 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_1_tx_ns' = 0.965.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_1_tx_ew' = 0.781.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_1_cli' = 0.006.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_1_sw' = 0.068.
[12/07 21:33:32     91s]        = stdcell_area 5291 sites (1905 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_0_tx_ns' = 0.868.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8400 sites (3024 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_0_tx_ew' = 0.781.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_0_cli' = 0.006.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
[12/07 21:33:32     91s] Density for module 'poly3_0_sw' = 0.067.
[12/07 21:33:32     91s]        = stdcell_area 5283 sites (1902 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_3_tx_ns' = 0.965.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_3_tx_ew' = 0.787.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9520 sites (3427 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_3_cli' = 0.005.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 271640 sites (97790 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_3_sw' = 0.068.
[12/07 21:33:32     91s]        = stdcell_area 5287 sites (1903 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_2_tx_ns' = 0.965.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_2_tx_ew' = 0.781.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_2_cli' = 0.006.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270795 sites (97486 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_2_sw' = 0.067.
[12/07 21:33:32     91s]        = stdcell_area 5290 sites (1905 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_1_tx_ns' = 0.965.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_1_tx_ew' = 0.781.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_1_cli' = 0.006.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 269775 sites (97119 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_1_sw' = 0.068.
[12/07 21:33:32     91s]        = stdcell_area 5290 sites (1905 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_0_tx_ns' = 0.868.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8400 sites (3024 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_0_tx_ew' = 0.781.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_0_cli' = 0.006.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 269775 sites (97119 um^2).
[12/07 21:33:32     91s] Density for module 'poly2_0_sw' = 0.067.
[12/07 21:33:32     91s]        = stdcell_area 5282 sites (1902 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_3_tx_ns' = 0.965.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_3_tx_ew' = 0.787.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9520 sites (3427 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_3_cli' = 0.005.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 272110 sites (97960 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_3_sw' = 0.068.
[12/07 21:33:32     91s]        = stdcell_area 5285 sites (1903 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_2_tx_ns' = 0.965.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_2_tx_ew' = 0.781.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_2_cli' = 0.005.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 271265 sites (97655 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_2_sw' = 0.067.
[12/07 21:33:32     91s]        = stdcell_area 5290 sites (1905 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_1_tx_ns' = 0.965.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_1_tx_ew' = 0.781.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_1_cli' = 0.006.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_1_sw' = 0.068.
[12/07 21:33:32     91s]        = stdcell_area 5290 sites (1905 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_0_tx_ns' = 0.868.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8400 sites (3024 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_0_tx_ew' = 0.781.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_0_cli' = 0.006.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270240 sites (97286 um^2).
[12/07 21:33:32     91s] Density for module 'poly1_0_sw' = 0.067.
[12/07 21:33:32     91s]        = stdcell_area 5282 sites (1902 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_3_tx_ns' = 0.965.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_3_tx_ew' = 0.787.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9520 sites (3427 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_3_cli' = 0.006.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 270030 sites (97211 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_3_sw' = 0.068.
[12/07 21:33:32     91s]        = stdcell_area 5286 sites (1903 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_2_tx_ns' = 0.965.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_2_tx_ew' = 0.781.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_2_cli' = 0.006.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 269195 sites (96910 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_2_sw' = 0.067.
[12/07 21:33:32     91s]        = stdcell_area 5293 sites (1906 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_1_tx_ns' = 0.965.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 7560 sites (2722 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_1_tx_ew' = 0.781.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_1_cli' = 0.006.
[12/07 21:33:32     91s]        = stdcell_area 1491 sites (537 um^2) / alloc_area 268170 sites (96541 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_1_sw' = 0.068.
[12/07 21:33:32     91s]        = stdcell_area 5293 sites (1906 um^2) / alloc_area 78120 sites (28123 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_0_tx_ns' = 0.868.
[12/07 21:33:32     91s]        = stdcell_area 7294 sites (2626 um^2) / alloc_area 8400 sites (3024 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_0_tx_ew' = 0.781.
[12/07 21:33:32     91s]        = stdcell_area 7497 sites (2699 um^2) / alloc_area 9605 sites (3458 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_0_cli' = 0.006.
[12/07 21:33:32     91s]        = stdcell_area 1493 sites (537 um^2) / alloc_area 268170 sites (96541 um^2).
[12/07 21:33:32     91s] Density for module 'poly0_0_sw' = 0.067.
[12/07 21:33:32     91s]        = stdcell_area 5285 sites (1903 um^2) / alloc_area 78960 sites (28426 um^2).
[12/07 21:33:32     91s] Density for the rest of the design = 0.018.
[12/07 21:33:32     91s]        = stdcell_area 6490 sites (2336 um^2) / alloc_area 356320 sites (128275 um^2).
[12/07 21:33:32     91s] Density for the design = 0.057.
[12/07 21:33:32     91s]        = stdcell_area 351610 sites (126580 um^2) / alloc_area 6215880 sites (2237717 um^2).
[12/07 21:33:32     91s] Pin Density = 0.004845.
[12/07 21:33:32     91s]             = total # of pins 30118 / total area 6215880.
[12/07 21:33:32     91s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2395.8M, EPOCH TIME: 1733625212.432967
[12/07 21:33:32     91s] Identified 16 spare or floating instances, with no clusters.
[12/07 21:33:32     91s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.076, REAL:0.076, MEM:2395.8M, EPOCH TIME: 1733625212.508868
[12/07 21:33:32     91s] OPERPROF: Starting pre-place ADS at level 1, MEM:2395.8M, EPOCH TIME: 1733625212.524661
[12/07 21:33:32     91s] 
[12/07 21:33:32     91s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2395.8M, EPOCH TIME: 1733625212.637755
[12/07 21:33:32     91s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2395.8M, EPOCH TIME: 1733625212.637865
[12/07 21:33:32     91s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2395.8M, EPOCH TIME: 1733625212.638121
[12/07 21:33:32     91s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2395.8M, EPOCH TIME: 1733625212.638149
[12/07 21:33:32     91s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2395.8M, EPOCH TIME: 1733625212.638173
[12/07 21:33:32     91s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.231, REAL:0.231, MEM:2395.8M, EPOCH TIME: 1733625212.869489
[12/07 21:33:32     91s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2395.8M, EPOCH TIME: 1733625212.869602
[12/07 21:33:32     91s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.040, REAL:0.040, MEM:2395.8M, EPOCH TIME: 1733625212.909431
[12/07 21:33:32     91s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.271, REAL:0.272, MEM:2395.8M, EPOCH TIME: 1733625212.909858
[12/07 21:33:32     91s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.274, REAL:0.274, MEM:2395.8M, EPOCH TIME: 1733625212.912145
[12/07 21:33:32     91s] ADSU 0.057 -> 0.057. site 6215880.000 -> 6215880.000. GS 14.400
[12/07 21:33:33     91s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.482, REAL:0.483, MEM:2395.8M, EPOCH TIME: 1733625213.008078
[12/07 21:33:33     91s] OPERPROF: Starting spMPad at level 1, MEM:2383.8M, EPOCH TIME: 1733625213.009635
[12/07 21:33:33     91s] OPERPROF:   Starting spContextMPad at level 2, MEM:2383.8M, EPOCH TIME: 1733625213.010144
[12/07 21:33:33     91s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2383.8M, EPOCH TIME: 1733625213.010190
[12/07 21:33:33     91s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:2383.8M, EPOCH TIME: 1733625213.010228
[12/07 21:33:33     91s] 
[12/07 21:33:33     92s] 
[12/07 21:33:33     92s] InitPadU 0.787 -> 0.787 for poly3_3_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly3_3_cli
[12/07 21:33:33     92s] InitPadU 0.005 -> 0.007 for poly3_3_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly3_3_sw
[12/07 21:33:33     92s] InitPadU 0.068 -> 0.073 for poly3_3_sw
[12/07 21:33:33     92s] InitPadU 0.781 -> 0.781 for poly3_2_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly3_2_cli
[12/07 21:33:33     92s] InitPadU 0.005 -> 0.007 for poly3_2_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly3_2_sw
[12/07 21:33:33     92s] InitPadU 0.067 -> 0.073 for poly3_2_sw
[12/07 21:33:33     92s] InitPadU 0.781 -> 0.781 for poly3_1_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly3_1_cli
[12/07 21:33:33     92s] InitPadU 0.006 -> 0.007 for poly3_1_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly3_1_sw
[12/07 21:33:33     92s] InitPadU 0.068 -> 0.074 for poly3_1_sw
[12/07 21:33:33     92s] InitPadU 0.868 -> 0.868 for poly3_0_tx_ns
[12/07 21:33:33     92s] InitPadU 0.781 -> 0.781 for poly3_0_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly3_0_cli
[12/07 21:33:33     92s] InitPadU 0.006 -> 0.007 for poly3_0_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly3_0_sw
[12/07 21:33:33     92s] InitPadU 0.067 -> 0.073 for poly3_0_sw
[12/07 21:33:33     92s] InitPadU 0.787 -> 0.787 for poly2_3_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly2_3_cli
[12/07 21:33:33     92s] InitPadU 0.005 -> 0.007 for poly2_3_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly2_3_sw
[12/07 21:33:33     92s] InitPadU 0.068 -> 0.074 for poly2_3_sw
[12/07 21:33:33     92s] InitPadU 0.781 -> 0.781 for poly2_2_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly2_2_cli
[12/07 21:33:33     92s] InitPadU 0.006 -> 0.007 for poly2_2_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly2_2_sw
[12/07 21:33:33     92s] InitPadU 0.067 -> 0.073 for poly2_2_sw
[12/07 21:33:33     92s] InitPadU 0.781 -> 0.781 for poly2_1_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly2_1_cli
[12/07 21:33:33     92s] InitPadU 0.006 -> 0.007 for poly2_1_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly2_1_sw
[12/07 21:33:33     92s] InitPadU 0.068 -> 0.074 for poly2_1_sw
[12/07 21:33:33     92s] InitPadU 0.868 -> 0.868 for poly2_0_tx_ns
[12/07 21:33:33     92s] InitPadU 0.781 -> 0.781 for poly2_0_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly2_0_cli
[12/07 21:33:33     92s] InitPadU 0.006 -> 0.007 for poly2_0_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly2_0_sw
[12/07 21:33:33     92s] InitPadU 0.067 -> 0.073 for poly2_0_sw
[12/07 21:33:33     92s] InitPadU 0.787 -> 0.787 for poly1_3_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly1_3_cli
[12/07 21:33:33     92s] InitPadU 0.005 -> 0.007 for poly1_3_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly1_3_sw
[12/07 21:33:33     92s] InitPadU 0.068 -> 0.074 for poly1_3_sw
[12/07 21:33:33     92s] InitPadU 0.781 -> 0.781 for poly1_2_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly1_2_cli
[12/07 21:33:33     92s] InitPadU 0.005 -> 0.007 for poly1_2_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly1_2_sw
[12/07 21:33:33     92s] InitPadU 0.067 -> 0.073 for poly1_2_sw
[12/07 21:33:33     92s] InitPadU 0.781 -> 0.781 for poly1_1_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly1_1_cli
[12/07 21:33:33     92s] InitPadU 0.006 -> 0.007 for poly1_1_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly1_1_sw
[12/07 21:33:33     92s] InitPadU 0.068 -> 0.074 for poly1_1_sw
[12/07 21:33:33     92s] InitPadU 0.868 -> 0.868 for poly1_0_tx_ns
[12/07 21:33:33     92s] InitPadU 0.781 -> 0.781 for poly1_0_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly1_0_cli
[12/07 21:33:33     92s] InitPadU 0.006 -> 0.007 for poly1_0_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly1_0_sw
[12/07 21:33:33     92s] InitPadU 0.067 -> 0.073 for poly1_0_sw
[12/07 21:33:33     92s] InitPadU 0.787 -> 0.787 for poly0_3_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly0_3_cli
[12/07 21:33:33     92s] InitPadU 0.006 -> 0.007 for poly0_3_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly0_3_sw
[12/07 21:33:33     92s] InitPadU 0.068 -> 0.074 for poly0_3_sw
[12/07 21:33:33     92s] InitPadU 0.781 -> 0.781 for poly0_2_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly0_2_cli
[12/07 21:33:33     92s] InitPadU 0.006 -> 0.007 for poly0_2_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly0_2_sw
[12/07 21:33:33     92s] InitPadU 0.067 -> 0.073 for poly0_2_sw
[12/07 21:33:33     92s] InitPadU 0.781 -> 0.781 for poly0_1_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.423 for poly0_1_cli
[12/07 21:33:33     92s] InitPadU 0.006 -> 0.007 for poly0_1_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly0_1_sw
[12/07 21:33:33     92s] InitPadU 0.068 -> 0.074 for poly0_1_sw
[12/07 21:33:33     92s] InitPadU 0.868 -> 0.868 for poly0_0_tx_ns
[12/07 21:33:33     92s] InitPadU 0.781 -> 0.781 for poly0_0_tx_ew
[12/07 21:33:33     92s] Initial padding reaches pin density 0.424 for poly0_0_cli
[12/07 21:33:33     92s] InitPadU 0.006 -> 0.007 for poly0_0_cli
[12/07 21:33:33     92s] Initial padding reaches pin density 0.420 for poly0_0_sw
[12/07 21:33:33     92s] InitPadU 0.067 -> 0.073 for poly0_0_sw
[12/07 21:33:33     92s] Initial padding reaches pin density 0.254 for top
[12/07 21:33:33     92s] InitPadU 0.018 -> 0.020 for top
[12/07 21:33:33     92s] 
[12/07 21:33:33     92s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2383.8M, EPOCH TIME: 1733625213.269940
[12/07 21:33:33     92s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.067, REAL:0.067, MEM:2390.8M, EPOCH TIME: 1733625213.337365
[12/07 21:33:33     92s] === lastAutoLevel = 11 
[12/07 21:33:33     92s] OPERPROF: Starting spInitNetWt at level 1, MEM:2390.8M, EPOCH TIME: 1733625213.355024
[12/07 21:33:33     92s] no activity file in design. spp won't run.
[12/07 21:33:33     92s] [spp] 0
[12/07 21:33:33     92s] [adp] 0:1:1:3
[12/07 21:33:35     94s] OPERPROF: Finished spInitNetWt at level 1, CPU:2.058, REAL:2.066, MEM:2426.5M, EPOCH TIME: 1733625215.421026
[12/07 21:33:35     94s] Clock gating cells determined by native netlist tracing.
[12/07 21:33:35     94s] no activity file in design. spp won't run.
[12/07 21:33:35     94s] no activity file in design. spp won't run.
[12/07 21:33:35     94s] Effort level <high> specified for reg2reg path_group
[12/07 21:33:36     95s] OPERPROF: Starting npMain at level 1, MEM:2429.5M, EPOCH TIME: 1733625216.099568
[12/07 21:33:37     95s] OPERPROF:   Starting npPlace at level 2, MEM:2460.6M, EPOCH TIME: 1733625217.142019
[12/07 21:33:37     95s] Iteration  1: Total net bbox = 8.902e-08 (8.28e-08 6.21e-09)
[12/07 21:33:37     95s]               Est.  stn bbox = 9.215e-08 (8.56e-08 6.60e-09)
[12/07 21:33:37     95s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2674.5M
[12/07 21:33:37     95s] Iteration  2: Total net bbox = 8.902e-08 (8.28e-08 6.21e-09)
[12/07 21:33:37     95s]               Est.  stn bbox = 9.215e-08 (8.56e-08 6.60e-09)
[12/07 21:33:37     95s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2674.5M
[12/07 21:33:38     96s] exp_mt_sequential is set from setPlaceMode option to 1
[12/07 21:33:38     96s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/07 21:33:38     96s] place_exp_mt_interval set to default 32
[12/07 21:33:38     96s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/07 21:33:38     96s] Iteration  3: Total net bbox = 1.701e+04 (1.59e+04 1.08e+03)
[12/07 21:33:38     96s]               Est.  stn bbox = 1.827e+04 (1.71e+04 1.19e+03)
[12/07 21:33:38     96s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2710.0M
[12/07 21:33:38     96s] Total number of setup views is 3.
[12/07 21:33:39     97s] Total number of active setup views is 1.
[12/07 21:33:39     97s] Active setup views:
[12/07 21:33:39     97s]     view_functional_wcl_slow
[12/07 21:33:40     98s] Iteration  4: Total net bbox = 5.109e+05 (2.58e+05 2.53e+05)
[12/07 21:33:40     98s]               Est.  stn bbox = 5.308e+05 (2.69e+05 2.62e+05)
[12/07 21:33:40     98s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 2733.2M
[12/07 21:33:40     98s] Total number of setup views is 1.
[12/07 21:33:40     98s] Total number of active setup views is 1.
[12/07 21:33:40     98s] Active setup views:
[12/07 21:33:40     98s]     view_functional_wcl_slow
[12/07 21:33:41     99s] Iteration  5: Total net bbox = 7.653e+05 (3.46e+05 4.19e+05)
[12/07 21:33:41     99s]               Est.  stn bbox = 7.915e+05 (3.59e+05 4.32e+05)
[12/07 21:33:41     99s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2742.3M
[12/07 21:33:41     99s] OPERPROF:   Finished npPlace at level 2, CPU:4.424, REAL:4.531, MEM:2742.3M, EPOCH TIME: 1733625221.673055
[12/07 21:33:41     99s] OPERPROF: Finished npMain at level 1, CPU:4.479, REAL:5.587, MEM:2742.3M, EPOCH TIME: 1733625221.686299
[12/07 21:33:41     99s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2742.3M, EPOCH TIME: 1733625221.746267
[12/07 21:33:41     99s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:33:41     99s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2742.3M, EPOCH TIME: 1733625221.748696
[12/07 21:33:41     99s] OPERPROF: Starting npMain at level 1, MEM:2742.3M, EPOCH TIME: 1733625221.749795
[12/07 21:33:41     99s] OPERPROF:   Starting npPlace at level 2, MEM:2742.3M, EPOCH TIME: 1733625221.810706
[12/07 21:33:42    100s] Total number of setup views is 1.
[12/07 21:33:42    100s] Total number of active setup views is 1.
[12/07 21:33:42    100s] Active setup views:
[12/07 21:33:42    100s]     view_functional_wcl_slow
[12/07 21:33:44    102s] Iteration  6: Total net bbox = 8.304e+05 (3.79e+05 4.51e+05)
[12/07 21:33:44    102s]               Est.  stn bbox = 8.681e+05 (3.95e+05 4.73e+05)
[12/07 21:33:44    102s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 2729.7M
[12/07 21:33:44    102s] OPERPROF:   Finished npPlace at level 2, CPU:2.665, REAL:2.735, MEM:2729.7M, EPOCH TIME: 1733625224.545605
[12/07 21:33:44    102s] OPERPROF: Finished npMain at level 1, CPU:2.738, REAL:2.808, MEM:2729.7M, EPOCH TIME: 1733625224.558129
[12/07 21:33:44    102s] Iteration  7: Total net bbox = 8.561e+05 (3.98e+05 4.58e+05)
[12/07 21:33:44    102s]               Est.  stn bbox = 8.973e+05 (4.15e+05 4.82e+05)
[12/07 21:33:44    102s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2729.7M
[12/07 21:33:45    103s] 
[12/07 21:33:45    103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 21:33:45    103s] TLC MultiMap info (StdDelay):
[12/07 21:33:45    103s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 21:33:45    103s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 21:33:45    103s]  Setting StdDelay to: 13.6ps
[12/07 21:33:45    103s] 
[12/07 21:33:45    103s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 21:33:46    103s] nrCritNet: 4.99% ( 398 / 7979 ) cutoffSlk: -15257.7ps stdDelay: 13.6ps
[12/07 21:33:46    103s] nrCritNet: 1.99% ( 159 / 7979 ) cutoffSlk: -17860.0ps stdDelay: 13.6ps
[12/07 21:33:46    103s] Iteration  8: Total net bbox = 8.703e+05 (4.08e+05 4.63e+05)
[12/07 21:33:46    103s]               Est.  stn bbox = 9.112e+05 (4.25e+05 4.86e+05)
[12/07 21:33:46    103s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 2729.7M
[12/07 21:33:46    103s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2729.7M, EPOCH TIME: 1733625226.268402
[12/07 21:33:46    103s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:33:46    103s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2729.7M, EPOCH TIME: 1733625226.269033
[12/07 21:33:46    103s] OPERPROF: Starting npMain at level 1, MEM:2729.7M, EPOCH TIME: 1733625226.270008
[12/07 21:33:46    104s] OPERPROF:   Starting npPlace at level 2, MEM:2729.7M, EPOCH TIME: 1733625226.340429
[12/07 21:33:47    105s] Total number of setup views is 1.
[12/07 21:33:47    105s] Total number of active setup views is 1.
[12/07 21:33:47    105s] Active setup views:
[12/07 21:33:47    105s]     view_functional_wcl_slow
[12/07 21:33:48    106s] OPERPROF:   Finished npPlace at level 2, CPU:2.593, REAL:2.655, MEM:2729.7M, EPOCH TIME: 1733625228.995080
[12/07 21:33:49    106s] OPERPROF: Finished npMain at level 1, CPU:2.674, REAL:2.737, MEM:2729.7M, EPOCH TIME: 1733625229.006863
[12/07 21:33:49    106s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2729.7M, EPOCH TIME: 1733625229.007470
[12/07 21:33:49    106s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:33:49    106s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2729.7M, EPOCH TIME: 1733625229.008027
[12/07 21:33:49    106s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2729.7M, EPOCH TIME: 1733625229.008163
[12/07 21:33:49    106s] Starting Early Global Route rough congestion estimation: mem = 2729.7M
[12/07 21:33:49    106s] (I)      ==================== Layers =====================
[12/07 21:33:49    106s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:33:49    106s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:33:49    106s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:33:49    106s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:33:49    106s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:33:49    106s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:33:49    106s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:33:49    106s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:33:49    106s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:33:49    106s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:33:49    106s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:33:49    106s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:33:49    106s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:33:49    106s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:33:49    106s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:33:49    106s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:33:49    106s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:33:49    106s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:33:49    106s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:33:49    106s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:33:49    106s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:33:49    106s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:33:49    106s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:33:49    106s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:33:49    106s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:33:49    106s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:33:49    106s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:33:49    106s] (I)      Started Import and model ( Curr Mem: 2729.70 MB )
[12/07 21:33:49    106s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:33:49    106s] (I)      == Non-default Options ==
[12/07 21:33:49    106s] (I)      Print mode                                         : 2
[12/07 21:33:49    106s] (I)      Stop if highly congested                           : false
[12/07 21:33:49    106s] (I)      Maximum routing layer                              : 10
[12/07 21:33:49    106s] (I)      Assign partition pins                              : false
[12/07 21:33:49    106s] (I)      Support large GCell                                : true
[12/07 21:33:49    106s] (I)      Number of threads                                  : 1
[12/07 21:33:49    106s] (I)      Number of rows per GCell                           : 26
[12/07 21:33:49    106s] (I)      Max num rows per GCell                             : 32
[12/07 21:33:49    106s] (I)      Method to set GCell size                           : row
[12/07 21:33:49    106s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:33:49    106s] (I)      Use row-based GCell size
[12/07 21:33:49    106s] (I)      Use row-based GCell align
[12/07 21:33:49    106s] (I)      layer 0 area = 168000
[12/07 21:33:49    106s] (I)      layer 1 area = 208000
[12/07 21:33:49    106s] (I)      layer 2 area = 208000
[12/07 21:33:49    106s] (I)      layer 3 area = 208000
[12/07 21:33:49    106s] (I)      layer 4 area = 208000
[12/07 21:33:49    106s] (I)      layer 5 area = 208000
[12/07 21:33:49    106s] (I)      layer 6 area = 208000
[12/07 21:33:49    106s] (I)      layer 7 area = 2259999
[12/07 21:33:49    106s] (I)      layer 8 area = 2259999
[12/07 21:33:49    106s] (I)      layer 9 area = 0
[12/07 21:33:49    106s] (I)      GCell unit size   : 3600
[12/07 21:33:49    106s] (I)      GCell multiplier  : 26
[12/07 21:33:49    106s] (I)      GCell row height  : 3600
[12/07 21:33:49    106s] (I)      Actual row height : 3600
[12/07 21:33:49    106s] (I)      GCell align ref   : 4000 4000
[12/07 21:33:49    106s] [NR-eGR] Track table information for default rule: 
[12/07 21:33:49    106s] [NR-eGR] M1 has single uniform track structure
[12/07 21:33:49    106s] [NR-eGR] M2 has single uniform track structure
[12/07 21:33:49    106s] [NR-eGR] M3 has single uniform track structure
[12/07 21:33:49    106s] [NR-eGR] M4 has single uniform track structure
[12/07 21:33:49    106s] [NR-eGR] M5 has single uniform track structure
[12/07 21:33:49    106s] [NR-eGR] M6 has single uniform track structure
[12/07 21:33:49    106s] [NR-eGR] M7 has single uniform track structure
[12/07 21:33:49    106s] [NR-eGR] M8 has single uniform track structure
[12/07 21:33:49    106s] [NR-eGR] M9 has single uniform track structure
[12/07 21:33:49    106s] [NR-eGR] AP has single uniform track structure
[12/07 21:33:49    106s] (I)      ================== Default via ==================
[12/07 21:33:49    106s] (I)      +---+--------------------+----------------------+
[12/07 21:33:49    106s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:33:49    106s] (I)      +---+--------------------+----------------------+
[12/07 21:33:49    106s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:33:49    106s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:33:49    106s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:33:49    106s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:33:49    106s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:33:49    106s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:33:49    106s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:33:49    106s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:33:49    106s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:33:49    106s] (I)      +---+--------------------+----------------------+
[12/07 21:33:49    106s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:33:49    106s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:33:49    106s] [NR-eGR] Read 0 clock shapes
[12/07 21:33:49    106s] [NR-eGR] Read 0 other shapes
[12/07 21:33:49    106s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:33:49    106s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:33:49    106s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:33:49    106s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:33:49    106s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:33:49    106s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:33:49    106s] [NR-eGR] #Other Blockages    : 0
[12/07 21:33:49    106s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:33:49    106s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:33:49    106s] [NR-eGR] Read 7978 nets ( ignored 0 )
[12/07 21:33:49    106s] (I)      early_global_route_priority property id does not exist.
[12/07 21:33:49    106s] (I)      Read Num Blocks=2103780  Num Prerouted Wires=0  Num CS=0
[12/07 21:33:49    106s] (I)      Layer 1 (V) : #blockages 501136 : #preroutes 0
[12/07 21:33:49    106s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 21:33:49    106s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 21:33:49    106s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 21:33:49    106s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 21:33:49    106s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:33:49    106s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:33:49    106s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:33:49    106s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:33:49    106s] (I)      Number of ignored nets                =      0
[12/07 21:33:49    106s] (I)      Number of connected nets              =      0
[12/07 21:33:49    106s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:33:49    106s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 21:33:49    106s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:33:49    106s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:33:49    106s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:33:49    106s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:33:49    106s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:33:49    106s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:33:49    106s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:33:49    106s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 21:33:49    106s] (I)      Ndr track 0 does not exist
[12/07 21:33:49    106s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:33:49    106s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:33:49    106s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:33:49    106s] (I)      Site width          :   400  (dbu)
[12/07 21:33:49    106s] (I)      Row height          :  3600  (dbu)
[12/07 21:33:49    106s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:33:49    106s] (I)      GCell width         : 93600  (dbu)
[12/07 21:33:49    106s] (I)      GCell height        : 93600  (dbu)
[12/07 21:33:49    106s] (I)      Grid                :    33    33    10
[12/07 21:33:49    106s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:33:49    106s] (I)      Vertical capacity   :     0 93600     0 93600     0 93600     0 93600     0 93600
[12/07 21:33:49    106s] (I)      Horizontal capacity :     0     0 93600     0 93600     0 93600     0 93600     0
[12/07 21:33:49    106s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:33:49    106s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:33:49    106s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:33:49    106s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:33:49    106s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:33:49    106s] (I)      Num tracks per GCell: 260.00 234.00 234.00 234.00 234.00 234.00 234.00 58.50 58.50  7.20
[12/07 21:33:49    106s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:33:49    106s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:33:49    106s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:33:49    106s] (I)      --------------------------------------------------------
[12/07 21:33:49    106s] 
[12/07 21:33:49    106s] [NR-eGR] ============ Routing rule table ============
[12/07 21:33:49    106s] [NR-eGR] Rule id: 0  Nets: 7978
[12/07 21:33:49    106s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:33:49    106s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:33:49    106s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:33:49    106s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:33:49    106s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:33:49    106s] [NR-eGR] ========================================
[12/07 21:33:49    106s] [NR-eGR] 
[12/07 21:33:49    106s] (I)      =============== Blocked Tracks ===============
[12/07 21:33:49    106s] (I)      +-------+---------+----------+---------------+
[12/07 21:33:49    106s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:33:49    106s] (I)      +-------+---------+----------+---------------+
[12/07 21:33:49    106s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:33:49    106s] (I)      |     2 |  247500 |    85295 |        34.46% |
[12/07 21:33:49    106s] (I)      |     3 |  247467 |    79840 |        32.26% |
[12/07 21:33:49    106s] (I)      |     4 |  247500 |    67873 |        27.42% |
[12/07 21:33:49    106s] (I)      |     5 |  247467 |   239392 |        96.74% |
[12/07 21:33:49    106s] (I)      |     6 |  247500 |   239424 |        96.74% |
[12/07 21:33:49    106s] (I)      |     7 |  247467 |        0 |         0.00% |
[12/07 21:33:49    106s] (I)      |     8 |   61875 |        0 |         0.00% |
[12/07 21:33:49    106s] (I)      |     9 |   61875 |        0 |         0.00% |
[12/07 21:33:49    106s] (I)      |    10 |    7590 |        0 |         0.00% |
[12/07 21:33:49    106s] (I)      +-------+---------+----------+---------------+
[12/07 21:33:49    106s] (I)      Finished Import and model ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2729.70 MB )
[12/07 21:33:49    106s] (I)      Reset routing kernel
[12/07 21:33:49    106s] (I)      numLocalWires=32974  numGlobalNetBranches=11518  numLocalNetBranches=5299
[12/07 21:33:49    106s] (I)      totalPins=30081  totalGlobalPin=9576 (31.83%)
[12/07 21:33:49    106s] (I)      total 2D Cap : 1410384 = (708975 H, 701409 V)
[12/07 21:33:49    106s] (I)      
[12/07 21:33:49    106s] (I)      ============  Phase 1a Route ============
[12/07 21:33:49    106s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:33:49    106s] (I)      Usage: 19110 = (8662 H, 10448 V) = (1.22% H, 1.49% V) = (4.054e+05um H, 4.890e+05um V)
[12/07 21:33:49    106s] (I)      
[12/07 21:33:49    106s] (I)      ============  Phase 1b Route ============
[12/07 21:33:49    106s] (I)      Usage: 19110 = (8662 H, 10448 V) = (1.22% H, 1.49% V) = (4.054e+05um H, 4.890e+05um V)
[12/07 21:33:49    106s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 21:33:49    106s] 
[12/07 21:33:49    106s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:33:49    106s] Finished Early Global Route rough congestion estimation: mem = 2729.7M
[12/07 21:33:49    106s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.323, REAL:0.323, MEM:2729.7M, EPOCH TIME: 1733625229.331356
[12/07 21:33:49    106s] earlyGlobalRoute rough estimation gcell size 26 row height
[12/07 21:33:49    106s] OPERPROF: Starting CDPad at level 1, MEM:2729.7M, EPOCH TIME: 1733625229.331582
[12/07 21:33:49    107s] CDPadU 0.059 -> 0.059. R=0.057, N=7354, GS=46.800
[12/07 21:33:49    107s] OPERPROF: Finished CDPad at level 1, CPU:0.234, REAL:0.234, MEM:2729.7M, EPOCH TIME: 1733625229.565922
[12/07 21:33:49    107s] OPERPROF: Starting npMain at level 1, MEM:2729.7M, EPOCH TIME: 1733625229.567044
[12/07 21:33:49    107s] OPERPROF:   Starting npPlace at level 2, MEM:2729.7M, EPOCH TIME: 1733625229.637002
[12/07 21:33:50    107s] Total number of setup views is 1.
[12/07 21:33:50    107s] Total number of active setup views is 1.
[12/07 21:33:50    107s] Active setup views:
[12/07 21:33:50    107s]     view_functional_wcl_slow
[12/07 21:33:50    107s] OPERPROF:   Finished npPlace at level 2, CPU:0.539, REAL:0.541, MEM:2729.7M, EPOCH TIME: 1733625230.178028
[12/07 21:33:50    107s] OPERPROF: Finished npMain at level 1, CPU:0.620, REAL:0.622, MEM:2729.7M, EPOCH TIME: 1733625230.189490
[12/07 21:33:50    107s] Global placement CDP skipped at cutLevel 9.
[12/07 21:33:50    107s] Iteration  9: Total net bbox = 8.733e+05 (4.04e+05 4.69e+05)
[12/07 21:33:50    107s]               Est.  stn bbox = 9.252e+05 (4.28e+05 4.97e+05)
[12/07 21:33:50    107s]               cpu = 0:00:03.9 real = 0:00:04.0 mem = 2729.7M
[12/07 21:33:51    109s] nrCritNet: 4.98% ( 397 / 7979 ) cutoffSlk: -14962.3ps stdDelay: 13.6ps
[12/07 21:33:51    109s] nrCritNet: 1.94% ( 155 / 7979 ) cutoffSlk: -18505.0ps stdDelay: 13.6ps
[12/07 21:33:51    109s] Iteration 10: Total net bbox = 8.924e+05 (4.18e+05 4.74e+05)
[12/07 21:33:51    109s]               Est.  stn bbox = 9.422e+05 (4.40e+05 5.02e+05)
[12/07 21:33:51    109s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 2729.7M
[12/07 21:33:51    109s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2729.7M, EPOCH TIME: 1733625231.834033
[12/07 21:33:51    109s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:33:51    109s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2729.7M, EPOCH TIME: 1733625231.834669
[12/07 21:33:51    109s] OPERPROF: Starting npMain at level 1, MEM:2729.7M, EPOCH TIME: 1733625231.835649
[12/07 21:33:51    109s] OPERPROF:   Starting npPlace at level 2, MEM:2729.7M, EPOCH TIME: 1733625231.902943
[12/07 21:33:52    110s] Total number of setup views is 1.
[12/07 21:33:52    110s] Total number of active setup views is 1.
[12/07 21:33:52    110s] Active setup views:
[12/07 21:33:52    110s]     view_functional_wcl_slow
[12/07 21:33:53    111s] OPERPROF:   Finished npPlace at level 2, CPU:1.563, REAL:1.586, MEM:2729.7M, EPOCH TIME: 1733625233.489370
[12/07 21:33:53    111s] OPERPROF: Finished npMain at level 1, CPU:1.642, REAL:1.666, MEM:2729.7M, EPOCH TIME: 1733625233.501671
[12/07 21:33:53    111s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2729.7M, EPOCH TIME: 1733625233.502382
[12/07 21:33:53    111s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:33:53    111s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2729.7M, EPOCH TIME: 1733625233.502964
[12/07 21:33:53    111s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2729.7M, EPOCH TIME: 1733625233.503100
[12/07 21:33:53    111s] Starting Early Global Route rough congestion estimation: mem = 2729.7M
[12/07 21:33:53    111s] (I)      ==================== Layers =====================
[12/07 21:33:53    111s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:33:53    111s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:33:53    111s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:33:53    111s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:33:53    111s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:33:53    111s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:33:53    111s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:33:53    111s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:33:53    111s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:33:53    111s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:33:53    111s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:33:53    111s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:33:53    111s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:33:53    111s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:33:53    111s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:33:53    111s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:33:53    111s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:33:53    111s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:33:53    111s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:33:53    111s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:33:53    111s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:33:53    111s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:33:53    111s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:33:53    111s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:33:53    111s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:33:53    111s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:33:53    111s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:33:53    111s] (I)      Started Import and model ( Curr Mem: 2729.70 MB )
[12/07 21:33:53    111s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:33:53    111s] (I)      == Non-default Options ==
[12/07 21:33:53    111s] (I)      Print mode                                         : 2
[12/07 21:33:53    111s] (I)      Stop if highly congested                           : false
[12/07 21:33:53    111s] (I)      Maximum routing layer                              : 10
[12/07 21:33:53    111s] (I)      Assign partition pins                              : false
[12/07 21:33:53    111s] (I)      Support large GCell                                : true
[12/07 21:33:53    111s] (I)      Number of threads                                  : 1
[12/07 21:33:53    111s] (I)      Number of rows per GCell                           : 13
[12/07 21:33:53    111s] (I)      Max num rows per GCell                             : 32
[12/07 21:33:53    111s] (I)      Method to set GCell size                           : row
[12/07 21:33:53    111s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:33:53    111s] (I)      Use row-based GCell size
[12/07 21:33:53    111s] (I)      Use row-based GCell align
[12/07 21:33:53    111s] (I)      layer 0 area = 168000
[12/07 21:33:53    111s] (I)      layer 1 area = 208000
[12/07 21:33:53    111s] (I)      layer 2 area = 208000
[12/07 21:33:53    111s] (I)      layer 3 area = 208000
[12/07 21:33:53    111s] (I)      layer 4 area = 208000
[12/07 21:33:53    111s] (I)      layer 5 area = 208000
[12/07 21:33:53    111s] (I)      layer 6 area = 208000
[12/07 21:33:53    111s] (I)      layer 7 area = 2259999
[12/07 21:33:53    111s] (I)      layer 8 area = 2259999
[12/07 21:33:53    111s] (I)      layer 9 area = 0
[12/07 21:33:53    111s] (I)      GCell unit size   : 3600
[12/07 21:33:53    111s] (I)      GCell multiplier  : 13
[12/07 21:33:53    111s] (I)      GCell row height  : 3600
[12/07 21:33:53    111s] (I)      Actual row height : 3600
[12/07 21:33:53    111s] (I)      GCell align ref   : 4000 4000
[12/07 21:33:53    111s] [NR-eGR] Track table information for default rule: 
[12/07 21:33:53    111s] [NR-eGR] M1 has single uniform track structure
[12/07 21:33:53    111s] [NR-eGR] M2 has single uniform track structure
[12/07 21:33:53    111s] [NR-eGR] M3 has single uniform track structure
[12/07 21:33:53    111s] [NR-eGR] M4 has single uniform track structure
[12/07 21:33:53    111s] [NR-eGR] M5 has single uniform track structure
[12/07 21:33:53    111s] [NR-eGR] M6 has single uniform track structure
[12/07 21:33:53    111s] [NR-eGR] M7 has single uniform track structure
[12/07 21:33:53    111s] [NR-eGR] M8 has single uniform track structure
[12/07 21:33:53    111s] [NR-eGR] M9 has single uniform track structure
[12/07 21:33:53    111s] [NR-eGR] AP has single uniform track structure
[12/07 21:33:53    111s] (I)      ================== Default via ==================
[12/07 21:33:53    111s] (I)      +---+--------------------+----------------------+
[12/07 21:33:53    111s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:33:53    111s] (I)      +---+--------------------+----------------------+
[12/07 21:33:53    111s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:33:53    111s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:33:53    111s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:33:53    111s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:33:53    111s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:33:53    111s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:33:53    111s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:33:53    111s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:33:53    111s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:33:53    111s] (I)      +---+--------------------+----------------------+
[12/07 21:33:53    111s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:33:53    111s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:33:53    111s] [NR-eGR] Read 0 clock shapes
[12/07 21:33:53    111s] [NR-eGR] Read 0 other shapes
[12/07 21:33:53    111s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:33:53    111s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:33:53    111s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:33:53    111s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:33:53    111s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:33:53    111s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:33:53    111s] [NR-eGR] #Other Blockages    : 0
[12/07 21:33:53    111s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:33:53    111s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:33:53    111s] [NR-eGR] Read 7978 nets ( ignored 0 )
[12/07 21:33:53    111s] (I)      early_global_route_priority property id does not exist.
[12/07 21:33:53    111s] (I)      Read Num Blocks=2103780  Num Prerouted Wires=0  Num CS=0
[12/07 21:33:53    111s] (I)      Layer 1 (V) : #blockages 501136 : #preroutes 0
[12/07 21:33:53    111s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 21:33:53    111s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 21:33:53    111s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 21:33:53    111s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 21:33:53    111s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:33:53    111s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:33:53    111s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:33:53    111s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:33:53    111s] (I)      Number of ignored nets                =      0
[12/07 21:33:53    111s] (I)      Number of connected nets              =      0
[12/07 21:33:53    111s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:33:53    111s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 21:33:53    111s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:33:53    111s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:33:53    111s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:33:53    111s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:33:53    111s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:33:53    111s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:33:53    111s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:33:53    111s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 21:33:53    111s] (I)      Ndr track 0 does not exist
[12/07 21:33:53    111s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:33:53    111s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:33:53    111s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:33:53    111s] (I)      Site width          :   400  (dbu)
[12/07 21:33:53    111s] (I)      Row height          :  3600  (dbu)
[12/07 21:33:53    111s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:33:53    111s] (I)      GCell width         : 46800  (dbu)
[12/07 21:33:53    111s] (I)      GCell height        : 46800  (dbu)
[12/07 21:33:53    111s] (I)      Grid                :    65    65    10
[12/07 21:33:53    111s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:33:53    111s] (I)      Vertical capacity   :     0 46800     0 46800     0 46800     0 46800     0 46800
[12/07 21:33:53    111s] (I)      Horizontal capacity :     0     0 46800     0 46800     0 46800     0 46800     0
[12/07 21:33:53    111s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:33:53    111s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:33:53    111s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:33:53    111s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:33:53    111s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:33:53    111s] (I)      Num tracks per GCell: 130.00 117.00 117.00 117.00 117.00 117.00 117.00 29.25 29.25  3.60
[12/07 21:33:53    111s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:33:53    111s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:33:53    111s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:33:53    111s] (I)      --------------------------------------------------------
[12/07 21:33:53    111s] 
[12/07 21:33:53    111s] [NR-eGR] ============ Routing rule table ============
[12/07 21:33:53    111s] [NR-eGR] Rule id: 0  Nets: 7978
[12/07 21:33:53    111s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:33:53    111s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:33:53    111s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:33:53    111s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:33:53    111s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:33:53    111s] [NR-eGR] ========================================
[12/07 21:33:53    111s] [NR-eGR] 
[12/07 21:33:53    111s] (I)      =============== Blocked Tracks ===============
[12/07 21:33:53    111s] (I)      +-------+---------+----------+---------------+
[12/07 21:33:53    111s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:33:53    111s] (I)      +-------+---------+----------+---------------+
[12/07 21:33:53    111s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:33:53    111s] (I)      |     2 |  487500 |   156089 |        32.02% |
[12/07 21:33:53    111s] (I)      |     3 |  487435 |   159680 |        32.76% |
[12/07 21:33:53    111s] (I)      |     4 |  487500 |   134849 |        27.66% |
[12/07 21:33:53    111s] (I)      |     5 |  487435 |   478784 |        98.23% |
[12/07 21:33:53    111s] (I)      |     6 |  487500 |   478848 |        98.23% |
[12/07 21:33:53    111s] (I)      |     7 |  487435 |        0 |         0.00% |
[12/07 21:33:53    111s] (I)      |     8 |  121875 |        0 |         0.00% |
[12/07 21:33:53    111s] (I)      |     9 |  121875 |        0 |         0.00% |
[12/07 21:33:53    111s] (I)      |    10 |   14950 |        0 |         0.00% |
[12/07 21:33:53    111s] (I)      +-------+---------+----------+---------------+
[12/07 21:33:53    111s] (I)      Finished Import and model ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2729.70 MB )
[12/07 21:33:53    111s] (I)      Reset routing kernel
[12/07 21:33:53    111s] (I)      numLocalWires=27500  numGlobalNetBranches=10506  numLocalNetBranches=3581
[12/07 21:33:53    111s] (I)      totalPins=30081  totalGlobalPin=13212 (43.92%)
[12/07 21:33:53    111s] (I)      total 2D Cap : 2768198 = (1391248 H, 1376950 V)
[12/07 21:33:53    111s] (I)      
[12/07 21:33:53    111s] (I)      ============  Phase 1a Route ============
[12/07 21:33:53    111s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:33:53    111s] (I)      Usage: 39302 = (17769 H, 21533 V) = (1.28% H, 1.56% V) = (4.158e+05um H, 5.039e+05um V)
[12/07 21:33:53    111s] (I)      
[12/07 21:33:53    111s] (I)      ============  Phase 1b Route ============
[12/07 21:33:53    111s] (I)      Usage: 39302 = (17769 H, 21533 V) = (1.28% H, 1.56% V) = (4.158e+05um H, 5.039e+05um V)
[12/07 21:33:53    111s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 21:33:53    111s] 
[12/07 21:33:53    111s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:33:53    111s] Finished Early Global Route rough congestion estimation: mem = 2729.7M
[12/07 21:33:53    111s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.319, REAL:0.320, MEM:2729.7M, EPOCH TIME: 1733625233.822924
[12/07 21:33:53    111s] earlyGlobalRoute rough estimation gcell size 13 row height
[12/07 21:33:53    111s] OPERPROF: Starting CDPad at level 1, MEM:2729.7M, EPOCH TIME: 1733625233.823132
[12/07 21:33:54    111s] CDPadU 0.059 -> 0.060. R=0.057, N=7354, GS=23.400
[12/07 21:33:54    111s] OPERPROF: Finished CDPad at level 1, CPU:0.241, REAL:0.242, MEM:2729.7M, EPOCH TIME: 1733625234.065097
[12/07 21:33:54    111s] OPERPROF: Starting npMain at level 1, MEM:2729.7M, EPOCH TIME: 1733625234.066200
[12/07 21:33:54    111s] OPERPROF:   Starting npPlace at level 2, MEM:2729.7M, EPOCH TIME: 1733625234.133647
[12/07 21:33:54    112s] Total number of setup views is 1.
[12/07 21:33:54    112s] Total number of active setup views is 1.
[12/07 21:33:54    112s] Active setup views:
[12/07 21:33:54    112s]     view_functional_wcl_slow
[12/07 21:33:54    112s] OPERPROF:   Finished npPlace at level 2, CPU:0.531, REAL:0.533, MEM:2729.7M, EPOCH TIME: 1733625234.666735
[12/07 21:33:54    112s] OPERPROF: Finished npMain at level 1, CPU:0.609, REAL:0.612, MEM:2729.7M, EPOCH TIME: 1733625234.677968
[12/07 21:33:54    112s] Global placement CDP skipped at cutLevel 11.
[12/07 21:33:54    112s] Iteration 11: Total net bbox = 8.949e+05 (4.08e+05 4.87e+05)
[12/07 21:33:54    112s]               Est.  stn bbox = 9.498e+05 (4.33e+05 5.17e+05)
[12/07 21:33:54    112s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 2729.7M
[12/07 21:33:56    113s] nrCritNet: 4.99% ( 398 / 7979 ) cutoffSlk: -12847.0ps stdDelay: 13.6ps
[12/07 21:33:56    113s] nrCritNet: 1.99% ( 159 / 7979 ) cutoffSlk: -15605.1ps stdDelay: 13.6ps
[12/07 21:33:56    113s] Iteration 12: Total net bbox = 9.037e+05 (4.14e+05 4.90e+05)
[12/07 21:33:56    113s]               Est.  stn bbox = 9.566e+05 (4.37e+05 5.19e+05)
[12/07 21:33:56    113s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 2729.7M
[12/07 21:33:56    113s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2729.7M, EPOCH TIME: 1733625236.310940
[12/07 21:33:56    113s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:33:56    113s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2729.7M, EPOCH TIME: 1733625236.311617
[12/07 21:33:56    113s] OPERPROF: Starting npMain at level 1, MEM:2729.7M, EPOCH TIME: 1733625236.312664
[12/07 21:33:56    114s] OPERPROF:   Starting npPlace at level 2, MEM:2729.7M, EPOCH TIME: 1733625236.382199
[12/07 21:33:57    115s] Total number of setup views is 1.
[12/07 21:33:57    115s] Total number of active setup views is 1.
[12/07 21:33:57    115s] Active setup views:
[12/07 21:33:57    115s]     view_functional_wcl_slow
[12/07 21:33:58    116s] OPERPROF:   Finished npPlace at level 2, CPU:2.412, REAL:2.474, MEM:2729.7M, EPOCH TIME: 1733625238.856367
[12/07 21:33:58    116s] OPERPROF: Finished npMain at level 1, CPU:2.497, REAL:2.559, MEM:2729.7M, EPOCH TIME: 1733625238.871816
[12/07 21:33:58    116s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2729.7M, EPOCH TIME: 1733625238.873000
[12/07 21:33:58    116s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:33:58    116s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2729.7M, EPOCH TIME: 1733625238.873703
[12/07 21:33:58    116s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2729.7M, EPOCH TIME: 1733625238.873864
[12/07 21:33:58    116s] Starting Early Global Route rough congestion estimation: mem = 2729.7M
[12/07 21:33:58    116s] (I)      ==================== Layers =====================
[12/07 21:33:58    116s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:33:58    116s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:33:58    116s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:33:58    116s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:33:58    116s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:33:58    116s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:33:58    116s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:33:58    116s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:33:58    116s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:33:58    116s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:33:58    116s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:33:58    116s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:33:58    116s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:33:58    116s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:33:58    116s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:33:58    116s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:33:58    116s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:33:58    116s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:33:58    116s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:33:58    116s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:33:58    116s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:33:58    116s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:33:58    116s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:33:58    116s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:33:58    116s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:33:58    116s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:33:58    116s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:33:58    116s] (I)      Started Import and model ( Curr Mem: 2729.70 MB )
[12/07 21:33:58    116s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:33:58    116s] (I)      == Non-default Options ==
[12/07 21:33:58    116s] (I)      Print mode                                         : 2
[12/07 21:33:58    116s] (I)      Stop if highly congested                           : false
[12/07 21:33:58    116s] (I)      Maximum routing layer                              : 10
[12/07 21:33:58    116s] (I)      Assign partition pins                              : false
[12/07 21:33:58    116s] (I)      Support large GCell                                : true
[12/07 21:33:58    116s] (I)      Number of threads                                  : 1
[12/07 21:33:58    116s] (I)      Number of rows per GCell                           : 7
[12/07 21:33:58    116s] (I)      Max num rows per GCell                             : 32
[12/07 21:33:58    116s] (I)      Method to set GCell size                           : row
[12/07 21:33:58    116s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:33:58    116s] (I)      Use row-based GCell size
[12/07 21:33:58    116s] (I)      Use row-based GCell align
[12/07 21:33:58    116s] (I)      layer 0 area = 168000
[12/07 21:33:58    116s] (I)      layer 1 area = 208000
[12/07 21:33:58    116s] (I)      layer 2 area = 208000
[12/07 21:33:58    116s] (I)      layer 3 area = 208000
[12/07 21:33:58    116s] (I)      layer 4 area = 208000
[12/07 21:33:58    116s] (I)      layer 5 area = 208000
[12/07 21:33:58    116s] (I)      layer 6 area = 208000
[12/07 21:33:58    116s] (I)      layer 7 area = 2259999
[12/07 21:33:58    116s] (I)      layer 8 area = 2259999
[12/07 21:33:58    116s] (I)      layer 9 area = 0
[12/07 21:33:58    116s] (I)      GCell unit size   : 3600
[12/07 21:33:58    116s] (I)      GCell multiplier  : 7
[12/07 21:33:58    116s] (I)      GCell row height  : 3600
[12/07 21:33:58    116s] (I)      Actual row height : 3600
[12/07 21:33:58    116s] (I)      GCell align ref   : 4000 4000
[12/07 21:33:58    116s] [NR-eGR] Track table information for default rule: 
[12/07 21:33:58    116s] [NR-eGR] M1 has single uniform track structure
[12/07 21:33:58    116s] [NR-eGR] M2 has single uniform track structure
[12/07 21:33:58    116s] [NR-eGR] M3 has single uniform track structure
[12/07 21:33:58    116s] [NR-eGR] M4 has single uniform track structure
[12/07 21:33:58    116s] [NR-eGR] M5 has single uniform track structure
[12/07 21:33:58    116s] [NR-eGR] M6 has single uniform track structure
[12/07 21:33:58    116s] [NR-eGR] M7 has single uniform track structure
[12/07 21:33:58    116s] [NR-eGR] M8 has single uniform track structure
[12/07 21:33:58    116s] [NR-eGR] M9 has single uniform track structure
[12/07 21:33:58    116s] [NR-eGR] AP has single uniform track structure
[12/07 21:33:58    116s] (I)      ================== Default via ==================
[12/07 21:33:58    116s] (I)      +---+--------------------+----------------------+
[12/07 21:33:58    116s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:33:58    116s] (I)      +---+--------------------+----------------------+
[12/07 21:33:58    116s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:33:58    116s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:33:58    116s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:33:58    116s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:33:58    116s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:33:58    116s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:33:58    116s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:33:58    116s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:33:58    116s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:33:58    116s] (I)      +---+--------------------+----------------------+
[12/07 21:33:58    116s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:33:59    116s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:33:59    116s] [NR-eGR] Read 0 clock shapes
[12/07 21:33:59    116s] [NR-eGR] Read 0 other shapes
[12/07 21:33:59    116s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:33:59    116s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:33:59    116s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:33:59    116s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:33:59    116s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:33:59    116s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:33:59    116s] [NR-eGR] #Other Blockages    : 0
[12/07 21:33:59    116s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:33:59    116s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:33:59    116s] [NR-eGR] Read 7978 nets ( ignored 0 )
[12/07 21:33:59    116s] (I)      early_global_route_priority property id does not exist.
[12/07 21:33:59    116s] (I)      Read Num Blocks=2103780  Num Prerouted Wires=0  Num CS=0
[12/07 21:33:59    116s] (I)      Layer 1 (V) : #blockages 501136 : #preroutes 0
[12/07 21:33:59    116s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 21:33:59    116s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 21:33:59    116s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 21:33:59    116s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 21:33:59    116s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:33:59    116s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:33:59    116s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:33:59    116s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:33:59    116s] (I)      Number of ignored nets                =      0
[12/07 21:33:59    116s] (I)      Number of connected nets              =      0
[12/07 21:33:59    116s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:33:59    116s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 21:33:59    116s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:33:59    116s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:33:59    116s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:33:59    116s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:33:59    116s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:33:59    116s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:33:59    116s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:33:59    116s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 21:33:59    116s] (I)      Ndr track 0 does not exist
[12/07 21:33:59    116s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:33:59    116s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:33:59    116s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:33:59    116s] (I)      Site width          :   400  (dbu)
[12/07 21:33:59    116s] (I)      Row height          :  3600  (dbu)
[12/07 21:33:59    116s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:33:59    116s] (I)      GCell width         : 25200  (dbu)
[12/07 21:33:59    116s] (I)      GCell height        : 25200  (dbu)
[12/07 21:33:59    116s] (I)      Grid                :   120   120    10
[12/07 21:33:59    116s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:33:59    116s] (I)      Vertical capacity   :     0 25200     0 25200     0 25200     0 25200     0 25200
[12/07 21:33:59    116s] (I)      Horizontal capacity :     0     0 25200     0 25200     0 25200     0 25200     0
[12/07 21:33:59    116s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:33:59    116s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:33:59    116s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:33:59    116s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:33:59    116s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:33:59    116s] (I)      Num tracks per GCell: 70.00 63.00 63.00 63.00 63.00 63.00 63.00 15.75 15.75  1.94
[12/07 21:33:59    116s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:33:59    116s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:33:59    116s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:33:59    116s] (I)      --------------------------------------------------------
[12/07 21:33:59    116s] 
[12/07 21:33:59    116s] [NR-eGR] ============ Routing rule table ============
[12/07 21:33:59    116s] [NR-eGR] Rule id: 0  Nets: 7978
[12/07 21:33:59    116s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:33:59    116s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:33:59    116s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:33:59    116s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:33:59    116s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:33:59    116s] [NR-eGR] ========================================
[12/07 21:33:59    116s] [NR-eGR] 
[12/07 21:33:59    116s] (I)      =============== Blocked Tracks ===============
[12/07 21:33:59    116s] (I)      +-------+---------+----------+---------------+
[12/07 21:33:59    116s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:33:59    116s] (I)      +-------+---------+----------+---------------+
[12/07 21:33:59    116s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:33:59    116s] (I)      |     2 |  900000 |   272591 |        30.29% |
[12/07 21:33:59    116s] (I)      |     3 |  899880 |   296905 |        32.99% |
[12/07 21:33:59    116s] (I)      |     4 |  900000 |   249067 |        27.67% |
[12/07 21:33:59    116s] (I)      |     5 |  899880 |   890239 |        98.93% |
[12/07 21:33:59    116s] (I)      |     6 |  900000 |   890358 |        98.93% |
[12/07 21:33:59    116s] (I)      |     7 |  899880 |        0 |         0.00% |
[12/07 21:33:59    116s] (I)      |     8 |  225000 |        0 |         0.00% |
[12/07 21:33:59    116s] (I)      |     9 |  225000 |        0 |         0.00% |
[12/07 21:33:59    116s] (I)      |    10 |   27600 |        0 |         0.00% |
[12/07 21:33:59    116s] (I)      +-------+---------+----------+---------------+
[12/07 21:33:59    116s] (I)      Finished Import and model ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2729.70 MB )
[12/07 21:33:59    116s] (I)      Reset routing kernel
[12/07 21:33:59    116s] (I)      numLocalWires=22909  numGlobalNetBranches=8928  numLocalNetBranches=2747
[12/07 21:33:59    116s] (I)      totalPins=30081  totalGlobalPin=16225 (53.94%)
[12/07 21:33:59    116s] (I)      total 2D Cap : 5101226 = (2563919 H, 2537307 V)
[12/07 21:33:59    116s] (I)      
[12/07 21:33:59    116s] (I)      ============  Phase 1a Route ============
[12/07 21:33:59    116s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:33:59    116s] (I)      Usage: 73831 = (33348 H, 40483 V) = (1.30% H, 1.60% V) = (4.202e+05um H, 5.101e+05um V)
[12/07 21:33:59    116s] (I)      
[12/07 21:33:59    116s] (I)      ============  Phase 1b Route ============
[12/07 21:33:59    116s] (I)      Usage: 73831 = (33348 H, 40483 V) = (1.30% H, 1.60% V) = (4.202e+05um H, 5.101e+05um V)
[12/07 21:33:59    116s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 21:33:59    116s] 
[12/07 21:33:59    116s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:33:59    116s] Finished Early Global Route rough congestion estimation: mem = 2729.7M
[12/07 21:33:59    116s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.354, REAL:0.355, MEM:2729.7M, EPOCH TIME: 1733625239.228996
[12/07 21:33:59    116s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/07 21:33:59    116s] OPERPROF: Starting CDPad at level 1, MEM:2729.7M, EPOCH TIME: 1733625239.229208
[12/07 21:33:59    117s] CDPadU 0.060 -> 0.060. R=0.057, N=7354, GS=12.600
[12/07 21:33:59    117s] OPERPROF: Finished CDPad at level 1, CPU:0.274, REAL:0.275, MEM:2729.7M, EPOCH TIME: 1733625239.504684
[12/07 21:33:59    117s] OPERPROF: Starting npMain at level 1, MEM:2729.7M, EPOCH TIME: 1733625239.505844
[12/07 21:33:59    117s] OPERPROF:   Starting npPlace at level 2, MEM:2729.7M, EPOCH TIME: 1733625239.573448
[12/07 21:34:00    117s] Total number of setup views is 1.
[12/07 21:34:00    117s] Total number of active setup views is 1.
[12/07 21:34:00    117s] Active setup views:
[12/07 21:34:00    117s]     view_functional_wcl_slow
[12/07 21:34:00    117s] OPERPROF:   Finished npPlace at level 2, CPU:0.602, REAL:0.568, MEM:2729.7M, EPOCH TIME: 1733625240.141424
[12/07 21:34:00    117s] OPERPROF: Finished npMain at level 1, CPU:0.678, REAL:0.645, MEM:2729.7M, EPOCH TIME: 1733625240.150590
[12/07 21:34:00    117s] Global placement CDP skipped at cutLevel 13.
[12/07 21:34:00    117s] Iteration 13: Total net bbox = 9.140e+05 (4.12e+05 5.02e+05)
[12/07 21:34:00    117s]               Est.  stn bbox = 9.694e+05 (4.37e+05 5.33e+05)
[12/07 21:34:00    117s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 2729.7M
[12/07 21:34:00    117s] Iteration 14: Total net bbox = 9.140e+05 (4.12e+05 5.02e+05)
[12/07 21:34:00    117s]               Est.  stn bbox = 9.694e+05 (4.37e+05 5.33e+05)
[12/07 21:34:00    117s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2729.7M
[12/07 21:34:00    117s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2729.7M, EPOCH TIME: 1733625240.216485
[12/07 21:34:00    117s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:34:00    117s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2729.7M, EPOCH TIME: 1733625240.217038
[12/07 21:34:00    117s] OPERPROF: Starting npMain at level 1, MEM:2729.7M, EPOCH TIME: 1733625240.218035
[12/07 21:34:00    117s] OPERPROF:   Starting npPlace at level 2, MEM:2729.7M, EPOCH TIME: 1733625240.288119
[12/07 21:34:01    118s] Total number of setup views is 1.
[12/07 21:34:01    118s] Total number of active setup views is 1.
[12/07 21:34:01    118s] Active setup views:
[12/07 21:34:01    118s]     view_functional_wcl_slow
[12/07 21:34:02    120s] OPERPROF:   Finished npPlace at level 2, CPU:2.286, REAL:2.330, MEM:2729.7M, EPOCH TIME: 1733625242.617899
[12/07 21:34:02    120s] OPERPROF: Finished npMain at level 1, CPU:2.371, REAL:2.416, MEM:2729.7M, EPOCH TIME: 1733625242.633855
[12/07 21:34:02    120s] Legalizing MH Cells... 0 / 0 (level 8)
[12/07 21:34:02    120s] No instances found in the vector
[12/07 21:34:02    120s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2729.7M, DRC: 0)
[12/07 21:34:02    120s] 0 (out of 0) MH cells were successfully legalized.
[12/07 21:34:02    120s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2729.7M, EPOCH TIME: 1733625242.636104
[12/07 21:34:02    120s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:34:02    120s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2729.7M, EPOCH TIME: 1733625242.636664
[12/07 21:34:02    120s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2729.7M, EPOCH TIME: 1733625242.636807
[12/07 21:34:02    120s] Starting Early Global Route rough congestion estimation: mem = 2729.7M
[12/07 21:34:02    120s] (I)      ==================== Layers =====================
[12/07 21:34:02    120s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:02    120s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:34:02    120s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:02    120s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:34:02    120s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:34:02    120s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:34:02    120s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:34:02    120s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:34:02    120s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:34:02    120s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:34:02    120s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:34:02    120s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:34:02    120s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:34:02    120s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:34:02    120s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:34:02    120s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:34:02    120s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:34:02    120s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:34:02    120s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:34:02    120s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:34:02    120s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:34:02    120s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:34:02    120s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:34:02    120s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:02    120s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:34:02    120s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:34:02    120s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:02    120s] (I)      Started Import and model ( Curr Mem: 2729.70 MB )
[12/07 21:34:02    120s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:02    120s] (I)      == Non-default Options ==
[12/07 21:34:02    120s] (I)      Print mode                                         : 2
[12/07 21:34:02    120s] (I)      Stop if highly congested                           : false
[12/07 21:34:02    120s] (I)      Maximum routing layer                              : 10
[12/07 21:34:02    120s] (I)      Assign partition pins                              : false
[12/07 21:34:02    120s] (I)      Support large GCell                                : true
[12/07 21:34:02    120s] (I)      Number of threads                                  : 1
[12/07 21:34:02    120s] (I)      Number of rows per GCell                           : 4
[12/07 21:34:02    120s] (I)      Max num rows per GCell                             : 32
[12/07 21:34:02    120s] (I)      Method to set GCell size                           : row
[12/07 21:34:02    120s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:34:02    120s] (I)      Use row-based GCell size
[12/07 21:34:02    120s] (I)      Use row-based GCell align
[12/07 21:34:02    120s] (I)      layer 0 area = 168000
[12/07 21:34:02    120s] (I)      layer 1 area = 208000
[12/07 21:34:02    120s] (I)      layer 2 area = 208000
[12/07 21:34:02    120s] (I)      layer 3 area = 208000
[12/07 21:34:02    120s] (I)      layer 4 area = 208000
[12/07 21:34:02    120s] (I)      layer 5 area = 208000
[12/07 21:34:02    120s] (I)      layer 6 area = 208000
[12/07 21:34:02    120s] (I)      layer 7 area = 2259999
[12/07 21:34:02    120s] (I)      layer 8 area = 2259999
[12/07 21:34:02    120s] (I)      layer 9 area = 0
[12/07 21:34:02    120s] (I)      GCell unit size   : 3600
[12/07 21:34:02    120s] (I)      GCell multiplier  : 4
[12/07 21:34:02    120s] (I)      GCell row height  : 3600
[12/07 21:34:02    120s] (I)      Actual row height : 3600
[12/07 21:34:02    120s] (I)      GCell align ref   : 4000 4000
[12/07 21:34:02    120s] [NR-eGR] Track table information for default rule: 
[12/07 21:34:02    120s] [NR-eGR] M1 has single uniform track structure
[12/07 21:34:02    120s] [NR-eGR] M2 has single uniform track structure
[12/07 21:34:02    120s] [NR-eGR] M3 has single uniform track structure
[12/07 21:34:02    120s] [NR-eGR] M4 has single uniform track structure
[12/07 21:34:02    120s] [NR-eGR] M5 has single uniform track structure
[12/07 21:34:02    120s] [NR-eGR] M6 has single uniform track structure
[12/07 21:34:02    120s] [NR-eGR] M7 has single uniform track structure
[12/07 21:34:02    120s] [NR-eGR] M8 has single uniform track structure
[12/07 21:34:02    120s] [NR-eGR] M9 has single uniform track structure
[12/07 21:34:02    120s] [NR-eGR] AP has single uniform track structure
[12/07 21:34:02    120s] (I)      ================== Default via ==================
[12/07 21:34:02    120s] (I)      +---+--------------------+----------------------+
[12/07 21:34:02    120s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:34:02    120s] (I)      +---+--------------------+----------------------+
[12/07 21:34:02    120s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:34:02    120s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:34:02    120s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:34:02    120s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:34:02    120s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:34:02    120s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:34:02    120s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:34:02    120s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:34:02    120s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:34:02    120s] (I)      +---+--------------------+----------------------+
[12/07 21:34:02    120s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:34:02    120s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:34:02    120s] [NR-eGR] Read 0 clock shapes
[12/07 21:34:02    120s] [NR-eGR] Read 0 other shapes
[12/07 21:34:02    120s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:34:02    120s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:34:02    120s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:34:02    120s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:34:02    120s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:34:02    120s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:34:02    120s] [NR-eGR] #Other Blockages    : 0
[12/07 21:34:02    120s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:34:02    120s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:34:02    120s] [NR-eGR] Read 7978 nets ( ignored 0 )
[12/07 21:34:02    120s] (I)      early_global_route_priority property id does not exist.
[12/07 21:34:02    120s] (I)      Read Num Blocks=2103780  Num Prerouted Wires=0  Num CS=0
[12/07 21:34:02    120s] (I)      Layer 1 (V) : #blockages 501136 : #preroutes 0
[12/07 21:34:02    120s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 21:34:02    120s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 21:34:02    120s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 21:34:02    120s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 21:34:02    120s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:34:02    120s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:34:02    120s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:34:02    120s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:34:03    120s] (I)      Number of ignored nets                =      0
[12/07 21:34:03    120s] (I)      Number of connected nets              =      0
[12/07 21:34:03    120s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:34:03    120s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 21:34:03    120s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:34:03    120s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:34:03    120s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:34:03    120s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:34:03    120s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:34:03    120s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:34:03    120s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:34:03    120s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 21:34:03    120s] (I)      Ndr track 0 does not exist
[12/07 21:34:03    120s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:34:03    120s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:34:03    120s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:34:03    120s] (I)      Site width          :   400  (dbu)
[12/07 21:34:03    120s] (I)      Row height          :  3600  (dbu)
[12/07 21:34:03    120s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:34:03    120s] (I)      GCell width         : 14400  (dbu)
[12/07 21:34:03    120s] (I)      GCell height        : 14400  (dbu)
[12/07 21:34:03    120s] (I)      Grid                :   209   209    10
[12/07 21:34:03    120s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:34:03    120s] (I)      Vertical capacity   :     0 14400     0 14400     0 14400     0 14400     0 14400
[12/07 21:34:03    120s] (I)      Horizontal capacity :     0     0 14400     0 14400     0 14400     0 14400     0
[12/07 21:34:03    120s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:34:03    120s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:34:03    120s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:34:03    120s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:34:03    120s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:34:03    120s] (I)      Num tracks per GCell: 40.00 36.00 36.00 36.00 36.00 36.00 36.00  9.00  9.00  1.11
[12/07 21:34:03    120s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:34:03    120s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:34:03    120s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:34:03    120s] (I)      --------------------------------------------------------
[12/07 21:34:03    120s] 
[12/07 21:34:03    120s] [NR-eGR] ============ Routing rule table ============
[12/07 21:34:03    120s] [NR-eGR] Rule id: 0  Nets: 7978
[12/07 21:34:03    120s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:34:03    120s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:34:03    120s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:34:03    120s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:34:03    120s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:34:03    120s] [NR-eGR] ========================================
[12/07 21:34:03    120s] [NR-eGR] 
[12/07 21:34:03    120s] (I)      =============== Blocked Tracks ===============
[12/07 21:34:03    120s] (I)      +-------+---------+----------+---------------+
[12/07 21:34:03    120s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:34:03    120s] (I)      +-------+---------+----------+---------------+
[12/07 21:34:03    120s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:34:03    120s] (I)      |     2 | 1567500 |   471080 |        30.05% |
[12/07 21:34:03    120s] (I)      |     3 | 1567291 |   518960 |        33.11% |
[12/07 21:34:03    120s] (I)      |     4 | 1567500 |   436241 |        27.83% |
[12/07 21:34:03    120s] (I)      |     5 | 1567291 |  1556048 |        99.28% |
[12/07 21:34:03    120s] (I)      |     6 | 1567500 |  1556256 |        99.28% |
[12/07 21:34:03    120s] (I)      |     7 | 1567291 |        0 |         0.00% |
[12/07 21:34:03    120s] (I)      |     8 |  391875 |        0 |         0.00% |
[12/07 21:34:03    120s] (I)      |     9 |  391875 |        0 |         0.00% |
[12/07 21:34:03    120s] (I)      |    10 |   48070 |        0 |         0.00% |
[12/07 21:34:03    120s] (I)      +-------+---------+----------+---------------+
[12/07 21:34:03    120s] (I)      Finished Import and model ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2729.70 MB )
[12/07 21:34:03    120s] (I)      Reset routing kernel
[12/07 21:34:03    120s] (I)      numLocalWires=16035  numGlobalNetBranches=6594  numLocalNetBranches=1671
[12/07 21:34:03    120s] (I)      totalPins=30081  totalGlobalPin=20393 (67.79%)
[12/07 21:34:03    120s] (I)      total 2D Cap : 8859627 = (4451777 H, 4407850 V)
[12/07 21:34:03    120s] (I)      
[12/07 21:34:03    120s] (I)      ============  Phase 1a Route ============
[12/07 21:34:03    120s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:34:03    120s] (I)      Usage: 130351 = (58861 H, 71490 V) = (1.32% H, 1.62% V) = (4.238e+05um H, 5.147e+05um V)
[12/07 21:34:03    120s] (I)      
[12/07 21:34:03    120s] (I)      ============  Phase 1b Route ============
[12/07 21:34:03    120s] (I)      Usage: 130351 = (58861 H, 71490 V) = (1.32% H, 1.62% V) = (4.238e+05um H, 5.147e+05um V)
[12/07 21:34:03    120s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/07 21:34:03    120s] 
[12/07 21:34:03    120s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:34:03    120s] Finished Early Global Route rough congestion estimation: mem = 2729.7M
[12/07 21:34:03    120s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.407, REAL:0.408, MEM:2729.7M, EPOCH TIME: 1733625243.044990
[12/07 21:34:03    120s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/07 21:34:03    120s] OPERPROF: Starting CDPad at level 1, MEM:2729.7M, EPOCH TIME: 1733625243.045230
[12/07 21:34:03    120s] CDPadU 0.060 -> 0.061. R=0.056, N=7354, GS=7.200
[12/07 21:34:03    120s] OPERPROF: Finished CDPad at level 1, CPU:0.345, REAL:0.347, MEM:2729.7M, EPOCH TIME: 1733625243.392422
[12/07 21:34:03    120s] OPERPROF: Starting npMain at level 1, MEM:2729.7M, EPOCH TIME: 1733625243.393551
[12/07 21:34:03    120s] OPERPROF:   Starting npPlace at level 2, MEM:2729.7M, EPOCH TIME: 1733625243.457798
[12/07 21:34:04    121s] Total number of setup views is 1.
[12/07 21:34:04    121s] Total number of active setup views is 1.
[12/07 21:34:04    121s] Active setup views:
[12/07 21:34:04    121s]     view_functional_wcl_slow
[12/07 21:34:04    121s] AB param 0.5% (36/7338).
[12/07 21:34:04    121s] OPERPROF:   Finished npPlace at level 2, CPU:0.612, REAL:0.614, MEM:2734.2M, EPOCH TIME: 1733625244.071527
[12/07 21:34:04    121s] OPERPROF: Finished npMain at level 1, CPU:0.684, REAL:0.687, MEM:2734.2M, EPOCH TIME: 1733625244.080327
[12/07 21:34:04    121s] Global placement CDP skipped at cutLevel 15.
[12/07 21:34:04    121s] Iteration 15: Total net bbox = 9.191e+05 (4.14e+05 5.05e+05)
[12/07 21:34:04    121s]               Est.  stn bbox = 9.749e+05 (4.40e+05 5.35e+05)
[12/07 21:34:04    121s]               cpu = 0:00:03.9 real = 0:00:04.0 mem = 2734.2M
[12/07 21:34:05    123s] nrCritNet: 4.99% ( 398 / 7979 ) cutoffSlk: -8677.6ps stdDelay: 13.6ps
[12/07 21:34:05    123s] nrCritNet: 1.92% ( 153 / 7979 ) cutoffSlk: -10619.4ps stdDelay: 13.6ps
[12/07 21:34:05    123s] Iteration 16: Total net bbox = 9.264e+05 (4.19e+05 5.08e+05)
[12/07 21:34:05    123s]               Est.  stn bbox = 9.802e+05 (4.43e+05 5.38e+05)
[12/07 21:34:05    123s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 2734.2M
[12/07 21:34:05    123s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2734.2M, EPOCH TIME: 1733625245.774196
[12/07 21:34:05    123s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/07 21:34:05    123s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2734.2M, EPOCH TIME: 1733625245.774888
[12/07 21:34:05    123s] Legalizing MH Cells... 0 / 0 (level 11)
[12/07 21:34:05    123s] No instances found in the vector
[12/07 21:34:05    123s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2734.2M, DRC: 0)
[12/07 21:34:05    123s] 0 (out of 0) MH cells were successfully legalized.
[12/07 21:34:05    123s] OPERPROF: Starting npMain at level 1, MEM:2734.2M, EPOCH TIME: 1733625245.775568
[12/07 21:34:05    123s] OPERPROF:   Starting npPlace at level 2, MEM:2734.2M, EPOCH TIME: 1733625245.845122
[12/07 21:34:07    124s] Total number of setup views is 1.
[12/07 21:34:07    124s] Total number of active setup views is 1.
[12/07 21:34:07    124s] Active setup views:
[12/07 21:34:07    124s]     view_functional_wcl_slow
[12/07 21:34:12    130s] Total number of setup views is 1.
[12/07 21:34:12    130s] Total number of active setup views is 1.
[12/07 21:34:12    130s] Active setup views:
[12/07 21:34:12    130s]     view_functional_wcl_slow
[12/07 21:34:20    137s] GP RA stats: MHOnly 0 nrInst 7354 nrDH 1776 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 1776, nrHgtY0Cnt 1776
[12/07 21:34:20    137s] Total number of setup views is 1.
[12/07 21:34:20    137s] Total number of active setup views is 1.
[12/07 21:34:20    137s] Active setup views:
[12/07 21:34:20    137s]     view_functional_wcl_slow
[12/07 21:34:33    150s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2761.5M, EPOCH TIME: 1733625273.143459
[12/07 21:34:33    150s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.247, REAL:0.248, MEM:2809.5M, EPOCH TIME: 1733625273.391276
[12/07 21:34:33    150s] OPERPROF:   Finished npPlace at level 2, CPU:27.182, REAL:27.547, MEM:2809.5M, EPOCH TIME: 1733625273.392599
[12/07 21:34:33    150s] OPERPROF: Finished npMain at level 1, CPU:27.264, REAL:27.630, MEM:2793.5M, EPOCH TIME: 1733625273.405735
[12/07 21:34:33    150s] Iteration 17: Total net bbox = 9.310e+05 (4.16e+05 5.15e+05)
[12/07 21:34:33    150s]               Est.  stn bbox = 9.849e+05 (4.39e+05 5.46e+05)
[12/07 21:34:33    150s]               cpu = 0:00:27.3 real = 0:00:28.0 mem = 2793.5M
[12/07 21:34:33    150s] Iteration 18: Total net bbox = 9.310e+05 (4.16e+05 5.15e+05)
[12/07 21:34:33    150s]               Est.  stn bbox = 9.849e+05 (4.39e+05 5.46e+05)
[12/07 21:34:33    150s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2793.5M
[12/07 21:34:33    150s] [adp] clock
[12/07 21:34:33    150s] [adp] weight, nr nets, wire length
[12/07 21:34:33    150s] [adp]      0        1  2867.865500
[12/07 21:34:33    150s] [adp] data
[12/07 21:34:33    150s] [adp] weight, nr nets, wire length
[12/07 21:34:33    150s] [adp]      0     7978  928162.450500
[12/07 21:34:33    150s] [adp] 0.000000|0.000000|0.000000
[12/07 21:34:33    150s] Iteration 19: Total net bbox = 9.310e+05 (4.16e+05 5.15e+05)
[12/07 21:34:33    150s]               Est.  stn bbox = 9.849e+05 (4.39e+05 5.46e+05)
[12/07 21:34:33    150s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2793.5M
[12/07 21:34:33    150s] *** cost = 9.310e+05 (4.16e+05 5.15e+05) (cpu for global=0:00:56.3) real=0:00:58.0***
[12/07 21:34:33    150s] Info: 0 clock gating cells identified, 0 (on average) moved 0/10
[12/07 21:34:33    150s] Saved padding area to DB
[12/07 21:34:33    150s] All LLGs are deleted
[12/07 21:34:33    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:33    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:33    150s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2793.5M, EPOCH TIME: 1733625273.562169
[12/07 21:34:33    150s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2763.1M, EPOCH TIME: 1733625273.562628
[12/07 21:34:33    150s] Solver runtime cpu: 0:00:31.5 real: 0:00:32.1
[12/07 21:34:33    150s] Core Placement runtime cpu: 0:00:46.3 real: 0:00:48.0
[12/07 21:34:33    150s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/07 21:34:33    150s] Type 'man IMPSP-9025' for more detail.
[12/07 21:34:33    150s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2763.1M, EPOCH TIME: 1733625273.569069
[12/07 21:34:33    150s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2763.1M, EPOCH TIME: 1733625273.569146
[12/07 21:34:33    150s] Processing tracks to init pin-track alignment.
[12/07 21:34:33    150s] z: 2, totalTracks: 1
[12/07 21:34:33    150s] z: 4, totalTracks: 1
[12/07 21:34:33    150s] z: 6, totalTracks: 1
[12/07 21:34:33    150s] z: 8, totalTracks: 1
[12/07 21:34:33    150s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:34:33    150s] All LLGs are deleted
[12/07 21:34:33    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:33    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:33    150s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2763.1M, EPOCH TIME: 1733625273.577643
[12/07 21:34:33    150s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2763.1M, EPOCH TIME: 1733625273.577825
[12/07 21:34:33    150s] # Building torus_bp_D_W32 llgBox search-tree.
[12/07 21:34:33    150s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:34:33    150s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2763.1M, EPOCH TIME: 1733625273.579232
[12/07 21:34:33    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:33    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:33    150s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2763.1M, EPOCH TIME: 1733625273.579773
[12/07 21:34:33    150s] Max number of tech site patterns supported in site array is 256.
[12/07 21:34:33    150s] Core basic site is core
[12/07 21:34:33    150s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:34:33    150s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2763.1M, EPOCH TIME: 1733625273.595102
[12/07 21:34:33    150s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 21:34:33    150s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:34:33    150s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.189, REAL:0.189, MEM:2763.1M, EPOCH TIME: 1733625273.784161
[12/07 21:34:33    150s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:34:33    150s] SiteArray: use 31,911,936 bytes
[12/07 21:34:33    150s] SiteArray: current memory after site array memory allocation 2793.5M
[12/07 21:34:33    150s] SiteArray: FP blocked sites are writable
[12/07 21:34:33    151s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:34:33    151s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2793.5M, EPOCH TIME: 1733625273.853795
[12/07 21:34:35    152s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:1.577, REAL:1.581, MEM:2793.5M, EPOCH TIME: 1733625275.434622
[12/07 21:34:35    152s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:34:35    152s] Atter site array init, number of instance map data is 0.
[12/07 21:34:35    152s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.904, REAL:1.908, MEM:2793.5M, EPOCH TIME: 1733625275.488263
[12/07 21:34:35    152s] 
[12/07 21:34:35    152s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:34:35    152s] OPERPROF:       Starting CMU at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.518464
[12/07 21:34:35    152s] OPERPROF:       Finished CMU at level 4, CPU:0.002, REAL:0.002, MEM:2793.5M, EPOCH TIME: 1733625275.520076
[12/07 21:34:35    152s] 
[12/07 21:34:35    152s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:34:35    152s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.947, REAL:1.951, MEM:2793.5M, EPOCH TIME: 1733625275.530430
[12/07 21:34:35    152s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.530477
[12/07 21:34:35    152s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:2793.5M, EPOCH TIME: 1733625275.531050
[12/07 21:34:35    152s] 
[12/07 21:34:35    152s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2793.5MB).
[12/07 21:34:35    152s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.020, REAL:2.024, MEM:2793.5M, EPOCH TIME: 1733625275.593433
[12/07 21:34:35    152s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.020, REAL:2.024, MEM:2793.5M, EPOCH TIME: 1733625275.593500
[12/07 21:34:35    152s] TDRefine: refinePlace mode is spiral
[12/07 21:34:35    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3529754.1
[12/07 21:34:35    152s] OPERPROF: Starting RefinePlace at level 1, MEM:2793.5M, EPOCH TIME: 1733625275.593573
[12/07 21:34:35    152s] *** Starting refinePlace (0:02:33 mem=2793.5M) ***
[12/07 21:34:35    152s] Total net bbox length = 9.310e+05 (4.161e+05 5.150e+05) (ext = 1.622e+04)
[12/07 21:34:35    152s] 
[12/07 21:34:35    152s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:34:35    152s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:34:35    152s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:35    152s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:35    152s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2793.5M, EPOCH TIME: 1733625275.623066
[12/07 21:34:35    152s] Starting refinePlace ...
[12/07 21:34:35    152s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:35    152s] High fence density, enabling CRLP fence handling
[12/07 21:34:35    152s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:35    152s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.704008
[12/07 21:34:35    152s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:34:35    152s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.704095
[12/07 21:34:35    152s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:2793.5M, EPOCH TIME: 1733625275.716924
[12/07 21:34:35    152s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.716965
[12/07 21:34:35    152s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:35    152s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.717024
[12/07 21:34:35    152s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.717059
[12/07 21:34:35    152s] DDP markSite nrRow 831 nrJob 831
[12/07 21:34:35    152s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:2793.5M, EPOCH TIME: 1733625275.731473
[12/07 21:34:35    152s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.028, MEM:2793.5M, EPOCH TIME: 1733625275.731577
[12/07 21:34:35    152s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.732078
[12/07 21:34:35    152s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.732115
[12/07 21:34:35    152s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.732223
[12/07 21:34:35    152s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.732254
[12/07 21:34:35    152s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.775580
[12/07 21:34:35    152s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:34:35    152s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.775642
[12/07 21:34:35    152s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.010, REAL:0.010, MEM:2793.5M, EPOCH TIME: 1733625275.785977
[12/07 21:34:35    152s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.786007
[12/07 21:34:35    152s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:35    152s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.786064
[12/07 21:34:35    152s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.786089
[12/07 21:34:35    152s] DDP markSite nrRow 831 nrJob 831
[12/07 21:34:35    152s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:2793.5M, EPOCH TIME: 1733625275.799685
[12/07 21:34:35    152s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.024, REAL:0.024, MEM:2793.5M, EPOCH TIME: 1733625275.799779
[12/07 21:34:35    152s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.800216
[12/07 21:34:35    152s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.800251
[12/07 21:34:35    152s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.800359
[12/07 21:34:35    152s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.800391
[12/07 21:34:35    153s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.843471
[12/07 21:34:35    153s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:34:35    153s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.843533
[12/07 21:34:35    153s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.014, REAL:0.014, MEM:2793.5M, EPOCH TIME: 1733625275.857941
[12/07 21:34:35    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.858014
[12/07 21:34:35    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:35    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.858080
[12/07 21:34:35    153s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.858118
[12/07 21:34:35    153s] DDP markSite nrRow 831 nrJob 831
[12/07 21:34:35    153s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.014, REAL:0.014, MEM:2793.5M, EPOCH TIME: 1733625275.872067
[12/07 21:34:35    153s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.029, REAL:0.029, MEM:2793.5M, EPOCH TIME: 1733625275.872160
[12/07 21:34:35    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.872681
[12/07 21:34:35    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.872730
[12/07 21:34:35    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.872876
[12/07 21:34:35    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.872918
[12/07 21:34:35    153s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.914757
[12/07 21:34:35    153s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:34:35    153s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.914821
[12/07 21:34:35    153s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.009, REAL:0.009, MEM:2793.5M, EPOCH TIME: 1733625275.924206
[12/07 21:34:35    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.924235
[12/07 21:34:35    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:35    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.924292
[12/07 21:34:35    153s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.924317
[12/07 21:34:35    153s] DDP markSite nrRow 831 nrJob 831
[12/07 21:34:35    153s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:2793.5M, EPOCH TIME: 1733625275.939127
[12/07 21:34:35    153s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.024, REAL:0.024, MEM:2793.5M, EPOCH TIME: 1733625275.939228
[12/07 21:34:35    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.939683
[12/07 21:34:35    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.939719
[12/07 21:34:35    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.939827
[12/07 21:34:35    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.939858
[12/07 21:34:35    153s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2793.5M, EPOCH TIME: 1733625275.981588
[12/07 21:34:35    153s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:34:35    153s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.981725
[12/07 21:34:35    153s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.008, REAL:0.008, MEM:2793.5M, EPOCH TIME: 1733625275.989704
[12/07 21:34:35    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.989734
[12/07 21:34:35    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:35    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625275.989780
[12/07 21:34:35    153s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2793.5M, EPOCH TIME: 1733625275.989807
[12/07 21:34:35    153s] DDP markSite nrRow 831 nrJob 831
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.013, REAL:0.013, MEM:2793.5M, EPOCH TIME: 1733625276.002971
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.021, REAL:0.021, MEM:2793.5M, EPOCH TIME: 1733625276.003008
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.003398
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.003433
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.003550
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.003582
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.043588
[12/07 21:34:36    153s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.043643
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.008, REAL:0.008, MEM:2793.5M, EPOCH TIME: 1733625276.051556
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.051586
[12/07 21:34:36    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.051633
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.051682
[12/07 21:34:36    153s] DDP markSite nrRow 831 nrJob 831
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:2793.5M, EPOCH TIME: 1733625276.066301
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.023, REAL:0.023, MEM:2793.5M, EPOCH TIME: 1733625276.066379
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.066786
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.066823
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.066932
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.066964
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.110739
[12/07 21:34:36    153s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.110795
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.008, REAL:0.008, MEM:2793.5M, EPOCH TIME: 1733625276.118735
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.118765
[12/07 21:34:36    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.118818
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.118843
[12/07 21:34:36    153s] DDP markSite nrRow 831 nrJob 831
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.013, REAL:0.013, MEM:2793.5M, EPOCH TIME: 1733625276.131584
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.021, REAL:0.021, MEM:2793.5M, EPOCH TIME: 1733625276.131681
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.132163
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.132198
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.132307
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.132338
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.173884
[12/07 21:34:36    153s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.173939
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.010, REAL:0.010, MEM:2793.5M, EPOCH TIME: 1733625276.183753
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.183789
[12/07 21:34:36    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.183840
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.183865
[12/07 21:34:36    153s] DDP markSite nrRow 831 nrJob 831
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.015, REAL:0.015, MEM:2793.5M, EPOCH TIME: 1733625276.198860
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.025, REAL:0.025, MEM:2793.5M, EPOCH TIME: 1733625276.198897
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.199279
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.199314
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.199421
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.199453
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.245032
[12/07 21:34:36    153s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.245104
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.008, REAL:0.008, MEM:2793.5M, EPOCH TIME: 1733625276.252772
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.252801
[12/07 21:34:36    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.252847
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.252872
[12/07 21:34:36    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.252915
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.252940
[12/07 21:34:36    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.252982
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.253006
[12/07 21:34:36    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.253049
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.253073
[12/07 21:34:36    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.253116
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.253141
[12/07 21:34:36    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.253183
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.253214
[12/07 21:34:36    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.253257
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::initSite2 at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.253282
[12/07 21:34:36    153s] DDP initSite2 nrRow 9 nrJob 9
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::initSite2 at level 4, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.253323
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.253348
[12/07 21:34:36    153s] DDP markSite nrRow 831 nrJob 831
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2793.5M, EPOCH TIME: 1733625276.272330
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.027, REAL:0.027, MEM:2793.5M, EPOCH TIME: 1733625276.272429
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.281936
[12/07 21:34:36    153s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2793.5M, EPOCH TIME: 1733625276.281995
[12/07 21:34:36    153s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2793.5M, EPOCH TIME: 1733625276.282525
[12/07 21:34:36    153s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2793.5M, EPOCH TIME: 1733625276.282566
[12/07 21:34:36    153s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.096, REAL:0.096, MEM:2793.5M, EPOCH TIME: 1733625276.378659
[12/07 21:34:36    153s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:34:36    153s]  ** Cut row section real time 0:00:00.0.
[12/07 21:34:36    153s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.097, REAL:0.097, MEM:2793.5M, EPOCH TIME: 1733625276.379363
[12/07 21:34:36    153s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 21:34:36    153s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=2793.5MB) @(0:02:33 - 0:02:34).
[12/07 21:34:36    153s] Move report: preRPlace moves 5574 insts, mean move: 0.30 um, max move: 3.85 um 
[12/07 21:34:36    153s] 	Max move on inst (ys[1].xs[1].client_xy/regulator/add_31/U1_1_3): (1031.45, 889.40) --> (1029.40, 891.20)
[12/07 21:34:36    153s] 	Length: 16 sites, height: 1 rows, site name: core, cell type: HA1D0, constraint:Fence
[12/07 21:34:36    153s] wireLenOptFixPriorityInst 0 inst fixed
[12/07 21:34:36    153s] Placement tweakage begins.
[12/07 21:34:36    153s] wire length = 9.524e+05
[12/07 21:34:36    153s] wire length = 9.238e+05
[12/07 21:34:36    153s] Placement tweakage ends.
[12/07 21:34:36    153s] Move report: tweak moves 1453 insts, mean move: 6.27 um, max move: 36.80 um 
[12/07 21:34:36    153s] 	Max move on inst (ys[1].xs[1].torus_switch_xy/e_out_data_reg_reg[28]): (1023.80, 956.00) --> (1058.80, 957.80)
[12/07 21:34:36    153s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=2793.5MB) @(0:02:34 - 0:02:34).
[12/07 21:34:36    153s] 
[12/07 21:34:36    153s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:34:37    154s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[0].xs[2].msg_txrx[3].east_tx'.
[12/07 21:34:37    154s] Type 'man IMPSP-266' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[0].xs[2].msg_txrx[24].east_tx'.
[12/07 21:34:37    154s] Type 'man IMPSP-266' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-266):	Constraint box too small for instance 'ys[2].xs[2].msg_txrx[13].east_tx'.
[12/07 21:34:37    154s] Type 'man IMPSP-266' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].msg_txrx[13].east_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[31].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[1].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[0].msg_txrx[32].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[3].msg_txrx[15].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[3].msg_txrx[6].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[3].msg_txrx[17].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[1].msg_txrx[14].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[1].msg_txrx[3].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].msg_txrx[12].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[2].xs[2].msg_txrx[13].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[7].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[0].msg_txrx[0].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].msg_txrx[15].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].msg_txrx[10].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[3].msg_txrx[17].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[1].msg_txrx[26].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[1].msg_txrx[17].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] **WARN: (IMPSP-2020):	Cannot find a legal location for instance 'ys[0].xs[2].msg_txrx[7].south_tx' (Cell low_swing_tx).
[12/07 21:34:37    154s] Type 'man IMPSP-2020' for more detail.
[12/07 21:34:37    154s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:34:37    154s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:34:37    154s] 
[12/07 21:34:37    154s] mha: 0.999436 mhc: 0.941176
[12/07 21:34:37    154s] Move report: legalization moves 3752 insts, mean move: 7.13 um, max move: 200.63 um spiral
[12/07 21:34:37    154s] 	Max move on inst (ys[2].xs[3].msg_txrx[36].south_tx): (559.49, 918.20) --> (562.12, 1116.20)
[12/07 21:34:37    154s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 21:34:37    154s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:01.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[12/07 21:34:37    154s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2761.5MB) @(0:02:34 - 0:02:34).
[12/07 21:34:37    154s] **ERROR: (IMPSP-2021):	Could not legalize <161> instances in the design. Check warning message IMPSP-270, IMPSP-452, IMPSP-2024, IMPSP-2039, IMPSP-2040, IMPSP-2042, or IMPSP-2020 in the log file for more details.Type 'man IMPSP-2021' for more detail.
[12/07 21:34:37    154s] Move report: Detail placement moves 7236 insts, mean move: 4.78 um, max move: 200.63 um 
[12/07 21:34:37    154s] 	Max move on inst (ys[2].xs[3].msg_txrx[36].south_tx): (559.49, 918.20) --> (562.12, 1116.20)
[12/07 21:34:37    154s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2761.5MB
[12/07 21:34:37    154s] Statistics of distance of Instance movement in refine placement:
[12/07 21:34:37    154s]   maximum (X+Y) =       200.63 um
[12/07 21:34:37    154s]   inst (ys[2].xs[3].msg_txrx[36].south_tx) with max move: (559.489, 918.198) -> (562.12, 1116.2)
[12/07 21:34:37    154s]   mean    (X+Y) =         4.78 um
[12/07 21:34:37    154s] Total instances flipped for legalization: 44
[12/07 21:34:37    154s] Summary Report:
[12/07 21:34:37    154s] Instances move: 7236 (out of 7354 movable)
[12/07 21:34:37    154s] Instances flipped: 44
[12/07 21:34:37    154s] Mean displacement: 4.78 um
[12/07 21:34:37    154s] Max displacement: 200.63 um (Instance: ys[2].xs[3].msg_txrx[36].south_tx) (559.489, 918.198) -> (562.12, 1116.2)
[12/07 21:34:37    154s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 21:34:37    154s] 	Violation at original loc: Not-of-Fence Violation
[12/07 21:34:37    154s] Total instances moved : 7236
[12/07 21:34:37    154s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.633, REAL:1.624, MEM:2761.5M, EPOCH TIME: 1733625277.247021
[12/07 21:34:37    154s] Total net bbox length = 9.281e+05 (4.042e+05 5.239e+05) (ext = 1.688e+04)
[12/07 21:34:37    154s] Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 2761.5MB
[12/07 21:34:37    154s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:02.0, mem=2761.5MB) @(0:02:33 - 0:02:34).
[12/07 21:34:37    154s] *** Finished refinePlace (0:02:34 mem=2761.5M) ***
[12/07 21:34:37    154s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3529754.1
[12/07 21:34:37    154s] OPERPROF: Finished RefinePlace at level 1, CPU:1.664, REAL:1.656, MEM:2761.5M, EPOCH TIME: 1733625277.249456
[12/07 21:34:37    154s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2761.5M, EPOCH TIME: 1733625277.249486
[12/07 21:34:37    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:8810).
[12/07 21:34:37    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:37    154s] All LLGs are deleted
[12/07 21:34:37    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:37    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:37    154s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2761.5M, EPOCH TIME: 1733625277.264472
[12/07 21:34:37    154s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2731.1M, EPOCH TIME: 1733625277.264858
[12/07 21:34:37    154s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.027, REAL:0.027, MEM:2498.1M, EPOCH TIME: 1733625277.276169
[12/07 21:34:37    154s] *** End of Placement (cpu=0:01:14, real=0:01:16, mem=2498.1M) ***
[12/07 21:34:37    154s] Processing tracks to init pin-track alignment.
[12/07 21:34:37    154s] z: 2, totalTracks: 1
[12/07 21:34:37    154s] z: 4, totalTracks: 1
[12/07 21:34:37    154s] z: 6, totalTracks: 1
[12/07 21:34:37    154s] z: 8, totalTracks: 1
[12/07 21:34:37    154s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:34:37    154s] All LLGs are deleted
[12/07 21:34:37    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:37    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:37    154s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2498.1M, EPOCH TIME: 1733625277.283296
[12/07 21:34:37    154s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2498.1M, EPOCH TIME: 1733625277.283474
[12/07 21:34:37    154s] # Building torus_bp_D_W32 llgBox search-tree.
[12/07 21:34:37    154s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:34:37    154s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2498.1M, EPOCH TIME: 1733625277.284625
[12/07 21:34:37    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:37    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:37    154s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2498.1M, EPOCH TIME: 1733625277.284877
[12/07 21:34:37    154s] Max number of tech site patterns supported in site array is 256.
[12/07 21:34:37    154s] Core basic site is core
[12/07 21:34:37    154s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:34:37    154s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2498.1M, EPOCH TIME: 1733625277.298408
[12/07 21:34:37    154s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 21:34:37    154s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:34:37    154s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.172, REAL:0.172, MEM:2498.1M, EPOCH TIME: 1733625277.470428
[12/07 21:34:37    154s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:34:37    154s] SiteArray: use 31,911,936 bytes
[12/07 21:34:37    154s] SiteArray: current memory after site array memory allocation 2528.5M
[12/07 21:34:37    154s] SiteArray: FP blocked sites are writable
[12/07 21:34:37    154s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:34:37    154s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2528.5M, EPOCH TIME: 1733625277.534224
[12/07 21:34:39    156s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.580, REAL:1.582, MEM:2528.5M, EPOCH TIME: 1733625279.116091
[12/07 21:34:39    156s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:34:39    156s] Atter site array init, number of instance map data is 0.
[12/07 21:34:39    156s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.882, REAL:1.886, MEM:2528.5M, EPOCH TIME: 1733625279.170550
[12/07 21:34:39    156s] 
[12/07 21:34:39    156s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:34:39    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.918, REAL:1.922, MEM:2528.5M, EPOCH TIME: 1733625279.206215
[12/07 21:34:39    156s] 
[12/07 21:34:39    156s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2528.5M, EPOCH TIME: 1733625279.254621
[12/07 21:34:39    156s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2528.5M, EPOCH TIME: 1733625279.265280
[12/07 21:34:39    156s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.031, REAL:0.031, MEM:2544.5M, EPOCH TIME: 1733625279.296689
[12/07 21:34:39    156s] default core: bins with density > 0.750 =  3.81 % ( 269 / 7056 )
[12/07 21:34:39    156s] Density distribution unevenness ratio = 87.916%
[12/07 21:34:39    156s] Density distribution unevenness ratio (U70) = 17.960%
[12/07 21:34:39    156s] Density distribution unevenness ratio (U80) = 13.759%
[12/07 21:34:39    156s] Density distribution unevenness ratio (U90) = 10.510%
[12/07 21:34:39    156s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.042, REAL:0.042, MEM:2544.5M, EPOCH TIME: 1733625279.296950
[12/07 21:34:39    156s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2544.5M, EPOCH TIME: 1733625279.296994
[12/07 21:34:39    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:39    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:39    156s] All LLGs are deleted
[12/07 21:34:39    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:39    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:39    156s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2544.5M, EPOCH TIME: 1733625279.315400
[12/07 21:34:39    156s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2514.1M, EPOCH TIME: 1733625279.315957
[12/07 21:34:39    156s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.022, REAL:0.022, MEM:2514.1M, EPOCH TIME: 1733625279.319189
[12/07 21:34:39    156s] *** Free Virtual Timing Model ...(mem=2514.1M)
[12/07 21:34:39    156s] **INFO: Enable pre-place timing setting for timing analysis
[12/07 21:34:39    156s] Set Using Default Delay Limit as 101.
[12/07 21:34:39    156s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/07 21:34:39    156s] Set Default Net Delay as 0 ps.
[12/07 21:34:39    156s] Set Default Net Load as 0 pF. 
[12/07 21:34:39    156s] **INFO: Analyzing IO path groups for slack adjustment
[12/07 21:34:39    157s] Effort level <high> specified for reg2reg_tmp.3529754 path_group
[12/07 21:34:40    157s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:34:40    157s] #################################################################################
[12/07 21:34:40    157s] # Design Stage: PreRoute
[12/07 21:34:40    157s] # Design Name: torus_bp_D_W32
[12/07 21:34:40    157s] # Design Mode: 90nm
[12/07 21:34:40    157s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:34:40    157s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:34:40    157s] # Signoff Settings: SI Off 
[12/07 21:34:40    157s] #################################################################################
[12/07 21:34:40    157s] Calculate delays in Single mode...
[12/07 21:34:40    157s] Topological Sorting (REAL = 0:00:00.0, MEM = 2498.3M, InitMEM = 2498.3M)
[12/07 21:34:40    157s] Start delay calculation (fullDC) (1 T). (MEM=2498.32)
[12/07 21:34:40    157s] End AAE Lib Interpolated Model. (MEM=2508.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:34:40    158s] Total number of fetched objects 8111
[12/07 21:34:41    158s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[12/07 21:34:41    158s] End delay calculation. (MEM=2539.81 CPU=0:00:00.7 REAL=0:00:01.0)
[12/07 21:34:41    158s] End delay calculation (fullDC). (MEM=2539.81 CPU=0:00:00.9 REAL=0:00:01.0)
[12/07 21:34:41    158s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2539.8M) ***
[12/07 21:34:41    158s] **INFO: Disable pre-place timing setting for timing analysis
[12/07 21:34:41    158s] Set Using Default Delay Limit as 1000.
[12/07 21:34:41    158s] Set Default Net Delay as 1000 ps.
[12/07 21:34:41    158s] Set Default Net Load as 0.5 pF. 
[12/07 21:34:41    158s] Info: Disable timing driven in postCTS congRepair.
[12/07 21:34:41    158s] 
[12/07 21:34:41    158s] Starting congRepair ...
[12/07 21:34:41    158s] User Input Parameters:
[12/07 21:34:41    158s] - Congestion Driven    : On
[12/07 21:34:41    158s] - Timing Driven        : Off
[12/07 21:34:41    158s] - Area-Violation Based : On
[12/07 21:34:41    158s] - Start Rollback Level : -5
[12/07 21:34:41    158s] - Legalized            : On
[12/07 21:34:41    158s] - Window Based         : Off
[12/07 21:34:41    158s] - eDen incr mode       : Off
[12/07 21:34:41    158s] - Small incr mode      : Off
[12/07 21:34:41    158s] 
[12/07 21:34:41    158s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2532.0M, EPOCH TIME: 1733625281.399344
[12/07 21:34:41    158s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:2532.0M, EPOCH TIME: 1733625281.405164
[12/07 21:34:41    158s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2532.0M, EPOCH TIME: 1733625281.405219
[12/07 21:34:41    158s] Starting Early Global Route congestion estimation: mem = 2532.0M
[12/07 21:34:41    158s] (I)      ==================== Layers =====================
[12/07 21:34:41    158s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:41    158s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:34:41    158s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:41    158s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:34:41    158s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:34:41    158s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:34:41    158s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:34:41    158s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:34:41    158s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:34:41    158s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:34:41    158s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:34:41    158s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:34:41    158s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:34:41    158s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:34:41    158s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:34:41    158s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:34:41    158s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:34:41    158s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:34:41    158s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:34:41    158s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:34:41    158s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:34:41    158s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:34:41    158s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:34:41    158s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:41    158s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:34:41    158s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:34:41    158s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:41    158s] (I)      Started Import and model ( Curr Mem: 2532.02 MB )
[12/07 21:34:41    158s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:41    158s] (I)      == Non-default Options ==
[12/07 21:34:41    158s] (I)      Maximum routing layer                              : 10
[12/07 21:34:41    158s] (I)      Number of threads                                  : 1
[12/07 21:34:41    158s] (I)      Use non-blocking free Dbs wires                    : false
[12/07 21:34:41    158s] (I)      Method to set GCell size                           : row
[12/07 21:34:41    158s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:34:41    158s] (I)      Use row-based GCell size
[12/07 21:34:41    158s] (I)      Use row-based GCell align
[12/07 21:34:41    158s] (I)      layer 0 area = 168000
[12/07 21:34:41    158s] (I)      layer 1 area = 208000
[12/07 21:34:41    158s] (I)      layer 2 area = 208000
[12/07 21:34:41    158s] (I)      layer 3 area = 208000
[12/07 21:34:41    158s] (I)      layer 4 area = 208000
[12/07 21:34:41    158s] (I)      layer 5 area = 208000
[12/07 21:34:41    158s] (I)      layer 6 area = 208000
[12/07 21:34:41    158s] (I)      layer 7 area = 2259999
[12/07 21:34:41    158s] (I)      layer 8 area = 2259999
[12/07 21:34:41    158s] (I)      layer 9 area = 0
[12/07 21:34:41    158s] (I)      GCell unit size   : 3600
[12/07 21:34:41    158s] (I)      GCell multiplier  : 1
[12/07 21:34:41    158s] (I)      GCell row height  : 3600
[12/07 21:34:41    158s] (I)      Actual row height : 3600
[12/07 21:34:41    158s] (I)      GCell align ref   : 4000 4000
[12/07 21:34:41    158s] [NR-eGR] Track table information for default rule: 
[12/07 21:34:41    158s] [NR-eGR] M1 has single uniform track structure
[12/07 21:34:41    158s] [NR-eGR] M2 has single uniform track structure
[12/07 21:34:41    158s] [NR-eGR] M3 has single uniform track structure
[12/07 21:34:41    158s] [NR-eGR] M4 has single uniform track structure
[12/07 21:34:41    158s] [NR-eGR] M5 has single uniform track structure
[12/07 21:34:41    158s] [NR-eGR] M6 has single uniform track structure
[12/07 21:34:41    158s] [NR-eGR] M7 has single uniform track structure
[12/07 21:34:41    158s] [NR-eGR] M8 has single uniform track structure
[12/07 21:34:41    158s] [NR-eGR] M9 has single uniform track structure
[12/07 21:34:41    158s] [NR-eGR] AP has single uniform track structure
[12/07 21:34:41    158s] (I)      ================== Default via ==================
[12/07 21:34:41    158s] (I)      +---+--------------------+----------------------+
[12/07 21:34:41    158s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:34:41    158s] (I)      +---+--------------------+----------------------+
[12/07 21:34:41    158s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:34:41    158s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:34:41    158s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:34:41    158s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:34:41    158s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:34:41    158s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:34:41    158s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:34:41    158s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:34:41    158s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:34:41    158s] (I)      +---+--------------------+----------------------+
[12/07 21:34:41    158s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:34:41    158s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:34:41    158s] [NR-eGR] Read 0 clock shapes
[12/07 21:34:41    158s] [NR-eGR] Read 0 other shapes
[12/07 21:34:41    158s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:34:41    158s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:34:41    158s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:34:41    158s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:34:41    158s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:34:41    158s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:34:41    158s] [NR-eGR] #Other Blockages    : 0
[12/07 21:34:41    158s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:34:41    158s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:34:41    158s] [NR-eGR] Read 7978 nets ( ignored 0 )
[12/07 21:34:41    158s] (I)      early_global_route_priority property id does not exist.
[12/07 21:34:41    158s] (I)      Read Num Blocks=2103780  Num Prerouted Wires=0  Num CS=0
[12/07 21:34:41    158s] (I)      Layer 1 (V) : #blockages 501136 : #preroutes 0
[12/07 21:34:41    158s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 21:34:41    159s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 21:34:41    159s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 21:34:42    159s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 21:34:42    159s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:34:42    159s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:34:42    159s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:34:42    159s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:34:42    159s] (I)      Number of ignored nets                =      0
[12/07 21:34:42    159s] (I)      Number of connected nets              =      0
[12/07 21:34:42    159s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:34:42    159s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 21:34:42    159s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:34:42    159s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:34:42    159s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:34:42    159s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:34:42    159s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:34:42    159s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:34:42    159s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:34:42    159s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 21:34:42    159s] (I)      Ndr track 0 does not exist
[12/07 21:34:42    159s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:34:42    159s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:34:42    159s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:34:42    159s] (I)      Site width          :   400  (dbu)
[12/07 21:34:42    159s] (I)      Row height          :  3600  (dbu)
[12/07 21:34:42    159s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:34:42    159s] (I)      GCell width         :  3600  (dbu)
[12/07 21:34:42    159s] (I)      GCell height        :  3600  (dbu)
[12/07 21:34:42    159s] (I)      Grid                :   834   834    10
[12/07 21:34:42    159s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:34:42    159s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:34:42    159s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:34:42    159s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:34:42    159s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:34:42    159s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:34:42    159s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:34:42    159s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:34:42    159s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:34:42    159s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:34:42    159s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:34:42    159s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:34:42    159s] (I)      --------------------------------------------------------
[12/07 21:34:42    159s] 
[12/07 21:34:42    159s] [NR-eGR] ============ Routing rule table ============
[12/07 21:34:42    159s] [NR-eGR] Rule id: 0  Nets: 7978
[12/07 21:34:42    159s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:34:42    159s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:34:42    159s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:34:42    159s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:34:42    159s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:34:42    159s] [NR-eGR] ========================================
[12/07 21:34:42    159s] [NR-eGR] 
[12/07 21:34:42    159s] (I)      =============== Blocked Tracks ===============
[12/07 21:34:42    159s] (I)      +-------+---------+----------+---------------+
[12/07 21:34:42    159s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:34:42    159s] (I)      +-------+---------+----------+---------------+
[12/07 21:34:42    159s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:34:42    159s] (I)      |     2 | 6255000 |  1860548 |        29.74% |
[12/07 21:34:42    159s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 21:34:42    159s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:34:42    159s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 21:34:42    159s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 21:34:42    159s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:34:42    159s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:34:42    159s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:34:42    159s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:34:42    159s] (I)      +-------+---------+----------+---------------+
[12/07 21:34:42    159s] (I)      Finished Import and model ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 2584.52 MB )
[12/07 21:34:42    159s] (I)      Reset routing kernel
[12/07 21:34:42    159s] (I)      Started Global Routing ( Curr Mem: 2584.52 MB )
[12/07 21:34:42    159s] (I)      totalPins=30081  totalGlobalPin=29449 (97.90%)
[12/07 21:34:42    159s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 21:34:42    159s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1a Route ============
[12/07 21:34:42    159s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:34:42    159s] (I)      Usage: 200454 = (10121 H, 190333 V) = (0.16% H, 12.17% V) = (1.822e+04um H, 3.426e+05um V)
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1b Route ============
[12/07 21:34:42    159s] (I)      Usage: 200461 = (10128 H, 190333 V) = (0.16% H, 12.17% V) = (1.823e+04um H, 3.426e+05um V)
[12/07 21:34:42    159s] (I)      Overflow of layer group 1: 0.00% H + 0.66% V. EstWL: 3.608298e+05um
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1c Route ============
[12/07 21:34:42    159s] (I)      Level2 Grid: 167 x 167
[12/07 21:34:42    159s] (I)      Usage: 200521 = (10188 H, 190333 V) = (0.16% H, 12.17% V) = (1.834e+04um H, 3.426e+05um V)
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1d Route ============
[12/07 21:34:42    159s] (I)      Usage: 200521 = (10188 H, 190333 V) = (0.16% H, 12.17% V) = (1.834e+04um H, 3.426e+05um V)
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1e Route ============
[12/07 21:34:42    159s] (I)      Usage: 200521 = (10188 H, 190333 V) = (0.16% H, 12.17% V) = (1.834e+04um H, 3.426e+05um V)
[12/07 21:34:42    159s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.609378e+05um
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1l Route ============
[12/07 21:34:42    159s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/07 21:34:42    159s] [NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1a Route ============
[12/07 21:34:42    159s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/07 21:34:42    159s] (I)      Usage: 330225 = (133641 H, 196584 V) = (2.14% H, 4.91% V) = (2.406e+05um H, 3.539e+05um V)
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1b Route ============
[12/07 21:34:42    159s] (I)      Usage: 330224 = (133641 H, 196583 V) = (2.14% H, 4.91% V) = (2.406e+05um H, 3.538e+05um V)
[12/07 21:34:42    159s] (I)      Overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.944032e+05um
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1c Route ============
[12/07 21:34:42    159s] (I)      Level2 Grid: 167 x 167
[12/07 21:34:42    159s] (I)      Usage: 330240 = (133657 H, 196583 V) = (2.14% H, 4.91% V) = (2.406e+05um H, 3.538e+05um V)
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1d Route ============
[12/07 21:34:42    159s] (I)      Usage: 330240 = (133657 H, 196583 V) = (2.14% H, 4.91% V) = (2.406e+05um H, 3.538e+05um V)
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1e Route ============
[12/07 21:34:42    159s] (I)      Usage: 330240 = (133657 H, 196583 V) = (2.14% H, 4.91% V) = (2.406e+05um H, 3.538e+05um V)
[12/07 21:34:42    159s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.944320e+05um
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1l Route ============
[12/07 21:34:42    159s] (I)      total 2D Cap : 34351293 = (17412463 H, 16938830 V)
[12/07 21:34:42    159s] [NR-eGR] Layer group 3: route 6794 net(s) in layer range [2, 10]
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1a Route ============
[12/07 21:34:42    159s] (I)      Usage: 525450 = (228300 H, 297150 V) = (1.31% H, 1.75% V) = (4.109e+05um H, 5.349e+05um V)
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1b Route ============
[12/07 21:34:42    159s] (I)      Usage: 525450 = (228300 H, 297150 V) = (1.31% H, 1.75% V) = (4.109e+05um H, 5.349e+05um V)
[12/07 21:34:42    159s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.458100e+05um
[12/07 21:34:42    159s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:34:42    159s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1c Route ============
[12/07 21:34:42    159s] (I)      Usage: 525450 = (228300 H, 297150 V) = (1.31% H, 1.75% V) = (4.109e+05um H, 5.349e+05um V)
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1d Route ============
[12/07 21:34:42    159s] (I)      Usage: 525450 = (228300 H, 297150 V) = (1.31% H, 1.75% V) = (4.109e+05um H, 5.349e+05um V)
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1e Route ============
[12/07 21:34:42    159s] (I)      Usage: 525450 = (228300 H, 297150 V) = (1.31% H, 1.75% V) = (4.109e+05um H, 5.349e+05um V)
[12/07 21:34:42    159s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.458100e+05um
[12/07 21:34:42    159s] (I)      
[12/07 21:34:42    159s] (I)      ============  Phase 1l Route ============
[12/07 21:34:42    160s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 21:34:42    160s] (I)      Layer  2:    5567392     79108         2       59445     6193053    ( 0.95%) 
[12/07 21:34:42    160s] (I)      Layer  3:    5717469     91672         1           0     6252498    ( 0.00%) 
[12/07 21:34:42    160s] (I)      Layer  4:    5655432     35090         0           0     6252498    ( 0.00%) 
[12/07 21:34:42    160s] (I)      Layer  5:    4127728      5851        44           0     6252498    ( 0.00%) 
[12/07 21:34:42    160s] (I)      Layer  6:    4332235     10076        24           0     6252498    ( 0.00%) 
[12/07 21:34:42    160s] (I)      Layer  7:    6246667    141289         0           0     6252498    ( 0.00%) 
[12/07 21:34:42    160s] (I)      Layer  8:    1561875    190684       281           0     1563124    ( 0.00%) 
[12/07 21:34:42    160s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/07 21:34:42    160s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 21:34:42    160s] (I)      Total:      34962263    553770       352      198773    40634846    ( 0.49%) 
[12/07 21:34:42    160s] (I)      
[12/07 21:34:42    160s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:34:42    160s] [NR-eGR]                        OverCon            
[12/07 21:34:42    160s] [NR-eGR]                         #Gcell     %Gcell
[12/07 21:34:42    160s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 21:34:42    160s] [NR-eGR] ----------------------------------------------
[12/07 21:34:42    160s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:42    160s] [NR-eGR]      M2 ( 2)         2( 0.00%)   ( 0.00%) 
[12/07 21:34:42    160s] [NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[12/07 21:34:42    160s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:42    160s] [NR-eGR]      M5 ( 5)        44( 0.01%)   ( 0.01%) 
[12/07 21:34:42    160s] [NR-eGR]      M6 ( 6)        24( 0.00%)   ( 0.00%) 
[12/07 21:34:42    160s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:42    160s] [NR-eGR]      M8 ( 8)       281( 0.04%)   ( 0.04%) 
[12/07 21:34:42    160s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:42    160s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:42    160s] [NR-eGR] ----------------------------------------------
[12/07 21:34:42    160s] [NR-eGR]        Total       352( 0.01%)   ( 0.01%) 
[12/07 21:34:42    160s] [NR-eGR] 
[12/07 21:34:42    160s] (I)      Finished Global Routing ( CPU: 0.83 sec, Real: 0.83 sec, Curr Mem: 2624.38 MB )
[12/07 21:34:43    160s] (I)      total 2D Cap : 35038208 = (17696835 H, 17341373 V)
[12/07 21:34:43    160s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:34:43    160s] Early Global Route congestion estimation runtime: 1.79 seconds, mem = 2624.4M
[12/07 21:34:43    160s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.788, REAL:1.794, MEM:2624.4M, EPOCH TIME: 1733625283.199202
[12/07 21:34:43    160s] OPERPROF: Starting HotSpotCal at level 1, MEM:2624.4M, EPOCH TIME: 1733625283.199249
[12/07 21:34:43    160s] [hotspot] +------------+---------------+---------------+
[12/07 21:34:43    160s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 21:34:43    160s] [hotspot] +------------+---------------+---------------+
[12/07 21:34:43    160s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 21:34:43    160s] [hotspot] +------------+---------------+---------------+
[12/07 21:34:43    160s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:34:43    160s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 21:34:43    160s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.030, MEM:2640.4M, EPOCH TIME: 1733625283.229426
[12/07 21:34:43    160s] Skipped repairing congestion.
[12/07 21:34:43    160s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2640.4M, EPOCH TIME: 1733625283.229551
[12/07 21:34:43    160s] Starting Early Global Route wiring: mem = 2640.4M
[12/07 21:34:43    160s] (I)      ============= Track Assignment ============
[12/07 21:34:43    160s] (I)      Started Track Assignment (1T) ( Curr Mem: 2640.38 MB )
[12/07 21:34:43    160s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:34:43    160s] (I)      Run Multi-thread track assignment
[12/07 21:34:43    160s] (I)      Finished Track Assignment (1T) ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2640.38 MB )
[12/07 21:34:43    160s] (I)      Started Export ( Curr Mem: 2640.38 MB )
[12/07 21:34:43    160s] [NR-eGR]             Length (um)   Vias 
[12/07 21:34:43    160s] [NR-eGR] -------------------------------
[12/07 21:34:43    160s] [NR-eGR]  M1  (1H)             0  30081 
[12/07 21:34:43    160s] [NR-eGR]  M2  (2V)        122180  44648 
[12/07 21:34:43    160s] [NR-eGR]  M3  (3H)        160534   6706 
[12/07 21:34:43    160s] [NR-eGR]  M4  (4V)         57659   3783 
[12/07 21:34:43    160s] [NR-eGR]  M5  (5H)          5360   3371 
[12/07 21:34:43    160s] [NR-eGR]  M6  (6V)         14594   3899 
[12/07 21:34:43    160s] [NR-eGR]  M7  (7H)        248338   1329 
[12/07 21:34:43    160s] [NR-eGR]  M8  (8V)        343231      0 
[12/07 21:34:43    160s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:34:43    160s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:34:43    160s] [NR-eGR] -------------------------------
[12/07 21:34:43    160s] [NR-eGR]      Total       951897  93817 
[12/07 21:34:43    160s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:34:43    160s] [NR-eGR] Total half perimeter of net bounding box: 928122um
[12/07 21:34:43    160s] [NR-eGR] Total length: 951897um, number of vias: 93817
[12/07 21:34:43    160s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:34:43    160s] [NR-eGR] Total eGR-routed clock nets wire length: 17979um, number of vias: 8583
[12/07 21:34:43    160s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:34:43    160s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2640.38 MB )
[12/07 21:34:43    160s] Early Global Route wiring runtime: 0.40 seconds, mem = 2558.4M
[12/07 21:34:43    160s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.402, REAL:0.403, MEM:2558.4M, EPOCH TIME: 1733625283.632657
[12/07 21:34:43    160s] Tdgp not successfully inited but do clear! skip clearing
[12/07 21:34:43    160s] End of congRepair (cpu=0:00:02.2, real=0:00:02.0)
[12/07 21:34:43    160s] *** Finishing placeDesign default flow ***
[12/07 21:34:43    160s] **placeDesign ... cpu = 0: 1:26, real = 0: 1:28, mem = 2529.4M **
[12/07 21:34:43    160s] 
[12/07 21:34:43    160s] Optimization is working on the following views:
[12/07 21:34:43    160s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/07 21:34:43    160s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/07 21:34:43    160s] Tdgp not successfully inited but do clear! skip clearing
[12/07 21:34:43    160s] 
[12/07 21:34:43    160s] *** Summary of all messages that are not suppressed in this session:
[12/07 21:34:43    160s] Severity  ID               Count  Summary                                  
[12/07 21:34:43    160s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/07 21:34:43    160s] WARNING   IMPSP-266            3  Constraint box too small for instance '%...
[12/07 21:34:43    160s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/07 21:34:43    160s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[12/07 21:34:43    160s] WARNING   IMPSP-2020          19  Cannot find a legal location for instanc...
[12/07 21:34:43    160s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[12/07 21:34:43    160s] *** Message Summary: 26 warning(s), 1 error(s)
[12/07 21:34:43    160s] 
[12/07 21:34:43    160s] *** placeDesign #1 [finish] : cpu/real = 0:01:26.0/0:01:27.7 (1.0), totSession cpu/real = 0:02:40.9/0:02:43.4 (1.0), mem = 2529.4M
[12/07 21:34:43    160s] 
[12/07 21:34:43    160s] =============================================================================================
[12/07 21:34:43    160s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[12/07 21:34:43    160s] =============================================================================================
[12/07 21:34:43    160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:34:43    160s] ---------------------------------------------------------------------------------------------
[12/07 21:34:43    160s] [ ViewPruning            ]      1   0:00:00.4  (   0.5 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 21:34:43    160s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/07 21:34:43    160s] [ TimingUpdate           ]     12   0:00:02.5  (   2.8 % )     0:00:02.5 /  0:00:02.4    1.0
[12/07 21:34:43    160s] [ FullDelayCalc          ]      7   0:00:08.7  (   9.9 % )     0:00:08.7 /  0:00:08.7    1.0
[12/07 21:34:43    160s] [ MISC                   ]          0:01:16.1  (  86.8 % )     0:01:16.1 /  0:01:14.4    1.0
[12/07 21:34:43    160s] ---------------------------------------------------------------------------------------------
[12/07 21:34:43    160s]  placeDesign #1 TOTAL               0:01:27.7  ( 100.0 % )     0:01:27.7 /  0:01:26.0    1.0
[12/07 21:34:43    160s] ---------------------------------------------------------------------------------------------
[12/07 21:34:43    160s] 
[12/07 21:34:43    160s] <CMD> ccopt_design
[12/07 21:34:43    160s] #% Begin ccopt_design (date=12/07 21:34:43, mem=2151.3M)
[12/07 21:34:43    160s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:02:40.9/0:02:43.4 (1.0), mem = 2529.4M
[12/07 21:34:43    160s] Runtime...
[12/07 21:34:43    160s] **INFO: User's settings:
[12/07 21:34:43    160s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/07 21:34:43    160s] setExtractRCMode -engine                       preRoute
[12/07 21:34:43    160s] setDelayCalMode -engine                        aae
[12/07 21:34:43    160s] setDelayCalMode -ignoreNetLoad                 false
[12/07 21:34:43    160s] setOptMode -preserveAllSequential              true
[12/07 21:34:43    160s] 
[12/07 21:34:43    160s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/07 21:34:43    160s] (ccopt_design): create_ccopt_clock_tree_spec
[12/07 21:34:43    160s] Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
[12/07 21:34:43    160s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/07 21:34:43    160s] Reset timing graph...
[12/07 21:34:43    160s] Ignoring AAE DB Resetting ...
[12/07 21:34:43    160s] Reset timing graph done.
[12/07 21:34:43    160s] Ignoring AAE DB Resetting ...
[12/07 21:34:44    161s] Analyzing clock structure...
[12/07 21:34:44    161s] Analyzing clock structure done.
[12/07 21:34:44    161s] Reset timing graph...
[12/07 21:34:44    161s] Ignoring AAE DB Resetting ...
[12/07 21:34:44    161s] Reset timing graph done.
[12/07 21:34:44    161s] Extracting original clock gating for ideal_clock...
[12/07 21:34:44    161s]   clock_tree ideal_clock contains 3152 sinks and 0 clock gates.
[12/07 21:34:44    161s] Extracting original clock gating for ideal_clock done.
[12/07 21:34:44    161s] The skew group ideal_clock/functional_wcl_slow was created. It contains 3152 sinks and 1 sources.
[12/07 21:34:44    161s] The skew group ideal_clock/functional_wcl_fast was created. It contains 3152 sinks and 1 sources.
[12/07 21:34:44    161s] The skew group ideal_clock/functional_wcl_typical was created. It contains 3152 sinks and 1 sources.
[12/07 21:34:44    161s] Checking clock tree convergence...
[12/07 21:34:44    161s] Checking clock tree convergence done.
[12/07 21:34:44    161s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/07 21:34:44    161s] Set place::cacheFPlanSiteMark to 1
[12/07 21:34:44    161s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/07 21:34:44    161s] Using CCOpt effort standard.
[12/07 21:34:44    161s] CCOpt::Phase::Initialization...
[12/07 21:34:44    161s] Check Prerequisites...
[12/07 21:34:44    161s] Leaving CCOpt scope - CheckPlace...
[12/07 21:34:44    161s] OPERPROF: Starting checkPlace at level 1, MEM:2537.4M, EPOCH TIME: 1733625284.513296
[12/07 21:34:44    161s] Processing tracks to init pin-track alignment.
[12/07 21:34:44    161s] z: 2, totalTracks: 1
[12/07 21:34:44    161s] z: 4, totalTracks: 1
[12/07 21:34:44    161s] z: 6, totalTracks: 1
[12/07 21:34:44    161s] z: 8, totalTracks: 1
[12/07 21:34:44    161s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:34:44    161s] All LLGs are deleted
[12/07 21:34:44    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:44    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:44    161s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2537.4M, EPOCH TIME: 1733625284.521090
[12/07 21:34:44    161s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2537.4M, EPOCH TIME: 1733625284.521447
[12/07 21:34:44    161s] # Building torus_bp_D_W32 llgBox search-tree.
[12/07 21:34:44    161s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:34:44    161s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2537.4M, EPOCH TIME: 1733625284.521701
[12/07 21:34:44    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:44    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:44    161s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2537.4M, EPOCH TIME: 1733625284.522120
[12/07 21:34:44    161s] Max number of tech site patterns supported in site array is 256.
[12/07 21:34:44    161s] Core basic site is core
[12/07 21:34:44    161s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2537.4M, EPOCH TIME: 1733625284.522500
[12/07 21:34:44    161s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 21:34:44    161s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:34:44    161s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.160, REAL:0.160, MEM:2537.4M, EPOCH TIME: 1733625284.682991
[12/07 21:34:44    161s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:34:44    161s] SiteArray: use 31,911,936 bytes
[12/07 21:34:44    161s] SiteArray: current memory after site array memory allocation 2567.8M
[12/07 21:34:44    161s] SiteArray: FP blocked sites are writable
[12/07 21:34:44    161s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:34:44    161s] Atter site array init, number of instance map data is 0.
[12/07 21:34:44    161s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.275, REAL:0.275, MEM:2567.8M, EPOCH TIME: 1733625284.797596
[12/07 21:34:44    161s] 
[12/07 21:34:44    161s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:34:44    161s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.299, REAL:0.300, MEM:2567.8M, EPOCH TIME: 1733625284.821271
[12/07 21:34:44    162s] 
[12/07 21:34:44    162s] Begin checking placement ... (start mem=2537.4M, init mem=2567.8M)
[12/07 21:34:44    162s] Begin checking exclusive groups violation ...
[12/07 21:34:44    162s] There are 0 groups to check, max #box is 0, total #box is 0
[12/07 21:34:44    162s] Finished checking exclusive groups violations. Found 0 Vio.
[12/07 21:34:44    162s] 
[12/07 21:34:44    162s] Running CheckPlace using 1 thread in normal mode...
[12/07 21:34:44    162s] 
[12/07 21:34:44    162s] ...checkPlace normal is done!
[12/07 21:34:44    162s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2567.8M, EPOCH TIME: 1733625284.939486
[12/07 21:34:44    162s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.004, REAL:0.004, MEM:2567.8M, EPOCH TIME: 1733625284.943170
[12/07 21:34:44    162s] Region/Fence Violation:	618
[12/07 21:34:44    162s] Not Placed on Placement Grid:	85
[12/07 21:34:44    162s] Row Orientation Violation:	118
[12/07 21:34:44    162s] Overlapping with other instance:	568
[12/07 21:34:44    162s] *info: Placed = 7354          
[12/07 21:34:44    162s] *info: Unplaced = 0           
[12/07 21:34:44    162s] Placement Density:5.66%(126580/2237717)
[12/07 21:34:44    162s] Placement Density (including fixed std cells):5.66%(126580/2237717)
[12/07 21:34:44    162s] All LLGs are deleted
[12/07 21:34:44    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9130).
[12/07 21:34:44    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:44    162s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2567.8M, EPOCH TIME: 1733625284.959620
[12/07 21:34:44    162s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2567.8M, EPOCH TIME: 1733625284.960132
[12/07 21:34:44    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:44    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:44    162s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2567.8M)
[12/07 21:34:44    162s] OPERPROF: Finished checkPlace at level 1, CPU:0.448, REAL:0.449, MEM:2567.8M, EPOCH TIME: 1733625284.962651
[12/07 21:34:44    162s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
[12/07 21:34:44    162s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 21:34:44    162s] Innovus will update I/O latencies
[12/07 21:34:44    162s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/07 21:34:44    162s] 
[12/07 21:34:44    162s] 
[12/07 21:34:44    162s] 
[12/07 21:34:44    162s] Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 21:34:44    162s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 21:34:44    162s] Info: 1 threads available for lower-level modules during optimization.
[12/07 21:34:44    162s] Executing ccopt post-processing.
[12/07 21:34:44    162s] Synthesizing clock trees with CCOpt...
[12/07 21:34:44    162s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:42.1/0:02:44.6 (1.0), mem = 2567.8M
[12/07 21:34:44    162s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 21:34:44    162s] CCOpt::Phase::PreparingToBalance...
[12/07 21:34:44    162s] Leaving CCOpt scope - Initializing power interface...
[12/07 21:34:44    162s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:34:44    162s] 
[12/07 21:34:44    162s] Positive (advancing) pin insertion delays
[12/07 21:34:44    162s] =========================================
[12/07 21:34:44    162s] 
[12/07 21:34:44    162s] Found 0 advancing pin insertion delay (0.000% of 3152 clock tree sinks)
[12/07 21:34:44    162s] 
[12/07 21:34:44    162s] Negative (delaying) pin insertion delays
[12/07 21:34:44    162s] ========================================
[12/07 21:34:44    162s] 
[12/07 21:34:44    162s] Found 0 delaying pin insertion delay (0.000% of 3152 clock tree sinks)
[12/07 21:34:44    162s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/07 21:34:44    162s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/07 21:34:44    162s] The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/07 21:34:44    162s] The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/07 21:34:44    162s] Notify start of optimization...
[12/07 21:34:44    162s] Notify start of optimization done.
[12/07 21:34:44    162s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/07 21:34:44    162s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2567.8M, EPOCH TIME: 1733625284.983470
[12/07 21:34:44    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:44    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:44    162s] All LLGs are deleted
[12/07 21:34:44    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:44    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:44    162s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2567.8M, EPOCH TIME: 1733625284.983544
[12/07 21:34:44    162s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2567.8M, EPOCH TIME: 1733625284.983576
[12/07 21:34:44    162s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2559.8M, EPOCH TIME: 1733625284.985450
[12/07 21:34:44    162s] ### Creating LA Mngr. totSessionCpu=0:02:42 mem=2559.8M
[12/07 21:34:44    162s] 
[12/07 21:34:44    162s] Trim Metal Layers:
[12/07 21:34:45    162s] LayerId::1 widthSet size::4
[12/07 21:34:45    162s] LayerId::2 widthSet size::4
[12/07 21:34:45    162s] LayerId::3 widthSet size::4
[12/07 21:34:45    162s] LayerId::4 widthSet size::4
[12/07 21:34:45    162s] LayerId::5 widthSet size::4
[12/07 21:34:45    162s] LayerId::6 widthSet size::4
[12/07 21:34:45    162s] LayerId::7 widthSet size::4
[12/07 21:34:45    162s] LayerId::8 widthSet size::4
[12/07 21:34:45    162s] LayerId::9 widthSet size::4
[12/07 21:34:45    162s] LayerId::10 widthSet size::2
[12/07 21:34:45    162s] Updating RC grid for preRoute extraction ...
[12/07 21:34:45    162s] eee: pegSigSF::1.070000
[12/07 21:34:45    162s] Initializing multi-corner capacitance tables ... 
[12/07 21:34:45    162s] Initializing multi-corner resistance tables ...
[12/07 21:34:45    162s] eee: l::1 avDens::0.110518 usedTrk::70004.888911 availTrk::633423.488218 sigTrk::70004.888911
[12/07 21:34:45    162s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:34:45    162s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:34:45    162s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:34:45    162s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/07 21:34:45    162s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/07 21:34:45    162s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:34:45    162s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:34:45    162s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:34:45    162s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:34:45    162s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:34:45    162s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/07 21:34:45    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:42 mem=2557.8M
[12/07 21:34:45    162s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2557.85 MB )
[12/07 21:34:45    162s] (I)      ==================== Layers =====================
[12/07 21:34:45    162s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:45    162s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:34:45    162s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:45    162s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:34:45    162s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:34:45    162s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:34:45    162s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:34:45    162s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:34:45    162s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:34:45    162s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:34:45    162s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:34:45    162s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:34:45    162s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:34:45    162s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:34:45    162s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:34:45    162s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:34:45    162s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:34:45    162s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:34:45    162s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:34:45    162s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:34:45    162s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:34:45    162s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:34:45    162s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:34:45    162s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:45    162s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:34:45    162s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:34:45    162s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:45    162s] (I)      Started Import and model ( Curr Mem: 2557.85 MB )
[12/07 21:34:45    162s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:45    162s] (I)      == Non-default Options ==
[12/07 21:34:45    162s] (I)      Maximum routing layer                              : 10
[12/07 21:34:45    162s] (I)      Number of threads                                  : 1
[12/07 21:34:45    162s] (I)      Method to set GCell size                           : row
[12/07 21:34:45    162s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:34:45    162s] (I)      Use row-based GCell size
[12/07 21:34:45    162s] (I)      Use row-based GCell align
[12/07 21:34:45    162s] (I)      layer 0 area = 168000
[12/07 21:34:45    162s] (I)      layer 1 area = 208000
[12/07 21:34:45    162s] (I)      layer 2 area = 208000
[12/07 21:34:45    162s] (I)      layer 3 area = 208000
[12/07 21:34:45    162s] (I)      layer 4 area = 208000
[12/07 21:34:45    162s] (I)      layer 5 area = 208000
[12/07 21:34:45    162s] (I)      layer 6 area = 208000
[12/07 21:34:45    162s] (I)      layer 7 area = 2259999
[12/07 21:34:45    162s] (I)      layer 8 area = 2259999
[12/07 21:34:45    162s] (I)      layer 9 area = 0
[12/07 21:34:45    162s] (I)      GCell unit size   : 3600
[12/07 21:34:45    162s] (I)      GCell multiplier  : 1
[12/07 21:34:45    162s] (I)      GCell row height  : 3600
[12/07 21:34:45    162s] (I)      Actual row height : 3600
[12/07 21:34:45    162s] (I)      GCell align ref   : 4000 4000
[12/07 21:34:45    162s] [NR-eGR] Track table information for default rule: 
[12/07 21:34:45    162s] [NR-eGR] M1 has single uniform track structure
[12/07 21:34:45    162s] [NR-eGR] M2 has single uniform track structure
[12/07 21:34:45    162s] [NR-eGR] M3 has single uniform track structure
[12/07 21:34:45    162s] [NR-eGR] M4 has single uniform track structure
[12/07 21:34:45    162s] [NR-eGR] M5 has single uniform track structure
[12/07 21:34:45    162s] [NR-eGR] M6 has single uniform track structure
[12/07 21:34:45    162s] [NR-eGR] M7 has single uniform track structure
[12/07 21:34:45    162s] [NR-eGR] M8 has single uniform track structure
[12/07 21:34:45    162s] [NR-eGR] M9 has single uniform track structure
[12/07 21:34:45    162s] [NR-eGR] AP has single uniform track structure
[12/07 21:34:45    162s] (I)      ================== Default via ==================
[12/07 21:34:45    162s] (I)      +---+--------------------+----------------------+
[12/07 21:34:45    162s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:34:45    162s] (I)      +---+--------------------+----------------------+
[12/07 21:34:45    162s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:34:45    162s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:34:45    162s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:34:45    162s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:34:45    162s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:34:45    162s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:34:45    162s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:34:45    162s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:34:45    162s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:34:45    162s] (I)      +---+--------------------+----------------------+
[12/07 21:34:45    162s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:34:45    162s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:34:45    162s] [NR-eGR] Read 0 clock shapes
[12/07 21:34:45    162s] [NR-eGR] Read 0 other shapes
[12/07 21:34:45    162s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:34:45    162s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:34:45    162s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:34:45    162s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:34:45    162s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:34:45    162s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:34:45    162s] [NR-eGR] #Other Blockages    : 0
[12/07 21:34:45    162s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:34:45    162s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:34:45    162s] [NR-eGR] Read 7978 nets ( ignored 0 )
[12/07 21:34:45    162s] (I)      early_global_route_priority property id does not exist.
[12/07 21:34:45    162s] (I)      Read Num Blocks=2103780  Num Prerouted Wires=0  Num CS=0
[12/07 21:34:45    162s] (I)      Layer 1 (V) : #blockages 501136 : #preroutes 0
[12/07 21:34:45    162s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/07 21:34:45    162s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/07 21:34:45    162s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/07 21:34:45    163s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/07 21:34:45    163s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:34:45    163s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:34:45    163s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:34:45    163s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:34:45    163s] (I)      Number of ignored nets                =      0
[12/07 21:34:45    163s] (I)      Number of connected nets              =      0
[12/07 21:34:45    163s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:34:45    163s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/07 21:34:45    163s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:34:45    163s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:34:45    163s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:34:45    163s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:34:45    163s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:34:45    163s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:34:45    163s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:34:45    163s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/07 21:34:45    163s] (I)      Ndr track 0 does not exist
[12/07 21:34:46    163s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:34:46    163s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:34:46    163s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:34:46    163s] (I)      Site width          :   400  (dbu)
[12/07 21:34:46    163s] (I)      Row height          :  3600  (dbu)
[12/07 21:34:46    163s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:34:46    163s] (I)      GCell width         :  3600  (dbu)
[12/07 21:34:46    163s] (I)      GCell height        :  3600  (dbu)
[12/07 21:34:46    163s] (I)      Grid                :   834   834    10
[12/07 21:34:46    163s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:34:46    163s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:34:46    163s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:34:46    163s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:34:46    163s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:34:46    163s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:34:46    163s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:34:46    163s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:34:46    163s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:34:46    163s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:34:46    163s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:34:46    163s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:34:46    163s] (I)      --------------------------------------------------------
[12/07 21:34:46    163s] 
[12/07 21:34:46    163s] [NR-eGR] ============ Routing rule table ============
[12/07 21:34:46    163s] [NR-eGR] Rule id: 0  Nets: 7978
[12/07 21:34:46    163s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:34:46    163s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:34:46    163s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:34:46    163s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:34:46    163s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:34:46    163s] [NR-eGR] ========================================
[12/07 21:34:46    163s] [NR-eGR] 
[12/07 21:34:46    163s] (I)      =============== Blocked Tracks ===============
[12/07 21:34:46    163s] (I)      +-------+---------+----------+---------------+
[12/07 21:34:46    163s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:34:46    163s] (I)      +-------+---------+----------+---------------+
[12/07 21:34:46    163s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:34:46    163s] (I)      |     2 | 6255000 |  1860548 |        29.74% |
[12/07 21:34:46    163s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 21:34:46    163s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:34:46    163s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 21:34:46    163s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 21:34:46    163s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:34:46    163s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:34:46    163s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:34:46    163s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:34:46    163s] (I)      +-------+---------+----------+---------------+
[12/07 21:34:46    163s] (I)      Finished Import and model ( CPU: 0.77 sec, Real: 0.77 sec, Curr Mem: 2695.71 MB )
[12/07 21:34:46    163s] (I)      Reset routing kernel
[12/07 21:34:46    163s] (I)      Started Global Routing ( Curr Mem: 2695.71 MB )
[12/07 21:34:46    163s] (I)      totalPins=30081  totalGlobalPin=29449 (97.90%)
[12/07 21:34:46    163s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 21:34:46    163s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1a Route ============
[12/07 21:34:46    163s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:34:46    163s] (I)      Usage: 200454 = (10121 H, 190333 V) = (0.16% H, 12.17% V) = (1.822e+04um H, 3.426e+05um V)
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1b Route ============
[12/07 21:34:46    163s] (I)      Usage: 200461 = (10128 H, 190333 V) = (0.16% H, 12.17% V) = (1.823e+04um H, 3.426e+05um V)
[12/07 21:34:46    163s] (I)      Overflow of layer group 1: 0.00% H + 0.66% V. EstWL: 3.608298e+05um
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1c Route ============
[12/07 21:34:46    163s] (I)      Level2 Grid: 167 x 167
[12/07 21:34:46    163s] (I)      Usage: 200521 = (10188 H, 190333 V) = (0.16% H, 12.17% V) = (1.834e+04um H, 3.426e+05um V)
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1d Route ============
[12/07 21:34:46    163s] (I)      Usage: 200521 = (10188 H, 190333 V) = (0.16% H, 12.17% V) = (1.834e+04um H, 3.426e+05um V)
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1e Route ============
[12/07 21:34:46    163s] (I)      Usage: 200521 = (10188 H, 190333 V) = (0.16% H, 12.17% V) = (1.834e+04um H, 3.426e+05um V)
[12/07 21:34:46    163s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.609378e+05um
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1l Route ============
[12/07 21:34:46    163s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/07 21:34:46    163s] [NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1a Route ============
[12/07 21:34:46    163s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/07 21:34:46    163s] (I)      Usage: 330225 = (133641 H, 196584 V) = (2.14% H, 4.91% V) = (2.406e+05um H, 3.539e+05um V)
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1b Route ============
[12/07 21:34:46    163s] (I)      Usage: 330224 = (133641 H, 196583 V) = (2.14% H, 4.91% V) = (2.406e+05um H, 3.538e+05um V)
[12/07 21:34:46    163s] (I)      Overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.944032e+05um
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1c Route ============
[12/07 21:34:46    163s] (I)      Level2 Grid: 167 x 167
[12/07 21:34:46    163s] (I)      Usage: 330240 = (133657 H, 196583 V) = (2.14% H, 4.91% V) = (2.406e+05um H, 3.538e+05um V)
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1d Route ============
[12/07 21:34:46    163s] (I)      Usage: 330240 = (133657 H, 196583 V) = (2.14% H, 4.91% V) = (2.406e+05um H, 3.538e+05um V)
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1e Route ============
[12/07 21:34:46    163s] (I)      Usage: 330240 = (133657 H, 196583 V) = (2.14% H, 4.91% V) = (2.406e+05um H, 3.538e+05um V)
[12/07 21:34:46    163s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.944320e+05um
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1l Route ============
[12/07 21:34:46    163s] (I)      total 2D Cap : 34351293 = (17412463 H, 16938830 V)
[12/07 21:34:46    163s] [NR-eGR] Layer group 3: route 6794 net(s) in layer range [2, 10]
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1a Route ============
[12/07 21:34:46    163s] (I)      Usage: 525450 = (228300 H, 297150 V) = (1.31% H, 1.75% V) = (4.109e+05um H, 5.349e+05um V)
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1b Route ============
[12/07 21:34:46    163s] (I)      Usage: 525450 = (228300 H, 297150 V) = (1.31% H, 1.75% V) = (4.109e+05um H, 5.349e+05um V)
[12/07 21:34:46    163s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.458100e+05um
[12/07 21:34:46    163s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:34:46    163s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1c Route ============
[12/07 21:34:46    163s] (I)      Usage: 525450 = (228300 H, 297150 V) = (1.31% H, 1.75% V) = (4.109e+05um H, 5.349e+05um V)
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1d Route ============
[12/07 21:34:46    163s] (I)      Usage: 525450 = (228300 H, 297150 V) = (1.31% H, 1.75% V) = (4.109e+05um H, 5.349e+05um V)
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1e Route ============
[12/07 21:34:46    163s] (I)      Usage: 525450 = (228300 H, 297150 V) = (1.31% H, 1.75% V) = (4.109e+05um H, 5.349e+05um V)
[12/07 21:34:46    163s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.458100e+05um
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] (I)      ============  Phase 1l Route ============
[12/07 21:34:46    163s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 21:34:46    163s] (I)      Layer  2:    5567392     79108         2       59445     6193053    ( 0.95%) 
[12/07 21:34:46    163s] (I)      Layer  3:    5717469     91672         1           0     6252498    ( 0.00%) 
[12/07 21:34:46    163s] (I)      Layer  4:    5655432     35090         0           0     6252498    ( 0.00%) 
[12/07 21:34:46    163s] (I)      Layer  5:    4127728      5851        44           0     6252498    ( 0.00%) 
[12/07 21:34:46    163s] (I)      Layer  6:    4332235     10076        24           0     6252498    ( 0.00%) 
[12/07 21:34:46    163s] (I)      Layer  7:    6246667    141289         0           0     6252498    ( 0.00%) 
[12/07 21:34:46    163s] (I)      Layer  8:    1561875    190684       281           0     1563124    ( 0.00%) 
[12/07 21:34:46    163s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/07 21:34:46    163s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 21:34:46    163s] (I)      Total:      34962263    553770       352      198773    40634846    ( 0.49%) 
[12/07 21:34:46    163s] (I)      
[12/07 21:34:46    163s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:34:46    163s] [NR-eGR]                        OverCon            
[12/07 21:34:46    163s] [NR-eGR]                         #Gcell     %Gcell
[12/07 21:34:46    163s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 21:34:46    163s] [NR-eGR] ----------------------------------------------
[12/07 21:34:46    163s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:46    163s] [NR-eGR]      M2 ( 2)         2( 0.00%)   ( 0.00%) 
[12/07 21:34:46    163s] [NR-eGR]      M3 ( 3)         1( 0.00%)   ( 0.00%) 
[12/07 21:34:46    163s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:46    163s] [NR-eGR]      M5 ( 5)        44( 0.01%)   ( 0.01%) 
[12/07 21:34:46    163s] [NR-eGR]      M6 ( 6)        24( 0.00%)   ( 0.00%) 
[12/07 21:34:46    163s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:46    163s] [NR-eGR]      M8 ( 8)       281( 0.04%)   ( 0.04%) 
[12/07 21:34:46    163s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:46    163s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:46    163s] [NR-eGR] ----------------------------------------------
[12/07 21:34:46    163s] [NR-eGR]        Total       352( 0.01%)   ( 0.01%) 
[12/07 21:34:46    163s] [NR-eGR] 
[12/07 21:34:46    163s] (I)      Finished Global Routing ( CPU: 0.83 sec, Real: 0.84 sec, Curr Mem: 2695.71 MB )
[12/07 21:34:46    164s] (I)      total 2D Cap : 35038208 = (17696835 H, 17341373 V)
[12/07 21:34:47    164s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:34:47    164s] (I)      ============= Track Assignment ============
[12/07 21:34:47    164s] (I)      Started Track Assignment (1T) ( Curr Mem: 2695.71 MB )
[12/07 21:34:47    164s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:34:47    164s] (I)      Run Multi-thread track assignment
[12/07 21:34:47    164s] (I)      Finished Track Assignment (1T) ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2695.71 MB )
[12/07 21:34:47    164s] (I)      Started Export ( Curr Mem: 2695.71 MB )
[12/07 21:34:47    164s] [NR-eGR]             Length (um)   Vias 
[12/07 21:34:47    164s] [NR-eGR] -------------------------------
[12/07 21:34:47    164s] [NR-eGR]  M1  (1H)             0  30081 
[12/07 21:34:47    164s] [NR-eGR]  M2  (2V)        122180  44648 
[12/07 21:34:47    164s] [NR-eGR]  M3  (3H)        160534   6706 
[12/07 21:34:47    164s] [NR-eGR]  M4  (4V)         57659   3783 
[12/07 21:34:47    164s] [NR-eGR]  M5  (5H)          5360   3371 
[12/07 21:34:47    164s] [NR-eGR]  M6  (6V)         14594   3899 
[12/07 21:34:47    164s] [NR-eGR]  M7  (7H)        248338   1329 
[12/07 21:34:47    164s] [NR-eGR]  M8  (8V)        343231      0 
[12/07 21:34:47    164s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:34:47    164s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:34:47    164s] [NR-eGR] -------------------------------
[12/07 21:34:47    164s] [NR-eGR]      Total       951897  93817 
[12/07 21:34:47    164s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:34:47    164s] [NR-eGR] Total half perimeter of net bounding box: 928122um
[12/07 21:34:47    164s] [NR-eGR] Total length: 951897um, number of vias: 93817
[12/07 21:34:47    164s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:34:47    164s] [NR-eGR] Total eGR-routed clock nets wire length: 17979um, number of vias: 8583
[12/07 21:34:47    164s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:34:47    164s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2695.71 MB )
[12/07 21:34:47    164s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.21 sec, Real: 2.21 sec, Curr Mem: 2589.71 MB )
[12/07 21:34:47    164s] (I)      ======================================= Runtime Summary =======================================
[12/07 21:34:47    164s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/07 21:34:47    164s] (I)      -----------------------------------------------------------------------------------------------
[12/07 21:34:47    164s] (I)       Early Global Route kernel                   100.00%  56.22 sec  58.44 sec  2.21 sec  2.21 sec 
[12/07 21:34:47    164s] (I)       +-Import and model                           34.71%  56.23 sec  56.99 sec  0.77 sec  0.77 sec 
[12/07 21:34:47    164s] (I)       | +-Create place DB                           0.94%  56.23 sec  56.25 sec  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)       | | +-Import place data                       0.93%  56.23 sec  56.25 sec  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)       | | | +-Read instances and placement          0.26%  56.23 sec  56.23 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | | +-Read nets                             0.66%  56.23 sec  56.25 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | +-Create route DB                          31.27%  56.25 sec  56.94 sec  0.69 sec  0.69 sec 
[12/07 21:34:47    164s] (I)       | | +-Import route data (1T)                 31.26%  56.25 sec  56.94 sec  0.69 sec  0.69 sec 
[12/07 21:34:47    164s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.83%  56.25 sec  56.47 sec  0.22 sec  0.22 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Read routing blockages              0.00%  56.25 sec  56.25 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Read instance blockages             0.07%  56.25 sec  56.25 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Read PG blockages                   9.73%  56.25 sec  56.47 sec  0.22 sec  0.21 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Read clock blockages                0.00%  56.47 sec  56.47 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Read other blockages                0.00%  56.47 sec  56.47 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Read halo blockages                 0.01%  56.47 sec  56.47 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Read boundary cut boxes             0.00%  56.47 sec  56.47 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | +-Read blackboxes                       0.00%  56.47 sec  56.47 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | +-Read prerouted                        0.01%  56.47 sec  56.47 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | +-Read unlegalized nets                 0.05%  56.47 sec  56.47 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | +-Read nets                             0.13%  56.47 sec  56.47 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | +-Set up via pillars                    0.00%  56.47 sec  56.47 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | +-Initialize 3D grid graph              0.73%  56.47 sec  56.49 sec  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)       | | | +-Model blockage capacity              20.30%  56.49 sec  56.94 sec  0.45 sec  0.45 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Initialize 3D capacity             19.17%  56.49 sec  56.91 sec  0.42 sec  0.42 sec 
[12/07 21:34:47    164s] (I)       | +-Read aux data                             0.00%  56.94 sec  56.94 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | +-Others data preparation                   0.10%  56.94 sec  56.94 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | +-Create route kernel                       2.34%  56.94 sec  56.99 sec  0.05 sec  0.05 sec 
[12/07 21:34:47    164s] (I)       +-Global Routing                             37.76%  56.99 sec  57.83 sec  0.84 sec  0.83 sec 
[12/07 21:34:47    164s] (I)       | +-Initialization                            0.33%  56.99 sec  57.00 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | +-Net group 1                               7.12%  57.00 sec  57.16 sec  0.16 sec  0.16 sec 
[12/07 21:34:47    164s] (I)       | | +-Generate topology                       0.01%  57.00 sec  57.00 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1a                                1.05%  57.03 sec  57.05 sec  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)       | | | +-Pattern routing (1T)                  0.60%  57.03 sec  57.04 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.44%  57.04 sec  57.05 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1b                                0.56%  57.05 sec  57.07 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | | +-Monotonic routing (1T)                0.47%  57.05 sec  57.06 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1c                                1.69%  57.07 sec  57.10 sec  0.04 sec  0.04 sec 
[12/07 21:34:47    164s] (I)       | | | +-Two level Routing                     1.68%  57.07 sec  57.10 sec  0.04 sec  0.04 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Two Level Routing (Regular)         1.31%  57.07 sec  57.10 sec  0.03 sec  0.03 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  57.10 sec  57.10 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1d                                0.34%  57.10 sec  57.11 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | | +-Detoured routing (1T)                 0.34%  57.10 sec  57.11 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1e                                0.09%  57.11 sec  57.11 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | +-Route legalization                    0.00%  57.11 sec  57.11 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1l                                2.09%  57.11 sec  57.16 sec  0.05 sec  0.05 sec 
[12/07 21:34:47    164s] (I)       | | | +-Layer assignment (1T)                 2.08%  57.11 sec  57.16 sec  0.05 sec  0.05 sec 
[12/07 21:34:47    164s] (I)       | +-Net group 2                               8.59%  57.16 sec  57.35 sec  0.19 sec  0.19 sec 
[12/07 21:34:47    164s] (I)       | | +-Generate topology                       0.06%  57.16 sec  57.16 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1a                                1.66%  57.20 sec  57.23 sec  0.04 sec  0.04 sec 
[12/07 21:34:47    164s] (I)       | | | +-Pattern routing (1T)                  1.28%  57.20 sec  57.22 sec  0.03 sec  0.03 sec 
[12/07 21:34:47    164s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.37%  57.22 sec  57.23 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1b                                0.62%  57.23 sec  57.25 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | | +-Monotonic routing (1T)                0.53%  57.23 sec  57.24 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1c                                1.70%  57.25 sec  57.28 sec  0.04 sec  0.04 sec 
[12/07 21:34:47    164s] (I)       | | | +-Two level Routing                     1.70%  57.25 sec  57.28 sec  0.04 sec  0.04 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Two Level Routing (Regular)         1.03%  57.25 sec  57.27 sec  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Two Level Routing (Strong)          0.46%  57.27 sec  57.28 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1d                                0.31%  57.28 sec  57.29 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | | +-Detoured routing (1T)                 0.31%  57.28 sec  57.29 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1e                                0.14%  57.29 sec  57.29 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | +-Route legalization                    0.04%  57.29 sec  57.29 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | | +-Legalize Blockage Violations        0.04%  57.29 sec  57.29 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1l                                2.48%  57.29 sec  57.35 sec  0.05 sec  0.05 sec 
[12/07 21:34:47    164s] (I)       | | | +-Layer assignment (1T)                 2.48%  57.29 sec  57.35 sec  0.05 sec  0.05 sec 
[12/07 21:34:47    164s] (I)       | +-Net group 3                              15.16%  57.35 sec  57.69 sec  0.34 sec  0.33 sec 
[12/07 21:34:47    164s] (I)       | | +-Generate topology                       0.72%  57.35 sec  57.37 sec  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1a                                2.08%  57.44 sec  57.48 sec  0.05 sec  0.05 sec 
[12/07 21:34:47    164s] (I)       | | | +-Pattern routing (1T)                  1.76%  57.44 sec  57.47 sec  0.04 sec  0.04 sec 
[12/07 21:34:47    164s] (I)       | | | +-Add via demand to 2D                  0.31%  57.47 sec  57.48 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1b                                0.09%  57.48 sec  57.48 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1c                                0.00%  57.48 sec  57.48 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1d                                0.00%  57.48 sec  57.48 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1e                                0.09%  57.48 sec  57.49 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | | +-Route legalization                    0.00%  57.48 sec  57.48 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | | +-Phase 1l                                9.00%  57.49 sec  57.69 sec  0.20 sec  0.20 sec 
[12/07 21:34:47    164s] (I)       | | | +-Layer assignment (1T)                 6.67%  57.54 sec  57.68 sec  0.15 sec  0.15 sec 
[12/07 21:34:47    164s] (I)       | +-Clean cong LA                             0.00%  57.69 sec  57.69 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       +-Export 3D cong map                          9.13%  57.83 sec  58.03 sec  0.20 sec  0.20 sec 
[12/07 21:34:47    164s] (I)       | +-Export 2D cong map                        0.73%  58.02 sec  58.03 sec  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)       +-Extract Global 3D Wires                     0.33%  58.03 sec  58.04 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       +-Track Assignment (1T)                      14.51%  58.04 sec  58.36 sec  0.32 sec  0.32 sec 
[12/07 21:34:47    164s] (I)       | +-Initialization                            0.04%  58.04 sec  58.04 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       | +-Track Assignment Kernel                  14.34%  58.04 sec  58.36 sec  0.32 sec  0.32 sec 
[12/07 21:34:47    164s] (I)       | +-Free Memory                               0.00%  58.36 sec  58.36 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       +-Export                                      2.68%  58.36 sec  58.42 sec  0.06 sec  0.06 sec 
[12/07 21:34:47    164s] (I)       | +-Export DB wires                           1.76%  58.36 sec  58.40 sec  0.04 sec  0.04 sec 
[12/07 21:34:47    164s] (I)       | | +-Export all nets                         1.32%  58.36 sec  58.39 sec  0.03 sec  0.03 sec 
[12/07 21:34:47    164s] (I)       | | +-Set wire vias                           0.27%  58.39 sec  58.40 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | +-Report wirelength                         0.45%  58.40 sec  58.41 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | +-Update net boxes                          0.46%  58.41 sec  58.42 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)       | +-Update timing                             0.00%  58.42 sec  58.42 sec  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)       +-Postprocess design                          0.29%  58.42 sec  58.43 sec  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)      ======================= Summary by functions ========================
[12/07 21:34:47    164s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:34:47    164s] (I)      ---------------------------------------------------------------------
[12/07 21:34:47    164s] (I)        0  Early Global Route kernel           100.00%  2.21 sec  2.21 sec 
[12/07 21:34:47    164s] (I)        1  Global Routing                       37.76%  0.84 sec  0.83 sec 
[12/07 21:34:47    164s] (I)        1  Import and model                     34.71%  0.77 sec  0.77 sec 
[12/07 21:34:47    164s] (I)        1  Track Assignment (1T)                14.51%  0.32 sec  0.32 sec 
[12/07 21:34:47    164s] (I)        1  Export 3D cong map                    9.13%  0.20 sec  0.20 sec 
[12/07 21:34:47    164s] (I)        1  Export                                2.68%  0.06 sec  0.06 sec 
[12/07 21:34:47    164s] (I)        1  Extract Global 3D Wires               0.33%  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)        1  Postprocess design                    0.29%  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)        2  Create route DB                      31.27%  0.69 sec  0.69 sec 
[12/07 21:34:47    164s] (I)        2  Net group 3                          15.16%  0.34 sec  0.33 sec 
[12/07 21:34:47    164s] (I)        2  Track Assignment Kernel              14.34%  0.32 sec  0.32 sec 
[12/07 21:34:47    164s] (I)        2  Net group 2                           8.59%  0.19 sec  0.19 sec 
[12/07 21:34:47    164s] (I)        2  Net group 1                           7.12%  0.16 sec  0.16 sec 
[12/07 21:34:47    164s] (I)        2  Create route kernel                   2.34%  0.05 sec  0.05 sec 
[12/07 21:34:47    164s] (I)        2  Export DB wires                       1.76%  0.04 sec  0.04 sec 
[12/07 21:34:47    164s] (I)        2  Create place DB                       0.94%  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)        2  Export 2D cong map                    0.73%  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)        2  Update net boxes                      0.46%  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)        2  Report wirelength                     0.45%  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)        2  Initialization                        0.37%  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)        2  Others data preparation               0.10%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        3  Import route data (1T)               31.26%  0.69 sec  0.69 sec 
[12/07 21:34:47    164s] (I)        3  Phase 1l                             13.57%  0.30 sec  0.30 sec 
[12/07 21:34:47    164s] (I)        3  Phase 1a                              4.80%  0.11 sec  0.11 sec 
[12/07 21:34:47    164s] (I)        3  Phase 1c                              3.39%  0.07 sec  0.07 sec 
[12/07 21:34:47    164s] (I)        3  Export all nets                       1.32%  0.03 sec  0.03 sec 
[12/07 21:34:47    164s] (I)        3  Phase 1b                              1.27%  0.03 sec  0.03 sec 
[12/07 21:34:47    164s] (I)        3  Import place data                     0.93%  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)        3  Generate topology                     0.78%  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)        3  Phase 1d                              0.65%  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)        3  Phase 1e                              0.32%  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)        3  Set wire vias                         0.27%  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)        4  Model blockage capacity              20.30%  0.45 sec  0.45 sec 
[12/07 21:34:47    164s] (I)        4  Layer assignment (1T)                11.22%  0.25 sec  0.25 sec 
[12/07 21:34:47    164s] (I)        4  Read blockages ( Layer 2-10 )         9.83%  0.22 sec  0.22 sec 
[12/07 21:34:47    164s] (I)        4  Pattern routing (1T)                  3.65%  0.08 sec  0.08 sec 
[12/07 21:34:47    164s] (I)        4  Two level Routing                     3.38%  0.07 sec  0.07 sec 
[12/07 21:34:47    164s] (I)        4  Monotonic routing (1T)                1.00%  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)        4  Pattern Routing Avoiding Blockages    0.82%  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)        4  Read nets                             0.79%  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)        4  Initialize 3D grid graph              0.73%  0.02 sec  0.02 sec 
[12/07 21:34:47    164s] (I)        4  Detoured routing (1T)                 0.64%  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)        4  Add via demand to 2D                  0.31%  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)        4  Read instances and placement          0.26%  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        4  Read prerouted                        0.01%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        5  Initialize 3D capacity               19.17%  0.42 sec  0.42 sec 
[12/07 21:34:47    164s] (I)        5  Read PG blockages                     9.73%  0.22 sec  0.21 sec 
[12/07 21:34:47    164s] (I)        5  Two Level Routing (Regular)           2.33%  0.05 sec  0.05 sec 
[12/07 21:34:47    164s] (I)        5  Two Level Routing (Strong)            0.60%  0.01 sec  0.01 sec 
[12/07 21:34:47    164s] (I)        5  Read instance blockages               0.07%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        5  Legalize Blockage Violations          0.04%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:34:47    164s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.5 real=0:00:02.5)
[12/07 21:34:47    164s] Legalization setup...
[12/07 21:34:47    164s] Using cell based legalization.
[12/07 21:34:47    164s] Initializing placement interface...
[12/07 21:34:47    164s]   Use check_library -place or consult logv if problems occur.
[12/07 21:34:47    164s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 21:34:47    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:2554.7M, EPOCH TIME: 1733625287.461188
[12/07 21:34:47    164s] Processing tracks to init pin-track alignment.
[12/07 21:34:47    164s] z: 2, totalTracks: 1
[12/07 21:34:47    164s] z: 4, totalTracks: 1
[12/07 21:34:47    164s] z: 6, totalTracks: 1
[12/07 21:34:47    164s] z: 8, totalTracks: 1
[12/07 21:34:47    164s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:34:47    164s] All LLGs are deleted
[12/07 21:34:47    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:47    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:47    164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2554.7M, EPOCH TIME: 1733625287.470033
[12/07 21:34:47    164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2554.7M, EPOCH TIME: 1733625287.470317
[12/07 21:34:47    164s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:34:47    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2554.7M, EPOCH TIME: 1733625287.471722
[12/07 21:34:47    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:47    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:47    164s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2554.7M, EPOCH TIME: 1733625287.472156
[12/07 21:34:47    164s] Max number of tech site patterns supported in site array is 256.
[12/07 21:34:47    164s] Core basic site is core
[12/07 21:34:47    164s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:34:47    164s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2554.7M, EPOCH TIME: 1733625287.486743
[12/07 21:34:47    164s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 21:34:47    164s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 21:34:47    164s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.159, REAL:0.159, MEM:2554.7M, EPOCH TIME: 1733625287.646002
[12/07 21:34:47    164s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:34:47    164s] SiteArray: use 31,911,936 bytes
[12/07 21:34:47    164s] SiteArray: current memory after site array memory allocation 2554.7M
[12/07 21:34:47    164s] SiteArray: FP blocked sites are writable
[12/07 21:34:47    164s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:34:47    164s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2554.7M, EPOCH TIME: 1733625287.711504
[12/07 21:34:49    166s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.579, REAL:1.582, MEM:2554.7M, EPOCH TIME: 1733625289.293012
[12/07 21:34:49    166s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:34:49    166s] Atter site array init, number of instance map data is 0.
[12/07 21:34:49    166s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.872, REAL:1.875, MEM:2554.7M, EPOCH TIME: 1733625289.347431
[12/07 21:34:49    166s] 
[12/07 21:34:49    166s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:34:49    166s] OPERPROF:     Starting CMU at level 3, MEM:2554.7M, EPOCH TIME: 1733625289.373366
[12/07 21:34:49    166s] OPERPROF:     Finished CMU at level 3, CPU:0.002, REAL:0.002, MEM:2554.7M, EPOCH TIME: 1733625289.374883
[12/07 21:34:49    166s] 
[12/07 21:34:49    166s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:34:49    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.910, REAL:1.913, MEM:2554.7M, EPOCH TIME: 1733625289.385215
[12/07 21:34:49    166s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2554.7M, EPOCH TIME: 1733625289.385260
[12/07 21:34:49    166s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2554.7M, EPOCH TIME: 1733625289.385663
[12/07 21:34:49    166s] 
[12/07 21:34:49    166s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2554.7MB).
[12/07 21:34:49    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.983, REAL:1.986, MEM:2554.7M, EPOCH TIME: 1733625289.447416
[12/07 21:34:49    166s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/07 21:34:49    166s] Initializing placement interface done.
[12/07 21:34:49    166s] Leaving CCOpt scope - Cleaning up placement interface...
[12/07 21:34:49    166s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2554.7M, EPOCH TIME: 1733625289.447591
[12/07 21:34:49    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:49    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:49    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:49    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:49    166s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.028, REAL:0.028, MEM:2554.7M, EPOCH TIME: 1733625289.475817
[12/07 21:34:49    166s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:34:49    166s] Leaving CCOpt scope - Initializing placement interface...
[12/07 21:34:49    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:2554.7M, EPOCH TIME: 1733625289.479972
[12/07 21:34:49    166s] Processing tracks to init pin-track alignment.
[12/07 21:34:49    166s] z: 2, totalTracks: 1
[12/07 21:34:49    166s] z: 4, totalTracks: 1
[12/07 21:34:49    166s] z: 6, totalTracks: 1
[12/07 21:34:49    166s] z: 8, totalTracks: 1
[12/07 21:34:49    166s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:34:49    166s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:34:49    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2554.7M, EPOCH TIME: 1733625289.488519
[12/07 21:34:49    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:49    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:49    166s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:34:49    166s] 
[12/07 21:34:49    166s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:34:49    166s] OPERPROF:     Starting CMU at level 3, MEM:2554.7M, EPOCH TIME: 1733625289.544423
[12/07 21:34:49    166s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2554.7M, EPOCH TIME: 1733625289.545690
[12/07 21:34:49    166s] 
[12/07 21:34:49    166s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:34:49    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.067, REAL:0.068, MEM:2554.7M, EPOCH TIME: 1733625289.556025
[12/07 21:34:49    166s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2554.7M, EPOCH TIME: 1733625289.556070
[12/07 21:34:49    166s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2554.7M, EPOCH TIME: 1733625289.556469
[12/07 21:34:49    166s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2554.7MB).
[12/07 21:34:49    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.085, REAL:0.085, MEM:2554.7M, EPOCH TIME: 1733625289.565464
[12/07 21:34:49    166s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:34:49    166s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:49    166s] (I)      Load db... (mem=2554.7M)
[12/07 21:34:49    166s] (I)      Read data from FE... (mem=2554.7M)
[12/07 21:34:49    166s] (I)      Number of ignored instance 0
[12/07 21:34:49    166s] (I)      Number of inbound cells 0
[12/07 21:34:49    166s] (I)      Number of opened ILM blockages 0
[12/07 21:34:49    166s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/07 21:34:49    166s] (I)      numMoveCells=5578, numMacros=0  numPads=0  numMultiRowHeightInsts=1776
[12/07 21:34:49    166s] (I)      cell height: 3600, count: 5578
[12/07 21:34:49    166s] (I)      Read rows... (mem=2554.7M)
[12/07 21:34:49    166s] (I)      rowRegion is not equal to core box, resetting core box
[12/07 21:34:49    166s] (I)      rowRegion : (4000, 4000) - (2996000, 2995600)
[12/07 21:34:49    166s] (I)      coreBox   : (4000, 4000) - (2996000, 2996000)
[12/07 21:34:49    166s] (I)      Done Read rows (cpu=0.000s, mem=2554.7M)
[12/07 21:34:49    166s] (I)      Done Read data from FE (cpu=0.007s, mem=2554.7M)
[12/07 21:34:49    166s] (I)      Done Load db (cpu=0.007s, mem=2554.7M)
[12/07 21:34:49    166s] (I)      Constructing placeable region... (mem=2554.7M)
[12/07 21:34:49    166s] (I)      Constructing bin map
[12/07 21:34:49    166s] (I)      Initialize bin information with width=36000 height=36000
[12/07 21:34:49    166s] (I)      Done constructing bin map
[12/07 21:34:49    166s] (I)      Compute region effective width... (mem=2554.7M)
[12/07 21:34:49    166s] (I)      Done Compute region effective width (cpu=0.000s, mem=2554.7M)
[12/07 21:34:49    166s] (I)      Done Constructing placeable region (cpu=0.009s, mem=2554.7M)
[12/07 21:34:49    166s] Legalization setup done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/07 21:34:49    166s] Validating CTS configuration...
[12/07 21:34:49    166s] Checking module port directions...
[12/07 21:34:49    166s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:34:49    166s] Non-default CCOpt properties:
[12/07 21:34:49    166s]   Public non-default CCOpt properties:
[12/07 21:34:49    166s]     cts_merge_clock_gates is set for at least one object
[12/07 21:34:49    166s]     cts_merge_clock_logic is set for at least one object
[12/07 21:34:49    166s]     route_type is set for at least one object
[12/07 21:34:49    166s]   No private non-default CCOpt properties
[12/07 21:34:49    166s] Route type trimming info:
[12/07 21:34:49    166s]   No route type modifications were made.
[12/07 21:34:49    166s] 
[12/07 21:34:49    166s] Trim Metal Layers:
[12/07 21:34:49    166s] LayerId::1 widthSet size::4
[12/07 21:34:49    166s] LayerId::2 widthSet size::4
[12/07 21:34:49    166s] LayerId::3 widthSet size::4
[12/07 21:34:49    166s] LayerId::4 widthSet size::4
[12/07 21:34:49    166s] LayerId::5 widthSet size::4
[12/07 21:34:49    166s] LayerId::6 widthSet size::4
[12/07 21:34:49    166s] LayerId::7 widthSet size::4
[12/07 21:34:49    166s] LayerId::8 widthSet size::4
[12/07 21:34:49    166s] LayerId::9 widthSet size::4
[12/07 21:34:49    166s] LayerId::10 widthSet size::2
[12/07 21:34:49    166s] Updating RC grid for preRoute extraction ...
[12/07 21:34:49    166s] eee: pegSigSF::1.070000
[12/07 21:34:49    166s] Initializing multi-corner capacitance tables ... 
[12/07 21:34:49    166s] Initializing multi-corner resistance tables ...
[12/07 21:34:49    167s] eee: l::1 avDens::0.110518 usedTrk::70004.888911 availTrk::633423.488218 sigTrk::70004.888911
[12/07 21:34:49    167s] eee: l::2 avDens::0.047848 usedTrk::6790.463890 availTrk::141918.713023 sigTrk::6790.463890
[12/07 21:34:49    167s] eee: l::3 avDens::0.048909 usedTrk::8948.894439 availTrk::182970.000000 sigTrk::8948.894439
[12/07 21:34:49    167s] eee: l::4 avDens::0.034318 usedTrk::3205.964998 availTrk::93420.000000 sigTrk::3205.964998
[12/07 21:34:49    167s] eee: l::5 avDens::0.002285 usedTrk::1451.305595 availTrk::635040.000000 sigTrk::1451.305595
[12/07 21:34:49    167s] eee: l::6 avDens::0.003094 usedTrk::1964.604205 availTrk::635040.000000 sigTrk::1964.604205
[12/07 21:34:49    167s] eee: l::7 avDens::0.053153 usedTrk::13915.933338 availTrk::261810.000000 sigTrk::13915.933338
[12/07 21:34:49    167s] eee: l::8 avDens::0.306549 usedTrk::19071.209448 availTrk::62212.500000 sigTrk::19071.209448
[12/07 21:34:49    167s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:34:49    167s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:34:49    167s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:34:49    167s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.386749 uaWl=0.375128 uaWlH=0.078138 aWlH=0.624862 lMod=0 pMax=0.809200 pMod=83 wcR=0.693800 newSi=0.175300 wHLS=3.085457 siPrev=0 viaL=0.000000 crit=0.900638 shortMod=4.503188 fMod=0.225159 
[12/07 21:34:49    167s] End AAE Lib Interpolated Model. (MEM=2554.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00017
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000204
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000232
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000259
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000285
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000311
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000338
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000363
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000388
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000414
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000439
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000464
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000489
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000514
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000539
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000564
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000589
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000614
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000639
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000665
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000691
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000716
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000742
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000767
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000792
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000817
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000842
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000867
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000892
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000917
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000942
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000968
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.000993
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00102
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00104
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00106
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00108
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.0011
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00112
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00114
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00116
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00118
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.0012
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00122
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00124
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00126
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00128
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.0013
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00132
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00134
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00136
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00138
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.0014
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00142
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00144
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00146
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00148
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.0015
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00152
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00154
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00156
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00158
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.0016
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00162
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00164
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00166
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00168
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.0017
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00171
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00173
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00175
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00176
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00178
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00179
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00181
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00183
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00184
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00186
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00187
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00189
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00191
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00192
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00194
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00195
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00197
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00198
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.002
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00201
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00203
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00205
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00206
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00208
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00209
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00211
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00213
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00214
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00216
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00217
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00219
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00221
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00222
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00224
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00225
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00227
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00229
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.0023
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00232
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00233
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00235
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00236
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00238
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.0024
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00241
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00243
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00244
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00246
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00247
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00249
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00251
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00252
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00254
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00255
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00257
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00258
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.0026
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00262
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00263
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00265
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00266
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00268
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.0027
[12/07 21:34:49    167s] Accumulated time to calculate placeable region: 0.00271
[12/07 21:34:49    167s] (I)      Initializing Steiner engine. 
[12/07 21:34:49    167s] (I)      ==================== Layers =====================
[12/07 21:34:49    167s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:49    167s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:34:49    167s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:49    167s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:34:49    167s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:34:49    167s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:34:49    167s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:34:49    167s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:34:49    167s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:34:49    167s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:34:49    167s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:34:49    167s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:34:49    167s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:34:49    167s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:34:49    167s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:34:49    167s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:34:49    167s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:34:49    167s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:34:49    167s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:34:49    167s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:34:49    167s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:34:49    167s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:34:49    167s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:34:49    167s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:49    167s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:34:49    167s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:34:49    167s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:51    168s] Library trimming buffers in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 1 of 4 cells
[12/07 21:34:51    168s] Original list had 4 cells:
[12/07 21:34:51    168s] CKBD4 low_swing_rx CKBD2 CKBD1 
[12/07 21:34:51    168s] New trimmed list has 3 cells:
[12/07 21:34:51    168s] CKBD4 CKBD2 CKBD1 
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00282
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00285
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00286
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00288
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0029
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00292
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00293
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00295
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00297
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00298
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.003
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00302
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00303
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00305
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00306
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00308
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0031
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00311
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00313
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00315
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00316
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00318
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0032
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00321
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00323
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00324
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00326
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00328
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00329
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00331
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00332
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00334
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00336
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00339
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00341
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00343
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00345
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00347
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00349
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00351
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00353
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00355
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00357
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00359
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00361
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00363
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00365
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00367
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00369
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00371
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00373
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00375
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00377
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00379
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00381
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00383
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00385
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00387
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00389
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00391
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00393
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00395
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00397
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00399
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00401
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00403
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00405
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00407
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00408
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0041
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00412
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00413
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00415
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00417
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00419
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0042
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00422
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00424
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00425
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00427
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00429
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0043
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00432
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00434
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00436
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00437
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00439
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00441
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00442
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00444
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00446
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00447
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00449
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00451
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00453
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00454
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00456
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00458
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00459
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00462
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00463
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00465
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00467
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00469
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00471
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00473
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00475
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00477
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00479
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00481
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00483
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00485
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00487
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00489
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00491
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00492
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00494
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00496
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00498
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.005
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00502
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00504
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00506
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00508
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0051
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00512
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00514
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00516
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00518
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0052
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00522
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00524
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00525
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00527
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00529
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0053
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00532
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00533
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00535
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00536
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00538
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00539
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00541
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00543
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00544
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00546
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00547
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00549
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0055
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00552
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00554
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00555
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00557
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00558
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0056
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00561
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00563
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00565
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00566
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00568
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00569
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00571
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00572
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00574
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00575
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00578
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00579
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00581
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00583
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00584
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00586
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00587
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00589
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00591
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00592
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00594
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00596
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00597
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00599
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.006
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00602
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00604
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00605
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00607
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00609
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0061
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00612
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00614
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00615
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00617
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00618
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0062
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00622
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00623
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00625
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00627
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00628
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0063
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00632
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00633
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00635
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00636
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00638
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0064
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00641
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00643
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00645
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00646
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00648
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00649
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00651
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00653
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00654
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00656
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00657
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00659
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00661
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00662
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00664
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00665
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00667
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00669
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0067
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00672
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00673
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00675
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00677
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00678
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0068
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00682
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00683
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00685
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00687
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00688
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0069
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00691
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00693
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00695
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00696
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00698
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00699
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00701
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00702
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00704
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00705
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00707
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00709
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0071
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00712
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00713
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00715
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00716
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00718
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0072
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00721
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00723
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00724
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00726
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00728
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00729
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00731
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00732
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00734
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00735
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00737
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00738
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0074
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00742
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00743
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00745
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00746
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00748
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00749
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00751
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00753
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00754
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00756
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00757
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00759
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00761
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00762
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00764
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00765
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00767
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00768
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0077
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00771
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00773
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00774
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00776
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00778
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00779
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00781
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00782
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00784
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00785
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00787
[12/07 21:34:51    168s] Library trimming inverters in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 0 of 9 cells
[12/07 21:34:51    168s] Original list had 9 cells:
[12/07 21:34:51    168s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/07 21:34:51    168s] Library trimming was not able to trim any cells:
[12/07 21:34:51    168s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00795
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00798
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00801
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00804
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00807
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0081
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00812
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00815
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00818
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00821
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00823
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00826
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00829
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00831
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00834
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00837
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0084
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00842
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00845
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00848
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0085
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00853
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00856
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00859
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00861
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00864
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00867
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00869
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00872
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00875
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00878
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0088
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00883
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00886
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00889
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00892
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00894
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00897
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.009
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00902
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00905
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00908
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0091
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00913
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00916
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00918
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00921
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00924
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00926
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00929
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00932
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00935
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00937
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0094
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00943
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00945
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00948
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00951
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00953
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00956
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00959
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00961
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00964
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00967
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00969
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00972
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00975
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00978
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00981
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00984
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00987
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00989
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00992
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00995
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.00998
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.01
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.01
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0101
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0101
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0101
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0101
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0102
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0102
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0102
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0103
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0103
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0103
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0103
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0104
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0104
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0104
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0105
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0105
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0105
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0105
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0106
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0106
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0106
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0107
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0107
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0107
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0107
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0108
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0108
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0108
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0109
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0109
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0109
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0109
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.011
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.011
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.011
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0111
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0111
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0111
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0111
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0112
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0112
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0112
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0112
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0113
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0113
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0113
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0114
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0114
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0114
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0114
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0115
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0115
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0115
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0116
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0116
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0116
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0116
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0117
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0117
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0117
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0118
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0118
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0118
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0118
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0119
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0119
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0119
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.012
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.012
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.012
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.012
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0121
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0121
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0121
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0122
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0122
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0122
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0122
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0123
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0123
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0123
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0123
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0124
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0124
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0124
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0125
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0125
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0125
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0126
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0126
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0126
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0126
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0127
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0127
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0127
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0128
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0128
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0128
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0129
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0129
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0129
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0129
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.013
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.013
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.013
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0131
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0131
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0131
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0132
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0132
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0132
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0132
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0133
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0133
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0133
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0134
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0134
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0134
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0134
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0135
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0135
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0135
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0136
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0136
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0136
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0137
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0137
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0137
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0137
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0138
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0138
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0138
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0139
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0139
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0139
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.014
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.014
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.014
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.014
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0141
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0141
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0141
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0142
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0142
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0142
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0142
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0143
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0143
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0143
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0144
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0144
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0144
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0145
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0145
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0145
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0145
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0146
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0146
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0146
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0147
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0147
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0147
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0147
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0148
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0148
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0148
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0148
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0149
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0149
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0149
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.015
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.015
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.015
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.015
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0151
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0151
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0151
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0152
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0152
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0152
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0152
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0153
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0153
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0153
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0154
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0154
[12/07 21:34:51    168s] Accumulated time to calculate placeable region: 0.0154
[12/07 21:34:52    169s] Clock tree balancer configuration for clock_tree ideal_clock:
[12/07 21:34:52    169s] Non-default CCOpt properties:
[12/07 21:34:52    169s]   Public non-default CCOpt properties:
[12/07 21:34:52    169s]     cts_merge_clock_gates: true (default: false)
[12/07 21:34:52    169s]     cts_merge_clock_logic: true (default: false)
[12/07 21:34:52    169s]     route_type (leaf): default_route_type_leaf (default: default)
[12/07 21:34:52    169s]     route_type (top): default_route_type_nonleaf (default: default)
[12/07 21:34:52    169s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/07 21:34:52    169s]   No private non-default CCOpt properties
[12/07 21:34:52    169s] For power domain auto-default:
[12/07 21:34:52    169s]   Buffers:     {CKBD4 CKBD2 CKBD1}
[12/07 21:34:52    169s]   Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/07 21:34:52    169s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[12/07 21:34:52    169s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
[12/07 21:34:52    169s] Top Routing info:
[12/07 21:34:52    169s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/07 21:34:52    169s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/07 21:34:52    169s] Trunk Routing info:
[12/07 21:34:52    169s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/07 21:34:52    169s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/07 21:34:52    169s] Leaf Routing info:
[12/07 21:34:52    169s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/07 21:34:52    169s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/07 21:34:52    169s] For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
[12/07 21:34:52    169s]   Slew time target (leaf):    0.133ns
[12/07 21:34:52    169s]   Slew time target (trunk):   0.133ns
[12/07 21:34:52    169s]   Slew time target (top):     0.134ns (Note: no nets are considered top nets in this clock tree)
[12/07 21:34:52    169s]   Buffer unit delay: 0.058ns
[12/07 21:34:52    169s]   Buffer max distance: 303.515um
[12/07 21:34:52    169s] Fastest wire driving cells and distances:
[12/07 21:34:52    169s]   Buffer    : {lib_cell:CKBD4, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=303.515um, saturatedSlew=0.113ns, speed=2784.542um per ns, cellArea=10.675um^2 per 1000um}
[12/07 21:34:52    169s]   Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=583.312um, saturatedSlew=0.083ns, speed=8273.936um per ns, cellArea=13.578um^2 per 1000um}
[12/07 21:34:52    169s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=713.714um, saturatedSlew=0.118ns, speed=3919.352um per ns, cellArea=21.185um^2 per 1000um}
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Logic Sizing Table:
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] ----------------------------------------------------------
[12/07 21:34:52    169s] Cell    Instance count    Source    Eligible library cells
[12/07 21:34:52    169s] ----------------------------------------------------------
[12/07 21:34:52    169s]   (empty table)
[12/07 21:34:52    169s] ----------------------------------------------------------
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
[12/07 21:34:52    169s]   Sources:                     pin clk
[12/07 21:34:52    169s]   Total number of sinks:       3152
[12/07 21:34:52    169s]   Delay constrained sinks:     3152
[12/07 21:34:52    169s]   Constrains:                  default
[12/07 21:34:52    169s]   Non-leaf sinks:              0
[12/07 21:34:52    169s]   Ignore pins:                 0
[12/07 21:34:52    169s]  Timing corner delay_corner_wcl_slow:both.late:
[12/07 21:34:52    169s]   Skew target:                 0.058ns
[12/07 21:34:52    169s] Primary reporting skew groups are:
[12/07 21:34:52    169s] skew_group ideal_clock/functional_wcl_fast with 3152 clock sinks
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Clock DAG stats initial state:
[12/07 21:34:52    169s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/07 21:34:52    169s]   sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:34:52    169s]   misc counts      : r=1, pp=0
[12/07 21:34:52    169s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/07 21:34:52    169s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/07 21:34:52    169s] Clock DAG hash initial state: 14976387084245719324 14133639151688591989
[12/07 21:34:52    169s] CTS services accumulated run-time stats initial state:
[12/07 21:34:52    169s]   delay calculator: calls=8713, total_wall_time=0.214s, mean_wall_time=0.025ms
[12/07 21:34:52    169s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 21:34:52    169s]   steiner router: calls=6177, total_wall_time=0.057s, mean_wall_time=0.009ms
[12/07 21:34:52    169s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/07 21:34:52    169s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Layer information for route type default_route_type_leaf:
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] --------------------------------------------------------------------
[12/07 21:34:52    169s] Layer    Preferred    Route    Res.          Cap.          RC
[12/07 21:34:52    169s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 21:34:52    169s] --------------------------------------------------------------------
[12/07 21:34:52    169s] M1       N            H          1.003         0.168         0.168
[12/07 21:34:52    169s] M2       N            V          0.831         0.186         0.154
[12/07 21:34:52    169s] M3       Y            H          0.831         0.185         0.154
[12/07 21:34:52    169s] M4       Y            V          0.831         0.185         0.154
[12/07 21:34:52    169s] M5       N            H          0.831         0.185         0.154
[12/07 21:34:52    169s] M6       N            V          0.831         0.185         0.154
[12/07 21:34:52    169s] M7       N            H          0.831         0.174         0.144
[12/07 21:34:52    169s] M8       N            V          0.054         0.269         0.015
[12/07 21:34:52    169s] M9       N            H          0.054         0.257         0.014
[12/07 21:34:52    169s] AP       N            V          0.007         0.360         0.003
[12/07 21:34:52    169s] --------------------------------------------------------------------
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/07 21:34:52    169s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Layer information for route type default_route_type_nonleaf:
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] --------------------------------------------------------------------
[12/07 21:34:52    169s] Layer    Preferred    Route    Res.          Cap.          RC
[12/07 21:34:52    169s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 21:34:52    169s] --------------------------------------------------------------------
[12/07 21:34:52    169s] M1       N            H          1.648         0.242         0.399
[12/07 21:34:52    169s] M2       N            V          1.397         0.246         0.344
[12/07 21:34:52    169s] M3       Y            H          1.397         0.246         0.343
[12/07 21:34:52    169s] M4       Y            V          1.397         0.246         0.343
[12/07 21:34:52    169s] M5       N            H          1.397         0.246         0.343
[12/07 21:34:52    169s] M6       N            V          1.397         0.246         0.343
[12/07 21:34:52    169s] M7       N            H          1.397         0.244         0.341
[12/07 21:34:52    169s] M8       N            V          0.054         0.379         0.021
[12/07 21:34:52    169s] M9       N            H          0.054         0.375         0.020
[12/07 21:34:52    169s] AP       N            V          0.007         0.369         0.003
[12/07 21:34:52    169s] --------------------------------------------------------------------
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/07 21:34:52    169s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Layer information for route type default_route_type_nonleaf:
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] --------------------------------------------------------------------
[12/07 21:34:52    169s] Layer    Preferred    Route    Res.          Cap.          RC
[12/07 21:34:52    169s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/07 21:34:52    169s] --------------------------------------------------------------------
[12/07 21:34:52    169s] M1       N            H          1.003         0.168         0.168
[12/07 21:34:52    169s] M2       N            V          0.831         0.186         0.154
[12/07 21:34:52    169s] M3       Y            H          0.831         0.185         0.154
[12/07 21:34:52    169s] M4       Y            V          0.831         0.185         0.154
[12/07 21:34:52    169s] M5       N            H          0.831         0.185         0.154
[12/07 21:34:52    169s] M6       N            V          0.831         0.185         0.154
[12/07 21:34:52    169s] M7       N            H          0.831         0.174         0.144
[12/07 21:34:52    169s] M8       N            V          0.054         0.269         0.015
[12/07 21:34:52    169s] M9       N            H          0.054         0.257         0.014
[12/07 21:34:52    169s] AP       N            V          0.007         0.360         0.003
[12/07 21:34:52    169s] --------------------------------------------------------------------
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Via selection for estimated routes (rule default):
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] --------------------------------------------------------------------
[12/07 21:34:52    169s] Layer    Via Cell            Res.     Cap.     RC       Top of Stack
[12/07 21:34:52    169s] Range                        (Ohm)    (fF)     (fs)     Only
[12/07 21:34:52    169s] --------------------------------------------------------------------
[12/07 21:34:52    169s] M1-M2    VIA12_1cut          1.500    0.015    0.022    false
[12/07 21:34:52    169s] M2-M3    VIA23_1cut          1.500    0.013    0.020    false
[12/07 21:34:52    169s] M3-M4    VIA34_1cut          1.500    0.013    0.020    false
[12/07 21:34:52    169s] M4-M5    VIA45_1cut          1.500    0.013    0.020    false
[12/07 21:34:52    169s] M5-M6    VIA56_1cut          1.500    0.013    0.020    false
[12/07 21:34:52    169s] M6-M7    VIA67_1cut          1.500    0.013    0.019    false
[12/07 21:34:52    169s] M7-M8    VIA78_1cut_FAT_C    0.220    0.065    0.014    false
[12/07 21:34:52    169s] M8-M9    VIA89_1cut_FAT_C    0.220    0.055    0.012    false
[12/07 21:34:52    169s] M9-AP    VIA9AP_1cut         0.041    1.812    0.074    false
[12/07 21:34:52    169s] --------------------------------------------------------------------
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] No ideal or dont_touch nets found in the clock tree
[12/07 21:34:52    169s] No dont_touch hnets found in the clock tree
[12/07 21:34:52    169s] No dont_touch hpins found in the clock network.
[12/07 21:34:52    169s] Checking for illegal sizes of clock logic instances...
[12/07 21:34:52    169s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Filtering reasons for cell type: buffer
[12/07 21:34:52    169s] =======================================
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] -------------------------------------------------------------------------------------------------------------
[12/07 21:34:52    169s] Clock trees    Power domain    Reason                         Library cells
[12/07 21:34:52    169s] -------------------------------------------------------------------------------------------------------------
[12/07 21:34:52    169s] all            auto-default    Unbalanced rise/fall delays    { BUFFD12 BUFFD16 BUFFD2 BUFFD4 BUFFD6 BUFFD8 }
[12/07 21:34:52    169s] all            auto-default    Library trimming               { low_swing_rx }
[12/07 21:34:52    169s] -------------------------------------------------------------------------------------------------------------
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Filtering reasons for cell type: inverter
[12/07 21:34:52    169s] =========================================
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] -------------------------------------------------------------------------------------------------------------------------
[12/07 21:34:52    169s] Clock trees    Power domain    Reason                         Library cells
[12/07 21:34:52    169s] -------------------------------------------------------------------------------------------------------------------------
[12/07 21:34:52    169s] all            auto-default    Unbalanced rise/fall delays    { INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[12/07 21:34:52    169s] -------------------------------------------------------------------------------------------------------------------------
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Validating CTS configuration done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/07 21:34:52    169s] CCOpt configuration status: all checks passed.
[12/07 21:34:52    169s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/07 21:34:52    169s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/07 21:34:52    169s]   No exclusion drivers are needed.
[12/07 21:34:52    169s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/07 21:34:52    169s] Antenna diode management...
[12/07 21:34:52    169s]   Found 0 antenna diodes in the clock trees.
[12/07 21:34:52    169s]   
[12/07 21:34:52    169s] Antenna diode management done.
[12/07 21:34:52    169s] Adding driver cells for primary IOs...
[12/07 21:34:52    169s]   
[12/07 21:34:52    169s]   ----------------------------------------------------------------------------------------------
[12/07 21:34:52    169s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/07 21:34:52    169s]   ----------------------------------------------------------------------------------------------
[12/07 21:34:52    169s]     (empty table)
[12/07 21:34:52    169s]   ----------------------------------------------------------------------------------------------
[12/07 21:34:52    169s]   
[12/07 21:34:52    169s]   
[12/07 21:34:52    169s] Adding driver cells for primary IOs done.
[12/07 21:34:52    169s] Adding driver cell for primary IO roots...
[12/07 21:34:52    169s] Adding driver cell for primary IO roots done.
[12/07 21:34:52    169s] Maximizing clock DAG abstraction...
[12/07 21:34:52    169s]   Removing clock DAG drivers
[12/07 21:34:52    169s] Maximizing clock DAG abstraction done.
[12/07 21:34:52    169s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.3 real=0:00:07.3)
[12/07 21:34:52    169s] Synthesizing clock trees...
[12/07 21:34:52    169s]   Preparing To Balance...
[12/07 21:34:52    169s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/07 21:34:52    169s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2759.5M, EPOCH TIME: 1733625292.273490
[12/07 21:34:52    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:52    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:52    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:52    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:52    169s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.036, REAL:0.036, MEM:2724.5M, EPOCH TIME: 1733625292.309778
[12/07 21:34:52    169s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:34:52    169s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 21:34:52    169s] OPERPROF: Starting DPlace-Init at level 1, MEM:2715.0M, EPOCH TIME: 1733625292.309996
[12/07 21:34:52    169s] Processing tracks to init pin-track alignment.
[12/07 21:34:52    169s] z: 2, totalTracks: 1
[12/07 21:34:52    169s] z: 4, totalTracks: 1
[12/07 21:34:52    169s] z: 6, totalTracks: 1
[12/07 21:34:52    169s] z: 8, totalTracks: 1
[12/07 21:34:52    169s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:34:52    169s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:34:52    169s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2715.0M, EPOCH TIME: 1733625292.319229
[12/07 21:34:52    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:52    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:52    169s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:34:52    169s] OPERPROF:     Starting CMU at level 3, MEM:2715.0M, EPOCH TIME: 1733625292.383230
[12/07 21:34:52    169s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2715.0M, EPOCH TIME: 1733625292.384478
[12/07 21:34:52    169s] 
[12/07 21:34:52    169s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:34:52    169s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.075, REAL:0.076, MEM:2715.0M, EPOCH TIME: 1733625292.394863
[12/07 21:34:52    169s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2715.0M, EPOCH TIME: 1733625292.394908
[12/07 21:34:52    169s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2715.0M, EPOCH TIME: 1733625292.395331
[12/07 21:34:52    169s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2715.0MB).
[12/07 21:34:52    169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.095, MEM:2715.0M, EPOCH TIME: 1733625292.404701
[12/07 21:34:52    169s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:34:52    169s]   Merging duplicate siblings in DAG...
[12/07 21:34:52    169s]     Clock DAG stats before merging:
[12/07 21:34:52    169s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/07 21:34:52    169s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:34:52    169s]       misc counts      : r=1, pp=0
[12/07 21:34:52    169s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/07 21:34:52    169s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/07 21:34:52    169s]     Clock DAG hash before merging: 14976387084245719324 14133639151688591989
[12/07 21:34:52    169s]     CTS services accumulated run-time stats before merging:
[12/07 21:34:52    169s]       delay calculator: calls=8713, total_wall_time=0.214s, mean_wall_time=0.025ms
[12/07 21:34:52    169s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 21:34:52    169s]       steiner router: calls=6177, total_wall_time=0.057s, mean_wall_time=0.009ms
[12/07 21:34:52    169s]     Resynthesising clock tree into netlist...
[12/07 21:34:52    169s]       Reset timing graph...
[12/07 21:34:52    169s] Ignoring AAE DB Resetting ...
[12/07 21:34:52    169s]       Reset timing graph done.
[12/07 21:34:52    169s]     Resynthesising clock tree into netlist done.
[12/07 21:34:52    169s]     Merging duplicate clock dag driver clones in DAG...
[12/07 21:34:52    169s]     Merging duplicate clock dag driver clones in DAG done.
[12/07 21:34:52    169s]     
[12/07 21:34:52    169s]     Disconnecting clock tree from netlist...
[12/07 21:34:52    169s]     Disconnecting clock tree from netlist done.
[12/07 21:34:52    169s]   Merging duplicate siblings in DAG done.
[12/07 21:34:52    169s]   Applying movement limits...
[12/07 21:34:52    169s]   Applying movement limits done.
[12/07 21:34:52    169s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:34:52    169s]   CCOpt::Phase::Construction...
[12/07 21:34:52    169s]   Stage::Clustering...
[12/07 21:34:52    169s]   Clustering...
[12/07 21:34:52    169s]     Clock DAG hash before 'Clustering': 14976387084245719324 14133639151688591989
[12/07 21:34:52    169s]     CTS services accumulated run-time stats before 'Clustering':
[12/07 21:34:52    169s]       delay calculator: calls=8713, total_wall_time=0.214s, mean_wall_time=0.025ms
[12/07 21:34:52    169s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 21:34:52    169s]       steiner router: calls=6177, total_wall_time=0.057s, mean_wall_time=0.009ms
[12/07 21:34:52    169s]     Initialize for clustering...
[12/07 21:34:52    169s]     Clock DAG stats before clustering:
[12/07 21:34:52    169s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/07 21:34:52    169s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:34:52    169s]       misc counts      : r=1, pp=0
[12/07 21:34:52    169s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/07 21:34:52    169s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/07 21:34:52    169s]     Clock DAG hash before clustering: 14976387084245719324 14133639151688591989
[12/07 21:34:52    169s]     CTS services accumulated run-time stats before clustering:
[12/07 21:34:52    169s]       delay calculator: calls=8713, total_wall_time=0.214s, mean_wall_time=0.025ms
[12/07 21:34:52    169s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/07 21:34:52    169s]       steiner router: calls=6177, total_wall_time=0.057s, mean_wall_time=0.009ms
[12/07 21:34:52    169s]     Computing max distances from locked parents...
[12/07 21:34:52    169s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/07 21:34:52    169s]     Computing max distances from locked parents done.
[12/07 21:34:52    169s]     Computing optimal clock node locations...
[12/07 21:34:52    169s]     : ...20% ...40% ...60% ...80% ...100% 
[12/07 21:34:52    169s]     Optimal path computation stats:
[12/07 21:34:52    169s]       Successful          : 0
[12/07 21:34:52    169s]       Unsuccessful        : 0
[12/07 21:34:52    169s]       Immovable           : 140402480906241
[12/07 21:34:52    169s]       lockedParentLocation: 0
[12/07 21:34:52    169s]       Region hash         : e4d0d11cb7a6f7ec
[12/07 21:34:52    169s]     Unsuccessful details:
[12/07 21:34:52    169s]     
[12/07 21:34:52    169s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:34:52    169s] End AAE Lib Interpolated Model. (MEM=2715 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:34:52    169s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:34:52    169s]     Bottom-up phase...
[12/07 21:34:52    169s]     Clustering bottom-up starting from leaves...
[12/07 21:34:52    169s]       Clustering clock_tree ideal_clock...
[12/07 21:34:54    171s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:34:54    171s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:34:54    172s]       Clustering clock_tree ideal_clock done.
[12/07 21:34:54    172s]     Clustering bottom-up starting from leaves done.
[12/07 21:34:54    172s]     Rebuilding the clock tree after clustering...
[12/07 21:34:54    172s]     Rebuilding the clock tree after clustering done.
[12/07 21:34:54    172s]     Clock DAG stats after bottom-up phase:
[12/07 21:34:54    172s]       cell counts      : b=124, i=0, icg=0, dcg=0, l=0, total=124
[12/07 21:34:54    172s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:34:54    172s]       misc counts      : r=1, pp=0
[12/07 21:34:54    172s]       cell areas       : b=397.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[12/07 21:34:54    172s]       hp wire lengths  : top=0.000um, trunk=8628.600um, leaf=9134.900um, total=17763.500um
[12/07 21:34:54    172s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/07 21:34:54    172s]        Bufs: CKBD4: 120 CKBD2: 4 
[12/07 21:34:55    172s]     Clock DAG hash after bottom-up phase: 2849663331377080201 983858996167326860
[12/07 21:34:55    172s]     CTS services accumulated run-time stats after bottom-up phase:
[12/07 21:34:55    172s]       delay calculator: calls=9626, total_wall_time=0.257s, mean_wall_time=0.027ms
[12/07 21:34:55    172s]       legalizer: calls=1999, total_wall_time=0.032s, mean_wall_time=0.016ms
[12/07 21:34:55    172s]       steiner router: calls=7000, total_wall_time=0.372s, mean_wall_time=0.053ms
[12/07 21:34:55    172s]     Bottom-up phase done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/07 21:34:55    172s]     Legalizing clock trees...
[12/07 21:34:55    172s]     Resynthesising clock tree into netlist...
[12/07 21:34:55    172s]       Reset timing graph...
[12/07 21:34:55    172s] Ignoring AAE DB Resetting ...
[12/07 21:34:55    172s]       Reset timing graph done.
[12/07 21:34:55    172s]     Resynthesising clock tree into netlist done.
[12/07 21:34:55    172s]     Commiting net attributes....
[12/07 21:34:55    172s]     Commiting net attributes. done.
[12/07 21:34:55    172s]     Leaving CCOpt scope - ClockRefiner...
[12/07 21:34:55    172s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2715.0M, EPOCH TIME: 1733625295.124337
[12/07 21:34:55    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:55    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:55    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:55    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:55    172s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.032, REAL:0.032, MEM:2677.0M, EPOCH TIME: 1733625295.156427
[12/07 21:34:55    172s]     Assigned high priority to 3276 instances.
[12/07 21:34:55    172s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/07 21:34:55    172s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/07 21:34:55    172s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2677.0M, EPOCH TIME: 1733625295.158927
[12/07 21:34:55    172s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2677.0M, EPOCH TIME: 1733625295.159008
[12/07 21:34:55    172s] Processing tracks to init pin-track alignment.
[12/07 21:34:55    172s] z: 2, totalTracks: 1
[12/07 21:34:55    172s] z: 4, totalTracks: 1
[12/07 21:34:55    172s] z: 6, totalTracks: 1
[12/07 21:34:55    172s] z: 8, totalTracks: 1
[12/07 21:34:55    172s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:34:55    172s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:34:55    172s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2677.0M, EPOCH TIME: 1733625295.168819
[12/07 21:34:55    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:55    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:55    172s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:34:55    172s] 
[12/07 21:34:55    172s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:34:55    172s] OPERPROF:       Starting CMU at level 4, MEM:2677.0M, EPOCH TIME: 1733625295.236076
[12/07 21:34:55    172s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2677.0M, EPOCH TIME: 1733625295.237341
[12/07 21:34:55    172s] 
[12/07 21:34:55    172s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:34:55    172s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.079, REAL:0.079, MEM:2677.0M, EPOCH TIME: 1733625295.247763
[12/07 21:34:55    172s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2677.0M, EPOCH TIME: 1733625295.247810
[12/07 21:34:55    172s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2677.0M, EPOCH TIME: 1733625295.248237
[12/07 21:34:55    172s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2677.0MB).
[12/07 21:34:55    172s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.098, REAL:0.099, MEM:2677.0M, EPOCH TIME: 1733625295.257612
[12/07 21:34:55    172s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.098, REAL:0.099, MEM:2677.0M, EPOCH TIME: 1733625295.257639
[12/07 21:34:55    172s] TDRefine: refinePlace mode is spiral
[12/07 21:34:55    172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3529754.2
[12/07 21:34:55    172s] OPERPROF: Starting RefinePlace at level 1, MEM:2677.0M, EPOCH TIME: 1733625295.257697
[12/07 21:34:55    172s] *** Starting refinePlace (0:02:52 mem=2677.0M) ***
[12/07 21:34:55    172s] Total net bbox length = 9.444e+05 (4.121e+05 5.322e+05) (ext = 1.788e+04)
[12/07 21:34:55    172s] 
[12/07 21:34:55    172s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:34:55    172s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:34:55    172s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:55    172s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:55    172s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2677.0M, EPOCH TIME: 1733625295.285136
[12/07 21:34:55    172s] Starting refinePlace ...
[12/07 21:34:55    172s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:55    172s] One DDP V2 for no tweak run.
[12/07 21:34:55    172s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:55    172s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2690.7M, EPOCH TIME: 1733625295.377840
[12/07 21:34:55    172s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:34:55    172s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2690.7M, EPOCH TIME: 1733625295.377927
[12/07 21:34:55    172s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:2690.7M, EPOCH TIME: 1733625295.391345
[12/07 21:34:55    172s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2690.7M, EPOCH TIME: 1733625295.391380
[12/07 21:34:55    172s] DDP markSite nrRow 831 nrJob 831
[12/07 21:34:55    172s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2690.7M, EPOCH TIME: 1733625295.410647
[12/07 21:34:55    172s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.033, REAL:0.033, MEM:2690.7M, EPOCH TIME: 1733625295.410766
[12/07 21:34:55    172s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2690.7M, EPOCH TIME: 1733625295.422593
[12/07 21:34:55    172s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2690.7M, EPOCH TIME: 1733625295.422656
[12/07 21:34:55    172s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2690.7M, EPOCH TIME: 1733625295.423519
[12/07 21:34:55    172s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2690.7M, EPOCH TIME: 1733625295.423588
[12/07 21:34:55    172s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.100, REAL:0.100, MEM:2690.7M, EPOCH TIME: 1733625295.523779
[12/07 21:34:55    172s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:34:55    172s]  ** Cut row section real time 0:00:00.0.
[12/07 21:34:55    172s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.101, REAL:0.101, MEM:2690.7M, EPOCH TIME: 1733625295.524543
[12/07 21:34:55    172s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 21:34:55    172s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2690.7MB) @(0:02:52 - 0:02:53).
[12/07 21:34:55    172s] Move report: preRPlace moves 89 insts, mean move: 1.72 um, max move: 4.40 um 
[12/07 21:34:55    172s] 	Max move on inst (ys[3].xs[2].torus_switch_xy/s_out_data_reg_reg[11]): (1339.40, 714.80) --> (1336.80, 716.60)
[12/07 21:34:55    172s] 	Length: 20 sites, height: 1 rows, site name: core, cell type: DFKCNQD1
[12/07 21:34:55    172s] wireLenOptFixPriorityInst 3152 inst fixed
[12/07 21:34:55    172s] 
[12/07 21:34:55    172s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:34:56    173s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:34:56    173s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:34:56    173s] Move report: legalization moves 759 insts, mean move: 11.09 um, max move: 52.40 um spiral
[12/07 21:34:56    173s] 	Max move on inst (ys[1].xs[0].msg_txrx[5].south_tx): (321.32, 925.40) --> (341.32, 957.80)
[12/07 21:34:56    173s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[12/07 21:34:56    173s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[12/07 21:34:56    173s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2666.7MB) @(0:02:53 - 0:02:53).
[12/07 21:34:56    173s] Move report: Detail placement moves 847 insts, mean move: 10.11 um, max move: 52.40 um 
[12/07 21:34:56    173s] 	Max move on inst (ys[1].xs[0].msg_txrx[5].south_tx): (321.32, 925.40) --> (341.32, 957.80)
[12/07 21:34:56    173s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2666.7MB
[12/07 21:34:56    173s] Statistics of distance of Instance movement in refine placement:
[12/07 21:34:56    173s]   maximum (X+Y) =        52.40 um
[12/07 21:34:56    173s]   inst (ys[1].xs[0].msg_txrx[5].south_tx) with max move: (321.32, 925.4) -> (341.32, 957.8)
[12/07 21:34:56    173s]   mean    (X+Y) =        10.11 um
[12/07 21:34:56    173s] Summary Report:
[12/07 21:34:56    173s] Instances move: 847 (out of 7478 movable)
[12/07 21:34:56    173s] Instances flipped: 0
[12/07 21:34:56    173s] Mean displacement: 10.11 um
[12/07 21:34:56    173s] Max displacement: 52.40 um (Instance: ys[1].xs[0].msg_txrx[5].south_tx) (321.32, 925.4) -> (341.32, 957.8)
[12/07 21:34:56    173s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 21:34:56    173s] Total instances moved : 847
[12/07 21:34:56    173s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.869, REAL:0.864, MEM:2666.7M, EPOCH TIME: 1733625296.148949
[12/07 21:34:56    173s] Total net bbox length = 9.490e+05 (4.150e+05 5.341e+05) (ext = 1.787e+04)
[12/07 21:34:56    173s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2666.7MB
[12/07 21:34:56    173s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=2666.7MB) @(0:02:52 - 0:02:53).
[12/07 21:34:56    173s] *** Finished refinePlace (0:02:53 mem=2666.7M) ***
[12/07 21:34:56    173s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3529754.2
[12/07 21:34:56    173s] OPERPROF: Finished RefinePlace at level 1, CPU:0.899, REAL:0.894, MEM:2666.7M, EPOCH TIME: 1733625296.151337
[12/07 21:34:56    173s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2666.7M, EPOCH TIME: 1733625296.151372
[12/07 21:34:56    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9254).
[12/07 21:34:56    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.034, REAL:0.034, MEM:2655.7M, EPOCH TIME: 1733625296.185657
[12/07 21:34:56    173s]     ClockRefiner summary
[12/07 21:34:56    173s]     All clock instances: Moved 139, flipped 67 and cell swapped 0 (out of a total of 3276).
[12/07 21:34:56    173s]     The largest move was 13.4 um for ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[31].
[12/07 21:34:56    173s]     Non-sink clock instances: Moved 21, flipped 1 and cell swapped 0 (out of a total of 124).
[12/07 21:34:56    173s]     The largest move was 3.4 um for CTS_ccl_a_buf_00110.
[12/07 21:34:56    173s]     Clock sinks: Moved 118, flipped 66 and cell swapped 0 (out of a total of 3152).
[12/07 21:34:56    173s]     The largest move was 13.4 um for ys[1].xs[0].torus_switch_xy/s_out_data_reg_reg[31].
[12/07 21:34:56    173s]     Revert refine place priority changes on 0 instances.
[12/07 21:34:56    173s] OPERPROF: Starting DPlace-Init at level 1, MEM:2655.7M, EPOCH TIME: 1733625296.190595
[12/07 21:34:56    173s] Processing tracks to init pin-track alignment.
[12/07 21:34:56    173s] z: 2, totalTracks: 1
[12/07 21:34:56    173s] z: 4, totalTracks: 1
[12/07 21:34:56    173s] z: 6, totalTracks: 1
[12/07 21:34:56    173s] z: 8, totalTracks: 1
[12/07 21:34:56    173s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:34:56    173s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:34:56    173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2655.7M, EPOCH TIME: 1733625296.200231
[12/07 21:34:56    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:34:56    173s] 
[12/07 21:34:56    173s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:34:56    173s] OPERPROF:     Starting CMU at level 3, MEM:2655.7M, EPOCH TIME: 1733625296.259317
[12/07 21:34:56    173s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2655.7M, EPOCH TIME: 1733625296.260565
[12/07 21:34:56    173s] 
[12/07 21:34:56    173s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:34:56    173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:2655.7M, EPOCH TIME: 1733625296.270944
[12/07 21:34:56    173s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2655.7M, EPOCH TIME: 1733625296.270989
[12/07 21:34:56    173s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2671.7M, EPOCH TIME: 1733625296.271596
[12/07 21:34:56    173s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2671.7MB).
[12/07 21:34:56    173s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.090, MEM:2671.7M, EPOCH TIME: 1733625296.280824
[12/07 21:34:56    173s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/07 21:34:56    173s]     Disconnecting clock tree from netlist...
[12/07 21:34:56    173s]     Disconnecting clock tree from netlist done.
[12/07 21:34:56    173s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/07 21:34:56    173s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2671.7M, EPOCH TIME: 1733625296.285709
[12/07 21:34:56    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.024, REAL:0.024, MEM:2671.7M, EPOCH TIME: 1733625296.310018
[12/07 21:34:56    173s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:34:56    173s]     Leaving CCOpt scope - Initializing placement interface...
[12/07 21:34:56    173s] OPERPROF: Starting DPlace-Init at level 1, MEM:2671.7M, EPOCH TIME: 1733625296.310448
[12/07 21:34:56    173s] Processing tracks to init pin-track alignment.
[12/07 21:34:56    173s] z: 2, totalTracks: 1
[12/07 21:34:56    173s] z: 4, totalTracks: 1
[12/07 21:34:56    173s] z: 6, totalTracks: 1
[12/07 21:34:56    173s] z: 8, totalTracks: 1
[12/07 21:34:56    173s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:34:56    173s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:34:56    173s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2671.7M, EPOCH TIME: 1733625296.319383
[12/07 21:34:56    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:34:56    173s] 
[12/07 21:34:56    173s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:34:56    173s] OPERPROF:     Starting CMU at level 3, MEM:2671.7M, EPOCH TIME: 1733625296.384214
[12/07 21:34:56    173s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2671.7M, EPOCH TIME: 1733625296.385352
[12/07 21:34:56    173s] 
[12/07 21:34:56    173s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:34:56    173s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.076, REAL:0.076, MEM:2671.7M, EPOCH TIME: 1733625296.395668
[12/07 21:34:56    173s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2671.7M, EPOCH TIME: 1733625296.395714
[12/07 21:34:56    173s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2671.7M, EPOCH TIME: 1733625296.396117
[12/07 21:34:56    173s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2671.7MB).
[12/07 21:34:56    173s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.094, MEM:2671.7M, EPOCH TIME: 1733625296.404943
[12/07 21:34:56    173s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:34:56    173s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:34:56    173s] End AAE Lib Interpolated Model. (MEM=2671.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:34:56    173s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:34:56    173s]     
[12/07 21:34:56    173s]     Clock tree legalization - Histogram:
[12/07 21:34:56    173s]     ====================================
[12/07 21:34:56    173s]     
[12/07 21:34:56    173s]     --------------------------------
[12/07 21:34:56    173s]     Movement (um)    Number of cells
[12/07 21:34:56    173s]     --------------------------------
[12/07 21:34:56    173s]     [1,1.4)                 1
[12/07 21:34:56    173s]     [1.4,1.8)               1
[12/07 21:34:56    173s]     [1.8,2.2)               3
[12/07 21:34:56    173s]     [2.2,2.6)              14
[12/07 21:34:56    173s]     [2.6,3)                 0
[12/07 21:34:56    173s]     [3,3.4)                 2
[12/07 21:34:56    173s]     --------------------------------
[12/07 21:34:56    173s]     
[12/07 21:34:56    173s]     
[12/07 21:34:56    173s]     Clock tree legalization - Top 10 Movements:
[12/07 21:34:56    173s]     ===========================================
[12/07 21:34:56    173s]     
[12/07 21:34:56    173s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:34:56    173s]     Movement (um)    Desired               Achieved              Node
[12/07 21:34:56    173s]                      location              location              
[12/07 21:34:56    173s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:34:56    173s]          3.4         (304.000,914.600)     (307.400,914.600)     CTS_ccl_a_buf_00065 (a lib_cell CKBD4) at (307.400,914.600), in power domain auto-default
[12/07 21:34:56    173s]          3.4         (301.600,914.600)     (305.000,914.600)     CTS_ccl_a_buf_00110 (a lib_cell CKBD4) at (305.000,914.600), in power domain auto-default
[12/07 21:34:56    173s]          2.4         (1332.200,947.000)    (1329.800,947.000)    CTS_ccl_a_buf_00097 (a lib_cell CKBD4) at (1329.800,947.000), in power domain auto-default
[12/07 21:34:56    173s]          2.4         (754.600,668.000)     (757.000,668.000)     CTS_ccl_buf_00113 (a lib_cell CKBD4) at (757.000,668.000), in power domain auto-default
[12/07 21:34:56    173s]          2.4         (573.600,250.400)     (571.200,250.400)     CTS_ccl_a_buf_00112 (a lib_cell CKBD4) at (571.200,250.400), in power domain auto-default
[12/07 21:34:56    173s]          2.4         (1017.600,261.200)    (1015.200,261.200)    CTS_ccl_a_buf_00111 (a lib_cell CKBD4) at (1015.200,261.200), in power domain auto-default
[12/07 21:34:56    173s]          2.4         (352.800,1352.000)    (350.400,1352.000)    CTS_ccl_a_buf_00107 (a lib_cell CKBD4) at (350.400,1352.000), in power domain auto-default
[12/07 21:34:56    173s]          2.4         (1263.600,947.000)    (1261.200,947.000)    CTS_ccl_a_buf_00109 (a lib_cell CKBD4) at (1261.200,947.000), in power domain auto-default
[12/07 21:34:56    173s]          2.4         (1263.600,947.000)    (1266.000,947.000)    CTS_ccl_buf_00114 (a lib_cell CKBD4) at (1266.000,947.000), in power domain auto-default
[12/07 21:34:56    173s]          2.4         (754.600,398.000)     (752.200,398.000)     CTS_ccl_buf_00120 (a lib_cell CKBD4) at (752.200,398.000), in power domain auto-default
[12/07 21:34:56    173s]     -------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:34:56    173s]     
[12/07 21:34:56    173s]     Legalizing clock trees done. (took cpu=0:00:01.5 real=0:00:01.5)
[12/07 21:34:56    173s]     Clock DAG stats after 'Clustering':
[12/07 21:34:56    173s]       cell counts      : b=124, i=0, icg=0, dcg=0, l=0, total=124
[12/07 21:34:56    173s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:34:56    173s]       misc counts      : r=1, pp=0
[12/07 21:34:56    173s]       cell areas       : b=397.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[12/07 21:34:56    173s]       cell capacitance : b=0.223pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.223pF
[12/07 21:34:56    173s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:34:56    173s]       wire capacitance : top=0.000pF, trunk=0.999pF, leaf=1.937pF, total=2.936pF
[12/07 21:34:56    173s]       wire lengths     : top=0.000um, trunk=9008.016um, leaf=14998.975um, total=24006.991um
[12/07 21:34:56    173s]       hp wire lengths  : top=0.000um, trunk=8654.600um, leaf=9170.600um, total=17825.200um
[12/07 21:34:56    173s]     Clock DAG net violations after 'Clustering':
[12/07 21:34:56    173s]       Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[12/07 21:34:56    173s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/07 21:34:56    173s]       Trunk : target=0.133ns count=38 avg=0.076ns sd=0.025ns min=0.004ns max=0.133ns {26 <= 0.080ns, 9 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 1 <= 0.133ns}
[12/07 21:34:56    173s]       Leaf  : target=0.133ns count=87 avg=0.108ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 39 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 7 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:34:56    173s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/07 21:34:56    173s]        Bufs: CKBD4: 120 CKBD2: 4 
[12/07 21:34:56    173s]     Clock DAG hash after 'Clustering': 5756120029174971043 10250225560899440374
[12/07 21:34:56    173s]     CTS services accumulated run-time stats after 'Clustering':
[12/07 21:34:56    173s]       delay calculator: calls=9751, total_wall_time=0.262s, mean_wall_time=0.027ms
[12/07 21:34:56    173s]       legalizer: calls=2371, total_wall_time=0.036s, mean_wall_time=0.015ms
[12/07 21:34:56    173s]       steiner router: calls=7125, total_wall_time=0.408s, mean_wall_time=0.057ms
[12/07 21:34:56    173s]     Primary reporting skew groups after 'Clustering':
[12/07 21:34:56    173s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.567, max=0.653, avg=0.603, sd=0.020], skew [0.086 vs 0.058*], 84.6% {0.574, 0.632} (wid=0.030 ws=0.023) (gid=0.628 gs=0.073)
[12/07 21:34:56    173s]           min path sink: ys[1].xs[3].torus_switch_xy/s0/s_d_r_reg[15]/CP
[12/07 21:34:56    173s]           max path sink: ys[2].xs[3].client_xy/i_vc_r_reg[0]/CP
[12/07 21:34:56    173s]     Skew group summary after 'Clustering':
[12/07 21:34:56    173s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.567, max=0.653, avg=0.603, sd=0.020], skew [0.086 vs 0.058*], 84.6% {0.574, 0.632} (wid=0.030 ws=0.023) (gid=0.628 gs=0.073)
[12/07 21:34:56    173s]     Legalizer API calls during this step: 2371 succeeded with high effort: 2371 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:34:56    173s]   Clustering done. (took cpu=0:00:04.2 real=0:00:04.2)
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   Post-Clustering Statistics Report
[12/07 21:34:56    173s]   =================================
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   Fanout Statistics:
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   ----------------------------------------------------------------------------------------------------------------
[12/07 21:34:56    173s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/07 21:34:56    173s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/07 21:34:56    173s]   ----------------------------------------------------------------------------------------------------------------
[12/07 21:34:56    173s]   Trunk        39       3.205       1         6        1.976      {21 <= 2, 2 <= 4, 16 <= 6}
[12/07 21:34:56    173s]   Leaf         87      36.230      11        50        7.154      {3 <= 18, 5 <= 26, 23 <= 34, 42 <= 42, 14 <= 50}
[12/07 21:34:56    173s]   ----------------------------------------------------------------------------------------------------------------
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   Clustering Failure Statistics:
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   -------------------------------------------------------------------------
[12/07 21:34:56    173s]   Net Type    Clusters    Clusters    Capacitance    Net Skew    Transition
[12/07 21:34:56    173s]               Tried       Failed      Failures       Failures    Failures
[12/07 21:34:56    173s]   -------------------------------------------------------------------------
[12/07 21:34:56    173s]   Trunk          487        124            8            32          124
[12/07 21:34:56    173s]   Leaf          3784        294            0             0          294
[12/07 21:34:56    173s]   -------------------------------------------------------------------------
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   Clustering Partition Statistics:
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   --------------------------------------------------------------------------------------
[12/07 21:34:56    173s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[12/07 21:34:56    173s]               Fraction    Fraction    Count        Size        Size    Size    Size
[12/07 21:34:56    173s]   --------------------------------------------------------------------------------------
[12/07 21:34:56    173s]   Trunk        0.143       0.857          7          17.571       1      87     31.037
[12/07 21:34:56    173s]   Leaf         0.000       1.000          1        3152.000    3152    3152      0.000
[12/07 21:34:56    173s]   --------------------------------------------------------------------------------------
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   Longest 5 runtime clustering solutions:
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   ----------------------------------------------------------------------------------
[12/07 21:34:56    173s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree     Driver
[12/07 21:34:56    173s]   ----------------------------------------------------------------------------------
[12/07 21:34:56    173s]     2.552       3152        0                  0          ideal_clock    ideal_clock
[12/07 21:34:56    173s]   ----------------------------------------------------------------------------------
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   Bottom-up runtime statistics:
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   --------------------------------------------
[12/07 21:34:56    173s]   Mean     Min      Max      Std. Dev    Count
[12/07 21:34:56    173s]   --------------------------------------------
[12/07 21:34:56    173s]   2.552    2.552    2.552     0.000         1
[12/07 21:34:56    173s]   --------------------------------------------
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   
[12/07 21:34:56    173s]   Looking for fanout violations...
[12/07 21:34:56    173s]   Looking for fanout violations done.
[12/07 21:34:56    173s]   CongRepair After Initial Clustering...
[12/07 21:34:56    173s]   Reset timing graph...
[12/07 21:34:56    173s] Ignoring AAE DB Resetting ...
[12/07 21:34:56    173s]   Reset timing graph done.
[12/07 21:34:56    173s]   Leaving CCOpt scope - Early Global Route...
[12/07 21:34:56    173s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2709.9M, EPOCH TIME: 1733625296.645905
[12/07 21:34:56    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3152).
[12/07 21:34:56    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] All LLGs are deleted
[12/07 21:34:56    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:34:56    173s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2709.9M, EPOCH TIME: 1733625296.669327
[12/07 21:34:56    173s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2679.5M, EPOCH TIME: 1733625296.669918
[12/07 21:34:56    173s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.027, REAL:0.027, MEM:2641.5M, EPOCH TIME: 1733625296.672599
[12/07 21:34:56    173s]   Clock implementation routing...
[12/07 21:34:56    173s] Net route status summary:
[12/07 21:34:56    173s]   Clock:       125 (unrouted=125, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:34:56    173s]   Non-clock: 20370 (unrouted=12393, trialRouted=7977, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12392, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:34:56    173s]     Routing using eGR only...
[12/07 21:34:56    173s]       Early Global Route - eGR only step...
[12/07 21:34:56    173s] (ccopt eGR): There are 125 nets to be routed. 0 nets have skip routing designation.
[12/07 21:34:56    173s] (ccopt eGR): There are 125 nets for routing of which 125 have one or more fixed wires.
[12/07 21:34:56    173s] (ccopt eGR): Start to route 125 all nets
[12/07 21:34:56    173s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2641.47 MB )
[12/07 21:34:56    173s] (I)      ==================== Layers =====================
[12/07 21:34:56    173s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:56    173s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:34:56    173s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:56    173s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:34:56    173s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:34:56    173s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:34:56    173s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:34:56    173s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:34:56    173s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:34:56    173s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:34:56    173s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:34:56    173s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:34:56    173s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:34:56    173s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:34:56    173s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:34:56    173s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:34:56    173s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:34:56    173s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:34:56    173s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:34:56    173s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:34:56    173s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:34:56    173s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:34:56    173s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:34:56    173s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:56    173s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:34:56    173s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:34:56    173s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:56    173s] (I)      Started Import and model ( Curr Mem: 2641.47 MB )
[12/07 21:34:56    173s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:56    174s] (I)      == Non-default Options ==
[12/07 21:34:56    174s] (I)      Clean congestion better                            : true
[12/07 21:34:56    174s] (I)      Estimate vias on DPT layer                         : true
[12/07 21:34:56    174s] (I)      Clean congestion layer assignment rounds           : 3
[12/07 21:34:56    174s] (I)      Layer constraints as soft constraints              : true
[12/07 21:34:56    174s] (I)      Soft top layer                                     : true
[12/07 21:34:56    174s] (I)      Skip prospective layer relax nets                  : true
[12/07 21:34:56    174s] (I)      Better NDR handling                                : true
[12/07 21:34:56    174s] (I)      Improved NDR modeling in LA                        : true
[12/07 21:34:56    174s] (I)      Routing cost fix for NDR handling                  : true
[12/07 21:34:56    174s] (I)      Block tracks for preroutes                         : true
[12/07 21:34:56    174s] (I)      Assign IRoute by net group key                     : true
[12/07 21:34:56    174s] (I)      Block unroutable channels                          : true
[12/07 21:34:56    174s] (I)      Block unroutable channels 3D                       : true
[12/07 21:34:56    174s] (I)      Bound layer relaxed segment wl                     : true
[12/07 21:34:56    174s] (I)      Blocked pin reach length threshold                 : 2
[12/07 21:34:56    174s] (I)      Check blockage within NDR space in TA              : true
[12/07 21:34:56    174s] (I)      Skip must join for term with via pillar            : true
[12/07 21:34:56    174s] (I)      Model find APA for IO pin                          : true
[12/07 21:34:56    174s] (I)      On pin location for off pin term                   : true
[12/07 21:34:56    174s] (I)      Handle EOL spacing                                 : true
[12/07 21:34:56    174s] (I)      Merge PG vias by gap                               : true
[12/07 21:34:56    174s] (I)      Maximum routing layer                              : 10
[12/07 21:34:56    174s] (I)      Route selected nets only                           : true
[12/07 21:34:56    174s] (I)      Refine MST                                         : true
[12/07 21:34:56    174s] (I)      Honor PRL                                          : true
[12/07 21:34:56    174s] (I)      Strong congestion aware                            : true
[12/07 21:34:56    174s] (I)      Improved initial location for IRoutes              : true
[12/07 21:34:56    174s] (I)      Multi panel TA                                     : true
[12/07 21:34:56    174s] (I)      Penalize wire overlap                              : true
[12/07 21:34:56    174s] (I)      Expand small instance blockage                     : true
[12/07 21:34:56    174s] (I)      Reduce via in TA                                   : true
[12/07 21:34:56    174s] (I)      SS-aware routing                                   : true
[12/07 21:34:56    174s] (I)      Improve tree edge sharing                          : true
[12/07 21:34:56    174s] (I)      Improve 2D via estimation                          : true
[12/07 21:34:56    174s] (I)      Refine Steiner tree                                : true
[12/07 21:34:56    174s] (I)      Build spine tree                                   : true
[12/07 21:34:56    174s] (I)      Model pass through capacity                        : true
[12/07 21:34:56    174s] (I)      Extend blockages by a half GCell                   : true
[12/07 21:34:56    174s] (I)      Consider pin shapes                                : true
[12/07 21:34:56    174s] (I)      Consider pin shapes for all nodes                  : true
[12/07 21:34:56    174s] (I)      Consider NR APA                                    : true
[12/07 21:34:56    174s] (I)      Consider IO pin shape                              : true
[12/07 21:34:56    174s] (I)      Fix pin connection bug                             : true
[12/07 21:34:56    174s] (I)      Consider layer RC for local wires                  : true
[12/07 21:34:56    174s] (I)      Route to clock mesh pin                            : true
[12/07 21:34:56    174s] (I)      LA-aware pin escape length                         : 2
[12/07 21:34:56    174s] (I)      Connect multiple ports                             : true
[12/07 21:34:56    174s] (I)      Split for must join                                : true
[12/07 21:34:56    174s] (I)      Number of threads                                  : 1
[12/07 21:34:56    174s] (I)      Routing effort level                               : 10000
[12/07 21:34:56    174s] (I)      Prefer layer length threshold                      : 8
[12/07 21:34:56    174s] (I)      Overflow penalty cost                              : 10
[12/07 21:34:56    174s] (I)      A-star cost                                        : 0.300000
[12/07 21:34:56    174s] (I)      Misalignment cost                                  : 10.000000
[12/07 21:34:56    174s] (I)      Threshold for short IRoute                         : 6
[12/07 21:34:56    174s] (I)      Via cost during post routing                       : 1.000000
[12/07 21:34:56    174s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/07 21:34:56    174s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 21:34:56    174s] (I)      Scenic ratio bound                                 : 3.000000
[12/07 21:34:56    174s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/07 21:34:56    174s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/07 21:34:56    174s] (I)      PG-aware similar topology routing                  : true
[12/07 21:34:56    174s] (I)      Maze routing via cost fix                          : true
[12/07 21:34:56    174s] (I)      Apply PRL on PG terms                              : true
[12/07 21:34:56    174s] (I)      Apply PRL on obs objects                           : true
[12/07 21:34:56    174s] (I)      Handle range-type spacing rules                    : true
[12/07 21:34:56    174s] (I)      PG gap threshold multiplier                        : 10.000000
[12/07 21:34:56    174s] (I)      Parallel spacing query fix                         : true
[12/07 21:34:56    174s] (I)      Force source to root IR                            : true
[12/07 21:34:56    174s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/07 21:34:56    174s] (I)      Do not relax to DPT layer                          : true
[12/07 21:34:56    174s] (I)      No DPT in post routing                             : true
[12/07 21:34:56    174s] (I)      Modeling PG via merging fix                        : true
[12/07 21:34:56    174s] (I)      Shield aware TA                                    : true
[12/07 21:34:56    174s] (I)      Strong shield aware TA                             : true
[12/07 21:34:56    174s] (I)      Overflow calculation fix in LA                     : true
[12/07 21:34:56    174s] (I)      Post routing fix                                   : true
[12/07 21:34:56    174s] (I)      Strong post routing                                : true
[12/07 21:34:56    174s] (I)      NDR via pillar fix                                 : true
[12/07 21:34:56    174s] (I)      Violation on path threshold                        : 1
[12/07 21:34:56    174s] (I)      Pass through capacity modeling                     : true
[12/07 21:34:56    174s] (I)      Select the non-relaxed segments in post routing stage : true
[12/07 21:34:56    174s] (I)      Select term pin box for io pin                     : true
[12/07 21:34:56    174s] (I)      Penalize NDR sharing                               : true
[12/07 21:34:56    174s] (I)      Enable special modeling                            : false
[12/07 21:34:56    174s] (I)      Keep fixed segments                                : true
[12/07 21:34:56    174s] (I)      Reorder net groups by key                          : true
[12/07 21:34:56    174s] (I)      Increase net scenic ratio                          : true
[12/07 21:34:56    174s] (I)      Method to set GCell size                           : row
[12/07 21:34:56    174s] (I)      Connect multiple ports and must join fix           : true
[12/07 21:34:56    174s] (I)      Avoid high resistance layers                       : true
[12/07 21:34:56    174s] (I)      Model find APA for IO pin fix                      : true
[12/07 21:34:56    174s] (I)      Avoid connecting non-metal layers                  : true
[12/07 21:34:56    174s] (I)      Use track pitch for NDR                            : true
[12/07 21:34:56    174s] (I)      Enable layer relax to lower layer                  : true
[12/07 21:34:56    174s] (I)      Enable layer relax to upper layer                  : true
[12/07 21:34:56    174s] (I)      Top layer relaxation fix                           : true
[12/07 21:34:56    174s] (I)      Handle non-default track width                     : false
[12/07 21:34:56    174s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:34:56    174s] (I)      Use row-based GCell size
[12/07 21:34:56    174s] (I)      Use row-based GCell align
[12/07 21:34:56    174s] (I)      layer 0 area = 168000
[12/07 21:34:56    174s] (I)      layer 1 area = 208000
[12/07 21:34:56    174s] (I)      layer 2 area = 208000
[12/07 21:34:56    174s] (I)      layer 3 area = 208000
[12/07 21:34:56    174s] (I)      layer 4 area = 208000
[12/07 21:34:56    174s] (I)      layer 5 area = 208000
[12/07 21:34:56    174s] (I)      layer 6 area = 208000
[12/07 21:34:56    174s] (I)      layer 7 area = 2259999
[12/07 21:34:56    174s] (I)      layer 8 area = 2259999
[12/07 21:34:56    174s] (I)      layer 9 area = 0
[12/07 21:34:56    174s] (I)      GCell unit size   : 3600
[12/07 21:34:56    174s] (I)      GCell multiplier  : 1
[12/07 21:34:56    174s] (I)      GCell row height  : 3600
[12/07 21:34:56    174s] (I)      Actual row height : 3600
[12/07 21:34:56    174s] (I)      GCell align ref   : 4000 4000
[12/07 21:34:56    174s] [NR-eGR] Track table information for default rule: 
[12/07 21:34:56    174s] [NR-eGR] M1 has single uniform track structure
[12/07 21:34:56    174s] [NR-eGR] M2 has single uniform track structure
[12/07 21:34:56    174s] [NR-eGR] M3 has single uniform track structure
[12/07 21:34:56    174s] [NR-eGR] M4 has single uniform track structure
[12/07 21:34:56    174s] [NR-eGR] M5 has single uniform track structure
[12/07 21:34:56    174s] [NR-eGR] M6 has single uniform track structure
[12/07 21:34:56    174s] [NR-eGR] M7 has single uniform track structure
[12/07 21:34:56    174s] [NR-eGR] M8 has single uniform track structure
[12/07 21:34:56    174s] [NR-eGR] M9 has single uniform track structure
[12/07 21:34:56    174s] [NR-eGR] AP has single uniform track structure
[12/07 21:34:56    174s] (I)      ================== Default via ==================
[12/07 21:34:56    174s] (I)      +---+--------------------+----------------------+
[12/07 21:34:56    174s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:34:56    174s] (I)      +---+--------------------+----------------------+
[12/07 21:34:56    174s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:34:56    174s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:34:56    174s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:34:56    174s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:34:56    174s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:34:56    174s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:34:56    174s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:34:56    174s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:34:56    174s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:34:56    174s] (I)      +---+--------------------+----------------------+
[12/07 21:34:56    174s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:34:57    174s] [NR-eGR] Read 2209622 PG shapes
[12/07 21:34:57    174s] [NR-eGR] Read 0 clock shapes
[12/07 21:34:57    174s] [NR-eGR] Read 0 other shapes
[12/07 21:34:57    174s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:34:57    174s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:34:57    174s] [NR-eGR] #PG Blockages       : 2209622
[12/07 21:34:57    174s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:34:57    174s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:34:57    174s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:34:57    174s] [NR-eGR] #Other Blockages    : 0
[12/07 21:34:57    174s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:34:57    174s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:34:57    174s] [NR-eGR] Read 8101 nets ( ignored 7977 )
[12/07 21:34:57    174s] [NR-eGR] Connected 0 must-join pins/ports
[12/07 21:34:57    174s] (I)      early_global_route_priority property id does not exist.
[12/07 21:34:57    174s] (I)      Read Num Blocks=2217876  Num Prerouted Wires=0  Num CS=0
[12/07 21:34:57    174s] (I)      Layer 1 (V) : #blockages 4497 : #preroutes 0
[12/07 21:34:57    174s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/07 21:34:57    174s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/07 21:34:57    174s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/07 21:34:57    175s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/07 21:34:57    175s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:34:57    175s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:34:57    175s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:34:58    175s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:34:58    175s] (I)      Moved 0 terms for better access 
[12/07 21:34:58    175s] (I)      Number of ignored nets                =      0
[12/07 21:34:58    175s] (I)      Number of connected nets              =      0
[12/07 21:34:58    175s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:34:58    175s] (I)      Number of clock nets                  =    124.  Ignored: No
[12/07 21:34:58    175s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:34:58    175s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:34:58    175s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:34:58    175s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:34:58    175s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:34:58    175s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:34:58    175s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:34:58    175s] [NR-eGR] There are 124 clock nets ( 124 with NDR ).
[12/07 21:34:58    175s] (I)      Ndr track 0 does not exist
[12/07 21:34:58    175s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:34:58    175s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:34:58    175s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:34:58    175s] (I)      Site width          :   400  (dbu)
[12/07 21:34:58    175s] (I)      Row height          :  3600  (dbu)
[12/07 21:34:58    175s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:34:58    175s] (I)      GCell width         :  3600  (dbu)
[12/07 21:34:58    175s] (I)      GCell height        :  3600  (dbu)
[12/07 21:34:58    175s] (I)      Grid                :   834   834    10
[12/07 21:34:58    175s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:34:58    175s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:34:58    175s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:34:58    175s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:34:58    175s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:34:58    175s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:34:58    175s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:34:58    175s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:34:58    175s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:34:58    175s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:34:58    175s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:34:58    175s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:34:58    175s] (I)      --------------------------------------------------------
[12/07 21:34:58    175s] 
[12/07 21:34:58    175s] [NR-eGR] ============ Routing rule table ============
[12/07 21:34:58    175s] [NR-eGR] Rule id: 0  Nets: 124
[12/07 21:34:58    175s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 21:34:58    175s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:34:58    175s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/07 21:34:58    175s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/07 21:34:58    175s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:34:58    175s] [NR-eGR] ========================================
[12/07 21:34:58    175s] [NR-eGR] 
[12/07 21:34:58    175s] (I)      =============== Blocked Tracks ===============
[12/07 21:34:58    175s] (I)      +-------+---------+----------+---------------+
[12/07 21:34:58    175s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:34:58    175s] (I)      +-------+---------+----------+---------------+
[12/07 21:34:58    175s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:34:58    175s] (I)      |     2 | 6255000 |  1800025 |        28.78% |
[12/07 21:34:58    175s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/07 21:34:58    175s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:34:58    175s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/07 21:34:58    175s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/07 21:34:58    175s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:34:58    175s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:34:58    175s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:34:58    175s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:34:58    175s] (I)      +-------+---------+----------+---------------+
[12/07 21:34:58    175s] (I)      Finished Import and model ( CPU: 1.22 sec, Real: 1.22 sec, Curr Mem: 2779.62 MB )
[12/07 21:34:58    175s] (I)      Reset routing kernel
[12/07 21:34:58    175s] (I)      Started Global Routing ( Curr Mem: 2779.62 MB )
[12/07 21:34:58    175s] (I)      totalPins=3399  totalGlobalPin=3324 (97.79%)
[12/07 21:34:58    175s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/07 21:34:58    175s] [NR-eGR] Layer group 1: route 124 net(s) in layer range [3, 4]
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1a Route ============
[12/07 21:34:58    175s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:34:58    175s] (I)      Usage: 13132 = (6202 H, 6930 V) = (0.15% H, 0.15% V) = (1.116e+04um H, 1.247e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1b Route ============
[12/07 21:34:58    175s] (I)      Usage: 13132 = (6202 H, 6930 V) = (0.15% H, 0.15% V) = (1.116e+04um H, 1.247e+04um V)
[12/07 21:34:58    175s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.363760e+04um
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1c Route ============
[12/07 21:34:58    175s] (I)      Level2 Grid: 167 x 167
[12/07 21:34:58    175s] (I)      Usage: 13132 = (6202 H, 6930 V) = (0.15% H, 0.15% V) = (1.116e+04um H, 1.247e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1d Route ============
[12/07 21:34:58    175s] (I)      Usage: 13137 = (6207 H, 6930 V) = (0.15% H, 0.15% V) = (1.117e+04um H, 1.247e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1e Route ============
[12/07 21:34:58    175s] (I)      Usage: 13137 = (6207 H, 6930 V) = (0.15% H, 0.15% V) = (1.117e+04um H, 1.247e+04um V)
[12/07 21:34:58    175s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.364660e+04um
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1f Route ============
[12/07 21:34:58    175s] (I)      Usage: 13137 = (6207 H, 6930 V) = (0.15% H, 0.15% V) = (1.117e+04um H, 1.247e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1g Route ============
[12/07 21:34:58    175s] (I)      Usage: 13044 = (6131 H, 6913 V) = (0.15% H, 0.15% V) = (1.104e+04um H, 1.244e+04um V)
[12/07 21:34:58    175s] (I)      #Nets         : 124
[12/07 21:34:58    175s] (I)      #Relaxed nets : 10
[12/07 21:34:58    175s] (I)      Wire length   : 12146
[12/07 21:34:58    175s] [NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1h Route ============
[12/07 21:34:58    175s] (I)      Usage: 12986 = (6124 H, 6862 V) = (0.15% H, 0.15% V) = (1.102e+04um H, 1.235e+04um V)
[12/07 21:34:58    175s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/07 21:34:58    175s] [NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1a Route ============
[12/07 21:34:58    175s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:34:58    175s] (I)      Usage: 13968 = (6609 H, 7359 V) = (0.11% H, 0.10% V) = (1.190e+04um H, 1.325e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1b Route ============
[12/07 21:34:58    175s] (I)      Usage: 13968 = (6609 H, 7359 V) = (0.11% H, 0.10% V) = (1.190e+04um H, 1.325e+04um V)
[12/07 21:34:58    175s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.514240e+04um
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1c Route ============
[12/07 21:34:58    175s] (I)      Level2 Grid: 167 x 167
[12/07 21:34:58    175s] (I)      Usage: 13968 = (6609 H, 7359 V) = (0.11% H, 0.10% V) = (1.190e+04um H, 1.325e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1d Route ============
[12/07 21:34:58    175s] (I)      Usage: 13969 = (6610 H, 7359 V) = (0.11% H, 0.10% V) = (1.190e+04um H, 1.325e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1e Route ============
[12/07 21:34:58    175s] (I)      Usage: 13969 = (6610 H, 7359 V) = (0.11% H, 0.10% V) = (1.190e+04um H, 1.325e+04um V)
[12/07 21:34:58    175s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.514420e+04um
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1f Route ============
[12/07 21:34:58    175s] (I)      Usage: 13969 = (6610 H, 7359 V) = (0.11% H, 0.10% V) = (1.190e+04um H, 1.325e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1g Route ============
[12/07 21:34:58    175s] (I)      Usage: 13889 = (6545 H, 7344 V) = (0.11% H, 0.10% V) = (1.178e+04um H, 1.322e+04um V)
[12/07 21:34:58    175s] (I)      #Nets         : 10
[12/07 21:34:58    175s] (I)      #Relaxed nets : 9
[12/07 21:34:58    175s] (I)      Wire length   : 69
[12/07 21:34:58    175s] [NR-eGR] Create a new net group with 9 nets and layer range [3, 8]
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1h Route ============
[12/07 21:34:58    175s] (I)      Usage: 13839 = (6535 H, 7304 V) = (0.11% H, 0.10% V) = (1.176e+04um H, 1.315e+04um V)
[12/07 21:34:58    175s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/07 21:34:58    175s] [NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 8]
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1a Route ============
[12/07 21:34:58    175s] (I)      Usage: 14752 = (6999 H, 7753 V) = (0.06% H, 0.09% V) = (1.260e+04um H, 1.396e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1b Route ============
[12/07 21:34:58    175s] (I)      Usage: 14752 = (6999 H, 7753 V) = (0.06% H, 0.09% V) = (1.260e+04um H, 1.396e+04um V)
[12/07 21:34:58    175s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.655360e+04um
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1c Route ============
[12/07 21:34:58    175s] (I)      Usage: 14752 = (6999 H, 7753 V) = (0.06% H, 0.09% V) = (1.260e+04um H, 1.396e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1d Route ============
[12/07 21:34:58    175s] (I)      Usage: 14752 = (6999 H, 7753 V) = (0.06% H, 0.09% V) = (1.260e+04um H, 1.396e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1e Route ============
[12/07 21:34:58    175s] (I)      Usage: 14752 = (6999 H, 7753 V) = (0.06% H, 0.09% V) = (1.260e+04um H, 1.396e+04um V)
[12/07 21:34:58    175s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.655360e+04um
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1f Route ============
[12/07 21:34:58    175s] (I)      Usage: 14752 = (6999 H, 7753 V) = (0.06% H, 0.09% V) = (1.260e+04um H, 1.396e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1g Route ============
[12/07 21:34:58    175s] (I)      Usage: 14672 = (6934 H, 7738 V) = (0.06% H, 0.09% V) = (1.248e+04um H, 1.393e+04um V)
[12/07 21:34:58    175s] (I)      #Nets         : 9
[12/07 21:34:58    175s] (I)      #Relaxed nets : 8
[12/07 21:34:58    175s] (I)      Wire length   : 49
[12/07 21:34:58    175s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1h Route ============
[12/07 21:34:58    175s] (I)      Usage: 14673 = (6935 H, 7738 V) = (0.06% H, 0.09% V) = (1.248e+04um H, 1.393e+04um V)
[12/07 21:34:58    175s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/07 21:34:58    175s] [NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1a Route ============
[12/07 21:34:58    175s] (I)      Usage: 15537 = (7390 H, 8147 V) = (0.05% H, 0.09% V) = (1.330e+04um H, 1.466e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1b Route ============
[12/07 21:34:58    175s] (I)      Usage: 15537 = (7390 H, 8147 V) = (0.05% H, 0.09% V) = (1.330e+04um H, 1.466e+04um V)
[12/07 21:34:58    175s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.796660e+04um
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1c Route ============
[12/07 21:34:58    175s] (I)      Usage: 15537 = (7390 H, 8147 V) = (0.05% H, 0.09% V) = (1.330e+04um H, 1.466e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1d Route ============
[12/07 21:34:58    175s] (I)      Usage: 15537 = (7390 H, 8147 V) = (0.05% H, 0.09% V) = (1.330e+04um H, 1.466e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1e Route ============
[12/07 21:34:58    175s] (I)      Usage: 15537 = (7390 H, 8147 V) = (0.05% H, 0.09% V) = (1.330e+04um H, 1.466e+04um V)
[12/07 21:34:58    175s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.796660e+04um
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1f Route ============
[12/07 21:34:58    175s] (I)      Usage: 15537 = (7390 H, 8147 V) = (0.05% H, 0.09% V) = (1.330e+04um H, 1.466e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1g Route ============
[12/07 21:34:58    175s] (I)      Usage: 15457 = (7325 H, 8132 V) = (0.05% H, 0.09% V) = (1.318e+04um H, 1.464e+04um V)
[12/07 21:34:58    175s] (I)      #Nets         : 8
[12/07 21:34:58    175s] (I)      #Relaxed nets : 8
[12/07 21:34:58    175s] (I)      Wire length   : 0
[12/07 21:34:58    175s] [NR-eGR] Create a new net group with 8 nets and layer range [2, 10]
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1h Route ============
[12/07 21:34:58    175s] (I)      Usage: 15457 = (7325 H, 8132 V) = (0.05% H, 0.09% V) = (1.318e+04um H, 1.464e+04um V)
[12/07 21:34:58    175s] (I)      total 2D Cap : 27656949 = (13910794 H, 13746155 V)
[12/07 21:34:58    175s] [NR-eGR] Layer group 5: route 8 net(s) in layer range [2, 10]
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1a Route ============
[12/07 21:34:58    175s] (I)      Usage: 17110 = (8178 H, 8932 V) = (0.06% H, 0.06% V) = (1.472e+04um H, 1.608e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1b Route ============
[12/07 21:34:58    175s] (I)      Usage: 17110 = (8178 H, 8932 V) = (0.06% H, 0.06% V) = (1.472e+04um H, 1.608e+04um V)
[12/07 21:34:58    175s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.079800e+04um
[12/07 21:34:58    175s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:34:58    175s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1c Route ============
[12/07 21:34:58    175s] (I)      Usage: 17110 = (8178 H, 8932 V) = (0.06% H, 0.06% V) = (1.472e+04um H, 1.608e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1d Route ============
[12/07 21:34:58    175s] (I)      Usage: 17110 = (8178 H, 8932 V) = (0.06% H, 0.06% V) = (1.472e+04um H, 1.608e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1e Route ============
[12/07 21:34:58    175s] (I)      Usage: 17110 = (8178 H, 8932 V) = (0.06% H, 0.06% V) = (1.472e+04um H, 1.608e+04um V)
[12/07 21:34:58    175s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.079800e+04um
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1f Route ============
[12/07 21:34:58    175s] (I)      Usage: 17110 = (8178 H, 8932 V) = (0.06% H, 0.06% V) = (1.472e+04um H, 1.608e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1g Route ============
[12/07 21:34:58    175s] (I)      Usage: 17107 = (8174 H, 8933 V) = (0.06% H, 0.06% V) = (1.471e+04um H, 1.608e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] (I)      ============  Phase 1h Route ============
[12/07 21:34:58    175s] (I)      Usage: 17107 = (8174 H, 8933 V) = (0.06% H, 0.06% V) = (1.471e+04um H, 1.608e+04um V)
[12/07 21:34:58    175s] (I)      
[12/07 21:34:58    175s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:34:58    175s] [NR-eGR]                        OverCon            
[12/07 21:34:58    175s] [NR-eGR]                         #Gcell     %Gcell
[12/07 21:34:58    175s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 21:34:58    175s] [NR-eGR] ----------------------------------------------
[12/07 21:34:58    175s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:58    175s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:58    175s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:58    175s] [NR-eGR]      M4 ( 4)         2( 0.00%)   ( 0.00%) 
[12/07 21:34:58    175s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:58    175s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:58    175s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:58    175s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:58    175s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:58    175s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 21:34:58    175s] [NR-eGR] ----------------------------------------------
[12/07 21:34:58    175s] [NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[12/07 21:34:58    175s] [NR-eGR] 
[12/07 21:34:58    175s] (I)      Finished Global Routing ( CPU: 0.70 sec, Real: 0.71 sec, Curr Mem: 2779.62 MB )
[12/07 21:34:58    175s] (I)      total 2D Cap : 28268778 = (14218329 H, 14050449 V)
[12/07 21:34:59    176s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:34:59    176s] (I)      ============= Track Assignment ============
[12/07 21:34:59    176s] (I)      Started Track Assignment (1T) ( Curr Mem: 2779.62 MB )
[12/07 21:34:59    176s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:34:59    176s] (I)      Run Multi-thread track assignment
[12/07 21:34:59    176s] (I)      Finished Track Assignment (1T) ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2779.62 MB )
[12/07 21:34:59    176s] (I)      Started Export ( Curr Mem: 2779.62 MB )
[12/07 21:34:59    176s] [NR-eGR]             Length (um)   Vias 
[12/07 21:34:59    176s] [NR-eGR] -------------------------------
[12/07 21:34:59    176s] [NR-eGR]  M1  (1H)             0  30328 
[12/07 21:34:59    176s] [NR-eGR]  M2  (2V)        116551  43191 
[12/07 21:34:59    176s] [NR-eGR]  M3  (3H)        163328   8444 
[12/07 21:34:59    176s] [NR-eGR]  M4  (4V)         66390   3796 
[12/07 21:34:59    176s] [NR-eGR]  M5  (5H)          5365   3384 
[12/07 21:34:59    176s] [NR-eGR]  M6  (6V)         14602   3911 
[12/07 21:34:59    176s] [NR-eGR]  M7  (7H)        248534   1331 
[12/07 21:34:59    176s] [NR-eGR]  M8  (8V)        343264      0 
[12/07 21:34:59    176s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:34:59    176s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:34:59    176s] [NR-eGR] -------------------------------
[12/07 21:34:59    176s] [NR-eGR]      Total       958034  94385 
[12/07 21:34:59    176s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:34:59    176s] [NR-eGR] Total half perimeter of net bounding box: 949046um
[12/07 21:34:59    176s] [NR-eGR] Total length: 958034um, number of vias: 94385
[12/07 21:34:59    176s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:34:59    176s] [NR-eGR] Total eGR-routed clock nets wire length: 24116um, number of vias: 9151
[12/07 21:34:59    176s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:34:59    176s] [NR-eGR] Report for selected net(s) only.
[12/07 21:34:59    176s] [NR-eGR]             Length (um)  Vias 
[12/07 21:34:59    176s] [NR-eGR] ------------------------------
[12/07 21:34:59    176s] [NR-eGR]  M1  (1H)             0  3399 
[12/07 21:34:59    176s] [NR-eGR]  M2  (2V)          2508  3803 
[12/07 21:34:59    176s] [NR-eGR]  M3  (3H)         11303  1909 
[12/07 21:34:59    176s] [NR-eGR]  M4  (4V)         10065    13 
[12/07 21:34:59    176s] [NR-eGR]  M5  (5H)             5    13 
[12/07 21:34:59    176s] [NR-eGR]  M6  (6V)             8    12 
[12/07 21:34:59    176s] [NR-eGR]  M7  (7H)           196     2 
[12/07 21:34:59    176s] [NR-eGR]  M8  (8V)            32     0 
[12/07 21:34:59    176s] [NR-eGR]  M9  (9H)             0     0 
[12/07 21:34:59    176s] [NR-eGR]  AP  (10V)            0     0 
[12/07 21:34:59    176s] [NR-eGR] ------------------------------
[12/07 21:34:59    176s] [NR-eGR]      Total        24116  9151 
[12/07 21:34:59    176s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:34:59    176s] [NR-eGR] Total half perimeter of net bounding box: 17857um
[12/07 21:34:59    176s] [NR-eGR] Total length: 24116um, number of vias: 9151
[12/07 21:34:59    176s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:34:59    176s] [NR-eGR] Total routed clock nets wire length: 24116um, number of vias: 9151
[12/07 21:34:59    176s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:34:59    176s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2779.62 MB )
[12/07 21:34:59    176s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.47 sec, Real: 2.47 sec, Curr Mem: 2690.62 MB )
[12/07 21:34:59    176s] (I)      ======================================= Runtime Summary =======================================
[12/07 21:34:59    176s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/07 21:34:59    176s] (I)      -----------------------------------------------------------------------------------------------
[12/07 21:34:59    176s] (I)       Early Global Route kernel                   100.00%  67.86 sec  70.33 sec  2.47 sec  2.47 sec 
[12/07 21:34:59    176s] (I)       +-Import and model                           49.50%  67.86 sec  69.09 sec  1.22 sec  1.22 sec 
[12/07 21:34:59    176s] (I)       | +-Create place DB                           0.88%  67.86 sec  67.88 sec  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)       | | +-Import place data                       0.87%  67.86 sec  67.88 sec  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)       | | | +-Read instances and placement          0.24%  67.86 sec  67.87 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | +-Read nets                             0.63%  67.87 sec  67.88 sec  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)       | +-Create route DB                          46.44%  67.88 sec  69.03 sec  1.15 sec  1.15 sec 
[12/07 21:34:59    176s] (I)       | | +-Import route data (1T)                 46.41%  67.88 sec  69.03 sec  1.15 sec  1.15 sec 
[12/07 21:34:59    176s] (I)       | | | +-Read blockages ( Layer 2-10 )        19.76%  67.89 sec  68.38 sec  0.49 sec  0.49 sec 
[12/07 21:34:59    176s] (I)       | | | | +-Read routing blockages              0.00%  67.89 sec  67.89 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | | +-Read instance blockages             0.06%  67.89 sec  67.89 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | | +-Read PG blockages                  19.67%  67.89 sec  68.37 sec  0.49 sec  0.49 sec 
[12/07 21:34:59    176s] (I)       | | | | +-Read clock blockages                0.00%  68.37 sec  68.37 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | | +-Read other blockages                0.00%  68.37 sec  68.38 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | | +-Read halo blockages                 0.01%  68.38 sec  68.38 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | | +-Read boundary cut boxes             0.00%  68.38 sec  68.38 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Read blackboxes                       0.00%  68.38 sec  68.38 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Read prerouted                        0.10%  68.38 sec  68.38 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Read unlegalized nets                 0.05%  68.38 sec  68.38 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Read nets                             0.01%  68.38 sec  68.38 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Set up via pillars                    0.00%  68.38 sec  68.38 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Initialize 3D grid graph              1.08%  68.38 sec  68.41 sec  0.03 sec  0.03 sec 
[12/07 21:34:59    176s] (I)       | | | +-Model blockage capacity              25.21%  68.41 sec  69.03 sec  0.62 sec  0.62 sec 
[12/07 21:34:59    176s] (I)       | | | | +-Initialize 3D capacity             23.69%  68.41 sec  68.99 sec  0.59 sec  0.59 sec 
[12/07 21:34:59    176s] (I)       | | | +-Move terms for access (1T)            0.05%  69.03 sec  69.03 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | +-Read aux data                             0.00%  69.03 sec  69.03 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | +-Others data preparation                   0.06%  69.03 sec  69.03 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | +-Create route kernel                       2.06%  69.03 sec  69.08 sec  0.05 sec  0.05 sec 
[12/07 21:34:59    176s] (I)       +-Global Routing                             28.54%  69.09 sec  69.79 sec  0.71 sec  0.70 sec 
[12/07 21:34:59    176s] (I)       | +-Initialization                            0.14%  69.09 sec  69.09 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | +-Net group 1                               5.98%  69.09 sec  69.24 sec  0.15 sec  0.15 sec 
[12/07 21:34:59    176s] (I)       | | +-Generate topology                       0.47%  69.09 sec  69.10 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1a                                0.51%  69.14 sec  69.16 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | +-Pattern routing (1T)                  0.17%  69.14 sec  69.15 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.29%  69.15 sec  69.16 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1b                                0.40%  69.16 sec  69.17 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | +-Monotonic routing (1T)                0.24%  69.16 sec  69.16 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1c                                0.45%  69.17 sec  69.18 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | +-Two level Routing                     0.45%  69.17 sec  69.18 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  69.17 sec  69.17 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  69.17 sec  69.18 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1d                                0.19%  69.18 sec  69.18 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Detoured routing (1T)                 0.19%  69.18 sec  69.18 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1e                                0.08%  69.18 sec  69.18 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Route legalization                    0.00%  69.18 sec  69.18 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1f                                0.00%  69.18 sec  69.18 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1g                                0.58%  69.18 sec  69.20 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | +-Post Routing                          0.57%  69.18 sec  69.20 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1h                                0.54%  69.20 sec  69.21 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | +-Post Routing                          0.54%  69.20 sec  69.21 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | +-Layer assignment (1T)                   0.96%  69.21 sec  69.24 sec  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)       | +-Net group 2                               4.54%  69.24 sec  69.35 sec  0.11 sec  0.11 sec 
[12/07 21:34:59    176s] (I)       | | +-Generate topology                       0.06%  69.24 sec  69.24 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1a                                0.41%  69.30 sec  69.31 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | +-Pattern routing (1T)                  0.13%  69.30 sec  69.30 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.26%  69.30 sec  69.31 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1b                                0.22%  69.31 sec  69.31 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | +-Monotonic routing (1T)                0.13%  69.31 sec  69.31 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1c                                0.44%  69.31 sec  69.32 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | +-Two level Routing                     0.44%  69.31 sec  69.32 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | | +-Two Level Routing (Regular)         0.12%  69.32 sec  69.32 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  69.32 sec  69.32 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1d                                0.60%  69.32 sec  69.34 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | +-Detoured routing (1T)                 0.59%  69.32 sec  69.34 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1e                                0.08%  69.34 sec  69.34 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Route legalization                    0.00%  69.34 sec  69.34 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1f                                0.00%  69.34 sec  69.34 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1g                                0.17%  69.34 sec  69.35 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Post Routing                          0.17%  69.34 sec  69.35 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1h                                0.13%  69.35 sec  69.35 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Post Routing                          0.12%  69.35 sec  69.35 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Layer assignment (1T)                   0.02%  69.35 sec  69.35 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | +-Net group 3                               3.50%  69.35 sec  69.44 sec  0.09 sec  0.09 sec 
[12/07 21:34:59    176s] (I)       | | +-Generate topology                       0.04%  69.35 sec  69.35 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1a                                0.14%  69.42 sec  69.42 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Pattern routing (1T)                  0.13%  69.42 sec  69.42 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1b                                0.08%  69.42 sec  69.43 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1c                                0.00%  69.43 sec  69.43 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1d                                0.00%  69.43 sec  69.43 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1e                                0.08%  69.43 sec  69.43 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Route legalization                    0.00%  69.43 sec  69.43 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1f                                0.00%  69.43 sec  69.43 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1g                                0.17%  69.43 sec  69.43 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Post Routing                          0.16%  69.43 sec  69.43 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1h                                0.13%  69.43 sec  69.44 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Post Routing                          0.12%  69.43 sec  69.44 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Layer assignment (1T)                   0.02%  69.44 sec  69.44 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | +-Net group 4                               4.28%  69.44 sec  69.54 sec  0.11 sec  0.11 sec 
[12/07 21:34:59    176s] (I)       | | +-Generate topology                       0.04%  69.44 sec  69.44 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1a                                0.14%  69.53 sec  69.53 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Pattern routing (1T)                  0.13%  69.53 sec  69.53 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1b                                0.08%  69.53 sec  69.53 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1c                                0.00%  69.53 sec  69.53 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1d                                0.00%  69.53 sec  69.53 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1e                                0.08%  69.53 sec  69.54 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Route legalization                    0.00%  69.53 sec  69.53 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1f                                0.00%  69.54 sec  69.54 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1g                                0.17%  69.54 sec  69.54 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Post Routing                          0.16%  69.54 sec  69.54 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1h                                0.13%  69.54 sec  69.54 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Post Routing                          0.12%  69.54 sec  69.54 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | +-Net group 5                               7.10%  69.54 sec  69.72 sec  0.18 sec  0.18 sec 
[12/07 21:34:59    176s] (I)       | | +-Generate topology                       0.00%  69.54 sec  69.54 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1a                                0.31%  69.64 sec  69.65 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | | +-Pattern routing (1T)                  0.13%  69.64 sec  69.65 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Add via demand to 2D                  0.17%  69.65 sec  69.65 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1b                                0.08%  69.65 sec  69.65 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1c                                0.00%  69.65 sec  69.65 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1d                                0.00%  69.65 sec  69.65 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1e                                0.08%  69.65 sec  69.66 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Route legalization                    0.00%  69.65 sec  69.65 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1f                                0.00%  69.66 sec  69.66 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1g                                0.13%  69.66 sec  69.66 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Post Routing                          0.12%  69.66 sec  69.66 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Phase 1h                                0.13%  69.66 sec  69.66 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | | +-Post Routing                          0.12%  69.66 sec  69.66 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Layer assignment (1T)                   0.10%  69.72 sec  69.72 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       +-Export 3D cong map                          8.30%  69.79 sec  70.00 sec  0.21 sec  0.20 sec 
[12/07 21:34:59    176s] (I)       | +-Export 2D cong map                        0.67%  69.98 sec  70.00 sec  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)       +-Extract Global 3D Wires                     0.01%  70.00 sec  70.00 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       +-Track Assignment (1T)                      11.72%  70.00 sec  70.29 sec  0.29 sec  0.29 sec 
[12/07 21:34:59    176s] (I)       | +-Initialization                            0.00%  70.00 sec  70.00 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | +-Track Assignment Kernel                  11.69%  70.00 sec  70.29 sec  0.29 sec  0.29 sec 
[12/07 21:34:59    176s] (I)       | +-Free Memory                               0.00%  70.29 sec  70.29 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       +-Export                                      1.47%  70.29 sec  70.32 sec  0.04 sec  0.04 sec 
[12/07 21:34:59    176s] (I)       | +-Export DB wires                           0.24%  70.29 sec  70.29 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | | +-Export all nets                         0.18%  70.29 sec  70.29 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | | +-Set wire vias                           0.04%  70.29 sec  70.29 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       | +-Report wirelength                         0.69%  70.29 sec  70.31 sec  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)       | +-Update net boxes                          0.52%  70.31 sec  70.32 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)       | +-Update timing                             0.00%  70.32 sec  70.32 sec  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)       +-Postprocess design                          0.24%  70.32 sec  70.33 sec  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)      ======================= Summary by functions ========================
[12/07 21:34:59    176s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:34:59    176s] (I)      ---------------------------------------------------------------------
[12/07 21:34:59    176s] (I)        0  Early Global Route kernel           100.00%  2.47 sec  2.47 sec 
[12/07 21:34:59    176s] (I)        1  Import and model                     49.50%  1.22 sec  1.22 sec 
[12/07 21:34:59    176s] (I)        1  Global Routing                       28.54%  0.71 sec  0.70 sec 
[12/07 21:34:59    176s] (I)        1  Track Assignment (1T)                11.72%  0.29 sec  0.29 sec 
[12/07 21:34:59    176s] (I)        1  Export 3D cong map                    8.30%  0.21 sec  0.20 sec 
[12/07 21:34:59    176s] (I)        1  Export                                1.47%  0.04 sec  0.04 sec 
[12/07 21:34:59    176s] (I)        1  Postprocess design                    0.24%  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        2  Create route DB                      46.44%  1.15 sec  1.15 sec 
[12/07 21:34:59    176s] (I)        2  Track Assignment Kernel              11.69%  0.29 sec  0.29 sec 
[12/07 21:34:59    176s] (I)        2  Net group 5                           7.10%  0.18 sec  0.18 sec 
[12/07 21:34:59    176s] (I)        2  Net group 1                           5.98%  0.15 sec  0.15 sec 
[12/07 21:34:59    176s] (I)        2  Net group 2                           4.54%  0.11 sec  0.11 sec 
[12/07 21:34:59    176s] (I)        2  Net group 4                           4.28%  0.11 sec  0.11 sec 
[12/07 21:34:59    176s] (I)        2  Net group 3                           3.50%  0.09 sec  0.09 sec 
[12/07 21:34:59    176s] (I)        2  Create route kernel                   2.06%  0.05 sec  0.05 sec 
[12/07 21:34:59    176s] (I)        2  Create place DB                       0.88%  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)        2  Report wirelength                     0.69%  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)        2  Export 2D cong map                    0.67%  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)        2  Update net boxes                      0.52%  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)        2  Export DB wires                       0.24%  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)        2  Initialization                        0.14%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        3  Import route data (1T)               46.41%  1.15 sec  1.15 sec 
[12/07 21:34:59    176s] (I)        3  Phase 1a                              1.51%  0.04 sec  0.04 sec 
[12/07 21:34:59    176s] (I)        3  Phase 1g                              1.21%  0.03 sec  0.03 sec 
[12/07 21:34:59    176s] (I)        3  Layer assignment (1T)                 1.10%  0.03 sec  0.03 sec 
[12/07 21:34:59    176s] (I)        3  Phase 1h                              1.05%  0.03 sec  0.03 sec 
[12/07 21:34:59    176s] (I)        3  Phase 1c                              0.89%  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)        3  Import place data                     0.87%  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)        3  Phase 1b                              0.87%  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)        3  Phase 1d                              0.79%  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)        3  Generate topology                     0.60%  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)        3  Phase 1e                              0.40%  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)        3  Export all nets                       0.18%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        3  Set wire vias                         0.04%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        3  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        4  Model blockage capacity              25.21%  0.62 sec  0.62 sec 
[12/07 21:34:59    176s] (I)        4  Read blockages ( Layer 2-10 )        19.76%  0.49 sec  0.49 sec 
[12/07 21:34:59    176s] (I)        4  Post Routing                          2.22%  0.05 sec  0.05 sec 
[12/07 21:34:59    176s] (I)        4  Initialize 3D grid graph              1.08%  0.03 sec  0.03 sec 
[12/07 21:34:59    176s] (I)        4  Two level Routing                     0.89%  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)        4  Detoured routing (1T)                 0.78%  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)        4  Pattern routing (1T)                  0.70%  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)        4  Read nets                             0.64%  0.02 sec  0.02 sec 
[12/07 21:34:59    176s] (I)        4  Pattern Routing Avoiding Blockages    0.55%  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)        4  Monotonic routing (1T)                0.38%  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)        4  Read instances and placement          0.24%  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)        4  Add via demand to 2D                  0.17%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        4  Read prerouted                        0.10%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        4  Move terms for access (1T)            0.05%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        5  Initialize 3D capacity               23.69%  0.59 sec  0.59 sec 
[12/07 21:34:59    176s] (I)        5  Read PG blockages                    19.67%  0.49 sec  0.49 sec 
[12/07 21:34:59    176s] (I)        5  Two Level Routing (Regular)           0.25%  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)        5  Two Level Routing (Strong)            0.25%  0.01 sec  0.01 sec 
[12/07 21:34:59    176s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:34:59    176s]       Early Global Route - eGR only step done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/07 21:34:59    176s]     Routing using eGR only done.
[12/07 21:34:59    176s] Net route status summary:
[12/07 21:34:59    176s]   Clock:       125 (unrouted=1, trialRouted=0, noStatus=0, routed=124, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:34:59    176s]   Non-clock: 20370 (unrouted=12393, trialRouted=7977, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12392, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:34:59    176s] 
[12/07 21:34:59    176s] CCOPT: Done with clock implementation routing.
[12/07 21:34:59    176s] 
[12/07 21:34:59    176s]   Clock implementation routing done.
[12/07 21:34:59    176s]   Fixed 124 wires.
[12/07 21:34:59    176s]   CCOpt: Starting congestion repair using flow wrapper...
[12/07 21:34:59    176s]     Congestion Repair...
[12/07 21:34:59    176s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:02:56.5/0:02:59.0 (1.0), mem = 2690.6M
[12/07 21:34:59    176s] Info: Disable timing driven in postCTS congRepair.
[12/07 21:34:59    176s] 
[12/07 21:34:59    176s] Starting congRepair ...
[12/07 21:34:59    176s] User Input Parameters:
[12/07 21:34:59    176s] - Congestion Driven    : On
[12/07 21:34:59    176s] - Timing Driven        : Off
[12/07 21:34:59    176s] - Area-Violation Based : On
[12/07 21:34:59    176s] - Start Rollback Level : -5
[12/07 21:34:59    176s] - Legalized            : On
[12/07 21:34:59    176s] - Window Based         : Off
[12/07 21:34:59    176s] - eDen incr mode       : Off
[12/07 21:34:59    176s] - Small incr mode      : Off
[12/07 21:34:59    176s] 
[12/07 21:34:59    176s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2690.6M, EPOCH TIME: 1733625299.402343
[12/07 21:34:59    176s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:2690.6M, EPOCH TIME: 1733625299.407396
[12/07 21:34:59    176s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2690.6M, EPOCH TIME: 1733625299.407449
[12/07 21:34:59    176s] Starting Early Global Route congestion estimation: mem = 2690.6M
[12/07 21:34:59    176s] (I)      ==================== Layers =====================
[12/07 21:34:59    176s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:59    176s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:34:59    176s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:59    176s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:34:59    176s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:34:59    176s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:34:59    176s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:34:59    176s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:34:59    176s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:34:59    176s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:34:59    176s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:34:59    176s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:34:59    176s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:34:59    176s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:34:59    176s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:34:59    176s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:34:59    176s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:34:59    176s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:34:59    176s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:34:59    176s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:34:59    176s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:34:59    176s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:34:59    176s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:34:59    176s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:59    176s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:34:59    176s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:34:59    176s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:34:59    176s] (I)      Started Import and model ( Curr Mem: 2690.62 MB )
[12/07 21:34:59    176s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:34:59    176s] (I)      == Non-default Options ==
[12/07 21:34:59    176s] (I)      Maximum routing layer                              : 10
[12/07 21:34:59    176s] (I)      Number of threads                                  : 1
[12/07 21:34:59    176s] (I)      Use non-blocking free Dbs wires                    : false
[12/07 21:34:59    176s] (I)      Method to set GCell size                           : row
[12/07 21:34:59    176s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:34:59    176s] (I)      Use row-based GCell size
[12/07 21:34:59    176s] (I)      Use row-based GCell align
[12/07 21:34:59    176s] (I)      layer 0 area = 168000
[12/07 21:34:59    176s] (I)      layer 1 area = 208000
[12/07 21:34:59    176s] (I)      layer 2 area = 208000
[12/07 21:34:59    176s] (I)      layer 3 area = 208000
[12/07 21:34:59    176s] (I)      layer 4 area = 208000
[12/07 21:34:59    176s] (I)      layer 5 area = 208000
[12/07 21:34:59    176s] (I)      layer 6 area = 208000
[12/07 21:34:59    176s] (I)      layer 7 area = 2259999
[12/07 21:34:59    176s] (I)      layer 8 area = 2259999
[12/07 21:34:59    176s] (I)      layer 9 area = 0
[12/07 21:34:59    176s] (I)      GCell unit size   : 3600
[12/07 21:34:59    176s] (I)      GCell multiplier  : 1
[12/07 21:34:59    176s] (I)      GCell row height  : 3600
[12/07 21:34:59    176s] (I)      Actual row height : 3600
[12/07 21:34:59    176s] (I)      GCell align ref   : 4000 4000
[12/07 21:34:59    176s] [NR-eGR] Track table information for default rule: 
[12/07 21:34:59    176s] [NR-eGR] M1 has single uniform track structure
[12/07 21:34:59    176s] [NR-eGR] M2 has single uniform track structure
[12/07 21:34:59    176s] [NR-eGR] M3 has single uniform track structure
[12/07 21:34:59    176s] [NR-eGR] M4 has single uniform track structure
[12/07 21:34:59    176s] [NR-eGR] M5 has single uniform track structure
[12/07 21:34:59    176s] [NR-eGR] M6 has single uniform track structure
[12/07 21:34:59    176s] [NR-eGR] M7 has single uniform track structure
[12/07 21:34:59    176s] [NR-eGR] M8 has single uniform track structure
[12/07 21:34:59    176s] [NR-eGR] M9 has single uniform track structure
[12/07 21:34:59    176s] [NR-eGR] AP has single uniform track structure
[12/07 21:34:59    176s] (I)      ================== Default via ==================
[12/07 21:34:59    176s] (I)      +---+--------------------+----------------------+
[12/07 21:34:59    176s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:34:59    176s] (I)      +---+--------------------+----------------------+
[12/07 21:34:59    176s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:34:59    176s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:34:59    176s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:34:59    176s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:34:59    176s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:34:59    176s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:34:59    176s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:34:59    176s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:34:59    176s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:34:59    176s] (I)      +---+--------------------+----------------------+
[12/07 21:34:59    176s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:34:59    176s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:34:59    176s] [NR-eGR] Read 0 clock shapes
[12/07 21:34:59    176s] [NR-eGR] Read 0 other shapes
[12/07 21:34:59    176s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:34:59    176s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:34:59    176s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:34:59    176s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:34:59    176s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:34:59    176s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:34:59    176s] [NR-eGR] #Other Blockages    : 0
[12/07 21:34:59    176s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:34:59    176s] [NR-eGR] Num Prerouted Nets = 124  Num Prerouted Wires = 9059
[12/07 21:34:59    176s] [NR-eGR] Read 8101 nets ( ignored 124 )
[12/07 21:34:59    176s] (I)      early_global_route_priority property id does not exist.
[12/07 21:34:59    176s] (I)      Read Num Blocks=2103780  Num Prerouted Wires=9059  Num CS=0
[12/07 21:34:59    176s] (I)      Layer 1 (V) : #blockages 501136 : #preroutes 4860
[12/07 21:34:59    176s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 3676
[12/07 21:34:59    176s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 485
[12/07 21:34:59    177s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 15
[12/07 21:35:00    177s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 14
[12/07 21:35:00    177s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 8
[12/07 21:35:00    177s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 1
[12/07 21:35:00    177s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:35:00    177s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:35:00    177s] (I)      Number of ignored nets                =    124
[12/07 21:35:00    177s] (I)      Number of connected nets              =      0
[12/07 21:35:00    177s] (I)      Number of fixed nets                  =    124.  Ignored: Yes
[12/07 21:35:00    177s] (I)      Number of clock nets                  =    124.  Ignored: No
[12/07 21:35:00    177s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:35:00    177s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:35:00    177s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:35:00    177s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:35:00    177s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:35:00    177s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:35:00    177s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:35:00    177s] (I)      Ndr track 0 does not exist
[12/07 21:35:00    177s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:35:00    177s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:35:00    177s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:35:00    177s] (I)      Site width          :   400  (dbu)
[12/07 21:35:00    177s] (I)      Row height          :  3600  (dbu)
[12/07 21:35:00    177s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:35:00    177s] (I)      GCell width         :  3600  (dbu)
[12/07 21:35:00    177s] (I)      GCell height        :  3600  (dbu)
[12/07 21:35:00    177s] (I)      Grid                :   834   834    10
[12/07 21:35:00    177s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:35:00    177s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:35:00    177s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:35:00    177s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:35:00    177s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:35:00    177s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:35:00    177s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:35:00    177s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:35:00    177s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:35:00    177s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:35:00    177s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:35:00    177s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:35:00    177s] (I)      --------------------------------------------------------
[12/07 21:35:00    177s] 
[12/07 21:35:00    177s] [NR-eGR] ============ Routing rule table ============
[12/07 21:35:00    177s] [NR-eGR] Rule id: 1  Nets: 7977
[12/07 21:35:00    177s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:35:00    177s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:35:00    177s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:35:00    177s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:35:00    177s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:35:00    177s] [NR-eGR] ========================================
[12/07 21:35:00    177s] [NR-eGR] 
[12/07 21:35:00    177s] (I)      =============== Blocked Tracks ===============
[12/07 21:35:00    177s] (I)      +-------+---------+----------+---------------+
[12/07 21:35:00    177s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:35:00    177s] (I)      +-------+---------+----------+---------------+
[12/07 21:35:00    177s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:35:00    177s] (I)      |     2 | 6255000 |  1876820 |        30.01% |
[12/07 21:35:00    177s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 21:35:00    177s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:35:00    177s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 21:35:00    177s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 21:35:00    177s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:35:00    177s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:35:00    177s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:35:00    177s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:35:00    177s] (I)      +-------+---------+----------+---------------+
[12/07 21:35:00    177s] (I)      Finished Import and model ( CPU: 0.76 sec, Real: 0.75 sec, Curr Mem: 2757.81 MB )
[12/07 21:35:00    177s] (I)      Reset routing kernel
[12/07 21:35:00    177s] (I)      Started Global Routing ( Curr Mem: 2757.81 MB )
[12/07 21:35:00    177s] (I)      totalPins=26929  totalGlobalPin=26369 (97.92%)
[12/07 21:35:00    177s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 21:35:00    177s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1a Route ============
[12/07 21:35:00    177s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:35:00    177s] (I)      Usage: 200758 = (10471 H, 190287 V) = (0.17% H, 12.17% V) = (1.885e+04um H, 3.425e+05um V)
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1b Route ============
[12/07 21:35:00    177s] (I)      Usage: 200770 = (10483 H, 190287 V) = (0.17% H, 12.17% V) = (1.887e+04um H, 3.425e+05um V)
[12/07 21:35:00    177s] (I)      Overflow of layer group 1: 0.00% H + 0.67% V. EstWL: 3.613860e+05um
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1c Route ============
[12/07 21:35:00    177s] (I)      Level2 Grid: 167 x 167
[12/07 21:35:00    177s] (I)      Usage: 200802 = (10515 H, 190287 V) = (0.17% H, 12.17% V) = (1.893e+04um H, 3.425e+05um V)
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1d Route ============
[12/07 21:35:00    177s] (I)      Usage: 200802 = (10515 H, 190287 V) = (0.17% H, 12.17% V) = (1.893e+04um H, 3.425e+05um V)
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1e Route ============
[12/07 21:35:00    177s] (I)      Usage: 200802 = (10515 H, 190287 V) = (0.17% H, 12.17% V) = (1.893e+04um H, 3.425e+05um V)
[12/07 21:35:00    177s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.614436e+05um
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1l Route ============
[12/07 21:35:00    177s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/07 21:35:00    177s] [NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1a Route ============
[12/07 21:35:00    177s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/07 21:35:00    177s] (I)      Usage: 330532 = (133948 H, 196584 V) = (2.14% H, 4.91% V) = (2.411e+05um H, 3.539e+05um V)
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1b Route ============
[12/07 21:35:00    177s] (I)      Usage: 330531 = (133948 H, 196583 V) = (2.14% H, 4.91% V) = (2.411e+05um H, 3.538e+05um V)
[12/07 21:35:00    177s] (I)      Overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.949558e+05um
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1c Route ============
[12/07 21:35:00    177s] (I)      Level2 Grid: 167 x 167
[12/07 21:35:00    177s] (I)      Usage: 330545 = (133962 H, 196583 V) = (2.14% H, 4.91% V) = (2.411e+05um H, 3.538e+05um V)
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1d Route ============
[12/07 21:35:00    177s] (I)      Usage: 330545 = (133962 H, 196583 V) = (2.14% H, 4.91% V) = (2.411e+05um H, 3.538e+05um V)
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1e Route ============
[12/07 21:35:00    177s] (I)      Usage: 330545 = (133962 H, 196583 V) = (2.14% H, 4.91% V) = (2.411e+05um H, 3.538e+05um V)
[12/07 21:35:00    177s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.949810e+05um
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1l Route ============
[12/07 21:35:00    177s] (I)      total 2D Cap : 34341775 = (17412463 H, 16929312 V)
[12/07 21:35:00    177s] [NR-eGR] Layer group 3: route 6793 net(s) in layer range [2, 10]
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1a Route ============
[12/07 21:35:00    177s] (I)      Usage: 518983 = (225768 H, 293215 V) = (1.30% H, 1.73% V) = (4.064e+05um H, 5.278e+05um V)
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1b Route ============
[12/07 21:35:00    177s] (I)      Usage: 518983 = (225768 H, 293215 V) = (1.30% H, 1.73% V) = (4.064e+05um H, 5.278e+05um V)
[12/07 21:35:00    177s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.341694e+05um
[12/07 21:35:00    177s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:35:00    177s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1c Route ============
[12/07 21:35:00    177s] (I)      Usage: 518983 = (225768 H, 293215 V) = (1.30% H, 1.73% V) = (4.064e+05um H, 5.278e+05um V)
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1d Route ============
[12/07 21:35:00    177s] (I)      Usage: 518983 = (225768 H, 293215 V) = (1.30% H, 1.73% V) = (4.064e+05um H, 5.278e+05um V)
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1e Route ============
[12/07 21:35:00    177s] (I)      Usage: 518983 = (225768 H, 293215 V) = (1.30% H, 1.73% V) = (4.064e+05um H, 5.278e+05um V)
[12/07 21:35:00    177s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.341694e+05um
[12/07 21:35:00    177s] (I)      
[12/07 21:35:00    177s] (I)      ============  Phase 1l Route ============
[12/07 21:35:00    177s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 21:35:00    177s] (I)      Layer  2:    5557918     75490         3       64800     6187698    ( 1.04%) 
[12/07 21:35:00    177s] (I)      Layer  3:    5717469    102462         7           0     6252498    ( 0.00%) 
[12/07 21:35:00    177s] (I)      Layer  4:    5655432     54494         1           0     6252498    ( 0.00%) 
[12/07 21:35:00    178s] (I)      Layer  5:    4127728      7920        42           0     6252498    ( 0.00%) 
[12/07 21:35:00    178s] (I)      Layer  6:    4332235     12323        29           0     6252498    ( 0.00%) 
[12/07 21:35:00    178s] (I)      Layer  7:    6246667    146188         0           0     6252498    ( 0.00%) 
[12/07 21:35:00    178s] (I)      Layer  8:    1561875    190698       131           0     1563124    ( 0.00%) 
[12/07 21:35:00    178s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/07 21:35:00    178s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 21:35:00    178s] (I)      Total:      34952789    589575       213      204128    40629491    ( 0.50%) 
[12/07 21:35:00    178s] (I)      
[12/07 21:35:00    178s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:35:00    178s] [NR-eGR]                        OverCon           OverCon            
[12/07 21:35:00    178s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/07 21:35:00    178s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/07 21:35:00    178s] [NR-eGR] ---------------------------------------------------------------
[12/07 21:35:00    178s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:00    178s] [NR-eGR]      M2 ( 2)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:00    178s] [NR-eGR]      M3 ( 3)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:00    178s] [NR-eGR]      M4 ( 4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:00    178s] [NR-eGR]      M5 ( 5)        42( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/07 21:35:00    178s] [NR-eGR]      M6 ( 6)        29( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:00    178s] [NR-eGR]      M7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:00    178s] [NR-eGR]      M8 ( 8)       131( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/07 21:35:00    178s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:00    178s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:00    178s] [NR-eGR] ---------------------------------------------------------------
[12/07 21:35:00    178s] [NR-eGR]        Total       213( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:00    178s] [NR-eGR] 
[12/07 21:35:00    178s] (I)      Finished Global Routing ( CPU: 0.83 sec, Real: 0.81 sec, Curr Mem: 2763.12 MB )
[12/07 21:35:01    178s] (I)      total 2D Cap : 35028777 = (17696835 H, 17331942 V)
[12/07 21:35:01    178s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:35:01    178s] Early Global Route congestion estimation runtime: 1.76 seconds, mem = 2763.1M
[12/07 21:35:01    178s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.795, REAL:1.762, MEM:2763.1M, EPOCH TIME: 1733625301.169119
[12/07 21:35:01    178s] OPERPROF: Starting HotSpotCal at level 1, MEM:2763.1M, EPOCH TIME: 1733625301.169155
[12/07 21:35:01    178s] [hotspot] +------------+---------------+---------------+
[12/07 21:35:01    178s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 21:35:01    178s] [hotspot] +------------+---------------+---------------+
[12/07 21:35:01    178s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 21:35:01    178s] [hotspot] +------------+---------------+---------------+
[12/07 21:35:01    178s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:35:01    178s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 21:35:01    178s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.025, REAL:0.025, MEM:2763.1M, EPOCH TIME: 1733625301.194419
[12/07 21:35:01    178s] Skipped repairing congestion.
[12/07 21:35:01    178s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2763.1M, EPOCH TIME: 1733625301.194534
[12/07 21:35:01    178s] Starting Early Global Route wiring: mem = 2763.1M
[12/07 21:35:01    178s] (I)      ============= Track Assignment ============
[12/07 21:35:01    178s] (I)      Started Track Assignment (1T) ( Curr Mem: 2763.12 MB )
[12/07 21:35:01    178s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:35:01    178s] (I)      Run Multi-thread track assignment
[12/07 21:35:01    178s] (I)      Finished Track Assignment (1T) ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2769.09 MB )
[12/07 21:35:01    178s] (I)      Started Export ( Curr Mem: 2769.09 MB )
[12/07 21:35:01    178s] [NR-eGR]             Length (um)   Vias 
[12/07 21:35:01    178s] [NR-eGR] -------------------------------
[12/07 21:35:01    178s] [NR-eGR]  M1  (1H)             0  30328 
[12/07 21:35:01    178s] [NR-eGR]  M2  (2V)        108266  42550 
[12/07 21:35:01    178s] [NR-eGR]  M3  (3H)        155354   9493 
[12/07 21:35:01    178s] [NR-eGR]  M4  (4V)         72903   4625 
[12/07 21:35:01    178s] [NR-eGR]  M5  (5H)          8538   3786 
[12/07 21:35:01    178s] [NR-eGR]  M6  (6V)         18327   4265 
[12/07 21:35:01    178s] [NR-eGR]  M7  (7H)        256619   1353 
[12/07 21:35:01    178s] [NR-eGR]  M8  (8V)        343192      0 
[12/07 21:35:01    178s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:35:01    178s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:35:01    178s] [NR-eGR] -------------------------------
[12/07 21:35:01    178s] [NR-eGR]      Total       963199  96400 
[12/07 21:35:01    178s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:01    178s] [NR-eGR] Total half perimeter of net bounding box: 949046um
[12/07 21:35:01    178s] [NR-eGR] Total length: 963199um, number of vias: 96400
[12/07 21:35:01    178s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:01    178s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/07 21:35:01    178s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:01    178s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2769.09 MB )
[12/07 21:35:01    178s] Early Global Route wiring runtime: 0.39 seconds, mem = 2687.1M
[12/07 21:35:01    178s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.387, REAL:0.388, MEM:2687.1M, EPOCH TIME: 1733625301.582252
[12/07 21:35:01    178s] Tdgp not successfully inited but do clear! skip clearing
[12/07 21:35:01    178s] End of congRepair (cpu=0:00:02.2, real=0:00:02.0)
[12/07 21:35:01    178s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:02:58.7/0:03:01.2 (1.0), mem = 2687.1M
[12/07 21:35:01    178s] 
[12/07 21:35:01    178s] =============================================================================================
[12/07 21:35:01    178s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.17-s075_1
[12/07 21:35:01    178s] =============================================================================================
[12/07 21:35:01    178s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:35:01    178s] ---------------------------------------------------------------------------------------------
[12/07 21:35:01    178s] [ MISC                   ]          0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/07 21:35:01    178s] ---------------------------------------------------------------------------------------------
[12/07 21:35:01    178s]  IncrReplace #1 TOTAL               0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/07 21:35:01    178s] ---------------------------------------------------------------------------------------------
[12/07 21:35:01    178s] 
[12/07 21:35:01    178s]     Congestion Repair done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/07 21:35:01    178s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/07 21:35:01    178s] OPERPROF: Starting DPlace-Init at level 1, MEM:2687.1M, EPOCH TIME: 1733625301.604443
[12/07 21:35:01    178s] Processing tracks to init pin-track alignment.
[12/07 21:35:01    178s] z: 2, totalTracks: 1
[12/07 21:35:01    178s] z: 4, totalTracks: 1
[12/07 21:35:01    178s] z: 6, totalTracks: 1
[12/07 21:35:01    178s] z: 8, totalTracks: 1
[12/07 21:35:01    178s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:35:01    178s] All LLGs are deleted
[12/07 21:35:01    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:01    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:01    178s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2687.1M, EPOCH TIME: 1733625301.612759
[12/07 21:35:01    178s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2687.1M, EPOCH TIME: 1733625301.613044
[12/07 21:35:01    178s] # Building torus_bp_D_W32 llgBox search-tree.
[12/07 21:35:01    178s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:35:01    178s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2687.1M, EPOCH TIME: 1733625301.614643
[12/07 21:35:01    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:01    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:01    178s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2687.1M, EPOCH TIME: 1733625301.615071
[12/07 21:35:01    178s] Max number of tech site patterns supported in site array is 256.
[12/07 21:35:01    178s] Core basic site is core
[12/07 21:35:01    178s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:35:01    178s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2687.1M, EPOCH TIME: 1733625301.628789
[12/07 21:35:01    178s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 21:35:01    178s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:35:01    178s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.158, REAL:0.158, MEM:2687.1M, EPOCH TIME: 1733625301.786985
[12/07 21:35:01    178s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:35:01    178s] SiteArray: use 31,911,936 bytes
[12/07 21:35:01    178s] SiteArray: current memory after site array memory allocation 2717.5M
[12/07 21:35:01    178s] SiteArray: FP blocked sites are writable
[12/07 21:35:01    178s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:35:01    178s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2717.5M, EPOCH TIME: 1733625301.848149
[12/07 21:35:03    180s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.572, REAL:1.574, MEM:2717.5M, EPOCH TIME: 1733625303.422558
[12/07 21:35:03    180s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:35:03    180s] Atter site array init, number of instance map data is 0.
[12/07 21:35:03    180s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.857, REAL:1.861, MEM:2717.5M, EPOCH TIME: 1733625303.475830
[12/07 21:35:03    180s] 
[12/07 21:35:03    180s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:35:03    180s] OPERPROF:     Starting CMU at level 3, MEM:2717.5M, EPOCH TIME: 1733625303.506798
[12/07 21:35:03    180s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2717.5M, EPOCH TIME: 1733625303.508113
[12/07 21:35:03    180s] 
[12/07 21:35:03    180s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:35:03    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.900, REAL:1.904, MEM:2717.5M, EPOCH TIME: 1733625303.518432
[12/07 21:35:03    180s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2717.5M, EPOCH TIME: 1733625303.518478
[12/07 21:35:03    180s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2717.5M, EPOCH TIME: 1733625303.518845
[12/07 21:35:03    180s] [CPU] DPlace-Init (cpu=0:00:01.9, real=0:00:02.0, mem=2717.5MB).
[12/07 21:35:03    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.920, REAL:1.924, MEM:2717.5M, EPOCH TIME: 1733625303.527980
[12/07 21:35:03    180s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.9 real=0:00:06.9)
[12/07 21:35:03    180s]   Leaving CCOpt scope - extractRC...
[12/07 21:35:03    180s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/07 21:35:03    180s] Extraction called for design 'torus_bp_D_W32' of instances=7478 and nets=20495 using extraction engine 'preRoute' .
[12/07 21:35:03    180s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:35:03    180s] Type 'man IMPEXT-3530' for more detail.
[12/07 21:35:03    180s] PreRoute RC Extraction called for design torus_bp_D_W32.
[12/07 21:35:03    180s] RC Extraction called in multi-corner(1) mode.
[12/07 21:35:03    180s] RCMode: PreRoute
[12/07 21:35:03    180s]       RC Corner Indexes            0   
[12/07 21:35:03    180s] Capacitance Scaling Factor   : 1.00000 
[12/07 21:35:03    180s] Resistance Scaling Factor    : 1.00000 
[12/07 21:35:03    180s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 21:35:03    180s] Clock Res. Scaling Factor    : 1.00000 
[12/07 21:35:03    180s] Shrink Factor                : 1.00000
[12/07 21:35:03    180s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 21:35:03    180s] Using capacitance table file ...
[12/07 21:35:03    180s] 
[12/07 21:35:03    180s] Trim Metal Layers:
[12/07 21:35:03    180s] LayerId::1 widthSet size::4
[12/07 21:35:03    180s] LayerId::2 widthSet size::4
[12/07 21:35:03    180s] LayerId::3 widthSet size::4
[12/07 21:35:03    180s] LayerId::4 widthSet size::4
[12/07 21:35:03    180s] LayerId::5 widthSet size::4
[12/07 21:35:03    180s] LayerId::6 widthSet size::4
[12/07 21:35:03    180s] LayerId::7 widthSet size::4
[12/07 21:35:03    180s] LayerId::8 widthSet size::4
[12/07 21:35:03    180s] LayerId::9 widthSet size::4
[12/07 21:35:03    180s] LayerId::10 widthSet size::2
[12/07 21:35:03    180s] Updating RC grid for preRoute extraction ...
[12/07 21:35:03    180s] eee: pegSigSF::1.070000
[12/07 21:35:03    180s] Initializing multi-corner capacitance tables ... 
[12/07 21:35:03    180s] Initializing multi-corner resistance tables ...
[12/07 21:35:03    180s] eee: l::1 avDens::0.110518 usedTrk::70004.888911 availTrk::633423.495712 sigTrk::70004.888911
[12/07 21:35:03    180s] eee: l::2 avDens::0.042086 usedTrk::6015.744441 availTrk::142938.312594 sigTrk::6015.744441
[12/07 21:35:03    180s] eee: l::3 avDens::0.045497 usedTrk::8656.255550 availTrk::190260.000000 sigTrk::8656.255550
[12/07 21:35:03    180s] eee: l::4 avDens::0.032865 usedTrk::4052.211392 availTrk::123300.000000 sigTrk::4052.211392
[12/07 21:35:03    180s] eee: l::5 avDens::0.002563 usedTrk::1627.822258 availTrk::635040.000000 sigTrk::1627.822258
[12/07 21:35:03    180s] eee: l::6 avDens::0.003420 usedTrk::2171.922537 availTrk::635040.000000 sigTrk::2171.922537
[12/07 21:35:03    180s] eee: l::7 avDens::0.052819 usedTrk::14365.655571 availTrk::271980.000000 sigTrk::14365.655571
[12/07 21:35:03    180s] eee: l::8 avDens::0.280057 usedTrk::19067.711115 availTrk::68085.000000 sigTrk::19067.711115
[12/07 21:35:03    180s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:03    180s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:03    180s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:35:03    180s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.375793 uaWl=0.366067 uaWlH=0.100054 aWlH=0.633932 lMod=0 pMax=0.810600 pMod=83 wcR=0.693800 newSi=0.182200 wHLS=3.105065 siPrev=0 viaL=0.000000 crit=0.913710 shortMod=4.568549 fMod=0.228427 
[12/07 21:35:03    181s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2717.527M)
[12/07 21:35:03    181s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/07 21:35:03    181s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 21:35:03    181s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:35:03    181s] End AAE Lib Interpolated Model. (MEM=2717.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:35:04    181s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:04    181s]   Clock DAG stats after clustering cong repair call:
[12/07 21:35:04    181s]     cell counts      : b=124, i=0, icg=0, dcg=0, l=0, total=124
[12/07 21:35:04    181s]     sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:04    181s]     misc counts      : r=1, pp=0
[12/07 21:35:04    181s]     cell areas       : b=397.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[12/07 21:35:04    181s]     cell capacitance : b=0.223pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.223pF
[12/07 21:35:04    181s]     sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:04    181s]     wire capacitance : top=0.000pF, trunk=1.009pF, leaf=1.951pF, total=2.959pF
[12/07 21:35:04    181s]     wire lengths     : top=0.000um, trunk=9008.016um, leaf=14998.975um, total=24006.991um
[12/07 21:35:04    181s]     hp wire lengths  : top=0.000um, trunk=8654.600um, leaf=9170.600um, total=17825.200um
[12/07 21:35:04    181s]   Clock DAG net violations after clustering cong repair call:
[12/07 21:35:04    181s]     Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.003ns
[12/07 21:35:04    181s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/07 21:35:04    181s]     Trunk : target=0.133ns count=38 avg=0.076ns sd=0.025ns min=0.004ns max=0.135ns {24 <= 0.080ns, 11 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 0 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:04    181s]     Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.134ns {2 <= 0.080ns, 39 <= 0.106ns, 29 <= 0.120ns, 8 <= 0.126ns, 8 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:04    181s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/07 21:35:04    181s]      Bufs: CKBD4: 120 CKBD2: 4 
[12/07 21:35:04    181s]   Clock DAG hash after clustering cong repair call: 5756120029174971043 10250225560899440374
[12/07 21:35:04    181s]   CTS services accumulated run-time stats after clustering cong repair call:
[12/07 21:35:04    181s]     delay calculator: calls=9876, total_wall_time=0.268s, mean_wall_time=0.027ms
[12/07 21:35:04    181s]     legalizer: calls=2371, total_wall_time=0.036s, mean_wall_time=0.015ms
[12/07 21:35:04    181s]     steiner router: calls=7375, total_wall_time=0.477s, mean_wall_time=0.065ms
[12/07 21:35:04    181s]   Primary reporting skew groups after clustering cong repair call:
[12/07 21:35:04    181s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.658, avg=0.607, sd=0.021], skew [0.087 vs 0.058*], 83.5% {0.579, 0.637} (wid=0.030 ws=0.023) (gid=0.632 gs=0.074)
[12/07 21:35:04    181s]         min path sink: ys[1].xs[3].torus_switch_xy/s0/s_d_r_reg[15]/CP
[12/07 21:35:04    181s]         max path sink: ys[2].xs[3].client_xy/i_y_r_reg[1]/CP
[12/07 21:35:04    181s]   Skew group summary after clustering cong repair call:
[12/07 21:35:04    181s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.658, avg=0.607, sd=0.021], skew [0.087 vs 0.058*], 83.5% {0.579, 0.637} (wid=0.030 ws=0.023) (gid=0.632 gs=0.074)
[12/07 21:35:04    181s]   CongRepair After Initial Clustering done. (took cpu=0:00:07.5 real=0:00:07.5)
[12/07 21:35:04    181s]   Stage::Clustering done. (took cpu=0:00:11.7 real=0:00:11.7)
[12/07 21:35:04    181s]   Stage::DRV Fixing...
[12/07 21:35:04    181s]   Fixing clock tree slew time and max cap violations...
[12/07 21:35:04    181s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 5756120029174971043 10250225560899440374
[12/07 21:35:04    181s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[12/07 21:35:04    181s]       delay calculator: calls=9876, total_wall_time=0.268s, mean_wall_time=0.027ms
[12/07 21:35:04    181s]       legalizer: calls=2371, total_wall_time=0.036s, mean_wall_time=0.015ms
[12/07 21:35:04    181s]       steiner router: calls=7375, total_wall_time=0.477s, mean_wall_time=0.065ms
[12/07 21:35:04    181s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:35:04    181s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/07 21:35:04    181s]       cell counts      : b=124, i=0, icg=0, dcg=0, l=0, total=124
[12/07 21:35:04    181s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:04    181s]       misc counts      : r=1, pp=0
[12/07 21:35:04    181s]       cell areas       : b=397.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[12/07 21:35:04    181s]       cell capacitance : b=0.223pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.223pF
[12/07 21:35:04    181s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:04    181s]       wire capacitance : top=0.000pF, trunk=1.010pF, leaf=1.949pF, total=2.959pF
[12/07 21:35:04    181s]       wire lengths     : top=0.000um, trunk=9042.516um, leaf=14988.175um, total=24030.691um
[12/07 21:35:04    181s]       hp wire lengths  : top=0.000um, trunk=8683.800um, leaf=9170.600um, total=17854.400um
[12/07 21:35:04    181s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/07 21:35:04    181s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/07 21:35:04    181s]       Trunk : target=0.133ns count=38 avg=0.076ns sd=0.025ns min=0.004ns max=0.133ns {23 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 1 <= 0.133ns}
[12/07 21:35:04    181s]       Leaf  : target=0.133ns count=87 avg=0.108ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 39 <= 0.106ns, 29 <= 0.120ns, 8 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:04    181s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/07 21:35:04    181s]        Bufs: CKBD4: 120 CKBD2: 4 
[12/07 21:35:04    181s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 4725634760953914288 106324972484228669
[12/07 21:35:04    181s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[12/07 21:35:04    181s]       delay calculator: calls=10034, total_wall_time=0.275s, mean_wall_time=0.027ms
[12/07 21:35:04    181s]       legalizer: calls=2394, total_wall_time=0.039s, mean_wall_time=0.016ms
[12/07 21:35:04    181s]       steiner router: calls=7427, total_wall_time=0.488s, mean_wall_time=0.066ms
[12/07 21:35:04    181s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/07 21:35:04    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.653], skew [0.083 vs 0.058*]
[12/07 21:35:04    181s]           min path sink: ys[1].xs[3].torus_switch_xy/s0/s_d_r_reg[15]/CP
[12/07 21:35:04    181s]           max path sink: ys[2].xs[3].client_xy/i_y_r_reg[1]/CP
[12/07 21:35:04    181s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/07 21:35:04    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.653], skew [0.083 vs 0.058*]
[12/07 21:35:04    181s]     Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:04    181s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:04    181s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/07 21:35:04    181s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 4725634760953914288 106324972484228669
[12/07 21:35:04    181s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 21:35:04    181s]       delay calculator: calls=10034, total_wall_time=0.275s, mean_wall_time=0.027ms
[12/07 21:35:04    181s]       legalizer: calls=2394, total_wall_time=0.039s, mean_wall_time=0.016ms
[12/07 21:35:04    181s]       steiner router: calls=7427, total_wall_time=0.488s, mean_wall_time=0.066ms
[12/07 21:35:04    181s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:35:04    181s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 21:35:04    181s]       cell counts      : b=124, i=0, icg=0, dcg=0, l=0, total=124
[12/07 21:35:04    181s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:04    181s]       misc counts      : r=1, pp=0
[12/07 21:35:04    181s]       cell areas       : b=397.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[12/07 21:35:04    181s]       cell capacitance : b=0.223pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.223pF
[12/07 21:35:04    181s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:04    181s]       wire capacitance : top=0.000pF, trunk=1.010pF, leaf=1.949pF, total=2.959pF
[12/07 21:35:04    181s]       wire lengths     : top=0.000um, trunk=9042.516um, leaf=14988.175um, total=24030.691um
[12/07 21:35:04    181s]       hp wire lengths  : top=0.000um, trunk=8683.800um, leaf=9170.600um, total=17854.400um
[12/07 21:35:04    181s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/07 21:35:04    181s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 21:35:04    181s]       Trunk : target=0.133ns count=38 avg=0.076ns sd=0.025ns min=0.004ns max=0.133ns {23 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 1 <= 0.133ns}
[12/07 21:35:04    181s]       Leaf  : target=0.133ns count=87 avg=0.108ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 39 <= 0.106ns, 29 <= 0.120ns, 8 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:04    181s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/07 21:35:04    181s]        Bufs: CKBD4: 120 CKBD2: 4 
[12/07 21:35:04    181s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 4725634760953914288 106324972484228669
[12/07 21:35:04    181s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 21:35:04    181s]       delay calculator: calls=10034, total_wall_time=0.275s, mean_wall_time=0.027ms
[12/07 21:35:04    181s]       legalizer: calls=2394, total_wall_time=0.039s, mean_wall_time=0.016ms
[12/07 21:35:04    181s]       steiner router: calls=7427, total_wall_time=0.488s, mean_wall_time=0.066ms
[12/07 21:35:04    181s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 21:35:04    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.653, avg=0.606, sd=0.019], skew [0.083 vs 0.058*], 88% {0.582, 0.640} (wid=0.030 ws=0.023) (gid=0.629 gs=0.070)
[12/07 21:35:04    181s]           min path sink: ys[1].xs[3].torus_switch_xy/s0/s_d_r_reg[15]/CP
[12/07 21:35:04    181s]           max path sink: ys[2].xs[3].client_xy/i_y_r_reg[1]/CP
[12/07 21:35:04    181s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/07 21:35:04    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.653, avg=0.606, sd=0.019], skew [0.083 vs 0.058*], 88% {0.582, 0.640} (wid=0.030 ws=0.023) (gid=0.629 gs=0.070)
[12/07 21:35:04    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:04    181s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:04    181s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:35:04    181s]   Stage::Insertion Delay Reduction...
[12/07 21:35:04    181s]   Removing unnecessary root buffering...
[12/07 21:35:04    181s]     Clock DAG hash before 'Removing unnecessary root buffering': 4725634760953914288 106324972484228669
[12/07 21:35:04    181s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[12/07 21:35:04    181s]       delay calculator: calls=10034, total_wall_time=0.275s, mean_wall_time=0.027ms
[12/07 21:35:04    181s]       legalizer: calls=2394, total_wall_time=0.039s, mean_wall_time=0.016ms
[12/07 21:35:04    181s]       steiner router: calls=7427, total_wall_time=0.488s, mean_wall_time=0.066ms
[12/07 21:35:04    181s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/07 21:35:04    181s]       cell counts      : b=124, i=0, icg=0, dcg=0, l=0, total=124
[12/07 21:35:04    181s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:04    181s]       misc counts      : r=1, pp=0
[12/07 21:35:04    181s]       cell areas       : b=397.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[12/07 21:35:04    181s]       cell capacitance : b=0.223pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.223pF
[12/07 21:35:04    181s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:04    181s]       wire capacitance : top=0.000pF, trunk=1.010pF, leaf=1.949pF, total=2.959pF
[12/07 21:35:04    181s]       wire lengths     : top=0.000um, trunk=9042.516um, leaf=14988.175um, total=24030.691um
[12/07 21:35:04    181s]       hp wire lengths  : top=0.000um, trunk=8683.800um, leaf=9170.600um, total=17854.400um
[12/07 21:35:04    181s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/07 21:35:04    181s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/07 21:35:04    181s]       Trunk : target=0.133ns count=38 avg=0.076ns sd=0.025ns min=0.004ns max=0.133ns {23 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 1 <= 0.133ns}
[12/07 21:35:04    181s]       Leaf  : target=0.133ns count=87 avg=0.108ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 39 <= 0.106ns, 29 <= 0.120ns, 8 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:04    181s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/07 21:35:04    181s]        Bufs: CKBD4: 120 CKBD2: 4 
[12/07 21:35:04    181s]     Clock DAG hash after 'Removing unnecessary root buffering': 4725634760953914288 106324972484228669
[12/07 21:35:04    181s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[12/07 21:35:04    181s]       delay calculator: calls=10158, total_wall_time=0.279s, mean_wall_time=0.027ms
[12/07 21:35:04    181s]       legalizer: calls=2420, total_wall_time=0.040s, mean_wall_time=0.016ms
[12/07 21:35:04    181s]       steiner router: calls=7487, total_wall_time=0.506s, mean_wall_time=0.068ms
[12/07 21:35:04    181s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/07 21:35:04    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.653], skew [0.083 vs 0.058*]
[12/07 21:35:04    181s]           min path sink: ys[1].xs[3].torus_switch_xy/s0/s_d_r_reg[15]/CP
[12/07 21:35:04    181s]           max path sink: ys[2].xs[3].client_xy/i_y_r_reg[1]/CP
[12/07 21:35:04    181s]     Skew group summary after 'Removing unnecessary root buffering':
[12/07 21:35:04    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.653], skew [0.083 vs 0.058*]
[12/07 21:35:04    181s]     Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:04    181s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:04    181s]   Removing unconstrained drivers...
[12/07 21:35:04    181s]     Clock DAG hash before 'Removing unconstrained drivers': 4725634760953914288 106324972484228669
[12/07 21:35:04    181s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[12/07 21:35:04    181s]       delay calculator: calls=10158, total_wall_time=0.279s, mean_wall_time=0.027ms
[12/07 21:35:04    181s]       legalizer: calls=2420, total_wall_time=0.040s, mean_wall_time=0.016ms
[12/07 21:35:04    181s]       steiner router: calls=7487, total_wall_time=0.506s, mean_wall_time=0.068ms
[12/07 21:35:04    181s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/07 21:35:04    181s]       cell counts      : b=124, i=0, icg=0, dcg=0, l=0, total=124
[12/07 21:35:04    181s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:04    181s]       misc counts      : r=1, pp=0
[12/07 21:35:04    181s]       cell areas       : b=397.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[12/07 21:35:04    181s]       cell capacitance : b=0.223pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.223pF
[12/07 21:35:04    181s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:04    181s]       wire capacitance : top=0.000pF, trunk=1.010pF, leaf=1.949pF, total=2.959pF
[12/07 21:35:04    181s]       wire lengths     : top=0.000um, trunk=9042.516um, leaf=14988.175um, total=24030.691um
[12/07 21:35:04    181s]       hp wire lengths  : top=0.000um, trunk=8683.800um, leaf=9170.600um, total=17854.400um
[12/07 21:35:04    181s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/07 21:35:04    181s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/07 21:35:04    181s]       Trunk : target=0.133ns count=38 avg=0.076ns sd=0.025ns min=0.004ns max=0.133ns {23 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 1 <= 0.133ns}
[12/07 21:35:04    181s]       Leaf  : target=0.133ns count=87 avg=0.108ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 39 <= 0.106ns, 29 <= 0.120ns, 8 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:04    181s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/07 21:35:04    181s]        Bufs: CKBD4: 120 CKBD2: 4 
[12/07 21:35:04    181s]     Clock DAG hash after 'Removing unconstrained drivers': 4725634760953914288 106324972484228669
[12/07 21:35:04    181s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[12/07 21:35:04    181s]       delay calculator: calls=10158, total_wall_time=0.279s, mean_wall_time=0.027ms
[12/07 21:35:04    181s]       legalizer: calls=2420, total_wall_time=0.040s, mean_wall_time=0.016ms
[12/07 21:35:04    181s]       steiner router: calls=7487, total_wall_time=0.506s, mean_wall_time=0.068ms
[12/07 21:35:04    181s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/07 21:35:04    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.653], skew [0.083 vs 0.058*]
[12/07 21:35:04    181s]           min path sink: ys[1].xs[3].torus_switch_xy/s0/s_d_r_reg[15]/CP
[12/07 21:35:04    181s]           max path sink: ys[2].xs[3].client_xy/i_y_r_reg[1]/CP
[12/07 21:35:04    181s]     Skew group summary after 'Removing unconstrained drivers':
[12/07 21:35:04    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.653], skew [0.083 vs 0.058*]
[12/07 21:35:04    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:04    181s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:04    181s]   Reducing insertion delay 1...
[12/07 21:35:04    181s]     Clock DAG hash before 'Reducing insertion delay 1': 4725634760953914288 106324972484228669
[12/07 21:35:04    181s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[12/07 21:35:04    181s]       delay calculator: calls=10158, total_wall_time=0.279s, mean_wall_time=0.027ms
[12/07 21:35:04    181s]       legalizer: calls=2420, total_wall_time=0.040s, mean_wall_time=0.016ms
[12/07 21:35:04    181s]       steiner router: calls=7487, total_wall_time=0.506s, mean_wall_time=0.068ms
[12/07 21:35:04    181s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/07 21:35:04    181s]       cell counts      : b=124, i=0, icg=0, dcg=0, l=0, total=124
[12/07 21:35:04    181s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:04    181s]       misc counts      : r=1, pp=0
[12/07 21:35:04    181s]       cell areas       : b=397.440um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=397.440um^2
[12/07 21:35:04    181s]       cell capacitance : b=0.223pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.223pF
[12/07 21:35:04    181s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:04    181s]       wire capacitance : top=0.000pF, trunk=1.010pF, leaf=1.949pF, total=2.959pF
[12/07 21:35:04    181s]       wire lengths     : top=0.000um, trunk=9042.516um, leaf=14988.175um, total=24030.691um
[12/07 21:35:04    181s]       hp wire lengths  : top=0.000um, trunk=8683.800um, leaf=9170.600um, total=17854.400um
[12/07 21:35:04    181s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/07 21:35:04    181s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/07 21:35:04    181s]       Trunk : target=0.133ns count=38 avg=0.076ns sd=0.025ns min=0.004ns max=0.133ns {23 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 1 <= 0.126ns, 1 <= 0.133ns}
[12/07 21:35:04    181s]       Leaf  : target=0.133ns count=87 avg=0.108ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 39 <= 0.106ns, 29 <= 0.120ns, 8 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:04    181s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/07 21:35:04    181s]        Bufs: CKBD4: 120 CKBD2: 4 
[12/07 21:35:04    181s]     Clock DAG hash after 'Reducing insertion delay 1': 4725634760953914288 106324972484228669
[12/07 21:35:04    181s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[12/07 21:35:04    181s]       delay calculator: calls=10181, total_wall_time=0.280s, mean_wall_time=0.027ms
[12/07 21:35:04    181s]       legalizer: calls=2423, total_wall_time=0.040s, mean_wall_time=0.016ms
[12/07 21:35:04    181s]       steiner router: calls=7494, total_wall_time=0.508s, mean_wall_time=0.068ms
[12/07 21:35:04    181s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/07 21:35:04    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.653], skew [0.083 vs 0.058*]
[12/07 21:35:04    181s]           min path sink: ys[1].xs[3].torus_switch_xy/s0/s_d_r_reg[15]/CP
[12/07 21:35:04    181s]           max path sink: ys[2].xs[3].client_xy/i_y_r_reg[1]/CP
[12/07 21:35:04    181s]     Skew group summary after 'Reducing insertion delay 1':
[12/07 21:35:04    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.653], skew [0.083 vs 0.058*]
[12/07 21:35:04    181s]     Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:04    181s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:04    181s]   Removing longest path buffering...
[12/07 21:35:04    181s]     Clock DAG hash before 'Removing longest path buffering': 4725634760953914288 106324972484228669
[12/07 21:35:04    181s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[12/07 21:35:04    181s]       delay calculator: calls=10181, total_wall_time=0.280s, mean_wall_time=0.027ms
[12/07 21:35:04    181s]       legalizer: calls=2423, total_wall_time=0.040s, mean_wall_time=0.016ms
[12/07 21:35:04    181s]       steiner router: calls=7494, total_wall_time=0.508s, mean_wall_time=0.068ms
[12/07 21:35:04    181s]     Clock DAG stats after 'Removing longest path buffering':
[12/07 21:35:04    181s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:04    181s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:04    181s]       misc counts      : r=1, pp=0
[12/07 21:35:04    181s]       cell areas       : b=383.400um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=383.400um^2
[12/07 21:35:04    181s]       cell capacitance : b=0.215pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.215pF
[12/07 21:35:04    181s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:04    181s]       wire capacitance : top=0.000pF, trunk=1.030pF, leaf=1.951pF, total=2.981pF
[12/07 21:35:04    181s]       wire lengths     : top=0.000um, trunk=9262.415um, leaf=14998.576um, total=24260.991um
[12/07 21:35:04    181s]       hp wire lengths  : top=0.000um, trunk=8803.200um, leaf=9176.000um, total=17979.200um
[12/07 21:35:04    181s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/07 21:35:04    181s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/07 21:35:04    181s]       Trunk : target=0.133ns count=34 avg=0.087ns sd=0.031ns min=0.004ns max=0.133ns {14 <= 0.080ns, 12 <= 0.106ns, 1 <= 0.120ns, 3 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:04    181s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:04    181s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/07 21:35:04    181s]        Bufs: CKBD4: 115 CKBD2: 5 
[12/07 21:35:04    181s]     Clock DAG hash after 'Removing longest path buffering': 17627215681723020560 11473252915753414641
[12/07 21:35:04    181s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[12/07 21:35:04    181s]       delay calculator: calls=11377, total_wall_time=0.329s, mean_wall_time=0.029ms
[12/07 21:35:04    181s]       legalizer: calls=2578, total_wall_time=0.044s, mean_wall_time=0.017ms
[12/07 21:35:04    181s]       steiner router: calls=7844, total_wall_time=0.606s, mean_wall_time=0.077ms
[12/07 21:35:04    181s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/07 21:35:04    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.509, max=0.618], skew [0.108 vs 0.058*]
[12/07 21:35:04    182s]           min path sink: ys[1].xs[0].client_xy/i_d_r_reg[14]/CP
[12/07 21:35:04    182s]           max path sink: ys[2].xs[3].client_xy/i_y_r_reg[1]/CP
[12/07 21:35:04    182s]     Skew group summary after 'Removing longest path buffering':
[12/07 21:35:04    182s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.509, max=0.618], skew [0.108 vs 0.058*]
[12/07 21:35:04    182s]     Legalizer API calls during this step: 155 succeeded with high effort: 155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:04    182s]   Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 21:35:04    182s]   Reducing insertion delay 2...
[12/07 21:35:04    182s]     Clock DAG hash before 'Reducing insertion delay 2': 17627215681723020560 11473252915753414641
[12/07 21:35:04    182s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[12/07 21:35:04    182s]       delay calculator: calls=11377, total_wall_time=0.329s, mean_wall_time=0.029ms
[12/07 21:35:04    182s]       legalizer: calls=2578, total_wall_time=0.044s, mean_wall_time=0.017ms
[12/07 21:35:04    182s]       steiner router: calls=7844, total_wall_time=0.606s, mean_wall_time=0.077ms
[12/07 21:35:05    182s]     Path optimization required 772 stage delay updates 
[12/07 21:35:05    182s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/07 21:35:05    182s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:05    182s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:05    182s]       misc counts      : r=1, pp=0
[12/07 21:35:05    182s]       cell areas       : b=383.400um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=383.400um^2
[12/07 21:35:05    182s]       cell capacitance : b=0.215pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.215pF
[12/07 21:35:05    182s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:05    182s]       wire capacitance : top=0.000pF, trunk=1.029pF, leaf=1.951pF, total=2.980pF
[12/07 21:35:05    182s]       wire lengths     : top=0.000um, trunk=9256.414um, leaf=14998.776um, total=24255.190um
[12/07 21:35:05    182s]       hp wire lengths  : top=0.000um, trunk=8806.800um, leaf=9176.000um, total=17982.800um
[12/07 21:35:05    182s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/07 21:35:05    182s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/07 21:35:05    182s]       Trunk : target=0.133ns count=34 avg=0.087ns sd=0.031ns min=0.004ns max=0.133ns {14 <= 0.080ns, 11 <= 0.106ns, 2 <= 0.120ns, 3 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:05    182s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:05    182s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/07 21:35:05    182s]        Bufs: CKBD4: 115 CKBD2: 5 
[12/07 21:35:05    182s]     Clock DAG hash after 'Reducing insertion delay 2': 12706744575342793123 4571762611246198562
[12/07 21:35:05    182s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[12/07 21:35:05    182s]       delay calculator: calls=12938, total_wall_time=0.398s, mean_wall_time=0.031ms
[12/07 21:35:05    182s]       legalizer: calls=2894, total_wall_time=0.054s, mean_wall_time=0.019ms
[12/07 21:35:05    182s]       steiner router: calls=8616, total_wall_time=0.778s, mean_wall_time=0.090ms
[12/07 21:35:05    182s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/07 21:35:05    182s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.508, max=0.614, avg=0.583, sd=0.023], skew [0.106 vs 0.058*], 87.7% {0.552, 0.610} (wid=0.036 ws=0.029) (gid=0.597 gs=0.105)
[12/07 21:35:05    182s]           min path sink: ys[1].xs[0].client_xy/i_d_r_reg[14]/CP
[12/07 21:35:05    182s]           max path sink: ys[2].xs[3].client_xy/i_vc_r_reg[0]/CP
[12/07 21:35:05    182s]     Skew group summary after 'Reducing insertion delay 2':
[12/07 21:35:05    182s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.508, max=0.614, avg=0.583, sd=0.023], skew [0.106 vs 0.058*], 87.7% {0.552, 0.610} (wid=0.036 ws=0.029) (gid=0.597 gs=0.105)
[12/07 21:35:05    182s]     Legalizer API calls during this step: 316 succeeded with high effort: 316 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:05    182s]   Reducing insertion delay 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/07 21:35:05    182s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/07 21:35:05    182s]   CCOpt::Phase::Construction done. (took cpu=0:00:13.2 real=0:00:13.2)
[12/07 21:35:05    182s]   CCOpt::Phase::Implementation...
[12/07 21:35:05    182s]   Stage::Reducing Power...
[12/07 21:35:05    182s]   Improving clock tree routing...
[12/07 21:35:05    182s]     Clock DAG hash before 'Improving clock tree routing': 12706744575342793123 4571762611246198562
[12/07 21:35:05    182s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[12/07 21:35:05    182s]       delay calculator: calls=12938, total_wall_time=0.398s, mean_wall_time=0.031ms
[12/07 21:35:05    182s]       legalizer: calls=2894, total_wall_time=0.054s, mean_wall_time=0.019ms
[12/07 21:35:05    182s]       steiner router: calls=8616, total_wall_time=0.778s, mean_wall_time=0.090ms
[12/07 21:35:05    182s]     Iteration 1...
[12/07 21:35:05    182s]     Iteration 1 done.
[12/07 21:35:05    182s]     Clock DAG stats after 'Improving clock tree routing':
[12/07 21:35:05    182s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:05    182s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:05    182s]       misc counts      : r=1, pp=0
[12/07 21:35:05    182s]       cell areas       : b=383.400um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=383.400um^2
[12/07 21:35:05    182s]       cell capacitance : b=0.215pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.215pF
[12/07 21:35:05    182s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:05    182s]       wire capacitance : top=0.000pF, trunk=1.014pF, leaf=1.951pF, total=2.964pF
[12/07 21:35:05    182s]       wire lengths     : top=0.000um, trunk=9125.514um, leaf=14998.776um, total=24124.290um
[12/07 21:35:05    182s]       hp wire lengths  : top=0.000um, trunk=8672.000um, leaf=9176.000um, total=17848.000um
[12/07 21:35:05    182s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/07 21:35:05    182s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/07 21:35:05    182s]       Trunk : target=0.133ns count=34 avg=0.086ns sd=0.031ns min=0.004ns max=0.132ns {15 <= 0.080ns, 10 <= 0.106ns, 3 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:05    182s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:05    182s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/07 21:35:05    182s]        Bufs: CKBD4: 115 CKBD2: 5 
[12/07 21:35:05    182s]     Clock DAG hash after 'Improving clock tree routing': 2756034227513196612 7516750706814509469
[12/07 21:35:05    182s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[12/07 21:35:05    182s]       delay calculator: calls=13148, total_wall_time=0.406s, mean_wall_time=0.031ms
[12/07 21:35:05    182s]       legalizer: calls=3006, total_wall_time=0.057s, mean_wall_time=0.019ms
[12/07 21:35:05    182s]       steiner router: calls=8726, total_wall_time=0.801s, mean_wall_time=0.092ms
[12/07 21:35:05    182s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/07 21:35:05    182s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.508, max=0.614], skew [0.106 vs 0.058*]
[12/07 21:35:05    182s]           min path sink: ys[1].xs[0].client_xy/i_d_r_reg[14]/CP
[12/07 21:35:05    182s]           max path sink: ys[2].xs[3].client_xy/i_vc_r_reg[0]/CP
[12/07 21:35:05    182s]     Skew group summary after 'Improving clock tree routing':
[12/07 21:35:05    182s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.508, max=0.614], skew [0.106 vs 0.058*]
[12/07 21:35:05    182s]     Legalizer API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:05    182s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:05    182s]   Reducing clock tree power 1...
[12/07 21:35:05    182s]     Clock DAG hash before 'Reducing clock tree power 1': 2756034227513196612 7516750706814509469
[12/07 21:35:05    182s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[12/07 21:35:05    182s]       delay calculator: calls=13148, total_wall_time=0.406s, mean_wall_time=0.031ms
[12/07 21:35:05    182s]       legalizer: calls=3006, total_wall_time=0.057s, mean_wall_time=0.019ms
[12/07 21:35:05    182s]       steiner router: calls=8726, total_wall_time=0.801s, mean_wall_time=0.092ms
[12/07 21:35:05    182s]     Resizing gates: 
[12/07 21:35:05    182s]     Legalizer releasing space for clock trees
[12/07 21:35:05    182s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 21:35:05    183s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:05    183s]     100% 
[12/07 21:35:05    183s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/07 21:35:05    183s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:05    183s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:05    183s]       misc counts      : r=1, pp=0
[12/07 21:35:05    183s]       cell areas       : b=380.160um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=380.160um^2
[12/07 21:35:05    183s]       cell capacitance : b=0.212pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.212pF
[12/07 21:35:05    183s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:05    183s]       wire capacitance : top=0.000pF, trunk=1.014pF, leaf=1.951pF, total=2.964pF
[12/07 21:35:05    183s]       wire lengths     : top=0.000um, trunk=9124.715um, leaf=14998.776um, total=24123.490um
[12/07 21:35:05    183s]       hp wire lengths  : top=0.000um, trunk=8672.000um, leaf=9176.000um, total=17848.000um
[12/07 21:35:05    183s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/07 21:35:05    183s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/07 21:35:05    183s]       Trunk : target=0.133ns count=34 avg=0.089ns sd=0.030ns min=0.004ns max=0.132ns {13 <= 0.080ns, 11 <= 0.106ns, 4 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:05    183s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:05    183s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/07 21:35:05    183s]        Bufs: CKBD4: 112 CKBD2: 8 
[12/07 21:35:05    183s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 6242677090319180383 907421388985610942
[12/07 21:35:05    183s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[12/07 21:35:05    183s]       delay calculator: calls=13587, total_wall_time=0.422s, mean_wall_time=0.031ms
[12/07 21:35:05    183s]       legalizer: calls=3256, total_wall_time=0.060s, mean_wall_time=0.018ms
[12/07 21:35:05    183s]       steiner router: calls=8759, total_wall_time=0.806s, mean_wall_time=0.092ms
[12/07 21:35:05    183s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/07 21:35:05    183s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.524, max=0.613], skew [0.089 vs 0.058*]
[12/07 21:35:05    183s]           min path sink: ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]/CP
[12/07 21:35:05    183s]           max path sink: ys[2].xs[3].client_xy/i_vc_r_reg[0]/CP
[12/07 21:35:05    183s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/07 21:35:05    183s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.524, max=0.613], skew [0.089 vs 0.058*]
[12/07 21:35:05    183s]     Resizing gates: 
[12/07 21:35:05    183s]     Legalizer releasing space for clock trees
[12/07 21:35:05    183s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 21:35:06    183s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:06    183s]     100% 
[12/07 21:35:06    183s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/07 21:35:06    183s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:06    183s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:06    183s]       misc counts      : r=1, pp=0
[12/07 21:35:06    183s]       cell areas       : b=379.080um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=379.080um^2
[12/07 21:35:06    183s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:06    183s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:06    183s]       wire capacitance : top=0.000pF, trunk=1.014pF, leaf=1.951pF, total=2.964pF
[12/07 21:35:06    183s]       wire lengths     : top=0.000um, trunk=9124.514um, leaf=14998.776um, total=24123.290um
[12/07 21:35:06    183s]       hp wire lengths  : top=0.000um, trunk=8672.000um, leaf=9176.000um, total=17848.000um
[12/07 21:35:06    183s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/07 21:35:06    183s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/07 21:35:06    183s]       Trunk : target=0.133ns count=34 avg=0.091ns sd=0.030ns min=0.004ns max=0.132ns {13 <= 0.080ns, 10 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:06    183s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:06    183s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/07 21:35:06    183s]        Bufs: CKBD4: 111 CKBD2: 9 
[12/07 21:35:06    183s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 17866760247169364925 1612199651287232332
[12/07 21:35:06    183s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[12/07 21:35:06    183s]       delay calculator: calls=14016, total_wall_time=0.439s, mean_wall_time=0.031ms
[12/07 21:35:06    183s]       legalizer: calls=3504, total_wall_time=0.062s, mean_wall_time=0.018ms
[12/07 21:35:06    183s]       steiner router: calls=8789, total_wall_time=0.810s, mean_wall_time=0.092ms
[12/07 21:35:06    183s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/07 21:35:06    183s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.563, max=0.628], skew [0.065 vs 0.058*]
[12/07 21:35:06    183s]           min path sink: ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]/CP
[12/07 21:35:06    183s]           max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:06    183s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/07 21:35:06    183s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.563, max=0.628], skew [0.065 vs 0.058*]
[12/07 21:35:06    183s]     Resizing gates: 
[12/07 21:35:06    183s]     Legalizer releasing space for clock trees
[12/07 21:35:06    183s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 21:35:06    183s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:06    183s]     100% 
[12/07 21:35:06    183s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/07 21:35:06    183s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:06    183s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:06    183s]       misc counts      : r=1, pp=0
[12/07 21:35:06    183s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:06    183s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:06    183s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:06    183s]       wire capacitance : top=0.000pF, trunk=1.013pF, leaf=1.951pF, total=2.964pF
[12/07 21:35:06    183s]       wire lengths     : top=0.000um, trunk=9124.114um, leaf=14998.776um, total=24122.890um
[12/07 21:35:06    183s]       hp wire lengths  : top=0.000um, trunk=8672.000um, leaf=9176.000um, total=17848.000um
[12/07 21:35:06    183s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/07 21:35:06    183s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/07 21:35:06    183s]       Trunk : target=0.133ns count=34 avg=0.091ns sd=0.029ns min=0.004ns max=0.132ns {13 <= 0.080ns, 10 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:06    183s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:06    183s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/07 21:35:06    183s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:06    183s]     Clock DAG hash after 'Reducing clock tree power 1': 1659487444155785709 17358738264626167804
[12/07 21:35:06    183s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[12/07 21:35:06    183s]       delay calculator: calls=14437, total_wall_time=0.455s, mean_wall_time=0.031ms
[12/07 21:35:06    183s]       legalizer: calls=3751, total_wall_time=0.066s, mean_wall_time=0.017ms
[12/07 21:35:06    183s]       steiner router: calls=8815, total_wall_time=0.814s, mean_wall_time=0.092ms
[12/07 21:35:06    183s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/07 21:35:06    183s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.563, max=0.628], skew [0.065 vs 0.058*]
[12/07 21:35:06    183s]           min path sink: ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]/CP
[12/07 21:35:06    183s]           max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:06    183s]     Skew group summary after 'Reducing clock tree power 1':
[12/07 21:35:06    183s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.563, max=0.628], skew [0.065 vs 0.058*]
[12/07 21:35:06    183s]     Legalizer API calls during this step: 745 succeeded with high effort: 745 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:06    183s]   Reducing clock tree power 1 done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/07 21:35:06    183s]   Reducing clock tree power 2...
[12/07 21:35:06    183s]     Clock DAG hash before 'Reducing clock tree power 2': 1659487444155785709 17358738264626167804
[12/07 21:35:06    183s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[12/07 21:35:06    183s]       delay calculator: calls=14437, total_wall_time=0.455s, mean_wall_time=0.031ms
[12/07 21:35:06    183s]       legalizer: calls=3751, total_wall_time=0.066s, mean_wall_time=0.017ms
[12/07 21:35:06    183s]       steiner router: calls=8815, total_wall_time=0.814s, mean_wall_time=0.092ms
[12/07 21:35:06    183s]     Path optimization required 54 stage delay updates 
[12/07 21:35:06    183s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/07 21:35:06    183s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:06    183s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:06    183s]       misc counts      : r=1, pp=0
[12/07 21:35:06    183s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:06    183s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:06    183s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:06    183s]       wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:06    183s]       wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:06    183s]       hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:06    183s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/07 21:35:06    183s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/07 21:35:06    183s]       Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:06    183s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:06    183s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/07 21:35:06    183s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:06    183s]     Clock DAG hash after 'Reducing clock tree power 2': 7836509737464243521 12341839891809995880
[12/07 21:35:06    183s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[12/07 21:35:06    183s]       delay calculator: calls=14582, total_wall_time=0.461s, mean_wall_time=0.032ms
[12/07 21:35:06    183s]       legalizer: calls=3775, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:06    183s]       steiner router: calls=8869, total_wall_time=0.825s, mean_wall_time=0.093ms
[12/07 21:35:06    183s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/07 21:35:06    183s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.627, avg=0.600, sd=0.012], skew [0.054 vs 0.058], 100% {0.574, 0.627} (wid=0.031 ws=0.024) (gid=0.605 gs=0.052)
[12/07 21:35:06    183s]           min path sink: ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]/CP
[12/07 21:35:06    183s]           max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:06    183s]     Skew group summary after 'Reducing clock tree power 2':
[12/07 21:35:06    183s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.627, avg=0.600, sd=0.012], skew [0.054 vs 0.058], 100% {0.574, 0.627} (wid=0.031 ws=0.024) (gid=0.605 gs=0.052)
[12/07 21:35:06    183s]     Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:06    183s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:06    183s]   Stage::Reducing Power done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/07 21:35:06    183s]   Stage::Balancing...
[12/07 21:35:06    183s]   Approximately balancing fragments step...
[12/07 21:35:06    183s]     Clock DAG hash before 'Approximately balancing fragments step': 7836509737464243521 12341839891809995880
[12/07 21:35:06    183s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[12/07 21:35:06    183s]       delay calculator: calls=14582, total_wall_time=0.461s, mean_wall_time=0.032ms
[12/07 21:35:06    183s]       legalizer: calls=3775, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:06    183s]       steiner router: calls=8869, total_wall_time=0.825s, mean_wall_time=0.093ms
[12/07 21:35:06    183s]     Resolve constraints - Approximately balancing fragments...
[12/07 21:35:06    183s]     Resolving skew group constraints...
[12/07 21:35:06    183s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 21:35:06    183s]     Resolving skew group constraints done.
[12/07 21:35:06    183s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:35:06    183s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/07 21:35:06    183s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/07 21:35:06    183s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:06    183s]     Approximately balancing fragments...
[12/07 21:35:06    183s]       Moving gates to improve sub-tree skew...
[12/07 21:35:06    183s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 7836509737464243521 12341839891809995880
[12/07 21:35:06    183s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[12/07 21:35:06    183s]           delay calculator: calls=14630, total_wall_time=0.462s, mean_wall_time=0.032ms
[12/07 21:35:06    183s]           legalizer: calls=3775, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:06    183s]           steiner router: calls=8917, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:06    183s]         Tried: 122 Succeeded: 0
[12/07 21:35:06    183s]         Topology Tried: 0 Succeeded: 0
[12/07 21:35:06    183s]         0 Succeeded with SS ratio
[12/07 21:35:06    183s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/07 21:35:06    183s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/07 21:35:06    183s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/07 21:35:06    183s]           cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:06    183s]           sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:06    183s]           misc counts      : r=1, pp=0
[12/07 21:35:06    183s]           cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:06    183s]           cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:06    183s]           sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:06    183s]           wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:06    183s]           wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:06    183s]           hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:06    183s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/07 21:35:06    183s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/07 21:35:06    183s]           Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:06    183s]           Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:06    183s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/07 21:35:06    183s]            Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:06    183s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 7836509737464243521 12341839891809995880
[12/07 21:35:06    183s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[12/07 21:35:06    183s]           delay calculator: calls=14630, total_wall_time=0.462s, mean_wall_time=0.032ms
[12/07 21:35:06    183s]           legalizer: calls=3775, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:06    183s]           steiner router: calls=8917, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:06    183s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:06    183s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:06    183s]       Approximately balancing fragments bottom up...
[12/07 21:35:06    183s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 7836509737464243521 12341839891809995880
[12/07 21:35:06    183s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[12/07 21:35:06    183s]           delay calculator: calls=14630, total_wall_time=0.462s, mean_wall_time=0.032ms
[12/07 21:35:06    183s]           legalizer: calls=3775, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:06    183s]           steiner router: calls=8917, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:06    183s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:35:06    184s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/07 21:35:06    184s]           cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:06    184s]           sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:06    184s]           misc counts      : r=1, pp=0
[12/07 21:35:06    184s]           cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:06    184s]           cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:06    184s]           sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:06    184s]           wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:06    184s]           wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:06    184s]           hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:06    184s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/07 21:35:06    184s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/07 21:35:06    184s]           Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:06    184s]           Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:06    184s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/07 21:35:06    184s]            Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:06    184s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 7836509737464243521 12341839891809995880
[12/07 21:35:06    184s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[12/07 21:35:06    184s]           delay calculator: calls=14984, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:06    184s]           legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:06    184s]           steiner router: calls=8921, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:06    184s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:06    184s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.2)
[12/07 21:35:06    184s]       Approximately balancing fragments, wire and cell delays...
[12/07 21:35:06    184s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/07 21:35:06    184s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/07 21:35:06    184s]           cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:06    184s]           sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:06    184s]           misc counts      : r=1, pp=0
[12/07 21:35:06    184s]           cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:06    184s]           cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:06    184s]           sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:06    184s]           wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:06    184s]           wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:06    184s]           hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:06    184s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/07 21:35:06    184s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/07 21:35:06    184s]           Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:06    184s]           Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:06    184s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/07 21:35:06    184s]            Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:06    184s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 7836509737464243521 12341839891809995880
[12/07 21:35:06    184s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/07 21:35:06    184s]           delay calculator: calls=14986, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:06    184s]           legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:06    184s]           steiner router: calls=8923, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:06    184s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/07 21:35:06    184s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:06    184s]     Approximately balancing fragments done.
[12/07 21:35:06    184s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/07 21:35:06    184s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:06    184s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:06    184s]       misc counts      : r=1, pp=0
[12/07 21:35:06    184s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:06    184s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:06    184s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:06    184s]       wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:06    184s]       wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:06    184s]       hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:06    184s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/07 21:35:06    184s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/07 21:35:06    184s]       Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:06    184s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:06    184s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/07 21:35:06    184s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:06    184s]     Clock DAG hash after 'Approximately balancing fragments step': 7836509737464243521 12341839891809995880
[12/07 21:35:06    184s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[12/07 21:35:06    184s]       delay calculator: calls=14986, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:06    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:06    184s]       steiner router: calls=8923, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:06    184s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:06    184s]   Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 21:35:07    184s]   Clock DAG stats after Approximately balancing fragments:
[12/07 21:35:07    184s]     cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:07    184s]     sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:07    184s]     misc counts      : r=1, pp=0
[12/07 21:35:07    184s]     cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:07    184s]     cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:07    184s]     sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:07    184s]     wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:07    184s]     wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:07    184s]     hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:07    184s]   Clock DAG net violations after Approximately balancing fragments: none
[12/07 21:35:07    184s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/07 21:35:07    184s]     Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:07    184s]     Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:07    184s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/07 21:35:07    184s]      Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:07    184s]   Clock DAG hash after Approximately balancing fragments: 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[12/07 21:35:07    184s]     delay calculator: calls=14986, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]     legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]     steiner router: calls=8923, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:07    184s]   Primary reporting skew groups after Approximately balancing fragments:
[12/07 21:35:07    184s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.627], skew [0.054 vs 0.058]
[12/07 21:35:07    184s]         min path sink: ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]/CP
[12/07 21:35:07    184s]         max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:07    184s]   Skew group summary after Approximately balancing fragments:
[12/07 21:35:07    184s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.627], skew [0.054 vs 0.058]
[12/07 21:35:07    184s]   Improving fragments clock skew...
[12/07 21:35:07    184s]     Clock DAG hash before 'Improving fragments clock skew': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[12/07 21:35:07    184s]       delay calculator: calls=14986, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=8923, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:07    184s]     Clock DAG stats after 'Improving fragments clock skew':
[12/07 21:35:07    184s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:07    184s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:07    184s]       misc counts      : r=1, pp=0
[12/07 21:35:07    184s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:07    184s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:07    184s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:07    184s]       wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:07    184s]       wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:07    184s]       hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:07    184s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/07 21:35:07    184s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/07 21:35:07    184s]       Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:07    184s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:07    184s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/07 21:35:07    184s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:07    184s]     Clock DAG hash after 'Improving fragments clock skew': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[12/07 21:35:07    184s]       delay calculator: calls=14986, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=8923, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:07    184s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/07 21:35:07    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.627], skew [0.054 vs 0.058]
[12/07 21:35:07    184s]           min path sink: ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]/CP
[12/07 21:35:07    184s]           max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:07    184s]     Skew group summary after 'Improving fragments clock skew':
[12/07 21:35:07    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.627], skew [0.054 vs 0.058]
[12/07 21:35:07    184s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:07    184s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:07    184s]   Approximately balancing step...
[12/07 21:35:07    184s]     Clock DAG hash before 'Approximately balancing step': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[12/07 21:35:07    184s]       delay calculator: calls=14986, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=8923, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:07    184s]     Resolve constraints - Approximately balancing...
[12/07 21:35:07    184s]     Resolving skew group constraints...
[12/07 21:35:07    184s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 21:35:07    184s]     Resolving skew group constraints done.
[12/07 21:35:07    184s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:07    184s]     Approximately balancing...
[12/07 21:35:07    184s]       Approximately balancing, wire and cell delays...
[12/07 21:35:07    184s]       Approximately balancing, wire and cell delays, iteration 1...
[12/07 21:35:07    184s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/07 21:35:07    184s]           cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:07    184s]           sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:07    184s]           misc counts      : r=1, pp=0
[12/07 21:35:07    184s]           cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:07    184s]           cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:07    184s]           sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:07    184s]           wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:07    184s]           wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:07    184s]           hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:07    184s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/07 21:35:07    184s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/07 21:35:07    184s]           Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:07    184s]           Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:07    184s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/07 21:35:07    184s]            Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:07    184s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[12/07 21:35:07    184s]           delay calculator: calls=14986, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]           legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]           steiner router: calls=8923, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:07    184s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/07 21:35:07    184s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:07    184s]     Approximately balancing done.
[12/07 21:35:07    184s]     Clock DAG stats after 'Approximately balancing step':
[12/07 21:35:07    184s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:07    184s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:07    184s]       misc counts      : r=1, pp=0
[12/07 21:35:07    184s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:07    184s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:07    184s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:07    184s]       wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:07    184s]       wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:07    184s]       hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:07    184s]     Clock DAG net violations after 'Approximately balancing step': none
[12/07 21:35:07    184s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/07 21:35:07    184s]       Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:07    184s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:07    184s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/07 21:35:07    184s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:07    184s]     Clock DAG hash after 'Approximately balancing step': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[12/07 21:35:07    184s]       delay calculator: calls=14986, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=8923, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:07    184s]     Primary reporting skew groups after 'Approximately balancing step':
[12/07 21:35:07    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.627], skew [0.054 vs 0.058]
[12/07 21:35:07    184s]           min path sink: ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]/CP
[12/07 21:35:07    184s]           max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:07    184s]     Skew group summary after 'Approximately balancing step':
[12/07 21:35:07    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.627], skew [0.054 vs 0.058]
[12/07 21:35:07    184s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:07    184s]   Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:35:07    184s]   Fixing clock tree overload...
[12/07 21:35:07    184s]     Clock DAG hash before 'Fixing clock tree overload': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[12/07 21:35:07    184s]       delay calculator: calls=14986, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=8923, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:07    184s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:35:07    184s]     Clock DAG stats after 'Fixing clock tree overload':
[12/07 21:35:07    184s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:07    184s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:07    184s]       misc counts      : r=1, pp=0
[12/07 21:35:07    184s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:07    184s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:07    184s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:07    184s]       wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:07    184s]       wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:07    184s]       hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:07    184s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/07 21:35:07    184s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/07 21:35:07    184s]       Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:07    184s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:07    184s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/07 21:35:07    184s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:07    184s]     Clock DAG hash after 'Fixing clock tree overload': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[12/07 21:35:07    184s]       delay calculator: calls=14986, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=8923, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:07    184s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/07 21:35:07    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.627], skew [0.054 vs 0.058]
[12/07 21:35:07    184s]           min path sink: ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]/CP
[12/07 21:35:07    184s]           max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:07    184s]     Skew group summary after 'Fixing clock tree overload':
[12/07 21:35:07    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.627], skew [0.054 vs 0.058]
[12/07 21:35:07    184s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:07    184s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:07    184s]   Approximately balancing paths...
[12/07 21:35:07    184s]     Clock DAG hash before 'Approximately balancing paths': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[12/07 21:35:07    184s]       delay calculator: calls=14986, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=8923, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:07    184s]     Added 0 buffers.
[12/07 21:35:07    184s]     Clock DAG stats after 'Approximately balancing paths':
[12/07 21:35:07    184s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:07    184s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:07    184s]       misc counts      : r=1, pp=0
[12/07 21:35:07    184s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:07    184s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:07    184s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:07    184s]       wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:07    184s]       wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:07    184s]       hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:07    184s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/07 21:35:07    184s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/07 21:35:07    184s]       Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:07    184s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:07    184s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/07 21:35:07    184s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:07    184s]     Clock DAG hash after 'Approximately balancing paths': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[12/07 21:35:07    184s]       delay calculator: calls=14986, total_wall_time=0.475s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=8923, total_wall_time=0.826s, mean_wall_time=0.093ms
[12/07 21:35:07    184s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/07 21:35:07    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.627, avg=0.600, sd=0.012], skew [0.054 vs 0.058], 100% {0.574, 0.627} (wid=0.031 ws=0.024) (gid=0.605 gs=0.052)
[12/07 21:35:07    184s]           min path sink: ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]/CP
[12/07 21:35:07    184s]           max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:07    184s]     Skew group summary after 'Approximately balancing paths':
[12/07 21:35:07    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.627, avg=0.600, sd=0.012], skew [0.054 vs 0.058], 100% {0.574, 0.627} (wid=0.031 ws=0.024) (gid=0.605 gs=0.052)
[12/07 21:35:07    184s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:07    184s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:07    184s]   Stage::Balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
[12/07 21:35:07    184s]   Stage::Polishing...
[12/07 21:35:07    184s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:35:07    184s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:07    184s]   Clock DAG stats before polishing:
[12/07 21:35:07    184s]     cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:07    184s]     sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:07    184s]     misc counts      : r=1, pp=0
[12/07 21:35:07    184s]     cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:07    184s]     cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:07    184s]     sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:07    184s]     wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:07    184s]     wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:07    184s]     hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:07    184s]   Clock DAG net violations before polishing: none
[12/07 21:35:07    184s]   Clock DAG primary half-corner transition distribution before polishing:
[12/07 21:35:07    184s]     Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:07    184s]     Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:07    184s]   Clock DAG library cell distribution before polishing {count}:
[12/07 21:35:07    184s]      Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:07    184s]   Clock DAG hash before polishing: 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]   CTS services accumulated run-time stats before polishing:
[12/07 21:35:07    184s]     delay calculator: calls=15107, total_wall_time=0.480s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]     legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]     steiner router: calls=9044, total_wall_time=0.861s, mean_wall_time=0.095ms
[12/07 21:35:07    184s]   Primary reporting skew groups before polishing:
[12/07 21:35:07    184s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.628], skew [0.054 vs 0.058]
[12/07 21:35:07    184s]         min path sink: ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]/CP
[12/07 21:35:07    184s]         max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:07    184s]   Skew group summary before polishing:
[12/07 21:35:07    184s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.628], skew [0.054 vs 0.058]
[12/07 21:35:07    184s]   Merging balancing drivers for power...
[12/07 21:35:07    184s]     Clock DAG hash before 'Merging balancing drivers for power': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[12/07 21:35:07    184s]       delay calculator: calls=15107, total_wall_time=0.480s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=9044, total_wall_time=0.861s, mean_wall_time=0.095ms
[12/07 21:35:07    184s]     Tried: 122 Succeeded: 0
[12/07 21:35:07    184s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/07 21:35:07    184s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:07    184s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:07    184s]       misc counts      : r=1, pp=0
[12/07 21:35:07    184s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:07    184s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:07    184s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:07    184s]       wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:07    184s]       wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:07    184s]       hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:07    184s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/07 21:35:07    184s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/07 21:35:07    184s]       Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:07    184s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:07    184s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/07 21:35:07    184s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:07    184s]     Clock DAG hash after 'Merging balancing drivers for power': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[12/07 21:35:07    184s]       delay calculator: calls=15107, total_wall_time=0.480s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=9044, total_wall_time=0.861s, mean_wall_time=0.095ms
[12/07 21:35:07    184s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/07 21:35:07    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.628], skew [0.054 vs 0.058]
[12/07 21:35:07    184s]           min path sink: ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]/CP
[12/07 21:35:07    184s]           max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:07    184s]     Skew group summary after 'Merging balancing drivers for power':
[12/07 21:35:07    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.628], skew [0.054 vs 0.058]
[12/07 21:35:07    184s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:07    184s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:07    184s]   Improving clock skew...
[12/07 21:35:07    184s]     Clock DAG hash before 'Improving clock skew': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats before 'Improving clock skew':
[12/07 21:35:07    184s]       delay calculator: calls=15107, total_wall_time=0.480s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=9044, total_wall_time=0.861s, mean_wall_time=0.095ms
[12/07 21:35:07    184s]     Clock DAG stats after 'Improving clock skew':
[12/07 21:35:07    184s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:07    184s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:07    184s]       misc counts      : r=1, pp=0
[12/07 21:35:07    184s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:07    184s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:07    184s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:07    184s]       wire capacitance : top=0.000pF, trunk=1.020pF, leaf=1.951pF, total=2.970pF
[12/07 21:35:07    184s]       wire lengths     : top=0.000um, trunk=9184.315um, leaf=14998.776um, total=24183.090um
[12/07 21:35:07    184s]       hp wire lengths  : top=0.000um, trunk=8732.400um, leaf=9176.000um, total=17908.400um
[12/07 21:35:07    184s]     Clock DAG net violations after 'Improving clock skew': none
[12/07 21:35:07    184s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/07 21:35:07    184s]       Trunk : target=0.133ns count=34 avg=0.092ns sd=0.028ns min=0.004ns max=0.132ns {12 <= 0.080ns, 11 <= 0.106ns, 5 <= 0.120ns, 2 <= 0.126ns, 4 <= 0.133ns}
[12/07 21:35:07    184s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.070ns max=0.133ns {2 <= 0.080ns, 38 <= 0.106ns, 29 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns}
[12/07 21:35:07    184s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/07 21:35:07    184s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:07    184s]     Clock DAG hash after 'Improving clock skew': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats after 'Improving clock skew':
[12/07 21:35:07    184s]       delay calculator: calls=15107, total_wall_time=0.480s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=9044, total_wall_time=0.861s, mean_wall_time=0.095ms
[12/07 21:35:07    184s]     Primary reporting skew groups after 'Improving clock skew':
[12/07 21:35:07    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.628, avg=0.600, sd=0.012], skew [0.054 vs 0.058], 100% {0.574, 0.628} (wid=0.031 ws=0.024) (gid=0.606 gs=0.052)
[12/07 21:35:07    184s]           min path sink: ys[1].xs[1].torus_switch_xy/n_in_data_reg_reg[6]/CP
[12/07 21:35:07    184s]           max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:07    184s]     Skew group summary after 'Improving clock skew':
[12/07 21:35:07    184s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.574, max=0.628, avg=0.600, sd=0.012], skew [0.054 vs 0.058], 100% {0.574, 0.628} (wid=0.031 ws=0.024) (gid=0.606 gs=0.052)
[12/07 21:35:07    184s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:07    184s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:07    184s]   Moving gates to reduce wire capacitance...
[12/07 21:35:07    184s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[12/07 21:35:07    184s]       delay calculator: calls=15107, total_wall_time=0.480s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]       legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]       steiner router: calls=9044, total_wall_time=0.861s, mean_wall_time=0.095ms
[12/07 21:35:07    184s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/07 21:35:07    184s]     Iteration 1...
[12/07 21:35:07    184s]       Artificially removing short and long paths...
[12/07 21:35:07    184s]         Clock DAG hash before 'Artificially removing short and long paths': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 21:35:07    184s]           delay calculator: calls=15107, total_wall_time=0.480s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]           legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]           steiner router: calls=9044, total_wall_time=0.861s, mean_wall_time=0.095ms
[12/07 21:35:07    184s]         For skew_group ideal_clock/functional_wcl_fast target band (0.574, 0.628)
[12/07 21:35:07    184s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:07    184s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:07    184s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/07 21:35:07    184s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 7836509737464243521 12341839891809995880
[12/07 21:35:07    184s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[12/07 21:35:07    184s]           delay calculator: calls=15107, total_wall_time=0.480s, mean_wall_time=0.032ms
[12/07 21:35:07    184s]           legalizer: calls=3776, total_wall_time=0.066s, mean_wall_time=0.018ms
[12/07 21:35:07    184s]           steiner router: calls=9044, total_wall_time=0.861s, mean_wall_time=0.095ms
[12/07 21:35:07    184s]         Legalizer releasing space for clock trees
[12/07 21:35:08    185s]         Legalizing clock trees...
[12/07 21:35:08    185s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:08    185s]         Legalizer API calls during this step: 787 succeeded with high effort: 787 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:08    185s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/07 21:35:08    185s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/07 21:35:08    185s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 6643887576651677933 17597462595668815892
[12/07 21:35:08    185s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[12/07 21:35:08    185s]           delay calculator: calls=15694, total_wall_time=0.503s, mean_wall_time=0.032ms
[12/07 21:35:08    185s]           legalizer: calls=4563, total_wall_time=0.079s, mean_wall_time=0.017ms
[12/07 21:35:08    185s]           steiner router: calls=9529, total_wall_time=0.968s, mean_wall_time=0.102ms
[12/07 21:35:08    185s]         Moving gates: 
[12/07 21:35:08    185s]         Legalizer releasing space for clock trees
[12/07 21:35:08    185s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 21:35:10    187s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:10    187s]         100% 
[12/07 21:35:10    187s]         Legalizer API calls during this step: 1680 succeeded with high effort: 1680 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:10    187s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/07 21:35:10    187s]     Iteration 1 done.
[12/07 21:35:10    187s]     Iteration 2...
[12/07 21:35:10    187s]       Artificially removing short and long paths...
[12/07 21:35:10    187s]         Clock DAG hash before 'Artificially removing short and long paths': 5081550705451981462 11255175568547366887
[12/07 21:35:10    187s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 21:35:10    187s]           delay calculator: calls=18424, total_wall_time=0.612s, mean_wall_time=0.033ms
[12/07 21:35:10    187s]           legalizer: calls=6243, total_wall_time=0.119s, mean_wall_time=0.019ms
[12/07 21:35:10    187s]           steiner router: calls=12377, total_wall_time=1.579s, mean_wall_time=0.128ms
[12/07 21:35:10    187s]         For skew_group ideal_clock/functional_wcl_fast target band (0.569, 0.620)
[12/07 21:35:10    187s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:10    187s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:10    187s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/07 21:35:10    187s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 5081550705451981462 11255175568547366887
[12/07 21:35:10    187s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[12/07 21:35:10    187s]           delay calculator: calls=18439, total_wall_time=0.613s, mean_wall_time=0.033ms
[12/07 21:35:10    187s]           legalizer: calls=6243, total_wall_time=0.119s, mean_wall_time=0.019ms
[12/07 21:35:10    187s]           steiner router: calls=12385, total_wall_time=1.581s, mean_wall_time=0.128ms
[12/07 21:35:10    187s]         Legalizer releasing space for clock trees
[12/07 21:35:11    188s]         Legalizing clock trees...
[12/07 21:35:11    188s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:11    188s]         Legalizer API calls during this step: 659 succeeded with high effort: 659 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:11    188s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/07 21:35:11    188s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/07 21:35:11    188s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 4823499879953142805 1405125379791817964
[12/07 21:35:11    188s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[12/07 21:35:11    188s]           delay calculator: calls=18998, total_wall_time=0.635s, mean_wall_time=0.033ms
[12/07 21:35:11    188s]           legalizer: calls=6902, total_wall_time=0.133s, mean_wall_time=0.019ms
[12/07 21:35:11    188s]           steiner router: calls=13077, total_wall_time=1.732s, mean_wall_time=0.132ms
[12/07 21:35:11    188s]         Moving gates: 
[12/07 21:35:11    188s]         Legalizer releasing space for clock trees
[12/07 21:35:11    188s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 21:35:13    190s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:13    190s]         100% 
[12/07 21:35:13    190s]         Legalizer API calls during this step: 1680 succeeded with high effort: 1680 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:13    190s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/07 21:35:13    190s]     Iteration 2 done.
[12/07 21:35:13    190s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/07 21:35:13    190s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/07 21:35:13    190s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:13    190s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:13    190s]       misc counts      : r=1, pp=0
[12/07 21:35:13    190s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:13    190s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:13    190s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:13    190s]       wire capacitance : top=0.000pF, trunk=0.969pF, leaf=1.945pF, total=2.914pF
[12/07 21:35:13    190s]       wire lengths     : top=0.000um, trunk=8758.716um, leaf=14944.783um, total=23703.499um
[12/07 21:35:13    190s]       hp wire lengths  : top=0.000um, trunk=8460.400um, leaf=9283.200um, total=17743.600um
[12/07 21:35:13    190s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[12/07 21:35:13    190s]       Remaining Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns sum=0.005ns
[12/07 21:35:13    190s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/07 21:35:13    190s]       Trunk : target=0.133ns count=34 avg=0.088ns sd=0.027ns min=0.004ns max=0.138ns {13 <= 0.080ns, 13 <= 0.106ns, 3 <= 0.120ns, 3 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:13    190s]       Leaf  : target=0.133ns count=87 avg=0.108ns sd=0.012ns min=0.073ns max=0.132ns {2 <= 0.080ns, 35 <= 0.106ns, 33 <= 0.120ns, 10 <= 0.126ns, 7 <= 0.133ns}
[12/07 21:35:13    190s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/07 21:35:13    190s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:13    190s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 13995459873798704047 2671619670116843510
[12/07 21:35:13    190s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[12/07 21:35:13    190s]       delay calculator: calls=20855, total_wall_time=0.707s, mean_wall_time=0.034ms
[12/07 21:35:13    190s]       legalizer: calls=8582, total_wall_time=0.173s, mean_wall_time=0.020ms
[12/07 21:35:13    190s]       steiner router: calls=16025, total_wall_time=2.354s, mean_wall_time=0.147ms
[12/07 21:35:13    190s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/07 21:35:13    190s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.569, max=0.621, avg=0.594, sd=0.014], skew [0.052 vs 0.058], 100% {0.569, 0.621} (wid=0.029 ws=0.020) (gid=0.608 gs=0.062)
[12/07 21:35:13    190s]           min path sink: ys[0].xs[0].torus_switch_xy/e_out_data_reg_reg[3]/CP
[12/07 21:35:13    190s]           max path sink: ys[3].xs[3].client_xy/i_d_r_reg[7]/CP
[12/07 21:35:13    190s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/07 21:35:13    190s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.569, max=0.621, avg=0.594, sd=0.014], skew [0.052 vs 0.058], 100% {0.569, 0.621} (wid=0.029 ws=0.020) (gid=0.608 gs=0.062)
[12/07 21:35:13    190s]     Legalizer API calls during this step: 4806 succeeded with high effort: 4806 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:13    190s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:06.1 real=0:00:06.2)
[12/07 21:35:13    190s]   Reducing clock tree power 3...
[12/07 21:35:13    190s]     Clock DAG hash before 'Reducing clock tree power 3': 13995459873798704047 2671619670116843510
[12/07 21:35:13    190s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[12/07 21:35:13    190s]       delay calculator: calls=20855, total_wall_time=0.707s, mean_wall_time=0.034ms
[12/07 21:35:13    190s]       legalizer: calls=8582, total_wall_time=0.173s, mean_wall_time=0.020ms
[12/07 21:35:13    190s]       steiner router: calls=16025, total_wall_time=2.354s, mean_wall_time=0.147ms
[12/07 21:35:13    190s]     Artificially removing short and long paths...
[12/07 21:35:13    190s]       Clock DAG hash before 'Artificially removing short and long paths': 13995459873798704047 2671619670116843510
[12/07 21:35:13    190s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 21:35:13    190s]         delay calculator: calls=20855, total_wall_time=0.707s, mean_wall_time=0.034ms
[12/07 21:35:13    190s]         legalizer: calls=8582, total_wall_time=0.173s, mean_wall_time=0.020ms
[12/07 21:35:13    190s]         steiner router: calls=16025, total_wall_time=2.354s, mean_wall_time=0.147ms
[12/07 21:35:13    190s]       For skew_group ideal_clock/functional_wcl_fast target band (0.569, 0.621)
[12/07 21:35:13    190s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:13    190s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:13    190s]     Initial gate capacitance is (rise=2.359pF fall=2.305pF).
[12/07 21:35:13    190s]     Resizing gates: 
[12/07 21:35:13    190s]     Legalizer releasing space for clock trees
[12/07 21:35:13    190s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/07 21:35:13    191s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:13    191s]     100% 
[12/07 21:35:14    191s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/07 21:35:14    191s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:14    191s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:14    191s]       misc counts      : r=1, pp=0
[12/07 21:35:14    191s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:14    191s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:14    191s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:14    191s]       wire capacitance : top=0.000pF, trunk=0.969pF, leaf=1.945pF, total=2.914pF
[12/07 21:35:14    191s]       wire lengths     : top=0.000um, trunk=8758.716um, leaf=14944.783um, total=23703.499um
[12/07 21:35:14    191s]       hp wire lengths  : top=0.000um, trunk=8460.400um, leaf=9283.200um, total=17743.600um
[12/07 21:35:14    191s]     Clock DAG net violations after 'Reducing clock tree power 3':
[12/07 21:35:14    191s]       Remaining Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns sum=0.005ns
[12/07 21:35:14    191s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/07 21:35:14    191s]       Trunk : target=0.133ns count=34 avg=0.088ns sd=0.027ns min=0.004ns max=0.138ns {13 <= 0.080ns, 13 <= 0.106ns, 3 <= 0.120ns, 3 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:14    191s]       Leaf  : target=0.133ns count=87 avg=0.108ns sd=0.012ns min=0.073ns max=0.132ns {2 <= 0.080ns, 35 <= 0.106ns, 33 <= 0.120ns, 10 <= 0.126ns, 7 <= 0.133ns}
[12/07 21:35:14    191s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/07 21:35:14    191s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:14    191s]     Clock DAG hash after 'Reducing clock tree power 3': 13995459873798704047 2671619670116843510
[12/07 21:35:14    191s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[12/07 21:35:14    191s]       delay calculator: calls=21331, total_wall_time=0.726s, mean_wall_time=0.034ms
[12/07 21:35:14    191s]       legalizer: calls=8828, total_wall_time=0.177s, mean_wall_time=0.020ms
[12/07 21:35:14    191s]       steiner router: calls=16047, total_wall_time=2.358s, mean_wall_time=0.147ms
[12/07 21:35:14    191s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/07 21:35:14    191s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.569, max=0.621, avg=0.594, sd=0.014], skew [0.052 vs 0.058], 100% {0.569, 0.621} (wid=0.029 ws=0.020) (gid=0.608 gs=0.062)
[12/07 21:35:14    191s]           min path sink: ys[0].xs[0].torus_switch_xy/e_out_data_reg_reg[3]/CP
[12/07 21:35:14    191s]           max path sink: ys[3].xs[3].client_xy/i_d_r_reg[7]/CP
[12/07 21:35:14    191s]     Skew group summary after 'Reducing clock tree power 3':
[12/07 21:35:14    191s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.569, max=0.621, avg=0.594, sd=0.014], skew [0.052 vs 0.058], 100% {0.569, 0.621} (wid=0.029 ws=0.020) (gid=0.608 gs=0.062)
[12/07 21:35:14    191s]     Legalizer API calls during this step: 246 succeeded with high effort: 246 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:14    191s]   Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 21:35:14    191s]   Improving insertion delay...
[12/07 21:35:14    191s]     Clock DAG hash before 'Improving insertion delay': 13995459873798704047 2671619670116843510
[12/07 21:35:14    191s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[12/07 21:35:14    191s]       delay calculator: calls=21331, total_wall_time=0.726s, mean_wall_time=0.034ms
[12/07 21:35:14    191s]       legalizer: calls=8828, total_wall_time=0.177s, mean_wall_time=0.020ms
[12/07 21:35:14    191s]       steiner router: calls=16047, total_wall_time=2.358s, mean_wall_time=0.147ms
[12/07 21:35:14    191s]     Clock DAG stats after 'Improving insertion delay':
[12/07 21:35:14    191s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:14    191s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:14    191s]       misc counts      : r=1, pp=0
[12/07 21:35:14    191s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:14    191s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:14    191s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:14    191s]       wire capacitance : top=0.000pF, trunk=0.969pF, leaf=1.945pF, total=2.914pF
[12/07 21:35:14    191s]       wire lengths     : top=0.000um, trunk=8758.716um, leaf=14944.783um, total=23703.499um
[12/07 21:35:14    191s]       hp wire lengths  : top=0.000um, trunk=8460.400um, leaf=9283.200um, total=17743.600um
[12/07 21:35:14    191s]     Clock DAG net violations after 'Improving insertion delay':
[12/07 21:35:14    191s]       Remaining Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns sum=0.005ns
[12/07 21:35:14    191s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/07 21:35:14    191s]       Trunk : target=0.133ns count=34 avg=0.088ns sd=0.027ns min=0.004ns max=0.138ns {13 <= 0.080ns, 13 <= 0.106ns, 3 <= 0.120ns, 3 <= 0.126ns, 1 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:14    191s]       Leaf  : target=0.133ns count=87 avg=0.108ns sd=0.012ns min=0.073ns max=0.132ns {2 <= 0.080ns, 35 <= 0.106ns, 33 <= 0.120ns, 10 <= 0.126ns, 7 <= 0.133ns}
[12/07 21:35:14    191s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/07 21:35:14    191s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:14    191s]     Clock DAG hash after 'Improving insertion delay': 13995459873798704047 2671619670116843510
[12/07 21:35:14    191s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[12/07 21:35:14    191s]       delay calculator: calls=21331, total_wall_time=0.726s, mean_wall_time=0.034ms
[12/07 21:35:14    191s]       legalizer: calls=8828, total_wall_time=0.177s, mean_wall_time=0.020ms
[12/07 21:35:14    191s]       steiner router: calls=16047, total_wall_time=2.358s, mean_wall_time=0.147ms
[12/07 21:35:14    191s]     Primary reporting skew groups after 'Improving insertion delay':
[12/07 21:35:14    191s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.569, max=0.621, avg=0.594, sd=0.014], skew [0.052 vs 0.058], 100% {0.569, 0.621} (wid=0.029 ws=0.020) (gid=0.608 gs=0.062)
[12/07 21:35:14    191s]           min path sink: ys[0].xs[0].torus_switch_xy/e_out_data_reg_reg[3]/CP
[12/07 21:35:14    191s]           max path sink: ys[3].xs[3].client_xy/i_d_r_reg[7]/CP
[12/07 21:35:14    191s]     Skew group summary after 'Improving insertion delay':
[12/07 21:35:14    191s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.569, max=0.621, avg=0.594, sd=0.014], skew [0.052 vs 0.058], 100% {0.569, 0.621} (wid=0.029 ws=0.020) (gid=0.608 gs=0.062)
[12/07 21:35:14    191s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:14    191s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:14    191s]   Wire Opt OverFix...
[12/07 21:35:14    191s]     Clock DAG hash before 'Wire Opt OverFix': 13995459873798704047 2671619670116843510
[12/07 21:35:14    191s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[12/07 21:35:14    191s]       delay calculator: calls=21331, total_wall_time=0.726s, mean_wall_time=0.034ms
[12/07 21:35:14    191s]       legalizer: calls=8828, total_wall_time=0.177s, mean_wall_time=0.020ms
[12/07 21:35:14    191s]       steiner router: calls=16047, total_wall_time=2.358s, mean_wall_time=0.147ms
[12/07 21:35:14    191s]     Wire Reduction extra effort...
[12/07 21:35:14    191s]       Clock DAG hash before 'Wire Reduction extra effort': 13995459873798704047 2671619670116843510
[12/07 21:35:14    191s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[12/07 21:35:14    191s]         delay calculator: calls=21331, total_wall_time=0.726s, mean_wall_time=0.034ms
[12/07 21:35:14    191s]         legalizer: calls=8828, total_wall_time=0.177s, mean_wall_time=0.020ms
[12/07 21:35:14    191s]         steiner router: calls=16047, total_wall_time=2.358s, mean_wall_time=0.147ms
[12/07 21:35:14    191s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/07 21:35:14    191s]       Artificially removing short and long paths...
[12/07 21:35:14    191s]         Clock DAG hash before 'Artificially removing short and long paths': 13995459873798704047 2671619670116843510
[12/07 21:35:14    191s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/07 21:35:14    191s]           delay calculator: calls=21331, total_wall_time=0.726s, mean_wall_time=0.034ms
[12/07 21:35:14    191s]           legalizer: calls=8828, total_wall_time=0.177s, mean_wall_time=0.020ms
[12/07 21:35:14    191s]           steiner router: calls=16047, total_wall_time=2.358s, mean_wall_time=0.147ms
[12/07 21:35:14    191s]         For skew_group ideal_clock/functional_wcl_fast target band (0.569, 0.621)
[12/07 21:35:14    191s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:14    191s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:14    191s]       Global shorten wires A0...
[12/07 21:35:14    191s]         Clock DAG hash before 'Global shorten wires A0': 13995459873798704047 2671619670116843510
[12/07 21:35:14    191s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[12/07 21:35:14    191s]           delay calculator: calls=21331, total_wall_time=0.726s, mean_wall_time=0.034ms
[12/07 21:35:14    191s]           legalizer: calls=8828, total_wall_time=0.177s, mean_wall_time=0.020ms
[12/07 21:35:14    191s]           steiner router: calls=16047, total_wall_time=2.358s, mean_wall_time=0.147ms
[12/07 21:35:14    191s]         Legalizer API calls during this step: 140 succeeded with high effort: 140 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:14    191s]       Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:14    191s]       Move For Wirelength - core...
[12/07 21:35:14    191s]         Clock DAG hash before 'Move For Wirelength - core': 13995459873798704047 2671619670116843510
[12/07 21:35:14    191s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/07 21:35:14    191s]           delay calculator: calls=21468, total_wall_time=0.731s, mean_wall_time=0.034ms
[12/07 21:35:14    191s]           legalizer: calls=8968, total_wall_time=0.179s, mean_wall_time=0.020ms
[12/07 21:35:14    191s]           steiner router: calls=16093, total_wall_time=2.369s, mean_wall_time=0.147ms
[12/07 21:35:14    191s]         Move for wirelength. considered=121, filtered=121, permitted=120, cannotCompute=9, computed=111, moveTooSmall=105, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=454, accepted=22
[12/07 21:35:14    191s]         Max accepted move=45.200um, total accepted move=319.800um, average move=14.536um
[12/07 21:35:15    192s]         Move for wirelength. considered=121, filtered=121, permitted=120, cannotCompute=9, computed=111, moveTooSmall=112, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=511, accepted=13
[12/07 21:35:15    192s]         Max accepted move=24.800um, total accepted move=105.800um, average move=8.138um
[12/07 21:35:16    193s]         Move for wirelength. considered=121, filtered=121, permitted=120, cannotCompute=9, computed=111, moveTooSmall=122, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=13, ignoredLeafDriver=0, worse=510, accepted=5
[12/07 21:35:16    193s]         Max accepted move=20.400um, total accepted move=45.600um, average move=9.120um
[12/07 21:35:16    193s]         Legalizer API calls during this step: 1572 succeeded with high effort: 1572 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:16    193s]       Move For Wirelength - core done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/07 21:35:16    193s]       Global shorten wires A1...
[12/07 21:35:16    193s]         Clock DAG hash before 'Global shorten wires A1': 2355385722839711268 357140744138449893
[12/07 21:35:16    193s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[12/07 21:35:16    193s]           delay calculator: calls=23294, total_wall_time=0.801s, mean_wall_time=0.034ms
[12/07 21:35:16    193s]           legalizer: calls=10540, total_wall_time=0.225s, mean_wall_time=0.021ms
[12/07 21:35:16    193s]           steiner router: calls=19695, total_wall_time=3.137s, mean_wall_time=0.159ms
[12/07 21:35:16    193s]         Legalizer API calls during this step: 140 succeeded with high effort: 140 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:16    193s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:16    193s]       Move For Wirelength - core...
[12/07 21:35:16    193s]         Clock DAG hash before 'Move For Wirelength - core': 2355385722839711268 357140744138449893
[12/07 21:35:16    193s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/07 21:35:16    193s]           delay calculator: calls=23439, total_wall_time=0.806s, mean_wall_time=0.034ms
[12/07 21:35:16    193s]           legalizer: calls=10680, total_wall_time=0.228s, mean_wall_time=0.021ms
[12/07 21:35:16    193s]           steiner router: calls=19753, total_wall_time=3.149s, mean_wall_time=0.159ms
[12/07 21:35:16    193s]         Move for wirelength. considered=121, filtered=121, permitted=120, cannotCompute=113, computed=7, moveTooSmall=163, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=1
[12/07 21:35:16    193s]         Max accepted move=2.400um, total accepted move=2.400um, average move=2.400um
[12/07 21:35:16    193s]         Move for wirelength. considered=121, filtered=121, permitted=120, cannotCompute=114, computed=6, moveTooSmall=162, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=7, accepted=0
[12/07 21:35:16    193s]         Max accepted move=0.000um, total accepted move=0.000um
[12/07 21:35:16    193s]         Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:16    193s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:16    193s]       Global shorten wires B...
[12/07 21:35:16    193s]         Clock DAG hash before 'Global shorten wires B': 2337109336309574122 18190540026490680235
[12/07 21:35:16    193s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[12/07 21:35:16    193s]           delay calculator: calls=23487, total_wall_time=0.808s, mean_wall_time=0.034ms
[12/07 21:35:16    193s]           legalizer: calls=10697, total_wall_time=0.228s, mean_wall_time=0.021ms
[12/07 21:35:16    193s]           steiner router: calls=19805, total_wall_time=3.161s, mean_wall_time=0.160ms
[12/07 21:35:16    193s]         Legalizer API calls during this step: 527 succeeded with high effort: 527 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:16    193s]       Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/07 21:35:16    193s]       Move For Wirelength - branch...
[12/07 21:35:16    193s]         Clock DAG hash before 'Move For Wirelength - branch': 17199689358578992633 15576647720140043208
[12/07 21:35:16    193s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[12/07 21:35:16    193s]           delay calculator: calls=23796, total_wall_time=0.820s, mean_wall_time=0.034ms
[12/07 21:35:16    193s]           legalizer: calls=11224, total_wall_time=0.239s, mean_wall_time=0.021ms
[12/07 21:35:16    193s]           steiner router: calls=20207, total_wall_time=3.252s, mean_wall_time=0.161ms
[12/07 21:35:16    193s]         Move for wirelength. considered=121, filtered=121, permitted=120, cannotCompute=0, computed=120, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=121, accepted=6
[12/07 21:35:16    193s]         Max accepted move=0.400um, total accepted move=2.000um, average move=0.333um
[12/07 21:35:16    193s]         Move for wirelength. considered=121, filtered=121, permitted=120, cannotCompute=113, computed=7, moveTooSmall=0, resolved=0, predictFail=158, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=6, accepted=0
[12/07 21:35:16    193s]         Max accepted move=0.000um, total accepted move=0.000um
[12/07 21:35:16    193s]         Legalizer API calls during this step: 135 succeeded with high effort: 135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:16    193s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:16    193s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/07 21:35:16    193s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/07 21:35:16    193s]         cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:16    193s]         sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:16    193s]         misc counts      : r=1, pp=0
[12/07 21:35:16    193s]         cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:16    193s]         cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:16    193s]         sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:16    193s]         wire capacitance : top=0.000pF, trunk=0.943pF, leaf=1.965pF, total=2.908pF
[12/07 21:35:16    193s]         wire lengths     : top=0.000um, trunk=8526.317um, leaf=15121.783um, total=23648.100um
[12/07 21:35:16    193s]         hp wire lengths  : top=0.000um, trunk=8289.400um, leaf=9450.400um, total=17739.800um
[12/07 21:35:16    193s]       Clock DAG net violations after 'Wire Reduction extra effort':
[12/07 21:35:16    193s]         Remaining Transition : {count=1, worst=[0.005ns]} avg=0.005ns sd=0.000ns sum=0.005ns
[12/07 21:35:16    193s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/07 21:35:16    193s]         Trunk : target=0.133ns count=34 avg=0.087ns sd=0.028ns min=0.004ns max=0.138ns {15 <= 0.080ns, 11 <= 0.106ns, 4 <= 0.120ns, 1 <= 0.126ns, 2 <= 0.133ns} {1 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:16    193s]         Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.072ns max=0.132ns {2 <= 0.080ns, 36 <= 0.106ns, 29 <= 0.120ns, 13 <= 0.126ns, 7 <= 0.133ns}
[12/07 21:35:16    193s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/07 21:35:16    193s]          Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:16    193s]       Clock DAG hash after 'Wire Reduction extra effort': 10930679757580407979 11486440099534802498
[12/07 21:35:16    193s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[12/07 21:35:16    193s]         delay calculator: calls=23842, total_wall_time=0.821s, mean_wall_time=0.034ms
[12/07 21:35:16    193s]         legalizer: calls=11359, total_wall_time=0.242s, mean_wall_time=0.021ms
[12/07 21:35:16    193s]         steiner router: calls=20271, total_wall_time=3.266s, mean_wall_time=0.161ms
[12/07 21:35:16    193s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/07 21:35:16    193s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.569, max=0.624, avg=0.594, sd=0.014], skew [0.055 vs 0.058], 100% {0.569, 0.624} (wid=0.030 ws=0.020) (gid=0.610 gs=0.064)
[12/07 21:35:16    193s]             min path sink: ys[0].xs[0].torus_switch_xy/e_out_data_reg_reg[3]/CP
[12/07 21:35:16    193s]             max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:16    193s]       Skew group summary after 'Wire Reduction extra effort':
[12/07 21:35:16    193s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.569, max=0.624, avg=0.594, sd=0.014], skew [0.055 vs 0.058], 100% {0.569, 0.624} (wid=0.030 ws=0.020) (gid=0.610 gs=0.064)
[12/07 21:35:16    193s]       Legalizer API calls during this step: 2531 succeeded with high effort: 2531 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:16    193s]     Wire Reduction extra effort done. (took cpu=0:00:02.7 real=0:00:02.8)
[12/07 21:35:16    193s]     Optimizing orientation...
[12/07 21:35:16    193s]     FlipOpt...
[12/07 21:35:16    193s]     Disconnecting clock tree from netlist...
[12/07 21:35:16    193s]     Disconnecting clock tree from netlist done.
[12/07 21:35:16    193s]     Performing Single Threaded FlipOpt
[12/07 21:35:16    193s]     Optimizing orientation on clock cells...
[12/07 21:35:16    194s]       Orientation Wirelength Optimization: Attempted = 122 , Succeeded = 12 , Constraints Broken = 108 , CannotMove = 2 , Illegal = 0 , Other = 0
[12/07 21:35:16    194s]     Optimizing orientation on clock cells done.
[12/07 21:35:16    194s]     Resynthesising clock tree into netlist...
[12/07 21:35:16    194s]       Reset timing graph...
[12/07 21:35:16    194s] Ignoring AAE DB Resetting ...
[12/07 21:35:16    194s]       Reset timing graph done.
[12/07 21:35:16    194s]     Resynthesising clock tree into netlist done.
[12/07 21:35:16    194s]     FlipOpt done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:35:16    194s]     Optimizing orientation done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:35:17    194s] End AAE Lib Interpolated Model. (MEM=2755.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:35:17    194s]     Clock DAG stats after 'Wire Opt OverFix':
[12/07 21:35:17    194s]       cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:17    194s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:17    194s]       misc counts      : r=1, pp=0
[12/07 21:35:17    194s]       cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:17    194s]       cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:17    194s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:17    194s]       wire capacitance : top=0.000pF, trunk=0.943pF, leaf=1.965pF, total=2.908pF
[12/07 21:35:17    194s]       wire lengths     : top=0.000um, trunk=8515.517um, leaf=15117.783um, total=23633.300um
[12/07 21:35:17    194s]       hp wire lengths  : top=0.000um, trunk=8289.400um, leaf=9450.400um, total=17739.800um
[12/07 21:35:17    194s]     Clock DAG net violations after 'Wire Opt OverFix':
[12/07 21:35:17    194s]       Remaining Transition : {count=2, worst=[0.005ns, 0.002ns]} avg=0.004ns sd=0.003ns sum=0.007ns
[12/07 21:35:17    194s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/07 21:35:17    194s]       Trunk : target=0.133ns count=34 avg=0.087ns sd=0.028ns min=0.004ns max=0.138ns {15 <= 0.080ns, 11 <= 0.106ns, 4 <= 0.120ns, 1 <= 0.126ns, 1 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:17    194s]       Leaf  : target=0.133ns count=87 avg=0.109ns sd=0.013ns min=0.072ns max=0.132ns {2 <= 0.080ns, 36 <= 0.106ns, 29 <= 0.120ns, 13 <= 0.126ns, 7 <= 0.133ns}
[12/07 21:35:17    194s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/07 21:35:17    194s]        Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:17    194s]     Clock DAG hash after 'Wire Opt OverFix': 7093922655870030702 13959248601906470183
[12/07 21:35:17    194s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[12/07 21:35:17    194s]       delay calculator: calls=23963, total_wall_time=0.827s, mean_wall_time=0.035ms
[12/07 21:35:17    194s]       legalizer: calls=11359, total_wall_time=0.242s, mean_wall_time=0.021ms
[12/07 21:35:17    194s]       steiner router: calls=20738, total_wall_time=3.369s, mean_wall_time=0.162ms
[12/07 21:35:17    194s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/07 21:35:17    194s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.569, max=0.628, avg=0.595, sd=0.015], skew [0.060 vs 0.058*], 99% {0.569, 0.627} (wid=0.030 ws=0.020) (gid=0.609 gs=0.064)
[12/07 21:35:17    194s]           min path sink: ys[0].xs[0].torus_switch_xy/e_out_data_reg_reg[3]/CP
[12/07 21:35:17    194s]           max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:17    194s]     Skew group summary after 'Wire Opt OverFix':
[12/07 21:35:17    194s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.569, max=0.628, avg=0.595, sd=0.015], skew [0.060 vs 0.058*], 99% {0.569, 0.627} (wid=0.030 ws=0.020) (gid=0.609 gs=0.064)
[12/07 21:35:17    194s]     Legalizer API calls during this step: 2531 succeeded with high effort: 2531 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:17    194s]   Wire Opt OverFix done. (took cpu=0:00:03.1 real=0:00:03.1)
[12/07 21:35:17    194s]   Total capacitance is (rise=5.267pF fall=5.213pF), of which (rise=2.908pF fall=2.908pF) is wire, and (rise=2.359pF fall=2.305pF) is gate.
[12/07 21:35:17    194s]   Stage::Polishing done. (took cpu=0:00:09.8 real=0:00:09.8)
[12/07 21:35:17    194s]   Stage::Updating netlist...
[12/07 21:35:17    194s]   Reset timing graph...
[12/07 21:35:17    194s] Ignoring AAE DB Resetting ...
[12/07 21:35:17    194s]   Reset timing graph done.
[12/07 21:35:17    194s]   Setting non-default rules before calling refine place.
[12/07 21:35:17    194s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/07 21:35:17    194s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2755.7M, EPOCH TIME: 1733625317.190708
[12/07 21:35:17    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3152).
[12/07 21:35:17    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:17    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:17    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:17    194s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.038, REAL:0.038, MEM:2680.7M, EPOCH TIME: 1733625317.228787
[12/07 21:35:17    194s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:17    194s]   Leaving CCOpt scope - ClockRefiner...
[12/07 21:35:17    194s]   Assigned high priority to 120 instances.
[12/07 21:35:17    194s]   Soft fixed 120 clock instances.
[12/07 21:35:17    194s]   Performing Clock Only Refine Place.
[12/07 21:35:17    194s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/07 21:35:17    194s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2680.7M, EPOCH TIME: 1733625317.232798
[12/07 21:35:17    194s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2680.7M, EPOCH TIME: 1733625317.232863
[12/07 21:35:17    194s] Processing tracks to init pin-track alignment.
[12/07 21:35:17    194s] z: 2, totalTracks: 1
[12/07 21:35:17    194s] z: 4, totalTracks: 1
[12/07 21:35:17    194s] z: 6, totalTracks: 1
[12/07 21:35:17    194s] z: 8, totalTracks: 1
[12/07 21:35:17    194s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:35:17    194s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:35:17    194s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2680.7M, EPOCH TIME: 1733625317.241858
[12/07 21:35:17    194s] Info: 120 insts are soft-fixed.
[12/07 21:35:17    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:17    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:17    194s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:35:17    194s] 
[12/07 21:35:17    194s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:35:17    194s] OPERPROF:       Starting CMU at level 4, MEM:2680.7M, EPOCH TIME: 1733625317.305507
[12/07 21:35:17    194s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2680.7M, EPOCH TIME: 1733625317.306821
[12/07 21:35:17    194s] 
[12/07 21:35:17    194s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:35:17    194s] Info: 120 insts are soft-fixed.
[12/07 21:35:17    194s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.075, REAL:0.076, MEM:2680.7M, EPOCH TIME: 1733625317.317433
[12/07 21:35:17    194s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2680.7M, EPOCH TIME: 1733625317.317475
[12/07 21:35:17    194s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2680.7M, EPOCH TIME: 1733625317.317928
[12/07 21:35:17    194s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2680.7MB).
[12/07 21:35:17    194s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.094, REAL:0.094, MEM:2680.7M, EPOCH TIME: 1733625317.327175
[12/07 21:35:17    194s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.094, REAL:0.094, MEM:2680.7M, EPOCH TIME: 1733625317.327201
[12/07 21:35:17    194s] TDRefine: refinePlace mode is spiral
[12/07 21:35:17    194s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3529754.3
[12/07 21:35:17    194s] OPERPROF: Starting RefinePlace at level 1, MEM:2680.7M, EPOCH TIME: 1733625317.327264
[12/07 21:35:17    194s] *** Starting refinePlace (0:03:14 mem=2680.7M) ***
[12/07 21:35:17    194s] Total net bbox length = 9.488e+05 (4.145e+05 5.343e+05) (ext = 1.782e+04)
[12/07 21:35:17    194s] 
[12/07 21:35:17    194s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:35:17    194s] Info: 120 insts are soft-fixed.
[12/07 21:35:17    194s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:35:17    194s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:35:17    194s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:35:17    194s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:17    194s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:17    194s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2680.7M, EPOCH TIME: 1733625317.358342
[12/07 21:35:17    194s] Starting refinePlace ...
[12/07 21:35:17    194s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:17    194s] One DDP V2 for no tweak run.
[12/07 21:35:17    194s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:35:17    194s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2680.7MB
[12/07 21:35:17    194s] Statistics of distance of Instance movement in refine placement:
[12/07 21:35:17    194s]   maximum (X+Y) =         0.00 um
[12/07 21:35:17    194s]   mean    (X+Y) =         0.00 um
[12/07 21:35:17    194s] Summary Report:
[12/07 21:35:17    194s] Instances move: 0 (out of 7474 movable)
[12/07 21:35:17    194s] Instances flipped: 0
[12/07 21:35:17    194s] Mean displacement: 0.00 um
[12/07 21:35:17    194s] Max displacement: 0.00 um 
[12/07 21:35:17    194s] Total instances moved : 0
[12/07 21:35:17    194s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:2680.7M, EPOCH TIME: 1733625317.362484
[12/07 21:35:17    194s] Total net bbox length = 9.488e+05 (4.145e+05 5.343e+05) (ext = 1.782e+04)
[12/07 21:35:17    194s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2680.7MB
[12/07 21:35:17    194s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2680.7MB) @(0:03:14 - 0:03:14).
[12/07 21:35:17    194s] *** Finished refinePlace (0:03:14 mem=2680.7M) ***
[12/07 21:35:17    194s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3529754.3
[12/07 21:35:17    194s] OPERPROF: Finished RefinePlace at level 1, CPU:0.038, REAL:0.038, MEM:2680.7M, EPOCH TIME: 1733625317.365049
[12/07 21:35:17    194s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2680.7M, EPOCH TIME: 1733625317.365082
[12/07 21:35:17    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:120).
[12/07 21:35:17    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:17    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:17    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:17    194s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.026, REAL:0.026, MEM:2680.7M, EPOCH TIME: 1733625317.391445
[12/07 21:35:17    194s]   ClockRefiner summary
[12/07 21:35:17    194s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3272).
[12/07 21:35:17    194s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 120).
[12/07 21:35:17    194s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3152).
[12/07 21:35:17    194s]   Restoring pStatusCts on 120 clock instances.
[12/07 21:35:17    194s]   Revert refine place priority changes on 0 instances.
[12/07 21:35:17    194s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:35:17    194s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:35:17    194s]   CCOpt::Phase::Implementation done. (took cpu=0:00:11.7 real=0:00:11.8)
[12/07 21:35:17    194s]   CCOpt::Phase::eGRPC...
[12/07 21:35:17    194s]   eGR Post Conditioning loop iteration 0...
[12/07 21:35:17    194s]     Clock implementation routing...
[12/07 21:35:17    194s]       Leaving CCOpt scope - Routing Tools...
[12/07 21:35:17    194s] Net route status summary:
[12/07 21:35:17    194s]   Clock:       121 (unrouted=121, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:35:17    194s]   Non-clock: 20370 (unrouted=12393, trialRouted=7977, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12392, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:35:17    194s]       Routing using eGR only...
[12/07 21:35:17    194s]         Early Global Route - eGR only step...
[12/07 21:35:17    194s] (ccopt eGR): There are 121 nets to be routed. 0 nets have skip routing designation.
[12/07 21:35:17    194s] (ccopt eGR): There are 121 nets for routing of which 121 have one or more fixed wires.
[12/07 21:35:17    194s] (ccopt eGR): Start to route 121 all nets
[12/07 21:35:17    194s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2680.68 MB )
[12/07 21:35:17    194s] (I)      ==================== Layers =====================
[12/07 21:35:17    194s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:35:17    194s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:35:17    194s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:35:17    194s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:35:17    194s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:35:17    194s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:35:17    194s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:35:17    194s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:35:17    194s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:35:17    194s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:35:17    194s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:35:17    194s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:35:17    194s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:35:17    194s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:35:17    194s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:35:17    194s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:35:17    194s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:35:17    194s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:35:17    194s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:35:17    194s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:35:17    194s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:35:17    194s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:35:17    194s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:35:17    194s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:35:17    194s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:35:17    194s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:35:17    194s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:35:17    194s] (I)      Started Import and model ( Curr Mem: 2680.68 MB )
[12/07 21:35:17    194s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:17    194s] (I)      == Non-default Options ==
[12/07 21:35:17    194s] (I)      Clean congestion better                            : true
[12/07 21:35:17    194s] (I)      Estimate vias on DPT layer                         : true
[12/07 21:35:17    194s] (I)      Clean congestion layer assignment rounds           : 3
[12/07 21:35:17    194s] (I)      Layer constraints as soft constraints              : true
[12/07 21:35:17    194s] (I)      Soft top layer                                     : true
[12/07 21:35:17    194s] (I)      Skip prospective layer relax nets                  : true
[12/07 21:35:17    194s] (I)      Better NDR handling                                : true
[12/07 21:35:17    194s] (I)      Improved NDR modeling in LA                        : true
[12/07 21:35:17    194s] (I)      Routing cost fix for NDR handling                  : true
[12/07 21:35:17    194s] (I)      Block tracks for preroutes                         : true
[12/07 21:35:17    194s] (I)      Assign IRoute by net group key                     : true
[12/07 21:35:17    194s] (I)      Block unroutable channels                          : true
[12/07 21:35:17    194s] (I)      Block unroutable channels 3D                       : true
[12/07 21:35:17    194s] (I)      Bound layer relaxed segment wl                     : true
[12/07 21:35:17    194s] (I)      Blocked pin reach length threshold                 : 2
[12/07 21:35:17    194s] (I)      Check blockage within NDR space in TA              : true
[12/07 21:35:17    194s] (I)      Skip must join for term with via pillar            : true
[12/07 21:35:17    194s] (I)      Model find APA for IO pin                          : true
[12/07 21:35:17    194s] (I)      On pin location for off pin term                   : true
[12/07 21:35:17    194s] (I)      Handle EOL spacing                                 : true
[12/07 21:35:17    194s] (I)      Merge PG vias by gap                               : true
[12/07 21:35:17    194s] (I)      Maximum routing layer                              : 10
[12/07 21:35:17    194s] (I)      Route selected nets only                           : true
[12/07 21:35:17    194s] (I)      Refine MST                                         : true
[12/07 21:35:17    194s] (I)      Honor PRL                                          : true
[12/07 21:35:17    194s] (I)      Strong congestion aware                            : true
[12/07 21:35:17    194s] (I)      Improved initial location for IRoutes              : true
[12/07 21:35:17    194s] (I)      Multi panel TA                                     : true
[12/07 21:35:17    194s] (I)      Penalize wire overlap                              : true
[12/07 21:35:17    194s] (I)      Expand small instance blockage                     : true
[12/07 21:35:17    194s] (I)      Reduce via in TA                                   : true
[12/07 21:35:17    194s] (I)      SS-aware routing                                   : true
[12/07 21:35:17    194s] (I)      Improve tree edge sharing                          : true
[12/07 21:35:17    194s] (I)      Improve 2D via estimation                          : true
[12/07 21:35:17    194s] (I)      Refine Steiner tree                                : true
[12/07 21:35:17    194s] (I)      Build spine tree                                   : true
[12/07 21:35:17    194s] (I)      Model pass through capacity                        : true
[12/07 21:35:17    194s] (I)      Extend blockages by a half GCell                   : true
[12/07 21:35:17    194s] (I)      Consider pin shapes                                : true
[12/07 21:35:17    194s] (I)      Consider pin shapes for all nodes                  : true
[12/07 21:35:17    194s] (I)      Consider NR APA                                    : true
[12/07 21:35:17    194s] (I)      Consider IO pin shape                              : true
[12/07 21:35:17    194s] (I)      Fix pin connection bug                             : true
[12/07 21:35:17    194s] (I)      Consider layer RC for local wires                  : true
[12/07 21:35:17    194s] (I)      Route to clock mesh pin                            : true
[12/07 21:35:17    194s] (I)      LA-aware pin escape length                         : 2
[12/07 21:35:17    194s] (I)      Connect multiple ports                             : true
[12/07 21:35:17    194s] (I)      Split for must join                                : true
[12/07 21:35:17    194s] (I)      Number of threads                                  : 1
[12/07 21:35:17    194s] (I)      Routing effort level                               : 10000
[12/07 21:35:17    194s] (I)      Prefer layer length threshold                      : 8
[12/07 21:35:17    194s] (I)      Overflow penalty cost                              : 10
[12/07 21:35:17    194s] (I)      A-star cost                                        : 0.300000
[12/07 21:35:17    194s] (I)      Misalignment cost                                  : 10.000000
[12/07 21:35:17    194s] (I)      Threshold for short IRoute                         : 6
[12/07 21:35:17    194s] (I)      Via cost during post routing                       : 1.000000
[12/07 21:35:17    194s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/07 21:35:17    194s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 21:35:17    194s] (I)      Scenic ratio bound                                 : 3.000000
[12/07 21:35:17    194s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/07 21:35:17    194s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/07 21:35:17    194s] (I)      PG-aware similar topology routing                  : true
[12/07 21:35:17    194s] (I)      Maze routing via cost fix                          : true
[12/07 21:35:17    194s] (I)      Apply PRL on PG terms                              : true
[12/07 21:35:17    194s] (I)      Apply PRL on obs objects                           : true
[12/07 21:35:17    194s] (I)      Handle range-type spacing rules                    : true
[12/07 21:35:17    194s] (I)      PG gap threshold multiplier                        : 10.000000
[12/07 21:35:17    194s] (I)      Parallel spacing query fix                         : true
[12/07 21:35:17    194s] (I)      Force source to root IR                            : true
[12/07 21:35:17    194s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/07 21:35:17    194s] (I)      Do not relax to DPT layer                          : true
[12/07 21:35:17    194s] (I)      No DPT in post routing                             : true
[12/07 21:35:17    194s] (I)      Modeling PG via merging fix                        : true
[12/07 21:35:17    194s] (I)      Shield aware TA                                    : true
[12/07 21:35:17    194s] (I)      Strong shield aware TA                             : true
[12/07 21:35:17    194s] (I)      Overflow calculation fix in LA                     : true
[12/07 21:35:17    194s] (I)      Post routing fix                                   : true
[12/07 21:35:17    194s] (I)      Strong post routing                                : true
[12/07 21:35:17    194s] (I)      NDR via pillar fix                                 : true
[12/07 21:35:17    194s] (I)      Violation on path threshold                        : 1
[12/07 21:35:17    194s] (I)      Pass through capacity modeling                     : true
[12/07 21:35:17    194s] (I)      Select the non-relaxed segments in post routing stage : true
[12/07 21:35:17    194s] (I)      Select term pin box for io pin                     : true
[12/07 21:35:17    194s] (I)      Penalize NDR sharing                               : true
[12/07 21:35:17    194s] (I)      Enable special modeling                            : false
[12/07 21:35:17    194s] (I)      Keep fixed segments                                : true
[12/07 21:35:17    194s] (I)      Reorder net groups by key                          : true
[12/07 21:35:17    194s] (I)      Increase net scenic ratio                          : true
[12/07 21:35:17    194s] (I)      Method to set GCell size                           : row
[12/07 21:35:17    194s] (I)      Connect multiple ports and must join fix           : true
[12/07 21:35:17    194s] (I)      Avoid high resistance layers                       : true
[12/07 21:35:17    194s] (I)      Model find APA for IO pin fix                      : true
[12/07 21:35:17    194s] (I)      Avoid connecting non-metal layers                  : true
[12/07 21:35:17    194s] (I)      Use track pitch for NDR                            : true
[12/07 21:35:17    194s] (I)      Enable layer relax to lower layer                  : true
[12/07 21:35:17    194s] (I)      Enable layer relax to upper layer                  : true
[12/07 21:35:17    194s] (I)      Top layer relaxation fix                           : true
[12/07 21:35:17    194s] (I)      Handle non-default track width                     : false
[12/07 21:35:17    194s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:35:17    194s] (I)      Use row-based GCell size
[12/07 21:35:17    194s] (I)      Use row-based GCell align
[12/07 21:35:17    194s] (I)      layer 0 area = 168000
[12/07 21:35:17    194s] (I)      layer 1 area = 208000
[12/07 21:35:17    194s] (I)      layer 2 area = 208000
[12/07 21:35:17    194s] (I)      layer 3 area = 208000
[12/07 21:35:17    194s] (I)      layer 4 area = 208000
[12/07 21:35:17    194s] (I)      layer 5 area = 208000
[12/07 21:35:17    194s] (I)      layer 6 area = 208000
[12/07 21:35:17    194s] (I)      layer 7 area = 2259999
[12/07 21:35:17    194s] (I)      layer 8 area = 2259999
[12/07 21:35:17    194s] (I)      layer 9 area = 0
[12/07 21:35:17    194s] (I)      GCell unit size   : 3600
[12/07 21:35:17    194s] (I)      GCell multiplier  : 1
[12/07 21:35:17    194s] (I)      GCell row height  : 3600
[12/07 21:35:17    194s] (I)      Actual row height : 3600
[12/07 21:35:17    194s] (I)      GCell align ref   : 4000 4000
[12/07 21:35:17    194s] [NR-eGR] Track table information for default rule: 
[12/07 21:35:17    194s] [NR-eGR] M1 has single uniform track structure
[12/07 21:35:17    194s] [NR-eGR] M2 has single uniform track structure
[12/07 21:35:17    194s] [NR-eGR] M3 has single uniform track structure
[12/07 21:35:17    194s] [NR-eGR] M4 has single uniform track structure
[12/07 21:35:17    194s] [NR-eGR] M5 has single uniform track structure
[12/07 21:35:17    194s] [NR-eGR] M6 has single uniform track structure
[12/07 21:35:17    194s] [NR-eGR] M7 has single uniform track structure
[12/07 21:35:17    194s] [NR-eGR] M8 has single uniform track structure
[12/07 21:35:17    194s] [NR-eGR] M9 has single uniform track structure
[12/07 21:35:17    194s] [NR-eGR] AP has single uniform track structure
[12/07 21:35:17    194s] (I)      ================== Default via ==================
[12/07 21:35:17    194s] (I)      +---+--------------------+----------------------+
[12/07 21:35:17    194s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:35:17    194s] (I)      +---+--------------------+----------------------+
[12/07 21:35:17    194s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:35:17    194s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:35:17    194s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:35:17    194s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:35:17    194s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:35:17    194s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:35:17    194s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:35:17    194s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:35:17    194s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:35:17    194s] (I)      +---+--------------------+----------------------+
[12/07 21:35:17    194s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:35:18    195s] [NR-eGR] Read 2209622 PG shapes
[12/07 21:35:18    195s] [NR-eGR] Read 0 clock shapes
[12/07 21:35:18    195s] [NR-eGR] Read 0 other shapes
[12/07 21:35:18    195s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:35:18    195s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:35:18    195s] [NR-eGR] #PG Blockages       : 2209622
[12/07 21:35:18    195s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:35:18    195s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:35:18    195s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:35:18    195s] [NR-eGR] #Other Blockages    : 0
[12/07 21:35:18    195s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:35:18    195s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:35:18    195s] [NR-eGR] Read 8097 nets ( ignored 7977 )
[12/07 21:35:18    195s] [NR-eGR] Connected 0 must-join pins/ports
[12/07 21:35:18    195s] (I)      early_global_route_priority property id does not exist.
[12/07 21:35:18    195s] (I)      Read Num Blocks=2217876  Num Prerouted Wires=0  Num CS=0
[12/07 21:35:18    195s] (I)      Layer 1 (V) : #blockages 4497 : #preroutes 0
[12/07 21:35:18    195s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/07 21:35:18    195s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/07 21:35:18    195s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/07 21:35:18    195s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/07 21:35:18    195s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:35:18    195s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:35:18    195s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:35:18    195s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:35:18    195s] (I)      Moved 0 terms for better access 
[12/07 21:35:18    195s] (I)      Number of ignored nets                =      0
[12/07 21:35:18    195s] (I)      Number of connected nets              =      0
[12/07 21:35:18    195s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:35:18    195s] (I)      Number of clock nets                  =    120.  Ignored: No
[12/07 21:35:18    195s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:35:18    195s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:35:18    195s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:35:18    195s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:35:18    195s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:35:18    195s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:35:18    195s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:35:18    195s] [NR-eGR] There are 120 clock nets ( 120 with NDR ).
[12/07 21:35:18    195s] (I)      Ndr track 0 does not exist
[12/07 21:35:18    195s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:35:18    195s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:35:18    195s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:35:18    195s] (I)      Site width          :   400  (dbu)
[12/07 21:35:18    195s] (I)      Row height          :  3600  (dbu)
[12/07 21:35:18    195s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:35:18    195s] (I)      GCell width         :  3600  (dbu)
[12/07 21:35:18    195s] (I)      GCell height        :  3600  (dbu)
[12/07 21:35:18    195s] (I)      Grid                :   834   834    10
[12/07 21:35:18    195s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:35:18    195s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:35:18    195s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:35:18    195s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:35:18    195s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:35:18    195s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:35:18    195s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:35:18    195s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:35:18    195s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:35:18    195s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:35:18    195s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:35:18    195s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:35:18    195s] (I)      --------------------------------------------------------
[12/07 21:35:18    195s] 
[12/07 21:35:18    195s] [NR-eGR] ============ Routing rule table ============
[12/07 21:35:18    195s] [NR-eGR] Rule id: 0  Nets: 120
[12/07 21:35:18    195s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 21:35:18    195s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:35:18    195s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/07 21:35:18    195s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/07 21:35:18    195s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:35:18    195s] [NR-eGR] ========================================
[12/07 21:35:18    195s] [NR-eGR] 
[12/07 21:35:18    195s] (I)      =============== Blocked Tracks ===============
[12/07 21:35:18    195s] (I)      +-------+---------+----------+---------------+
[12/07 21:35:18    195s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:35:18    195s] (I)      +-------+---------+----------+---------------+
[12/07 21:35:18    195s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:35:18    195s] (I)      |     2 | 6255000 |  1800025 |        28.78% |
[12/07 21:35:18    195s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/07 21:35:18    195s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:35:18    195s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/07 21:35:18    195s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/07 21:35:18    195s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:35:18    195s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:35:18    195s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:35:18    195s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:35:18    195s] (I)      +-------+---------+----------+---------------+
[12/07 21:35:18    195s] (I)      Finished Import and model ( CPU: 1.23 sec, Real: 1.23 sec, Curr Mem: 2844.83 MB )
[12/07 21:35:18    195s] (I)      Reset routing kernel
[12/07 21:35:18    195s] (I)      Started Global Routing ( Curr Mem: 2844.83 MB )
[12/07 21:35:18    195s] (I)      totalPins=3391  totalGlobalPin=3310 (97.61%)
[12/07 21:35:18    195s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/07 21:35:18    195s] [NR-eGR] Layer group 1: route 120 net(s) in layer range [3, 4]
[12/07 21:35:18    195s] (I)      
[12/07 21:35:18    195s] (I)      ============  Phase 1a Route ============
[12/07 21:35:18    195s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:35:18    195s] (I)      Usage: 12974 = (5926 H, 7048 V) = (0.14% H, 0.16% V) = (1.067e+04um H, 1.269e+04um V)
[12/07 21:35:18    195s] (I)      
[12/07 21:35:18    195s] (I)      ============  Phase 1b Route ============
[12/07 21:35:18    195s] (I)      Usage: 12974 = (5926 H, 7048 V) = (0.14% H, 0.16% V) = (1.067e+04um H, 1.269e+04um V)
[12/07 21:35:18    195s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.335320e+04um
[12/07 21:35:18    195s] (I)      
[12/07 21:35:18    195s] (I)      ============  Phase 1c Route ============
[12/07 21:35:18    195s] (I)      Level2 Grid: 167 x 167
[12/07 21:35:18    196s] (I)      Usage: 12974 = (5926 H, 7048 V) = (0.14% H, 0.16% V) = (1.067e+04um H, 1.269e+04um V)
[12/07 21:35:18    196s] (I)      
[12/07 21:35:18    196s] (I)      ============  Phase 1d Route ============
[12/07 21:35:18    196s] (I)      Usage: 12977 = (5928 H, 7049 V) = (0.14% H, 0.16% V) = (1.067e+04um H, 1.269e+04um V)
[12/07 21:35:18    196s] (I)      
[12/07 21:35:18    196s] (I)      ============  Phase 1e Route ============
[12/07 21:35:18    196s] (I)      Usage: 12977 = (5928 H, 7049 V) = (0.14% H, 0.16% V) = (1.067e+04um H, 1.269e+04um V)
[12/07 21:35:18    196s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.335860e+04um
[12/07 21:35:18    196s] (I)      
[12/07 21:35:18    196s] (I)      ============  Phase 1f Route ============
[12/07 21:35:18    196s] (I)      Usage: 12977 = (5928 H, 7049 V) = (0.14% H, 0.16% V) = (1.067e+04um H, 1.269e+04um V)
[12/07 21:35:18    196s] (I)      
[12/07 21:35:18    196s] (I)      ============  Phase 1g Route ============
[12/07 21:35:18    196s] (I)      Usage: 12908 = (5889 H, 7019 V) = (0.14% H, 0.16% V) = (1.060e+04um H, 1.263e+04um V)
[12/07 21:35:18    196s] (I)      #Nets         : 120
[12/07 21:35:18    196s] (I)      #Relaxed nets : 14
[12/07 21:35:18    196s] (I)      Wire length   : 11560
[12/07 21:35:18    196s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 6]
[12/07 21:35:18    196s] (I)      
[12/07 21:35:18    196s] (I)      ============  Phase 1h Route ============
[12/07 21:35:18    196s] (I)      Usage: 12898 = (5888 H, 7010 V) = (0.14% H, 0.16% V) = (1.060e+04um H, 1.262e+04um V)
[12/07 21:35:19    196s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/07 21:35:19    196s] [NR-eGR] Layer group 2: route 14 net(s) in layer range [3, 6]
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1a Route ============
[12/07 21:35:19    196s] (I)      Usage: 14304 = (6585 H, 7719 V) = (0.11% H, 0.10% V) = (1.185e+04um H, 1.389e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1b Route ============
[12/07 21:35:19    196s] (I)      Usage: 14304 = (6585 H, 7719 V) = (0.11% H, 0.10% V) = (1.185e+04um H, 1.389e+04um V)
[12/07 21:35:19    196s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.574720e+04um
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1c Route ============
[12/07 21:35:19    196s] (I)      Usage: 14304 = (6585 H, 7719 V) = (0.11% H, 0.10% V) = (1.185e+04um H, 1.389e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1d Route ============
[12/07 21:35:19    196s] (I)      Usage: 14304 = (6585 H, 7719 V) = (0.11% H, 0.10% V) = (1.185e+04um H, 1.389e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1e Route ============
[12/07 21:35:19    196s] (I)      Usage: 14304 = (6585 H, 7719 V) = (0.11% H, 0.10% V) = (1.185e+04um H, 1.389e+04um V)
[12/07 21:35:19    196s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.574720e+04um
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1f Route ============
[12/07 21:35:19    196s] (I)      Usage: 14304 = (6585 H, 7719 V) = (0.11% H, 0.10% V) = (1.185e+04um H, 1.389e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1g Route ============
[12/07 21:35:19    196s] (I)      Usage: 14245 = (6552 H, 7693 V) = (0.11% H, 0.10% V) = (1.179e+04um H, 1.385e+04um V)
[12/07 21:35:19    196s] (I)      #Nets         : 14
[12/07 21:35:19    196s] (I)      #Relaxed nets : 14
[12/07 21:35:19    196s] (I)      Wire length   : 0
[12/07 21:35:19    196s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 8]
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1h Route ============
[12/07 21:35:19    196s] (I)      Usage: 14245 = (6552 H, 7693 V) = (0.11% H, 0.10% V) = (1.179e+04um H, 1.385e+04um V)
[12/07 21:35:19    196s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/07 21:35:19    196s] [NR-eGR] Layer group 3: route 14 net(s) in layer range [3, 8]
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1a Route ============
[12/07 21:35:19    196s] (I)      Usage: 15651 = (7249 H, 8402 V) = (0.06% H, 0.09% V) = (1.305e+04um H, 1.512e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1b Route ============
[12/07 21:35:19    196s] (I)      Usage: 15651 = (7249 H, 8402 V) = (0.06% H, 0.09% V) = (1.305e+04um H, 1.512e+04um V)
[12/07 21:35:19    196s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.817180e+04um
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1c Route ============
[12/07 21:35:19    196s] (I)      Usage: 15651 = (7249 H, 8402 V) = (0.06% H, 0.09% V) = (1.305e+04um H, 1.512e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1d Route ============
[12/07 21:35:19    196s] (I)      Usage: 15651 = (7249 H, 8402 V) = (0.06% H, 0.09% V) = (1.305e+04um H, 1.512e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1e Route ============
[12/07 21:35:19    196s] (I)      Usage: 15651 = (7249 H, 8402 V) = (0.06% H, 0.09% V) = (1.305e+04um H, 1.512e+04um V)
[12/07 21:35:19    196s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.817180e+04um
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1f Route ============
[12/07 21:35:19    196s] (I)      Usage: 15651 = (7249 H, 8402 V) = (0.06% H, 0.09% V) = (1.305e+04um H, 1.512e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1g Route ============
[12/07 21:35:19    196s] (I)      Usage: 15593 = (7217 H, 8376 V) = (0.06% H, 0.09% V) = (1.299e+04um H, 1.508e+04um V)
[12/07 21:35:19    196s] (I)      #Nets         : 14
[12/07 21:35:19    196s] (I)      #Relaxed nets : 14
[12/07 21:35:19    196s] (I)      Wire length   : 0
[12/07 21:35:19    196s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 10]
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1h Route ============
[12/07 21:35:19    196s] (I)      Usage: 15593 = (7217 H, 8376 V) = (0.06% H, 0.09% V) = (1.299e+04um H, 1.508e+04um V)
[12/07 21:35:19    196s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/07 21:35:19    196s] [NR-eGR] Layer group 4: route 14 net(s) in layer range [3, 10]
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1a Route ============
[12/07 21:35:19    196s] (I)      Usage: 16999 = (7914 H, 9085 V) = (0.06% H, 0.10% V) = (1.425e+04um H, 1.635e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1b Route ============
[12/07 21:35:19    196s] (I)      Usage: 16999 = (7914 H, 9085 V) = (0.06% H, 0.10% V) = (1.425e+04um H, 1.635e+04um V)
[12/07 21:35:19    196s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.059820e+04um
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1c Route ============
[12/07 21:35:19    196s] (I)      Usage: 16999 = (7914 H, 9085 V) = (0.06% H, 0.10% V) = (1.425e+04um H, 1.635e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1d Route ============
[12/07 21:35:19    196s] (I)      Usage: 16999 = (7914 H, 9085 V) = (0.06% H, 0.10% V) = (1.425e+04um H, 1.635e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1e Route ============
[12/07 21:35:19    196s] (I)      Usage: 16999 = (7914 H, 9085 V) = (0.06% H, 0.10% V) = (1.425e+04um H, 1.635e+04um V)
[12/07 21:35:19    196s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.059820e+04um
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1f Route ============
[12/07 21:35:19    196s] (I)      Usage: 16999 = (7914 H, 9085 V) = (0.06% H, 0.10% V) = (1.425e+04um H, 1.635e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1g Route ============
[12/07 21:35:19    196s] (I)      Usage: 16941 = (7884 H, 9057 V) = (0.06% H, 0.10% V) = (1.419e+04um H, 1.630e+04um V)
[12/07 21:35:19    196s] (I)      #Nets         : 14
[12/07 21:35:19    196s] (I)      #Relaxed nets : 14
[12/07 21:35:19    196s] (I)      Wire length   : 0
[12/07 21:35:19    196s] [NR-eGR] Create a new net group with 14 nets and layer range [2, 10]
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1h Route ============
[12/07 21:35:19    196s] (I)      Usage: 16941 = (7884 H, 9057 V) = (0.06% H, 0.10% V) = (1.419e+04um H, 1.630e+04um V)
[12/07 21:35:19    196s] (I)      total 2D Cap : 27656949 = (13910794 H, 13746155 V)
[12/07 21:35:19    196s] [NR-eGR] Layer group 5: route 14 net(s) in layer range [2, 10]
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1a Route ============
[12/07 21:35:19    196s] (I)      Usage: 19709 = (9262 H, 10447 V) = (0.07% H, 0.08% V) = (1.667e+04um H, 1.880e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1b Route ============
[12/07 21:35:19    196s] (I)      Usage: 19709 = (9262 H, 10447 V) = (0.07% H, 0.08% V) = (1.667e+04um H, 1.880e+04um V)
[12/07 21:35:19    196s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.547620e+04um
[12/07 21:35:19    196s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:35:19    196s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1c Route ============
[12/07 21:35:19    196s] (I)      Usage: 19709 = (9262 H, 10447 V) = (0.07% H, 0.08% V) = (1.667e+04um H, 1.880e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1d Route ============
[12/07 21:35:19    196s] (I)      Usage: 19709 = (9262 H, 10447 V) = (0.07% H, 0.08% V) = (1.667e+04um H, 1.880e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1e Route ============
[12/07 21:35:19    196s] (I)      Usage: 19709 = (9262 H, 10447 V) = (0.07% H, 0.08% V) = (1.667e+04um H, 1.880e+04um V)
[12/07 21:35:19    196s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.547620e+04um
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1f Route ============
[12/07 21:35:19    196s] (I)      Usage: 19709 = (9262 H, 10447 V) = (0.07% H, 0.08% V) = (1.667e+04um H, 1.880e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1g Route ============
[12/07 21:35:19    196s] (I)      Usage: 19706 = (9257 H, 10449 V) = (0.07% H, 0.08% V) = (1.666e+04um H, 1.881e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] (I)      ============  Phase 1h Route ============
[12/07 21:35:19    196s] (I)      Usage: 19706 = (9257 H, 10449 V) = (0.07% H, 0.08% V) = (1.666e+04um H, 1.881e+04um V)
[12/07 21:35:19    196s] (I)      
[12/07 21:35:19    196s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:35:19    196s] [NR-eGR]                        OverCon            
[12/07 21:35:19    196s] [NR-eGR]                         #Gcell     %Gcell
[12/07 21:35:19    196s] [NR-eGR]        Layer             (1-0)    OverCon
[12/07 21:35:19    196s] [NR-eGR] ----------------------------------------------
[12/07 21:35:19    196s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:19    196s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:19    196s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:19    196s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:19    196s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:19    196s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:19    196s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:19    196s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:19    196s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:19    196s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:19    196s] [NR-eGR] ----------------------------------------------
[12/07 21:35:19    196s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/07 21:35:19    196s] [NR-eGR] 
[12/07 21:35:19    196s] (I)      Finished Global Routing ( CPU: 0.70 sec, Real: 0.71 sec, Curr Mem: 2844.83 MB )
[12/07 21:35:19    196s] (I)      total 2D Cap : 28268778 = (14218329 H, 14050449 V)
[12/07 21:35:19    196s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:35:19    196s] (I)      ============= Track Assignment ============
[12/07 21:35:19    196s] (I)      Started Track Assignment (1T) ( Curr Mem: 2844.83 MB )
[12/07 21:35:19    196s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:35:19    196s] (I)      Run Multi-thread track assignment
[12/07 21:35:19    197s] (I)      Finished Track Assignment (1T) ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2844.83 MB )
[12/07 21:35:19    197s] (I)      Started Export ( Curr Mem: 2844.83 MB )
[12/07 21:35:20    197s] [NR-eGR]             Length (um)   Vias 
[12/07 21:35:20    197s] [NR-eGR] -------------------------------
[12/07 21:35:20    197s] [NR-eGR]  M1  (1H)             0  30320 
[12/07 21:35:20    197s] [NR-eGR]  M2  (2V)        108206  42530 
[12/07 21:35:20    197s] [NR-eGR]  M3  (3H)        154920   9528 
[12/07 21:35:20    197s] [NR-eGR]  M4  (4V)         73195   4626 
[12/07 21:35:20    197s] [NR-eGR]  M5  (5H)          8534   3783 
[12/07 21:35:20    197s] [NR-eGR]  M6  (6V)         18337   4260 
[12/07 21:35:20    197s] [NR-eGR]  M7  (7H)        256576   1351 
[12/07 21:35:20    197s] [NR-eGR]  M8  (8V)        343160      0 
[12/07 21:35:20    197s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:35:20    197s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:35:20    197s] [NR-eGR] -------------------------------
[12/07 21:35:20    197s] [NR-eGR]      Total       962927  96398 
[12/07 21:35:20    197s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:20    197s] [NR-eGR] Total half perimeter of net bounding box: 948831um
[12/07 21:35:20    197s] [NR-eGR] Total length: 962927um, number of vias: 96398
[12/07 21:35:20    197s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:20    197s] [NR-eGR] Total eGR-routed clock nets wire length: 23845um, number of vias: 9149
[12/07 21:35:20    197s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:20    197s] [NR-eGR] Report for selected net(s) only.
[12/07 21:35:20    197s] [NR-eGR]             Length (um)  Vias 
[12/07 21:35:20    197s] [NR-eGR] ------------------------------
[12/07 21:35:20    197s] [NR-eGR]  M1  (1H)             0  3391 
[12/07 21:35:20    197s] [NR-eGR]  M2  (2V)          2448  3783 
[12/07 21:35:20    197s] [NR-eGR]  M3  (3H)         10870  1944 
[12/07 21:35:20    197s] [NR-eGR]  M4  (4V)         10356    14 
[12/07 21:35:20    197s] [NR-eGR]  M5  (5H)             1    10 
[12/07 21:35:20    197s] [NR-eGR]  M6  (6V)            18     7 
[12/07 21:35:20    197s] [NR-eGR]  M7  (7H)           153     0 
[12/07 21:35:20    197s] [NR-eGR]  M8  (8V)             0     0 
[12/07 21:35:20    197s] [NR-eGR]  M9  (9H)             0     0 
[12/07 21:35:20    197s] [NR-eGR]  AP  (10V)            0     0 
[12/07 21:35:20    197s] [NR-eGR] ------------------------------
[12/07 21:35:20    197s] [NR-eGR]      Total        23845  9149 
[12/07 21:35:20    197s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:20    197s] [NR-eGR] Total half perimeter of net bounding box: 17690um
[12/07 21:35:20    197s] [NR-eGR] Total length: 23845um, number of vias: 9149
[12/07 21:35:20    197s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:20    197s] [NR-eGR] Total routed clock nets wire length: 23845um, number of vias: 9149
[12/07 21:35:20    197s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:20    197s] (I)      Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2844.83 MB )
[12/07 21:35:20    197s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.45 sec, Real: 2.45 sec, Curr Mem: 2725.83 MB )
[12/07 21:35:20    197s] (I)      ======================================= Runtime Summary =======================================
[12/07 21:35:20    197s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/07 21:35:20    197s] (I)      -----------------------------------------------------------------------------------------------
[12/07 21:35:20    197s] (I)       Early Global Route kernel                   100.00%  88.57 sec  91.03 sec  2.45 sec  2.45 sec 
[12/07 21:35:20    197s] (I)       +-Import and model                           50.22%  88.57 sec  89.81 sec  1.23 sec  1.23 sec 
[12/07 21:35:20    197s] (I)       | +-Create place DB                           0.89%  88.57 sec  88.60 sec  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)       | | +-Import place data                       0.89%  88.57 sec  88.60 sec  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)       | | | +-Read instances and placement          0.25%  88.57 sec  88.58 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | | | +-Read nets                             0.64%  88.58 sec  88.60 sec  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)       | +-Create route DB                          47.10%  88.60 sec  89.75 sec  1.16 sec  1.15 sec 
[12/07 21:35:20    197s] (I)       | | +-Import route data (1T)                 47.06%  88.60 sec  89.75 sec  1.16 sec  1.15 sec 
[12/07 21:35:20    197s] (I)       | | | +-Read blockages ( Layer 2-10 )        20.12%  88.60 sec  89.09 sec  0.49 sec  0.49 sec 
[12/07 21:35:20    197s] (I)       | | | | +-Read routing blockages              0.00%  88.60 sec  88.60 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | | +-Read instance blockages             0.06%  88.60 sec  88.60 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | | +-Read PG blockages                  20.03%  88.60 sec  89.09 sec  0.49 sec  0.49 sec 
[12/07 21:35:20    197s] (I)       | | | | +-Read clock blockages                0.00%  89.09 sec  89.09 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | | +-Read other blockages                0.00%  89.09 sec  89.09 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | | +-Read halo blockages                 0.01%  89.09 sec  89.09 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | | +-Read boundary cut boxes             0.00%  89.09 sec  89.09 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Read blackboxes                       0.00%  89.09 sec  89.09 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Read prerouted                        0.11%  89.09 sec  89.10 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Read unlegalized nets                 0.05%  89.10 sec  89.10 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Read nets                             0.01%  89.10 sec  89.10 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Set up via pillars                    0.00%  89.10 sec  89.10 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Initialize 3D grid graph              1.02%  89.10 sec  89.12 sec  0.03 sec  0.03 sec 
[12/07 21:35:20    197s] (I)       | | | +-Model blockage capacity              25.55%  89.12 sec  89.75 sec  0.63 sec  0.63 sec 
[12/07 21:35:20    197s] (I)       | | | | +-Initialize 3D capacity             24.01%  89.12 sec  89.71 sec  0.59 sec  0.59 sec 
[12/07 21:35:20    197s] (I)       | | | +-Move terms for access (1T)            0.05%  89.75 sec  89.75 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | +-Read aux data                             0.00%  89.75 sec  89.75 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | +-Others data preparation                   0.06%  89.75 sec  89.75 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | +-Create route kernel                       2.11%  89.75 sec  89.81 sec  0.05 sec  0.05 sec 
[12/07 21:35:20    197s] (I)       +-Global Routing                             28.77%  89.81 sec  90.51 sec  0.71 sec  0.70 sec 
[12/07 21:35:20    197s] (I)       | +-Initialization                            0.14%  89.81 sec  89.81 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | +-Net group 1                               7.01%  89.81 sec  89.98 sec  0.17 sec  0.17 sec 
[12/07 21:35:20    197s] (I)       | | +-Generate topology                       0.46%  89.81 sec  89.82 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1a                                0.54%  89.87 sec  89.88 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | | | +-Pattern routing (1T)                  0.17%  89.87 sec  89.87 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.31%  89.87 sec  89.88 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1b                                0.41%  89.88 sec  89.89 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | | | +-Monotonic routing (1T)                0.25%  89.88 sec  89.88 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1c                                0.46%  89.89 sec  89.90 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | | | +-Two level Routing                     0.45%  89.89 sec  89.90 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  89.89 sec  89.90 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  89.90 sec  89.90 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1d                                0.70%  89.90 sec  89.92 sec  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)       | | | +-Detoured routing (1T)                 0.69%  89.90 sec  89.92 sec  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1e                                0.08%  89.92 sec  89.92 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Route legalization                    0.00%  89.92 sec  89.92 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1f                                0.00%  89.92 sec  89.92 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1g                                0.73%  89.92 sec  89.94 sec  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)       | | | +-Post Routing                          0.73%  89.92 sec  89.94 sec  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1h                                0.82%  89.94 sec  89.96 sec  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)       | | | +-Post Routing                          0.82%  89.94 sec  89.96 sec  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)       | | +-Layer assignment (1T)                   0.94%  89.96 sec  89.98 sec  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)       | +-Net group 2                               3.16%  89.98 sec  90.06 sec  0.08 sec  0.08 sec 
[12/07 21:35:20    197s] (I)       | | +-Generate topology                       0.10%  89.98 sec  89.98 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1a                                0.15%  90.04 sec  90.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Pattern routing (1T)                  0.14%  90.04 sec  90.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1b                                0.09%  90.05 sec  90.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1c                                0.00%  90.05 sec  90.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1d                                0.00%  90.05 sec  90.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1e                                0.08%  90.05 sec  90.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Route legalization                    0.00%  90.05 sec  90.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1f                                0.00%  90.05 sec  90.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1g                                0.18%  90.05 sec  90.06 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Post Routing                          0.17%  90.05 sec  90.06 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1h                                0.13%  90.06 sec  90.06 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Post Routing                          0.12%  90.06 sec  90.06 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | +-Net group 3                               3.65%  90.06 sec  90.15 sec  0.09 sec  0.09 sec 
[12/07 21:35:20    197s] (I)       | | +-Generate topology                       0.08%  90.06 sec  90.06 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1a                                0.14%  90.13 sec  90.14 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Pattern routing (1T)                  0.14%  90.13 sec  90.14 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1b                                0.09%  90.14 sec  90.14 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1c                                0.00%  90.14 sec  90.14 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1d                                0.00%  90.14 sec  90.14 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1e                                0.08%  90.14 sec  90.14 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Route legalization                    0.00%  90.14 sec  90.14 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1f                                0.00%  90.14 sec  90.14 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1g                                0.18%  90.14 sec  90.15 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Post Routing                          0.17%  90.14 sec  90.15 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1h                                0.13%  90.15 sec  90.15 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Post Routing                          0.12%  90.15 sec  90.15 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | +-Net group 4                               4.50%  90.15 sec  90.26 sec  0.11 sec  0.11 sec 
[12/07 21:35:20    197s] (I)       | | +-Generate topology                       0.08%  90.15 sec  90.15 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1a                                0.15%  90.24 sec  90.25 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Pattern routing (1T)                  0.14%  90.24 sec  90.25 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1b                                0.09%  90.25 sec  90.25 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1c                                0.00%  90.25 sec  90.25 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1d                                0.00%  90.25 sec  90.25 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1e                                0.08%  90.25 sec  90.25 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Route legalization                    0.00%  90.25 sec  90.25 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1f                                0.00%  90.25 sec  90.25 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1g                                0.18%  90.25 sec  90.26 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Post Routing                          0.17%  90.25 sec  90.26 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1h                                0.13%  90.26 sec  90.26 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Post Routing                          0.12%  90.26 sec  90.26 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | +-Net group 5                               7.29%  90.26 sec  90.44 sec  0.18 sec  0.18 sec 
[12/07 21:35:20    197s] (I)       | | +-Generate topology                       0.00%  90.26 sec  90.26 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1a                                0.35%  90.36 sec  90.37 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | | | +-Pattern routing (1T)                  0.13%  90.36 sec  90.37 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Add via demand to 2D                  0.21%  90.37 sec  90.37 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1b                                0.09%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1c                                0.00%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1d                                0.00%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1e                                0.08%  90.37 sec  90.38 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Route legalization                    0.00%  90.37 sec  90.37 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1f                                0.00%  90.38 sec  90.38 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1g                                0.13%  90.38 sec  90.38 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Post Routing                          0.13%  90.38 sec  90.38 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Phase 1h                                0.13%  90.38 sec  90.38 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | | +-Post Routing                          0.13%  90.38 sec  90.38 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | | +-Layer assignment (1T)                   0.16%  90.43 sec  90.44 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       +-Export 3D cong map                          8.54%  90.51 sec  90.72 sec  0.21 sec  0.21 sec 
[12/07 21:35:20    197s] (I)       | +-Export 2D cong map                        0.70%  90.71 sec  90.72 sec  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)       +-Extract Global 3D Wires                     0.01%  90.72 sec  90.72 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       +-Track Assignment (1T)                      10.45%  90.72 sec  90.98 sec  0.26 sec  0.26 sec 
[12/07 21:35:20    197s] (I)       | +-Initialization                            0.00%  90.72 sec  90.72 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | +-Track Assignment Kernel                  10.41%  90.72 sec  90.98 sec  0.26 sec  0.26 sec 
[12/07 21:35:20    197s] (I)       | +-Free Memory                               0.00%  90.98 sec  90.98 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       +-Export                                      1.51%  90.98 sec  91.02 sec  0.04 sec  0.04 sec 
[12/07 21:35:20    197s] (I)       | +-Export DB wires                           0.27%  90.98 sec  90.99 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | | +-Export all nets                         0.22%  90.98 sec  90.99 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | | +-Set wire vias                           0.03%  90.99 sec  90.99 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       | +-Report wirelength                         0.69%  90.99 sec  91.00 sec  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)       | +-Update net boxes                          0.54%  91.00 sec  91.02 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)       | +-Update timing                             0.00%  91.02 sec  91.02 sec  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)       +-Postprocess design                          0.27%  91.02 sec  91.02 sec  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)      ======================= Summary by functions ========================
[12/07 21:35:20    197s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:35:20    197s] (I)      ---------------------------------------------------------------------
[12/07 21:35:20    197s] (I)        0  Early Global Route kernel           100.00%  2.45 sec  2.45 sec 
[12/07 21:35:20    197s] (I)        1  Import and model                     50.22%  1.23 sec  1.23 sec 
[12/07 21:35:20    197s] (I)        1  Global Routing                       28.77%  0.71 sec  0.70 sec 
[12/07 21:35:20    197s] (I)        1  Track Assignment (1T)                10.45%  0.26 sec  0.26 sec 
[12/07 21:35:20    197s] (I)        1  Export 3D cong map                    8.54%  0.21 sec  0.21 sec 
[12/07 21:35:20    197s] (I)        1  Export                                1.51%  0.04 sec  0.04 sec 
[12/07 21:35:20    197s] (I)        1  Postprocess design                    0.27%  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        2  Create route DB                      47.10%  1.16 sec  1.15 sec 
[12/07 21:35:20    197s] (I)        2  Track Assignment Kernel              10.41%  0.26 sec  0.26 sec 
[12/07 21:35:20    197s] (I)        2  Net group 5                           7.29%  0.18 sec  0.18 sec 
[12/07 21:35:20    197s] (I)        2  Net group 1                           7.01%  0.17 sec  0.17 sec 
[12/07 21:35:20    197s] (I)        2  Net group 4                           4.50%  0.11 sec  0.11 sec 
[12/07 21:35:20    197s] (I)        2  Net group 3                           3.65%  0.09 sec  0.09 sec 
[12/07 21:35:20    197s] (I)        2  Net group 2                           3.16%  0.08 sec  0.08 sec 
[12/07 21:35:20    197s] (I)        2  Create route kernel                   2.11%  0.05 sec  0.05 sec 
[12/07 21:35:20    197s] (I)        2  Create place DB                       0.89%  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)        2  Export 2D cong map                    0.70%  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)        2  Report wirelength                     0.69%  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)        2  Update net boxes                      0.54%  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)        2  Export DB wires                       0.27%  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)        2  Initialization                        0.14%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        3  Import route data (1T)               47.06%  1.16 sec  1.15 sec 
[12/07 21:35:20    197s] (I)        3  Phase 1g                              1.39%  0.03 sec  0.03 sec 
[12/07 21:35:20    197s] (I)        3  Phase 1h                              1.33%  0.03 sec  0.03 sec 
[12/07 21:35:20    197s] (I)        3  Phase 1a                              1.32%  0.03 sec  0.03 sec 
[12/07 21:35:20    197s] (I)        3  Layer assignment (1T)                 1.10%  0.03 sec  0.03 sec 
[12/07 21:35:20    197s] (I)        3  Import place data                     0.89%  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)        3  Phase 1b                              0.76%  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)        3  Generate topology                     0.72%  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)        3  Phase 1d                              0.70%  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)        3  Phase 1c                              0.46%  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)        3  Phase 1e                              0.41%  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)        3  Export all nets                       0.22%  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)        3  Set wire vias                         0.03%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        3  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        4  Model blockage capacity              25.55%  0.63 sec  0.63 sec 
[12/07 21:35:20    197s] (I)        4  Read blockages ( Layer 2-10 )        20.12%  0.49 sec  0.49 sec 
[12/07 21:35:20    197s] (I)        4  Post Routing                          2.69%  0.07 sec  0.07 sec 
[12/07 21:35:20    197s] (I)        4  Initialize 3D grid graph              1.02%  0.03 sec  0.03 sec 
[12/07 21:35:20    197s] (I)        4  Pattern routing (1T)                  0.71%  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)        4  Detoured routing (1T)                 0.69%  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)        4  Read nets                             0.65%  0.02 sec  0.02 sec 
[12/07 21:35:20    197s] (I)        4  Two level Routing                     0.45%  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)        4  Pattern Routing Avoiding Blockages    0.31%  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)        4  Monotonic routing (1T)                0.25%  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)        4  Read instances and placement          0.25%  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)        4  Add via demand to 2D                  0.21%  0.01 sec  0.01 sec 
[12/07 21:35:20    197s] (I)        4  Read prerouted                        0.11%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        4  Move terms for access (1T)            0.05%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        5  Initialize 3D capacity               24.01%  0.59 sec  0.59 sec 
[12/07 21:35:20    197s] (I)        5  Read PG blockages                    20.03%  0.49 sec  0.49 sec 
[12/07 21:35:20    197s] (I)        5  Two Level Routing (Regular)           0.13%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        5  Two Level Routing (Strong)            0.13%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:35:20    197s]         Early Global Route - eGR only step done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/07 21:35:20    197s]       Routing using eGR only done.
[12/07 21:35:20    197s] Net route status summary:
[12/07 21:35:20    197s]   Clock:       121 (unrouted=1, trialRouted=0, noStatus=0, routed=120, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:35:20    197s]   Non-clock: 20370 (unrouted=12393, trialRouted=7977, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12392, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:35:20    197s] 
[12/07 21:35:20    197s] CCOPT: Done with clock implementation routing.
[12/07 21:35:20    197s] 
[12/07 21:35:20    197s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/07 21:35:20    197s]     Clock implementation routing done.
[12/07 21:35:20    197s]     Leaving CCOpt scope - extractRC...
[12/07 21:35:20    197s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/07 21:35:20    197s] Extraction called for design 'torus_bp_D_W32' of instances=7474 and nets=20491 using extraction engine 'preRoute' .
[12/07 21:35:20    197s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:35:20    197s] Type 'man IMPEXT-3530' for more detail.
[12/07 21:35:20    197s] PreRoute RC Extraction called for design torus_bp_D_W32.
[12/07 21:35:20    197s] RC Extraction called in multi-corner(1) mode.
[12/07 21:35:20    197s] RCMode: PreRoute
[12/07 21:35:20    197s]       RC Corner Indexes            0   
[12/07 21:35:20    197s] Capacitance Scaling Factor   : 1.00000 
[12/07 21:35:20    197s] Resistance Scaling Factor    : 1.00000 
[12/07 21:35:20    197s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 21:35:20    197s] Clock Res. Scaling Factor    : 1.00000 
[12/07 21:35:20    197s] Shrink Factor                : 1.00000
[12/07 21:35:20    197s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 21:35:20    197s] Using capacitance table file ...
[12/07 21:35:20    197s] 
[12/07 21:35:20    197s] Trim Metal Layers:
[12/07 21:35:20    197s] LayerId::1 widthSet size::4
[12/07 21:35:20    197s] LayerId::2 widthSet size::4
[12/07 21:35:20    197s] LayerId::3 widthSet size::4
[12/07 21:35:20    197s] LayerId::4 widthSet size::4
[12/07 21:35:20    197s] LayerId::5 widthSet size::4
[12/07 21:35:20    197s] LayerId::6 widthSet size::4
[12/07 21:35:20    197s] LayerId::7 widthSet size::4
[12/07 21:35:20    197s] LayerId::8 widthSet size::4
[12/07 21:35:20    197s] LayerId::9 widthSet size::4
[12/07 21:35:20    197s] LayerId::10 widthSet size::2
[12/07 21:35:20    197s] Updating RC grid for preRoute extraction ...
[12/07 21:35:20    197s] eee: pegSigSF::1.070000
[12/07 21:35:20    197s] Initializing multi-corner capacitance tables ... 
[12/07 21:35:20    197s] Initializing multi-corner resistance tables ...
[12/07 21:35:20    197s] eee: l::1 avDens::0.110518 usedTrk::70004.888911 availTrk::633423.495712 sigTrk::70004.888911
[12/07 21:35:20    197s] eee: l::2 avDens::0.042090 usedTrk::6012.388889 availTrk::142847.380323 sigTrk::6012.388889
[12/07 21:35:20    197s] eee: l::3 avDens::0.045782 usedTrk::8632.172224 availTrk::188550.000000 sigTrk::8632.172224
[12/07 21:35:20    197s] eee: l::4 avDens::0.031902 usedTrk::4068.400275 availTrk::127530.000000 sigTrk::4068.400275
[12/07 21:35:20    197s] eee: l::5 avDens::0.002563 usedTrk::1627.627814 availTrk::635040.000000 sigTrk::1627.627814
[12/07 21:35:20    197s] eee: l::6 avDens::0.003421 usedTrk::2172.455870 availTrk::635040.000000 sigTrk::2172.455870
[12/07 21:35:20    197s] eee: l::7 avDens::0.052810 usedTrk::14363.288907 availTrk::271980.000000 sigTrk::14363.288907
[12/07 21:35:20    197s] eee: l::8 avDens::0.280031 usedTrk::19065.911115 availTrk::68085.000000 sigTrk::19065.911115
[12/07 21:35:20    197s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:20    197s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:20    197s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:35:20    197s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.376151 uaWl=0.366067 uaWlH=0.100054 aWlH=0.633932 lMod=0 pMax=0.810600 pMod=83 wcR=0.693800 newSi=0.182200 wHLS=3.105065 siPrev=0 viaL=0.000000 crit=0.913710 shortMod=4.568549 fMod=0.228427 
[12/07 21:35:20    197s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2725.832M)
[12/07 21:35:20    197s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/07 21:35:20    197s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 21:35:20    197s]     Leaving CCOpt scope - Initializing placement interface...
[12/07 21:35:20    197s] OPERPROF: Starting DPlace-Init at level 1, MEM:2725.8M, EPOCH TIME: 1733625320.476082
[12/07 21:35:20    197s] Processing tracks to init pin-track alignment.
[12/07 21:35:20    197s] z: 2, totalTracks: 1
[12/07 21:35:20    197s] z: 4, totalTracks: 1
[12/07 21:35:20    197s] z: 6, totalTracks: 1
[12/07 21:35:20    197s] z: 8, totalTracks: 1
[12/07 21:35:20    197s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:35:20    197s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:35:20    197s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2725.8M, EPOCH TIME: 1733625320.486404
[12/07 21:35:20    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:20    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:20    197s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:35:20    197s] 
[12/07 21:35:20    197s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:35:20    197s] OPERPROF:     Starting CMU at level 3, MEM:2725.8M, EPOCH TIME: 1733625320.552292
[12/07 21:35:20    197s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2725.8M, EPOCH TIME: 1733625320.553742
[12/07 21:35:20    197s] 
[12/07 21:35:20    197s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:35:20    197s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.077, REAL:0.078, MEM:2725.8M, EPOCH TIME: 1733625320.564122
[12/07 21:35:20    197s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2725.8M, EPOCH TIME: 1733625320.564168
[12/07 21:35:20    197s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2725.8M, EPOCH TIME: 1733625320.564748
[12/07 21:35:20    197s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2725.8MB).
[12/07 21:35:20    197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.098, MEM:2725.8M, EPOCH TIME: 1733625320.574037
[12/07 21:35:20    197s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:20    197s]     Legalizer reserving space for clock trees
[12/07 21:35:20    197s]     Calling post conditioning for eGRPC...
[12/07 21:35:20    197s]       eGRPC...
[12/07 21:35:20    197s]         eGRPC active optimizations:
[12/07 21:35:20    197s]          - Move Down
[12/07 21:35:20    197s]          - Downsizing before DRV sizing
[12/07 21:35:20    197s]          - DRV fixing with sizing
[12/07 21:35:20    197s]          - Move to fanout
[12/07 21:35:20    197s]          - Cloning
[12/07 21:35:20    197s]         
[12/07 21:35:20    197s]         Currently running CTS, using active skew data
[12/07 21:35:20    197s]         Reset bufferability constraints...
[12/07 21:35:20    197s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/07 21:35:20    197s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:35:20    197s] End AAE Lib Interpolated Model. (MEM=2725.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:35:20    197s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:20    197s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:20    197s]         Clock DAG stats eGRPC initial state:
[12/07 21:35:20    197s]           cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:20    197s]           sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:20    197s]           misc counts      : r=1, pp=0
[12/07 21:35:20    197s]           cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:20    197s]           cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:20    197s]           sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:20    197s]           wire capacitance : top=0.000pF, trunk=0.950pF, leaf=2.001pF, total=2.951pF
[12/07 21:35:20    197s]           wire lengths     : top=0.000um, trunk=8530.917um, leaf=15314.200um, total=23845.117um
[12/07 21:35:20    197s]           hp wire lengths  : top=0.000um, trunk=8289.400um, leaf=9450.400um, total=17739.800um
[12/07 21:35:20    197s]         Clock DAG net violations eGRPC initial state:
[12/07 21:35:20    197s]           Remaining Transition : {count=5, worst=[0.006ns, 0.002ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.002ns sum=0.010ns
[12/07 21:35:20    197s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/07 21:35:20    197s]           Trunk : target=0.133ns count=34 avg=0.088ns sd=0.028ns min=0.004ns max=0.139ns {15 <= 0.080ns, 11 <= 0.106ns, 2 <= 0.120ns, 3 <= 0.126ns, 0 <= 0.133ns} {3 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:20    197s]           Leaf  : target=0.133ns count=87 avg=0.110ns sd=0.013ns min=0.072ns max=0.134ns {2 <= 0.080ns, 34 <= 0.106ns, 31 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:20    197s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/07 21:35:20    197s]            Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:20    197s]         Clock DAG hash eGRPC initial state: 7093922655870030702 13959248601906470183
[12/07 21:35:20    197s]         CTS services accumulated run-time stats eGRPC initial state:
[12/07 21:35:20    197s]           delay calculator: calls=24084, total_wall_time=0.832s, mean_wall_time=0.035ms
[12/07 21:35:20    197s]           legalizer: calls=11479, total_wall_time=0.244s, mean_wall_time=0.021ms
[12/07 21:35:20    197s]           steiner router: calls=20860, total_wall_time=3.402s, mean_wall_time=0.163ms
[12/07 21:35:20    197s]         Primary reporting skew groups eGRPC initial state:
[12/07 21:35:20    197s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.631, avg=0.597, sd=0.015], skew [0.060 vs 0.058*], 98.4% {0.572, 0.630} (wid=0.030 ws=0.021) (gid=0.612 gs=0.065)
[12/07 21:35:20    197s]               min path sink: ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[12]/CP
[12/07 21:35:20    197s]               max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:20    197s]         Skew group summary eGRPC initial state:
[12/07 21:35:20    197s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.631, avg=0.597, sd=0.015], skew [0.060 vs 0.058*], 98.4% {0.572, 0.630} (wid=0.030 ws=0.021) (gid=0.612 gs=0.065)
[12/07 21:35:20    197s]         eGRPC Moving buffers...
[12/07 21:35:20    197s]           Clock DAG hash before 'eGRPC Moving buffers': 7093922655870030702 13959248601906470183
[12/07 21:35:20    197s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[12/07 21:35:20    197s]             delay calculator: calls=24084, total_wall_time=0.832s, mean_wall_time=0.035ms
[12/07 21:35:20    197s]             legalizer: calls=11479, total_wall_time=0.244s, mean_wall_time=0.021ms
[12/07 21:35:20    197s]             steiner router: calls=20860, total_wall_time=3.402s, mean_wall_time=0.163ms
[12/07 21:35:20    197s]           Violation analysis...
[12/07 21:35:20    197s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:20    197s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:35:20    197s]           
[12/07 21:35:20    197s]             Nodes to move:         2
[12/07 21:35:20    197s]             Processed:             2
[12/07 21:35:20    197s]             Moved (slew improved): 0
[12/07 21:35:20    197s]             Moved (slew fixed):    1
[12/07 21:35:20    197s]             Not moved:             1
[12/07 21:35:20    197s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/07 21:35:20    197s]             cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:20    197s]             sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:20    197s]             misc counts      : r=1, pp=0
[12/07 21:35:20    197s]             cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:20    197s]             cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:20    197s]             sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:20    197s]             wire capacitance : top=0.000pF, trunk=0.951pF, leaf=2.001pF, total=2.952pF
[12/07 21:35:20    197s]             wire lengths     : top=0.000um, trunk=8530.917um, leaf=15314.200um, total=23845.117um
[12/07 21:35:20    197s]             hp wire lengths  : top=0.000um, trunk=8289.400um, leaf=9450.400um, total=17739.800um
[12/07 21:35:20    197s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/07 21:35:20    197s]             Remaining Transition : {count=4, worst=[0.006ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.003ns sum=0.008ns
[12/07 21:35:20    197s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/07 21:35:20    197s]             Trunk : target=0.133ns count=34 avg=0.088ns sd=0.027ns min=0.004ns max=0.139ns {15 <= 0.080ns, 11 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:20    197s]             Leaf  : target=0.133ns count=87 avg=0.110ns sd=0.013ns min=0.072ns max=0.134ns {2 <= 0.080ns, 34 <= 0.106ns, 31 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:20    197s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/07 21:35:20    197s]              Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:20    197s]           Clock DAG hash after 'eGRPC Moving buffers': 6835216812152089905 9919224968810787288
[12/07 21:35:20    197s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[12/07 21:35:20    197s]             delay calculator: calls=24137, total_wall_time=0.834s, mean_wall_time=0.035ms
[12/07 21:35:20    197s]             legalizer: calls=11486, total_wall_time=0.244s, mean_wall_time=0.021ms
[12/07 21:35:20    197s]             steiner router: calls=20864, total_wall_time=3.402s, mean_wall_time=0.163ms
[12/07 21:35:20    197s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/07 21:35:20    197s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.629], skew [0.059 vs 0.058*]
[12/07 21:35:20    197s]                 min path sink: ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[12]/CP
[12/07 21:35:20    197s]                 max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:20    197s]           Skew group summary after 'eGRPC Moving buffers':
[12/07 21:35:20    197s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.629], skew [0.059 vs 0.058*]
[12/07 21:35:20    197s]           Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:20    197s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:20    197s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/07 21:35:20    197s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 6835216812152089905 9919224968810787288
[12/07 21:35:20    197s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:35:20    197s]             delay calculator: calls=24137, total_wall_time=0.834s, mean_wall_time=0.035ms
[12/07 21:35:20    197s]             legalizer: calls=11486, total_wall_time=0.244s, mean_wall_time=0.021ms
[12/07 21:35:20    197s]             steiner router: calls=20864, total_wall_time=3.402s, mean_wall_time=0.163ms
[12/07 21:35:20    197s]           Artificially removing long paths...
[12/07 21:35:20    197s]             Clock DAG hash before 'Artificially removing long paths': 6835216812152089905 9919224968810787288
[12/07 21:35:20    197s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[12/07 21:35:20    197s]               delay calculator: calls=24137, total_wall_time=0.834s, mean_wall_time=0.035ms
[12/07 21:35:20    197s]               legalizer: calls=11486, total_wall_time=0.244s, mean_wall_time=0.021ms
[12/07 21:35:20    197s]               steiner router: calls=20864, total_wall_time=3.402s, mean_wall_time=0.163ms
[12/07 21:35:20    197s]             Artificially shortened 83 long paths. The largest offset applied was 0.003ns.
[12/07 21:35:20    197s]             
[12/07 21:35:20    197s]             
[12/07 21:35:20    197s]             Skew Group Offsets:
[12/07 21:35:20    197s]             
[12/07 21:35:20    197s]             -------------------------------------------------------------------------------------------------------------
[12/07 21:35:20    197s]             Skew Group                         Num.     Num.       Offset        Max        Previous Max.    Current Max.
[12/07 21:35:20    197s]                                                Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[12/07 21:35:20    197s]             -------------------------------------------------------------------------------------------------------------
[12/07 21:35:20    197s]             ideal_clock/functional_wcl_fast    3152       83         2.633%      0.003ns       0.629ns         0.626ns
[12/07 21:35:20    197s]             -------------------------------------------------------------------------------------------------------------
[12/07 21:35:20    197s]             
[12/07 21:35:20    197s]             Offsets Histogram:
[12/07 21:35:20    197s]             
[12/07 21:35:20    197s]             -------------------------------
[12/07 21:35:20    197s]             From (ns)    To (ns)      Count
[12/07 21:35:20    197s]             -------------------------------
[12/07 21:35:20    197s]             below          0.000        4
[12/07 21:35:20    197s]               0.000      and above     79
[12/07 21:35:20    197s]             -------------------------------
[12/07 21:35:20    197s]             
[12/07 21:35:20    197s]             Mean=0.001ns Median=0.002ns Std.Dev=0.001ns
[12/07 21:35:20    197s]             
[12/07 21:35:20    197s]             
[12/07 21:35:20    197s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:20    197s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:20    197s]           Modifying slew-target multiplier from 1 to 0.9
[12/07 21:35:20    197s]           Downsizing prefiltering...
[12/07 21:35:20    197s]           Downsizing prefiltering done.
[12/07 21:35:20    197s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:35:20    198s]           DoDownSizing Summary : numSized = 0, numUnchanged = 49, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 57, numSkippedDueToCloseToSkewTarget = 15
[12/07 21:35:20    198s]           CCOpt-eGRPC Downsizing: considered: 49, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 49, unsuccessful: 0, sized: 0
[12/07 21:35:20    198s]           Reverting slew-target multiplier from 0.9 to 1
[12/07 21:35:20    198s]           Reverting Artificially removing long paths...
[12/07 21:35:20    198s]             Clock DAG hash before 'Reverting Artificially removing long paths': 6835216812152089905 9919224968810787288
[12/07 21:35:20    198s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[12/07 21:35:20    198s]               delay calculator: calls=24529, total_wall_time=0.841s, mean_wall_time=0.034ms
[12/07 21:35:20    198s]               legalizer: calls=11535, total_wall_time=0.246s, mean_wall_time=0.021ms
[12/07 21:35:20    198s]               steiner router: calls=21158, total_wall_time=3.404s, mean_wall_time=0.161ms
[12/07 21:35:20    198s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:20    198s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:20    198s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:35:20    198s]             cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:20    198s]             sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:20    198s]             misc counts      : r=1, pp=0
[12/07 21:35:20    198s]             cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:20    198s]             cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:20    198s]             sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:20    198s]             wire capacitance : top=0.000pF, trunk=0.951pF, leaf=2.001pF, total=2.952pF
[12/07 21:35:20    198s]             wire lengths     : top=0.000um, trunk=8530.917um, leaf=15314.200um, total=23845.117um
[12/07 21:35:20    198s]             hp wire lengths  : top=0.000um, trunk=8289.400um, leaf=9450.400um, total=17739.800um
[12/07 21:35:20    198s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:35:20    198s]             Remaining Transition : {count=4, worst=[0.006ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.003ns sum=0.008ns
[12/07 21:35:20    198s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:35:20    198s]             Trunk : target=0.133ns count=34 avg=0.088ns sd=0.027ns min=0.004ns max=0.139ns {15 <= 0.080ns, 11 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:20    198s]             Leaf  : target=0.133ns count=87 avg=0.110ns sd=0.013ns min=0.072ns max=0.134ns {2 <= 0.080ns, 34 <= 0.106ns, 31 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:20    198s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/07 21:35:20    198s]              Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:20    198s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 6835216812152089905 9919224968810787288
[12/07 21:35:20    198s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:35:20    198s]             delay calculator: calls=24529, total_wall_time=0.841s, mean_wall_time=0.034ms
[12/07 21:35:20    198s]             legalizer: calls=11535, total_wall_time=0.246s, mean_wall_time=0.021ms
[12/07 21:35:20    198s]             steiner router: calls=21158, total_wall_time=3.404s, mean_wall_time=0.161ms
[12/07 21:35:20    198s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:35:20    198s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.629], skew [0.059 vs 0.058*]
[12/07 21:35:20    198s]                 min path sink: ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[12]/CP
[12/07 21:35:20    198s]                 max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:20    198s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/07 21:35:20    198s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.629], skew [0.059 vs 0.058*]
[12/07 21:35:20    198s]           Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:20    198s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:35:20    198s]         eGRPC Fixing DRVs...
[12/07 21:35:20    198s]           Clock DAG hash before 'eGRPC Fixing DRVs': 6835216812152089905 9919224968810787288
[12/07 21:35:20    198s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[12/07 21:35:20    198s]             delay calculator: calls=24529, total_wall_time=0.841s, mean_wall_time=0.034ms
[12/07 21:35:20    198s]             legalizer: calls=11535, total_wall_time=0.246s, mean_wall_time=0.021ms
[12/07 21:35:20    198s]             steiner router: calls=21158, total_wall_time=3.404s, mean_wall_time=0.161ms
[12/07 21:35:20    198s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:35:21    198s]           CCOpt-eGRPC: considered: 121, tested: 121, violation detected: 4, violation ignored (due to small violation): 3, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[12/07 21:35:21    198s]           
[12/07 21:35:21    198s]           Statistics: Fix DRVs (cell sizing):
[12/07 21:35:21    198s]           ===================================
[12/07 21:35:21    198s]           
[12/07 21:35:21    198s]           Cell changes by Net Type:
[12/07 21:35:21    198s]           
[12/07 21:35:21    198s]           -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:21    198s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/07 21:35:21    198s]           -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:21    198s]           top                0                    0           0            0                    0                  0
[12/07 21:35:21    198s]           trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/07 21:35:21    198s]           leaf               0                    0           0            0                    0                  0
[12/07 21:35:21    198s]           -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:21    198s]           Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/07 21:35:21    198s]           -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:21    198s]           
[12/07 21:35:21    198s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[12/07 21:35:21    198s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/07 21:35:21    198s]           
[12/07 21:35:21    198s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/07 21:35:21    198s]             cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:21    198s]             sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:21    198s]             misc counts      : r=1, pp=0
[12/07 21:35:21    198s]             cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:21    198s]             cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:21    198s]             sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:21    198s]             wire capacitance : top=0.000pF, trunk=0.951pF, leaf=2.001pF, total=2.952pF
[12/07 21:35:21    198s]             wire lengths     : top=0.000um, trunk=8530.917um, leaf=15314.200um, total=23845.117um
[12/07 21:35:21    198s]             hp wire lengths  : top=0.000um, trunk=8289.400um, leaf=9450.400um, total=17739.800um
[12/07 21:35:21    198s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/07 21:35:21    198s]             Remaining Transition : {count=4, worst=[0.006ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.003ns sum=0.008ns
[12/07 21:35:21    198s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/07 21:35:21    198s]             Trunk : target=0.133ns count=34 avg=0.088ns sd=0.027ns min=0.004ns max=0.139ns {15 <= 0.080ns, 11 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:21    198s]             Leaf  : target=0.133ns count=87 avg=0.110ns sd=0.013ns min=0.072ns max=0.134ns {2 <= 0.080ns, 34 <= 0.106ns, 31 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:21    198s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/07 21:35:21    198s]              Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:21    198s]           Clock DAG hash after 'eGRPC Fixing DRVs': 6835216812152089905 9919224968810787288
[12/07 21:35:21    198s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[12/07 21:35:21    198s]             delay calculator: calls=24536, total_wall_time=0.841s, mean_wall_time=0.034ms
[12/07 21:35:21    198s]             legalizer: calls=11536, total_wall_time=0.246s, mean_wall_time=0.021ms
[12/07 21:35:21    198s]             steiner router: calls=21164, total_wall_time=3.404s, mean_wall_time=0.161ms
[12/07 21:35:21    198s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/07 21:35:21    198s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.629], skew [0.059 vs 0.058*]
[12/07 21:35:21    198s]                 min path sink: ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[12]/CP
[12/07 21:35:21    198s]                 max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:21    198s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/07 21:35:21    198s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.629], skew [0.059 vs 0.058*]
[12/07 21:35:21    198s]           Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:21    198s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:21    198s]         
[12/07 21:35:21    198s]         Slew Diagnostics: After DRV fixing
[12/07 21:35:21    198s]         ==================================
[12/07 21:35:21    198s]         
[12/07 21:35:21    198s]         Global Causes:
[12/07 21:35:21    198s]         
[12/07 21:35:21    198s]         -------------------------------------
[12/07 21:35:21    198s]         Cause
[12/07 21:35:21    198s]         -------------------------------------
[12/07 21:35:21    198s]         DRV fixing with buffering is disabled
[12/07 21:35:21    198s]         -------------------------------------
[12/07 21:35:21    198s]         
[12/07 21:35:21    198s]         Top 5 overslews:
[12/07 21:35:21    198s]         
[12/07 21:35:21    198s]         ---------------------------------------------------------------------------------------------------------
[12/07 21:35:21    198s]         Overslew    Causes                                      Driving Pin
[12/07 21:35:21    198s]         ---------------------------------------------------------------------------------------------------------
[12/07 21:35:21    198s]         0.006ns     Inst already optimally sized (CKBD4)        CTS_ccl_buf_00114/Z
[12/07 21:35:21    198s]         0.001ns     Violation below threshold for DRV sizing    ys[0].xs[0].torus_switch_xy/CTS_ccl_a_buf_00083/Z
[12/07 21:35:21    198s]         0.001ns     Violation below threshold for DRV sizing    CTS_ccl_buf_00122/Z
[12/07 21:35:21    198s]         0.000ns     Violation below threshold for DRV sizing    ys[3].xs[0].client_xy/CTS_ccl_a_buf_00022/Z
[12/07 21:35:21    198s]         ---------------------------------------------------------------------------------------------------------
[12/07 21:35:21    198s]         
[12/07 21:35:21    198s]         Slew diagnostics counts from the 4 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/07 21:35:21    198s]         
[12/07 21:35:21    198s]         ------------------------------------------------------
[12/07 21:35:21    198s]         Cause                                       Occurences
[12/07 21:35:21    198s]         ------------------------------------------------------
[12/07 21:35:21    198s]         Violation below threshold for DRV sizing        3
[12/07 21:35:21    198s]         Inst already optimally sized                    1
[12/07 21:35:21    198s]         ------------------------------------------------------
[12/07 21:35:21    198s]         
[12/07 21:35:21    198s]         Violation diagnostics counts from the 4 nodes that have violations:
[12/07 21:35:21    198s]         
[12/07 21:35:21    198s]         ------------------------------------------------------
[12/07 21:35:21    198s]         Cause                                       Occurences
[12/07 21:35:21    198s]         ------------------------------------------------------
[12/07 21:35:21    198s]         Violation below threshold for DRV sizing        3
[12/07 21:35:21    198s]         Inst already optimally sized                    1
[12/07 21:35:21    198s]         ------------------------------------------------------
[12/07 21:35:21    198s]         
[12/07 21:35:21    198s]         Reconnecting optimized routes...
[12/07 21:35:21    198s]         Reset timing graph...
[12/07 21:35:21    198s] Ignoring AAE DB Resetting ...
[12/07 21:35:21    198s]         Reset timing graph done.
[12/07 21:35:21    198s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/07 21:35:21    198s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:21    198s]         Violation analysis...
[12/07 21:35:21    198s] End AAE Lib Interpolated Model. (MEM=2763.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:35:21    198s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:21    198s]         Moving clock insts towards fanout...
[12/07 21:35:21    198s]         Move to sink centre: considered=3, unsuccessful=0, alreadyClose=0, noImprovementFound=3, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[12/07 21:35:21    198s]         Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:21    198s]         Clock instances to consider for cloning: 0
[12/07 21:35:21    198s]         Reset timing graph...
[12/07 21:35:21    198s] Ignoring AAE DB Resetting ...
[12/07 21:35:21    198s]         Reset timing graph done.
[12/07 21:35:21    198s]         Set dirty flag on 1 instances, 2 nets
[12/07 21:35:21    198s] End AAE Lib Interpolated Model. (MEM=2763.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:35:21    198s]         Clock DAG stats before routing clock trees:
[12/07 21:35:21    198s]           cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:21    198s]           sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:21    198s]           misc counts      : r=1, pp=0
[12/07 21:35:21    198s]           cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:21    198s]           cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:21    198s]           sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:21    198s]           wire capacitance : top=0.000pF, trunk=0.951pF, leaf=2.001pF, total=2.952pF
[12/07 21:35:21    198s]           wire lengths     : top=0.000um, trunk=8533.442um, leaf=15314.200um, total=23847.642um
[12/07 21:35:21    198s]           hp wire lengths  : top=0.000um, trunk=8289.400um, leaf=9450.400um, total=17739.800um
[12/07 21:35:21    198s]         Clock DAG net violations before routing clock trees:
[12/07 21:35:21    198s]           Remaining Transition : {count=4, worst=[0.006ns, 0.001ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.003ns sum=0.008ns
[12/07 21:35:21    198s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/07 21:35:21    198s]           Trunk : target=0.133ns count=34 avg=0.088ns sd=0.027ns min=0.004ns max=0.139ns {15 <= 0.080ns, 11 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:21    198s]           Leaf  : target=0.133ns count=87 avg=0.110ns sd=0.013ns min=0.072ns max=0.134ns {2 <= 0.080ns, 34 <= 0.106ns, 31 <= 0.120ns, 9 <= 0.126ns, 9 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:21    198s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/07 21:35:21    198s]            Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:21    198s]         Clock DAG hash before routing clock trees: 6835216812152089905 9919224968810787288
[12/07 21:35:21    198s]         CTS services accumulated run-time stats before routing clock trees:
[12/07 21:35:21    198s]           delay calculator: calls=24640, total_wall_time=0.845s, mean_wall_time=0.034ms
[12/07 21:35:21    198s]           legalizer: calls=11549, total_wall_time=0.246s, mean_wall_time=0.021ms
[12/07 21:35:21    198s]           steiner router: calls=21197, total_wall_time=3.412s, mean_wall_time=0.161ms
[12/07 21:35:21    198s]         Primary reporting skew groups before routing clock trees:
[12/07 21:35:21    198s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.629, avg=0.597, sd=0.015], skew [0.059 vs 0.058*], 99.8% {0.571, 0.629} (wid=0.030 ws=0.021) (gid=0.612 gs=0.065)
[12/07 21:35:21    198s]               min path sink: ys[0].xs[1].torus_switch_xy/e_out_data_reg_reg[12]/CP
[12/07 21:35:21    198s]               max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:21    198s]         Skew group summary before routing clock trees:
[12/07 21:35:21    198s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.571, max=0.629, avg=0.597, sd=0.015], skew [0.059 vs 0.058*], 99.8% {0.571, 0.629} (wid=0.030 ws=0.021) (gid=0.612 gs=0.065)
[12/07 21:35:21    198s]       eGRPC done.
[12/07 21:35:21    198s]     Calling post conditioning for eGRPC done.
[12/07 21:35:21    198s]   eGR Post Conditioning loop iteration 0 done.
[12/07 21:35:21    198s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/07 21:35:21    198s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/07 21:35:21    198s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2773.5M, EPOCH TIME: 1733625321.172488
[12/07 21:35:21    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:21    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:21    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:21    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:21    198s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.034, REAL:0.034, MEM:2729.5M, EPOCH TIME: 1733625321.206205
[12/07 21:35:21    198s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:21    198s]   Leaving CCOpt scope - ClockRefiner...
[12/07 21:35:21    198s]   Assigned high priority to 0 instances.
[12/07 21:35:21    198s]   Soft fixed 120 clock instances.
[12/07 21:35:21    198s]   Performing Single Pass Refine Place.
[12/07 21:35:21    198s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/07 21:35:21    198s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2720.0M, EPOCH TIME: 1733625321.209963
[12/07 21:35:21    198s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2720.0M, EPOCH TIME: 1733625321.210046
[12/07 21:35:21    198s] Processing tracks to init pin-track alignment.
[12/07 21:35:21    198s] z: 2, totalTracks: 1
[12/07 21:35:21    198s] z: 4, totalTracks: 1
[12/07 21:35:21    198s] z: 6, totalTracks: 1
[12/07 21:35:21    198s] z: 8, totalTracks: 1
[12/07 21:35:21    198s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:35:21    198s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:35:21    198s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2720.0M, EPOCH TIME: 1733625321.219644
[12/07 21:35:21    198s] Info: 120 insts are soft-fixed.
[12/07 21:35:21    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:21    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:21    198s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:35:21    198s] 
[12/07 21:35:21    198s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:35:21    198s] OPERPROF:       Starting CMU at level 4, MEM:2720.0M, EPOCH TIME: 1733625321.287032
[12/07 21:35:21    198s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2720.0M, EPOCH TIME: 1733625321.288320
[12/07 21:35:21    198s] 
[12/07 21:35:21    198s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:35:21    198s] Info: 120 insts are soft-fixed.
[12/07 21:35:21    198s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.079, REAL:0.079, MEM:2720.0M, EPOCH TIME: 1733625321.298931
[12/07 21:35:21    198s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2720.0M, EPOCH TIME: 1733625321.298972
[12/07 21:35:21    198s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2720.0M, EPOCH TIME: 1733625321.299368
[12/07 21:35:21    198s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2720.0MB).
[12/07 21:35:21    198s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.098, REAL:0.099, MEM:2720.0M, EPOCH TIME: 1733625321.308684
[12/07 21:35:21    198s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.098, REAL:0.099, MEM:2720.0M, EPOCH TIME: 1733625321.308710
[12/07 21:35:21    198s] TDRefine: refinePlace mode is spiral
[12/07 21:35:21    198s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3529754.4
[12/07 21:35:21    198s] OPERPROF: Starting RefinePlace at level 1, MEM:2720.0M, EPOCH TIME: 1733625321.308767
[12/07 21:35:21    198s] *** Starting refinePlace (0:03:18 mem=2720.0M) ***
[12/07 21:35:21    198s] Total net bbox length = 9.488e+05 (4.145e+05 5.343e+05) (ext = 1.782e+04)
[12/07 21:35:21    198s] 
[12/07 21:35:21    198s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:35:21    198s] Info: 120 insts are soft-fixed.
[12/07 21:35:21    198s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:35:21    198s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:35:21    198s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:35:21    198s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:21    198s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:21    198s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2720.0M, EPOCH TIME: 1733625321.339766
[12/07 21:35:21    198s] Starting refinePlace ...
[12/07 21:35:21    198s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:21    198s] One DDP V2 for no tweak run.
[12/07 21:35:21    198s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:21    198s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2720.0M, EPOCH TIME: 1733625321.422696
[12/07 21:35:21    198s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:35:21    198s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2720.0M, EPOCH TIME: 1733625321.422788
[12/07 21:35:21    198s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:2720.0M, EPOCH TIME: 1733625321.435952
[12/07 21:35:21    198s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2720.0M, EPOCH TIME: 1733625321.436000
[12/07 21:35:21    198s] DDP markSite nrRow 831 nrJob 831
[12/07 21:35:21    198s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2720.0M, EPOCH TIME: 1733625321.454646
[12/07 21:35:21    198s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:2720.0M, EPOCH TIME: 1733625321.454768
[12/07 21:35:21    198s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2720.0M, EPOCH TIME: 1733625321.467010
[12/07 21:35:21    198s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2720.0M, EPOCH TIME: 1733625321.467052
[12/07 21:35:21    198s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2720.0M, EPOCH TIME: 1733625321.467655
[12/07 21:35:21    198s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2720.0M, EPOCH TIME: 1733625321.467703
[12/07 21:35:21    198s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.096, REAL:0.097, MEM:2720.0M, EPOCH TIME: 1733625321.564314
[12/07 21:35:21    198s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:35:21    198s]  ** Cut row section real time 0:00:00.0.
[12/07 21:35:21    198s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.097, REAL:0.097, MEM:2720.0M, EPOCH TIME: 1733625321.564893
[12/07 21:35:21    198s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 21:35:21    198s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2720.0MB) @(0:03:18 - 0:03:19).
[12/07 21:35:21    198s] Move report: preRPlace moves 19 insts, mean move: 1.04 um, max move: 3.20 um 
[12/07 21:35:21    198s] 	Max move on inst (ys[1].xs[0].client_xy/U41): (310.20, 912.80) --> (311.60, 914.60)
[12/07 21:35:21    198s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: AO22D0
[12/07 21:35:21    198s] 	Violation at original loc: Placement Blockage Violation
[12/07 21:35:21    198s] wireLenOptFixPriorityInst 3152 inst fixed
[12/07 21:35:21    198s] 
[12/07 21:35:21    198s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:35:22    199s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:35:22    199s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:35:22    199s] Move report: legalization moves 86 insts, mean move: 6.17 um, max move: 33.60 um spiral
[12/07 21:35:22    199s] 	Max move on inst (ys[3].xs[2].torus_switch_xy/xbar_gen[8].xbar_inst): (1328.32, 716.60) --> (1347.52, 702.20)
[12/07 21:35:22    199s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[12/07 21:35:22    199s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:35:22    199s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2704.0MB) @(0:03:19 - 0:03:19).
[12/07 21:35:22    199s] Move report: Detail placement moves 105 insts, mean move: 5.24 um, max move: 33.60 um 
[12/07 21:35:22    199s] 	Max move on inst (ys[3].xs[2].torus_switch_xy/xbar_gen[8].xbar_inst): (1328.32, 716.60) --> (1347.52, 702.20)
[12/07 21:35:22    199s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2704.0MB
[12/07 21:35:22    199s] Statistics of distance of Instance movement in refine placement:
[12/07 21:35:22    199s]   maximum (X+Y) =        33.60 um
[12/07 21:35:22    199s]   inst (ys[3].xs[2].torus_switch_xy/xbar_gen[8].xbar_inst) with max move: (1328.32, 716.6) -> (1347.52, 702.2)
[12/07 21:35:22    199s]   mean    (X+Y) =         5.24 um
[12/07 21:35:22    199s] Summary Report:
[12/07 21:35:22    199s] Instances move: 105 (out of 7474 movable)
[12/07 21:35:22    199s] Instances flipped: 0
[12/07 21:35:22    199s] Mean displacement: 5.24 um
[12/07 21:35:22    199s] Max displacement: 33.60 um (Instance: ys[3].xs[2].torus_switch_xy/xbar_gen[8].xbar_inst) (1328.32, 716.6) -> (1347.52, 702.2)
[12/07 21:35:22    199s] 	Length: 28 sites, height: 2 rows, site name: core, cell type: torus_xbar_1b
[12/07 21:35:22    199s] 	Violation at original loc: Placement Blockage Violation
[12/07 21:35:22    199s] Total instances moved : 105
[12/07 21:35:22    199s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.822, REAL:0.818, MEM:2704.0M, EPOCH TIME: 1733625322.158187
[12/07 21:35:22    199s] Total net bbox length = 9.497e+05 (4.149e+05 5.348e+05) (ext = 1.782e+04)
[12/07 21:35:22    199s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2704.0MB
[12/07 21:35:22    199s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=2704.0MB) @(0:03:18 - 0:03:19).
[12/07 21:35:22    199s] *** Finished refinePlace (0:03:19 mem=2704.0M) ***
[12/07 21:35:22    199s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3529754.4
[12/07 21:35:22    199s] OPERPROF: Finished RefinePlace at level 1, CPU:0.856, REAL:0.852, MEM:2704.0M, EPOCH TIME: 1733625322.160490
[12/07 21:35:22    199s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2704.0M, EPOCH TIME: 1733625322.160528
[12/07 21:35:22    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9250).
[12/07 21:35:22    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:22    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:22    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:22    199s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:2665.0M, EPOCH TIME: 1733625322.190809
[12/07 21:35:22    199s]   ClockRefiner summary
[12/07 21:35:22    199s]   All clock instances: Moved 7, flipped 2 and cell swapped 0 (out of a total of 3272).
[12/07 21:35:22    199s]   The largest move was 5.4 um for ys[2].xs[3].torus_switch_xy/s_out_y_reg_reg[1].
[12/07 21:35:22    199s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 120).
[12/07 21:35:22    199s]   Clock sinks: Moved 7, flipped 2 and cell swapped 0 (out of a total of 3152).
[12/07 21:35:22    199s]   The largest move was 5.4 um for ys[2].xs[3].torus_switch_xy/s_out_y_reg_reg[1].
[12/07 21:35:22    199s]   Restoring pStatusCts on 120 clock instances.
[12/07 21:35:22    199s]   Revert refine place priority changes on 0 instances.
[12/07 21:35:22    199s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/07 21:35:22    199s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:04.8 real=0:00:04.8)
[12/07 21:35:22    199s]   CCOpt::Phase::Routing...
[12/07 21:35:22    199s]   Clock implementation routing...
[12/07 21:35:22    199s]     Leaving CCOpt scope - Routing Tools...
[12/07 21:35:22    199s] Net route status summary:
[12/07 21:35:22    199s]   Clock:       121 (unrouted=0, trialRouted=0, noStatus=0, routed=121, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:35:22    199s]   Non-clock: 20370 (unrouted=12393, trialRouted=7977, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12392, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:35:22    199s]     Routing using eGR in eGR->NR Step...
[12/07 21:35:22    199s]       Early Global Route - eGR->Nr High Frequency step...
[12/07 21:35:22    199s] (ccopt eGR): There are 121 nets to be routed. 0 nets have skip routing designation.
[12/07 21:35:22    199s] (ccopt eGR): There are 121 nets for routing of which 121 have one or more fixed wires.
[12/07 21:35:22    199s] (ccopt eGR): Start to route 121 all nets
[12/07 21:35:22    199s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2664.99 MB )
[12/07 21:35:22    199s] (I)      ==================== Layers =====================
[12/07 21:35:22    199s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:35:22    199s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:35:22    199s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:35:22    199s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:35:22    199s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:35:22    199s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:35:22    199s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:35:22    199s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:35:22    199s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:35:22    199s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:35:22    199s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:35:22    199s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:35:22    199s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:35:22    199s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:35:22    199s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:35:22    199s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:35:22    199s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:35:22    199s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:35:22    199s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:35:22    199s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:35:22    199s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:35:22    199s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:35:22    199s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:35:22    199s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:35:22    199s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:35:22    199s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:35:22    199s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:35:22    199s] (I)      Started Import and model ( Curr Mem: 2664.99 MB )
[12/07 21:35:22    199s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:22    199s] (I)      == Non-default Options ==
[12/07 21:35:22    199s] (I)      Clean congestion better                            : true
[12/07 21:35:22    199s] (I)      Estimate vias on DPT layer                         : true
[12/07 21:35:22    199s] (I)      Clean congestion layer assignment rounds           : 3
[12/07 21:35:22    199s] (I)      Layer constraints as soft constraints              : true
[12/07 21:35:22    199s] (I)      Soft top layer                                     : true
[12/07 21:35:22    199s] (I)      Skip prospective layer relax nets                  : true
[12/07 21:35:22    199s] (I)      Better NDR handling                                : true
[12/07 21:35:22    199s] (I)      Improved NDR modeling in LA                        : true
[12/07 21:35:22    199s] (I)      Routing cost fix for NDR handling                  : true
[12/07 21:35:22    199s] (I)      Block tracks for preroutes                         : true
[12/07 21:35:22    199s] (I)      Assign IRoute by net group key                     : true
[12/07 21:35:22    199s] (I)      Block unroutable channels                          : true
[12/07 21:35:22    199s] (I)      Block unroutable channels 3D                       : true
[12/07 21:35:22    199s] (I)      Bound layer relaxed segment wl                     : true
[12/07 21:35:22    199s] (I)      Blocked pin reach length threshold                 : 2
[12/07 21:35:22    199s] (I)      Check blockage within NDR space in TA              : true
[12/07 21:35:22    199s] (I)      Skip must join for term with via pillar            : true
[12/07 21:35:22    199s] (I)      Model find APA for IO pin                          : true
[12/07 21:35:22    199s] (I)      On pin location for off pin term                   : true
[12/07 21:35:22    199s] (I)      Handle EOL spacing                                 : true
[12/07 21:35:22    199s] (I)      Merge PG vias by gap                               : true
[12/07 21:35:22    199s] (I)      Maximum routing layer                              : 10
[12/07 21:35:22    199s] (I)      Route selected nets only                           : true
[12/07 21:35:22    199s] (I)      Refine MST                                         : true
[12/07 21:35:22    199s] (I)      Honor PRL                                          : true
[12/07 21:35:22    199s] (I)      Strong congestion aware                            : true
[12/07 21:35:22    199s] (I)      Improved initial location for IRoutes              : true
[12/07 21:35:22    199s] (I)      Multi panel TA                                     : true
[12/07 21:35:22    199s] (I)      Penalize wire overlap                              : true
[12/07 21:35:22    199s] (I)      Expand small instance blockage                     : true
[12/07 21:35:22    199s] (I)      Reduce via in TA                                   : true
[12/07 21:35:22    199s] (I)      SS-aware routing                                   : true
[12/07 21:35:22    199s] (I)      Improve tree edge sharing                          : true
[12/07 21:35:22    199s] (I)      Improve 2D via estimation                          : true
[12/07 21:35:22    199s] (I)      Refine Steiner tree                                : true
[12/07 21:35:22    199s] (I)      Build spine tree                                   : true
[12/07 21:35:22    199s] (I)      Model pass through capacity                        : true
[12/07 21:35:22    199s] (I)      Extend blockages by a half GCell                   : true
[12/07 21:35:22    199s] (I)      Consider pin shapes                                : true
[12/07 21:35:22    199s] (I)      Consider pin shapes for all nodes                  : true
[12/07 21:35:22    199s] (I)      Consider NR APA                                    : true
[12/07 21:35:22    199s] (I)      Consider IO pin shape                              : true
[12/07 21:35:22    199s] (I)      Fix pin connection bug                             : true
[12/07 21:35:22    199s] (I)      Consider layer RC for local wires                  : true
[12/07 21:35:22    199s] (I)      Route to clock mesh pin                            : true
[12/07 21:35:22    199s] (I)      LA-aware pin escape length                         : 2
[12/07 21:35:22    199s] (I)      Connect multiple ports                             : true
[12/07 21:35:22    199s] (I)      Split for must join                                : true
[12/07 21:35:22    199s] (I)      Number of threads                                  : 1
[12/07 21:35:22    199s] (I)      Routing effort level                               : 10000
[12/07 21:35:22    199s] (I)      Prefer layer length threshold                      : 8
[12/07 21:35:22    199s] (I)      Overflow penalty cost                              : 10
[12/07 21:35:22    199s] (I)      A-star cost                                        : 0.300000
[12/07 21:35:22    199s] (I)      Misalignment cost                                  : 10.000000
[12/07 21:35:22    199s] (I)      Threshold for short IRoute                         : 6
[12/07 21:35:22    199s] (I)      Via cost during post routing                       : 1.000000
[12/07 21:35:22    199s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/07 21:35:22    199s] (I)      Source-to-sink ratio                               : 0.300000
[12/07 21:35:22    199s] (I)      Scenic ratio bound                                 : 3.000000
[12/07 21:35:22    199s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/07 21:35:22    199s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/07 21:35:22    199s] (I)      PG-aware similar topology routing                  : true
[12/07 21:35:22    199s] (I)      Maze routing via cost fix                          : true
[12/07 21:35:22    199s] (I)      Apply PRL on PG terms                              : true
[12/07 21:35:22    199s] (I)      Apply PRL on obs objects                           : true
[12/07 21:35:22    199s] (I)      Handle range-type spacing rules                    : true
[12/07 21:35:22    199s] (I)      PG gap threshold multiplier                        : 10.000000
[12/07 21:35:22    199s] (I)      Parallel spacing query fix                         : true
[12/07 21:35:22    199s] (I)      Force source to root IR                            : true
[12/07 21:35:22    199s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/07 21:35:22    199s] (I)      Do not relax to DPT layer                          : true
[12/07 21:35:22    199s] (I)      No DPT in post routing                             : true
[12/07 21:35:22    199s] (I)      Modeling PG via merging fix                        : true
[12/07 21:35:22    199s] (I)      Shield aware TA                                    : true
[12/07 21:35:22    199s] (I)      Strong shield aware TA                             : true
[12/07 21:35:22    199s] (I)      Overflow calculation fix in LA                     : true
[12/07 21:35:22    199s] (I)      Post routing fix                                   : true
[12/07 21:35:22    199s] (I)      Strong post routing                                : true
[12/07 21:35:22    199s] (I)      NDR via pillar fix                                 : true
[12/07 21:35:22    199s] (I)      Violation on path threshold                        : 1
[12/07 21:35:22    199s] (I)      Pass through capacity modeling                     : true
[12/07 21:35:22    199s] (I)      Select the non-relaxed segments in post routing stage : true
[12/07 21:35:22    199s] (I)      Select term pin box for io pin                     : true
[12/07 21:35:22    199s] (I)      Penalize NDR sharing                               : true
[12/07 21:35:22    199s] (I)      Enable special modeling                            : false
[12/07 21:35:22    199s] (I)      Keep fixed segments                                : true
[12/07 21:35:22    199s] (I)      Reorder net groups by key                          : true
[12/07 21:35:22    199s] (I)      Increase net scenic ratio                          : true
[12/07 21:35:22    199s] (I)      Method to set GCell size                           : row
[12/07 21:35:22    199s] (I)      Connect multiple ports and must join fix           : true
[12/07 21:35:22    199s] (I)      Avoid high resistance layers                       : true
[12/07 21:35:22    199s] (I)      Model find APA for IO pin fix                      : true
[12/07 21:35:22    199s] (I)      Avoid connecting non-metal layers                  : true
[12/07 21:35:22    199s] (I)      Use track pitch for NDR                            : true
[12/07 21:35:22    199s] (I)      Enable layer relax to lower layer                  : true
[12/07 21:35:22    199s] (I)      Enable layer relax to upper layer                  : true
[12/07 21:35:22    199s] (I)      Top layer relaxation fix                           : true
[12/07 21:35:22    199s] (I)      Handle non-default track width                     : false
[12/07 21:35:22    199s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:35:22    199s] (I)      Use row-based GCell size
[12/07 21:35:22    199s] (I)      Use row-based GCell align
[12/07 21:35:22    199s] (I)      layer 0 area = 168000
[12/07 21:35:22    199s] (I)      layer 1 area = 208000
[12/07 21:35:22    199s] (I)      layer 2 area = 208000
[12/07 21:35:22    199s] (I)      layer 3 area = 208000
[12/07 21:35:22    199s] (I)      layer 4 area = 208000
[12/07 21:35:22    199s] (I)      layer 5 area = 208000
[12/07 21:35:22    199s] (I)      layer 6 area = 208000
[12/07 21:35:22    199s] (I)      layer 7 area = 2259999
[12/07 21:35:22    199s] (I)      layer 8 area = 2259999
[12/07 21:35:22    199s] (I)      layer 9 area = 0
[12/07 21:35:22    199s] (I)      GCell unit size   : 3600
[12/07 21:35:22    199s] (I)      GCell multiplier  : 1
[12/07 21:35:22    199s] (I)      GCell row height  : 3600
[12/07 21:35:22    199s] (I)      Actual row height : 3600
[12/07 21:35:22    199s] (I)      GCell align ref   : 4000 4000
[12/07 21:35:22    199s] [NR-eGR] Track table information for default rule: 
[12/07 21:35:22    199s] [NR-eGR] M1 has single uniform track structure
[12/07 21:35:22    199s] [NR-eGR] M2 has single uniform track structure
[12/07 21:35:22    199s] [NR-eGR] M3 has single uniform track structure
[12/07 21:35:22    199s] [NR-eGR] M4 has single uniform track structure
[12/07 21:35:22    199s] [NR-eGR] M5 has single uniform track structure
[12/07 21:35:22    199s] [NR-eGR] M6 has single uniform track structure
[12/07 21:35:22    199s] [NR-eGR] M7 has single uniform track structure
[12/07 21:35:22    199s] [NR-eGR] M8 has single uniform track structure
[12/07 21:35:22    199s] [NR-eGR] M9 has single uniform track structure
[12/07 21:35:22    199s] [NR-eGR] AP has single uniform track structure
[12/07 21:35:22    199s] (I)      ================== Default via ==================
[12/07 21:35:22    199s] (I)      +---+--------------------+----------------------+
[12/07 21:35:22    199s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/07 21:35:22    199s] (I)      +---+--------------------+----------------------+
[12/07 21:35:22    199s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/07 21:35:22    199s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/07 21:35:22    199s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/07 21:35:22    199s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/07 21:35:22    199s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/07 21:35:22    199s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/07 21:35:22    199s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/07 21:35:22    199s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/07 21:35:22    199s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/07 21:35:22    199s] (I)      +---+--------------------+----------------------+
[12/07 21:35:22    199s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:35:22    200s] [NR-eGR] Read 2209622 PG shapes
[12/07 21:35:22    200s] [NR-eGR] Read 0 clock shapes
[12/07 21:35:22    200s] [NR-eGR] Read 0 other shapes
[12/07 21:35:22    200s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:35:22    200s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:35:22    200s] [NR-eGR] #PG Blockages       : 2209622
[12/07 21:35:22    200s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:35:22    200s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:35:22    200s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:35:22    200s] [NR-eGR] #Other Blockages    : 0
[12/07 21:35:22    200s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:35:22    200s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/07 21:35:22    200s] [NR-eGR] Read 8097 nets ( ignored 7977 )
[12/07 21:35:22    200s] [NR-eGR] Connected 0 must-join pins/ports
[12/07 21:35:22    200s] (I)      early_global_route_priority property id does not exist.
[12/07 21:35:22    200s] (I)      Read Num Blocks=2217876  Num Prerouted Wires=0  Num CS=0
[12/07 21:35:23    200s] (I)      Layer 1 (V) : #blockages 4497 : #preroutes 0
[12/07 21:35:23    200s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/07 21:35:23    200s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/07 21:35:23    200s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/07 21:35:23    200s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/07 21:35:23    200s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/07 21:35:23    200s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:35:23    200s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:35:23    200s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:35:23    200s] (I)      Moved 0 terms for better access 
[12/07 21:35:23    200s] (I)      Number of ignored nets                =      0
[12/07 21:35:23    200s] (I)      Number of connected nets              =      0
[12/07 21:35:23    200s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/07 21:35:23    200s] (I)      Number of clock nets                  =    120.  Ignored: No
[12/07 21:35:23    200s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:35:23    200s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:35:23    200s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:35:23    200s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:35:23    200s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:35:23    200s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:35:23    200s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:35:23    200s] [NR-eGR] There are 120 clock nets ( 120 with NDR ).
[12/07 21:35:23    200s] (I)      Ndr track 0 does not exist
[12/07 21:35:23    200s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:35:23    200s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:35:23    200s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:35:23    200s] (I)      Site width          :   400  (dbu)
[12/07 21:35:23    200s] (I)      Row height          :  3600  (dbu)
[12/07 21:35:23    200s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:35:23    200s] (I)      GCell width         :  3600  (dbu)
[12/07 21:35:23    200s] (I)      GCell height        :  3600  (dbu)
[12/07 21:35:23    200s] (I)      Grid                :   834   834    10
[12/07 21:35:23    200s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:35:23    200s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:35:23    200s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:35:23    200s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:35:23    200s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:35:23    200s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:35:23    200s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:35:23    200s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:35:23    200s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:35:23    200s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:35:23    200s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:35:23    200s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:35:23    200s] (I)      --------------------------------------------------------
[12/07 21:35:23    200s] 
[12/07 21:35:23    200s] [NR-eGR] ============ Routing rule table ============
[12/07 21:35:23    200s] [NR-eGR] Rule id: 0  Nets: 120
[12/07 21:35:23    200s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/07 21:35:23    200s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:35:23    200s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/07 21:35:23    200s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/07 21:35:23    200s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:35:23    200s] [NR-eGR] ========================================
[12/07 21:35:23    200s] [NR-eGR] 
[12/07 21:35:23    200s] (I)      =============== Blocked Tracks ===============
[12/07 21:35:23    200s] (I)      +-------+---------+----------+---------------+
[12/07 21:35:23    200s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:35:23    200s] (I)      +-------+---------+----------+---------------+
[12/07 21:35:23    200s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:35:23    200s] (I)      |     2 | 6255000 |  1800031 |        28.78% |
[12/07 21:35:23    200s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/07 21:35:23    200s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:35:23    200s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/07 21:35:23    200s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/07 21:35:23    200s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:35:23    200s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:35:23    200s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:35:23    200s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:35:23    200s] (I)      +-------+---------+----------+---------------+
[12/07 21:35:23    200s] (I)      Finished Import and model ( CPU: 1.21 sec, Real: 1.21 sec, Curr Mem: 2829.45 MB )
[12/07 21:35:23    200s] (I)      Reset routing kernel
[12/07 21:35:23    200s] (I)      Started Global Routing ( Curr Mem: 2829.45 MB )
[12/07 21:35:23    200s] (I)      totalPins=3391  totalGlobalPin=3310 (97.61%)
[12/07 21:35:23    200s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/07 21:35:23    200s] [NR-eGR] Layer group 1: route 120 net(s) in layer range [3, 4]
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1a Route ============
[12/07 21:35:23    200s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:35:23    200s] (I)      Usage: 12978 = (5934 H, 7044 V) = (0.14% H, 0.16% V) = (1.068e+04um H, 1.268e+04um V)
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1b Route ============
[12/07 21:35:23    200s] (I)      Usage: 12978 = (5934 H, 7044 V) = (0.14% H, 0.16% V) = (1.068e+04um H, 1.268e+04um V)
[12/07 21:35:23    200s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.336040e+04um
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1c Route ============
[12/07 21:35:23    200s] (I)      Level2 Grid: 167 x 167
[12/07 21:35:23    200s] (I)      Usage: 12978 = (5934 H, 7044 V) = (0.14% H, 0.16% V) = (1.068e+04um H, 1.268e+04um V)
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1d Route ============
[12/07 21:35:23    200s] (I)      Usage: 12981 = (5936 H, 7045 V) = (0.14% H, 0.16% V) = (1.068e+04um H, 1.268e+04um V)
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1e Route ============
[12/07 21:35:23    200s] (I)      Usage: 12981 = (5936 H, 7045 V) = (0.14% H, 0.16% V) = (1.068e+04um H, 1.268e+04um V)
[12/07 21:35:23    200s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.336580e+04um
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1f Route ============
[12/07 21:35:23    200s] (I)      Usage: 12981 = (5936 H, 7045 V) = (0.14% H, 0.16% V) = (1.068e+04um H, 1.268e+04um V)
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1g Route ============
[12/07 21:35:23    200s] (I)      Usage: 12912 = (5897 H, 7015 V) = (0.14% H, 0.16% V) = (1.061e+04um H, 1.263e+04um V)
[12/07 21:35:23    200s] (I)      #Nets         : 120
[12/07 21:35:23    200s] (I)      #Relaxed nets : 14
[12/07 21:35:23    200s] (I)      Wire length   : 11563
[12/07 21:35:23    200s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 6]
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1h Route ============
[12/07 21:35:23    200s] (I)      Usage: 12902 = (5896 H, 7006 V) = (0.14% H, 0.16% V) = (1.061e+04um H, 1.261e+04um V)
[12/07 21:35:23    200s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/07 21:35:23    200s] [NR-eGR] Layer group 2: route 14 net(s) in layer range [3, 6]
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1a Route ============
[12/07 21:35:23    200s] (I)      Usage: 14309 = (6594 H, 7715 V) = (0.11% H, 0.10% V) = (1.187e+04um H, 1.389e+04um V)
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1b Route ============
[12/07 21:35:23    200s] (I)      Usage: 14309 = (6594 H, 7715 V) = (0.11% H, 0.10% V) = (1.187e+04um H, 1.389e+04um V)
[12/07 21:35:23    200s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.575620e+04um
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1c Route ============
[12/07 21:35:23    200s] (I)      Usage: 14309 = (6594 H, 7715 V) = (0.11% H, 0.10% V) = (1.187e+04um H, 1.389e+04um V)
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1d Route ============
[12/07 21:35:23    200s] (I)      Usage: 14309 = (6594 H, 7715 V) = (0.11% H, 0.10% V) = (1.187e+04um H, 1.389e+04um V)
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1e Route ============
[12/07 21:35:23    200s] (I)      Usage: 14309 = (6594 H, 7715 V) = (0.11% H, 0.10% V) = (1.187e+04um H, 1.389e+04um V)
[12/07 21:35:23    200s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.575620e+04um
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1f Route ============
[12/07 21:35:23    200s] (I)      Usage: 14309 = (6594 H, 7715 V) = (0.11% H, 0.10% V) = (1.187e+04um H, 1.389e+04um V)
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1g Route ============
[12/07 21:35:23    200s] (I)      Usage: 14250 = (6561 H, 7689 V) = (0.11% H, 0.10% V) = (1.181e+04um H, 1.384e+04um V)
[12/07 21:35:23    200s] (I)      #Nets         : 14
[12/07 21:35:23    200s] (I)      #Relaxed nets : 14
[12/07 21:35:23    200s] (I)      Wire length   : 0
[12/07 21:35:23    200s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 8]
[12/07 21:35:23    200s] (I)      
[12/07 21:35:23    200s] (I)      ============  Phase 1h Route ============
[12/07 21:35:23    200s] (I)      Usage: 14250 = (6561 H, 7689 V) = (0.11% H, 0.10% V) = (1.181e+04um H, 1.384e+04um V)
[12/07 21:35:23    201s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/07 21:35:23    201s] [NR-eGR] Layer group 3: route 14 net(s) in layer range [3, 8]
[12/07 21:35:23    201s] (I)      
[12/07 21:35:23    201s] (I)      ============  Phase 1a Route ============
[12/07 21:35:23    201s] (I)      Usage: 15657 = (7259 H, 8398 V) = (0.06% H, 0.09% V) = (1.307e+04um H, 1.512e+04um V)
[12/07 21:35:23    201s] (I)      
[12/07 21:35:23    201s] (I)      ============  Phase 1b Route ============
[12/07 21:35:23    201s] (I)      Usage: 15657 = (7259 H, 8398 V) = (0.06% H, 0.09% V) = (1.307e+04um H, 1.512e+04um V)
[12/07 21:35:23    201s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.818260e+04um
[12/07 21:35:23    201s] (I)      
[12/07 21:35:23    201s] (I)      ============  Phase 1c Route ============
[12/07 21:35:23    201s] (I)      Usage: 15657 = (7259 H, 8398 V) = (0.06% H, 0.09% V) = (1.307e+04um H, 1.512e+04um V)
[12/07 21:35:23    201s] (I)      
[12/07 21:35:23    201s] (I)      ============  Phase 1d Route ============
[12/07 21:35:23    201s] (I)      Usage: 15657 = (7259 H, 8398 V) = (0.06% H, 0.09% V) = (1.307e+04um H, 1.512e+04um V)
[12/07 21:35:23    201s] (I)      
[12/07 21:35:23    201s] (I)      ============  Phase 1e Route ============
[12/07 21:35:23    201s] (I)      Usage: 15657 = (7259 H, 8398 V) = (0.06% H, 0.09% V) = (1.307e+04um H, 1.512e+04um V)
[12/07 21:35:23    201s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.818260e+04um
[12/07 21:35:23    201s] (I)      
[12/07 21:35:23    201s] (I)      ============  Phase 1f Route ============
[12/07 21:35:23    201s] (I)      Usage: 15657 = (7259 H, 8398 V) = (0.06% H, 0.09% V) = (1.307e+04um H, 1.512e+04um V)
[12/07 21:35:23    201s] (I)      
[12/07 21:35:23    201s] (I)      ============  Phase 1g Route ============
[12/07 21:35:23    201s] (I)      Usage: 15599 = (7227 H, 8372 V) = (0.06% H, 0.09% V) = (1.301e+04um H, 1.507e+04um V)
[12/07 21:35:23    201s] (I)      #Nets         : 14
[12/07 21:35:23    201s] (I)      #Relaxed nets : 14
[12/07 21:35:23    201s] (I)      Wire length   : 0
[12/07 21:35:23    201s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 10]
[12/07 21:35:23    201s] (I)      
[12/07 21:35:23    201s] (I)      ============  Phase 1h Route ============
[12/07 21:35:23    201s] (I)      Usage: 15599 = (7227 H, 8372 V) = (0.06% H, 0.09% V) = (1.301e+04um H, 1.507e+04um V)
[12/07 21:35:24    201s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/07 21:35:24    201s] [NR-eGR] Layer group 4: route 14 net(s) in layer range [3, 10]
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1a Route ============
[12/07 21:35:24    201s] (I)      Usage: 17006 = (7925 H, 9081 V) = (0.06% H, 0.10% V) = (1.426e+04um H, 1.635e+04um V)
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1b Route ============
[12/07 21:35:24    201s] (I)      Usage: 17006 = (7925 H, 9081 V) = (0.06% H, 0.10% V) = (1.426e+04um H, 1.635e+04um V)
[12/07 21:35:24    201s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.061080e+04um
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1c Route ============
[12/07 21:35:24    201s] (I)      Usage: 17006 = (7925 H, 9081 V) = (0.06% H, 0.10% V) = (1.426e+04um H, 1.635e+04um V)
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1d Route ============
[12/07 21:35:24    201s] (I)      Usage: 17006 = (7925 H, 9081 V) = (0.06% H, 0.10% V) = (1.426e+04um H, 1.635e+04um V)
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1e Route ============
[12/07 21:35:24    201s] (I)      Usage: 17006 = (7925 H, 9081 V) = (0.06% H, 0.10% V) = (1.426e+04um H, 1.635e+04um V)
[12/07 21:35:24    201s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.061080e+04um
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1f Route ============
[12/07 21:35:24    201s] (I)      Usage: 17006 = (7925 H, 9081 V) = (0.06% H, 0.10% V) = (1.426e+04um H, 1.635e+04um V)
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1g Route ============
[12/07 21:35:24    201s] (I)      Usage: 16948 = (7895 H, 9053 V) = (0.06% H, 0.10% V) = (1.421e+04um H, 1.630e+04um V)
[12/07 21:35:24    201s] (I)      #Nets         : 14
[12/07 21:35:24    201s] (I)      #Relaxed nets : 14
[12/07 21:35:24    201s] (I)      Wire length   : 0
[12/07 21:35:24    201s] [NR-eGR] Create a new net group with 14 nets and layer range [2, 10]
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1h Route ============
[12/07 21:35:24    201s] (I)      Usage: 16948 = (7895 H, 9053 V) = (0.06% H, 0.10% V) = (1.421e+04um H, 1.630e+04um V)
[12/07 21:35:24    201s] (I)      total 2D Cap : 27656955 = (13910794 H, 13746161 V)
[12/07 21:35:24    201s] [NR-eGR] Layer group 5: route 14 net(s) in layer range [2, 10]
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1a Route ============
[12/07 21:35:24    201s] (I)      Usage: 19718 = (9275 H, 10443 V) = (0.07% H, 0.08% V) = (1.670e+04um H, 1.880e+04um V)
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1b Route ============
[12/07 21:35:24    201s] (I)      Usage: 19718 = (9275 H, 10443 V) = (0.07% H, 0.08% V) = (1.670e+04um H, 1.880e+04um V)
[12/07 21:35:24    201s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.549240e+04um
[12/07 21:35:24    201s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:35:24    201s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1c Route ============
[12/07 21:35:24    201s] (I)      Usage: 19718 = (9275 H, 10443 V) = (0.07% H, 0.08% V) = (1.670e+04um H, 1.880e+04um V)
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1d Route ============
[12/07 21:35:24    201s] (I)      Usage: 19718 = (9275 H, 10443 V) = (0.07% H, 0.08% V) = (1.670e+04um H, 1.880e+04um V)
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1e Route ============
[12/07 21:35:24    201s] (I)      Usage: 19718 = (9275 H, 10443 V) = (0.07% H, 0.08% V) = (1.670e+04um H, 1.880e+04um V)
[12/07 21:35:24    201s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 3.549240e+04um
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1f Route ============
[12/07 21:35:24    201s] (I)      Usage: 19718 = (9275 H, 10443 V) = (0.07% H, 0.08% V) = (1.670e+04um H, 1.880e+04um V)
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1g Route ============
[12/07 21:35:24    201s] (I)      Usage: 19715 = (9270 H, 10445 V) = (0.07% H, 0.08% V) = (1.669e+04um H, 1.880e+04um V)
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] (I)      ============  Phase 1h Route ============
[12/07 21:35:24    201s] (I)      Usage: 19715 = (9270 H, 10445 V) = (0.07% H, 0.08% V) = (1.669e+04um H, 1.880e+04um V)
[12/07 21:35:24    201s] (I)      
[12/07 21:35:24    201s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:35:24    201s] [NR-eGR]                        OverCon            
[12/07 21:35:24    201s] [NR-eGR]                         #Gcell     %Gcell
[12/07 21:35:24    201s] [NR-eGR]        Layer             (1-0)    OverCon
[12/07 21:35:24    201s] [NR-eGR] ----------------------------------------------
[12/07 21:35:24    201s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:24    201s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:24    201s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:24    201s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:24    201s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:24    201s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:24    201s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:24    201s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:24    201s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:24    201s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:24    201s] [NR-eGR] ----------------------------------------------
[12/07 21:35:24    201s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/07 21:35:24    201s] [NR-eGR] 
[12/07 21:35:24    201s] (I)      Finished Global Routing ( CPU: 0.70 sec, Real: 0.70 sec, Curr Mem: 2837.45 MB )
[12/07 21:35:24    201s] (I)      total 2D Cap : 28268777 = (14218329 H, 14050448 V)
[12/07 21:35:24    201s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:35:24    201s] (I)      ============= Track Assignment ============
[12/07 21:35:24    201s] (I)      Started Track Assignment (1T) ( Curr Mem: 2837.45 MB )
[12/07 21:35:24    201s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:35:24    201s] (I)      Run Multi-thread track assignment
[12/07 21:35:24    201s] (I)      Finished Track Assignment (1T) ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2837.45 MB )
[12/07 21:35:24    201s] (I)      Started Export ( Curr Mem: 2837.45 MB )
[12/07 21:35:24    201s] [NR-eGR]             Length (um)   Vias 
[12/07 21:35:24    201s] [NR-eGR] -------------------------------
[12/07 21:35:24    201s] [NR-eGR]  M1  (1H)             0  30320 
[12/07 21:35:24    201s] [NR-eGR]  M2  (2V)        108208  42531 
[12/07 21:35:24    201s] [NR-eGR]  M3  (3H)        154929   9522 
[12/07 21:35:24    201s] [NR-eGR]  M4  (4V)         73189   4626 
[12/07 21:35:24    201s] [NR-eGR]  M5  (5H)          8534   3783 
[12/07 21:35:24    201s] [NR-eGR]  M6  (6V)         18337   4260 
[12/07 21:35:24    201s] [NR-eGR]  M7  (7H)        256576   1351 
[12/07 21:35:24    201s] [NR-eGR]  M8  (8V)        343160      0 
[12/07 21:35:24    201s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:35:24    201s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:35:24    201s] [NR-eGR] -------------------------------
[12/07 21:35:24    201s] [NR-eGR]      Total       962933  96393 
[12/07 21:35:24    201s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:24    201s] [NR-eGR] Total half perimeter of net bounding box: 949656um
[12/07 21:35:24    201s] [NR-eGR] Total length: 962933um, number of vias: 96393
[12/07 21:35:24    201s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:24    201s] [NR-eGR] Total eGR-routed clock nets wire length: 23851um, number of vias: 9144
[12/07 21:35:24    201s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:24    201s] [NR-eGR] Report for selected net(s) only.
[12/07 21:35:24    201s] [NR-eGR]             Length (um)  Vias 
[12/07 21:35:24    201s] [NR-eGR] ------------------------------
[12/07 21:35:24    201s] [NR-eGR]  M1  (1H)             0  3391 
[12/07 21:35:24    201s] [NR-eGR]  M2  (2V)          2450  3784 
[12/07 21:35:24    201s] [NR-eGR]  M3  (3H)         10878  1938 
[12/07 21:35:24    201s] [NR-eGR]  M4  (4V)         10351    14 
[12/07 21:35:24    201s] [NR-eGR]  M5  (5H)             1    10 
[12/07 21:35:24    201s] [NR-eGR]  M6  (6V)            18     7 
[12/07 21:35:24    201s] [NR-eGR]  M7  (7H)           153     0 
[12/07 21:35:24    201s] [NR-eGR]  M8  (8V)             0     0 
[12/07 21:35:24    201s] [NR-eGR]  M9  (9H)             0     0 
[12/07 21:35:24    201s] [NR-eGR]  AP  (10V)            0     0 
[12/07 21:35:24    201s] [NR-eGR] ------------------------------
[12/07 21:35:24    201s] [NR-eGR]      Total        23851  9144 
[12/07 21:35:24    201s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:24    201s] [NR-eGR] Total half perimeter of net bounding box: 17692um
[12/07 21:35:24    201s] [NR-eGR] Total length: 23851um, number of vias: 9144
[12/07 21:35:24    201s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:24    201s] [NR-eGR] Total routed clock nets wire length: 23851um, number of vias: 9144
[12/07 21:35:24    201s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:24    201s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2837.45 MB )
[12/07 21:35:24    201s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.41 sec, Real: 2.42 sec, Curr Mem: 2715.45 MB )
[12/07 21:35:24    201s] (I)      ======================================= Runtime Summary =======================================
[12/07 21:35:24    201s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/07 21:35:24    201s] (I)      -----------------------------------------------------------------------------------------------
[12/07 21:35:24    201s] (I)       Early Global Route kernel                   100.00%  93.39 sec  95.81 sec  2.42 sec  2.41 sec 
[12/07 21:35:24    201s] (I)       +-Import and model                           50.22%  93.39 sec  94.60 sec  1.21 sec  1.21 sec 
[12/07 21:35:24    201s] (I)       | +-Create place DB                           0.90%  93.39 sec  93.41 sec  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)       | | +-Import place data                       0.90%  93.39 sec  93.41 sec  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)       | | | +-Read instances and placement          0.25%  93.39 sec  93.40 sec  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)       | | | +-Read nets                             0.65%  93.40 sec  93.41 sec  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)       | +-Create route DB                          47.04%  93.41 sec  94.55 sec  1.14 sec  1.14 sec 
[12/07 21:35:24    201s] (I)       | | +-Import route data (1T)                 47.00%  93.41 sec  94.55 sec  1.14 sec  1.13 sec 
[12/07 21:35:24    201s] (I)       | | | +-Read blockages ( Layer 2-10 )        20.25%  93.41 sec  93.90 sec  0.49 sec  0.49 sec 
[12/07 21:35:24    201s] (I)       | | | | +-Read routing blockages              0.00%  93.41 sec  93.41 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | | +-Read instance blockages             0.06%  93.41 sec  93.42 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | | +-Read PG blockages                  20.16%  93.42 sec  93.90 sec  0.49 sec  0.49 sec 
[12/07 21:35:24    201s] (I)       | | | | +-Read clock blockages                0.00%  93.90 sec  93.90 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | | +-Read other blockages                0.00%  93.90 sec  93.90 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | | +-Read halo blockages                 0.01%  93.90 sec  93.90 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | | +-Read boundary cut boxes             0.00%  93.90 sec  93.90 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Read blackboxes                       0.00%  93.90 sec  93.90 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Read prerouted                        0.11%  93.90 sec  93.91 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Read unlegalized nets                 0.05%  93.91 sec  93.91 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Read nets                             0.01%  93.91 sec  93.91 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Set up via pillars                    0.00%  93.91 sec  93.91 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Initialize 3D grid graph              1.09%  93.91 sec  93.94 sec  0.03 sec  0.03 sec 
[12/07 21:35:24    201s] (I)       | | | +-Model blockage capacity              25.28%  93.94 sec  94.55 sec  0.61 sec  0.61 sec 
[12/07 21:35:24    201s] (I)       | | | | +-Initialize 3D capacity             23.72%  93.94 sec  94.51 sec  0.57 sec  0.57 sec 
[12/07 21:35:24    201s] (I)       | | | +-Move terms for access (1T)            0.05%  94.55 sec  94.55 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | +-Read aux data                             0.00%  94.55 sec  94.55 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | +-Others data preparation                   0.06%  94.55 sec  94.55 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | +-Create route kernel                       2.15%  94.55 sec  94.60 sec  0.05 sec  0.05 sec 
[12/07 21:35:24    201s] (I)       +-Global Routing                             29.05%  94.60 sec  95.31 sec  0.70 sec  0.70 sec 
[12/07 21:35:24    201s] (I)       | +-Initialization                            0.15%  94.60 sec  94.61 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | +-Net group 1                               7.20%  94.61 sec  94.78 sec  0.17 sec  0.17 sec 
[12/07 21:35:24    201s] (I)       | | +-Generate topology                       0.47%  94.61 sec  94.62 sec  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1a                                0.58%  94.66 sec  94.68 sec  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)       | | | +-Pattern routing (1T)                  0.18%  94.66 sec  94.67 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.34%  94.67 sec  94.68 sec  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1b                                0.40%  94.68 sec  94.69 sec  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)       | | | +-Monotonic routing (1T)                0.25%  94.68 sec  94.68 sec  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1c                                0.46%  94.69 sec  94.70 sec  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)       | | | +-Two level Routing                     0.46%  94.69 sec  94.70 sec  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)       | | | | +-Two Level Routing (Regular)         0.13%  94.69 sec  94.69 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | | +-Two Level Routing (Strong)          0.13%  94.69 sec  94.70 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1d                                0.73%  94.70 sec  94.72 sec  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)       | | | +-Detoured routing (1T)                 0.72%  94.70 sec  94.71 sec  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1e                                0.08%  94.72 sec  94.72 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Route legalization                    0.00%  94.72 sec  94.72 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1f                                0.00%  94.72 sec  94.72 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1g                                0.75%  94.72 sec  94.74 sec  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)       | | | +-Post Routing                          0.74%  94.72 sec  94.74 sec  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1h                                0.86%  94.74 sec  94.76 sec  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)       | | | +-Post Routing                          0.86%  94.74 sec  94.76 sec  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)       | | +-Layer assignment (1T)                   0.96%  94.76 sec  94.78 sec  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)       | +-Net group 2                               3.13%  94.78 sec  94.86 sec  0.08 sec  0.08 sec 
[12/07 21:35:24    201s] (I)       | | +-Generate topology                       0.10%  94.78 sec  94.78 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1a                                0.15%  94.84 sec  94.85 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Pattern routing (1T)                  0.14%  94.84 sec  94.85 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1b                                0.09%  94.85 sec  94.85 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1c                                0.00%  94.85 sec  94.85 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1d                                0.00%  94.85 sec  94.85 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1e                                0.08%  94.85 sec  94.85 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Route legalization                    0.00%  94.85 sec  94.85 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1f                                0.00%  94.85 sec  94.85 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1g                                0.18%  94.85 sec  94.85 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Post Routing                          0.18%  94.85 sec  94.85 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1h                                0.13%  94.85 sec  94.86 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Post Routing                          0.13%  94.85 sec  94.86 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | +-Net group 3                               3.67%  94.86 sec  94.95 sec  0.09 sec  0.09 sec 
[12/07 21:35:24    201s] (I)       | | +-Generate topology                       0.08%  94.86 sec  94.86 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1a                                0.15%  94.93 sec  94.93 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Pattern routing (1T)                  0.14%  94.93 sec  94.93 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1b                                0.09%  94.93 sec  94.94 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1c                                0.00%  94.94 sec  94.94 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1d                                0.00%  94.94 sec  94.94 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1e                                0.08%  94.94 sec  94.94 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Route legalization                    0.00%  94.94 sec  94.94 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1f                                0.00%  94.94 sec  94.94 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1g                                0.18%  94.94 sec  94.94 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Post Routing                          0.18%  94.94 sec  94.94 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1h                                0.13%  94.94 sec  94.95 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Post Routing                          0.13%  94.94 sec  94.95 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | +-Net group 4                               4.46%  94.95 sec  95.05 sec  0.11 sec  0.11 sec 
[12/07 21:35:24    201s] (I)       | | +-Generate topology                       0.08%  94.95 sec  94.95 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1a                                0.15%  95.04 sec  95.04 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Pattern routing (1T)                  0.14%  95.04 sec  95.04 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1b                                0.09%  95.04 sec  95.04 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1c                                0.00%  95.04 sec  95.04 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1d                                0.00%  95.04 sec  95.04 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1e                                0.08%  95.04 sec  95.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Route legalization                    0.00%  95.04 sec  95.04 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1f                                0.00%  95.05 sec  95.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1g                                0.18%  95.05 sec  95.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Post Routing                          0.18%  95.05 sec  95.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1h                                0.13%  95.05 sec  95.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Post Routing                          0.13%  95.05 sec  95.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | +-Net group 5                               7.38%  95.05 sec  95.23 sec  0.18 sec  0.18 sec 
[12/07 21:35:24    201s] (I)       | | +-Generate topology                       0.00%  95.05 sec  95.05 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1a                                0.33%  95.16 sec  95.17 sec  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)       | | | +-Pattern routing (1T)                  0.14%  95.16 sec  95.16 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Add via demand to 2D                  0.18%  95.16 sec  95.17 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1b                                0.09%  95.17 sec  95.17 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1c                                0.00%  95.17 sec  95.17 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1d                                0.00%  95.17 sec  95.17 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1e                                0.08%  95.17 sec  95.17 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Route legalization                    0.00%  95.17 sec  95.17 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1f                                0.00%  95.17 sec  95.17 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1g                                0.13%  95.17 sec  95.17 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Post Routing                          0.13%  95.17 sec  95.17 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Phase 1h                                0.13%  95.17 sec  95.18 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | | +-Post Routing                          0.13%  95.17 sec  95.18 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Layer assignment (1T)                   0.16%  95.23 sec  95.23 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       +-Export 3D cong map                          8.58%  95.31 sec  95.51 sec  0.21 sec  0.21 sec 
[12/07 21:35:24    201s] (I)       | +-Export 2D cong map                        0.72%  95.50 sec  95.51 sec  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)       +-Extract Global 3D Wires                     0.01%  95.51 sec  95.51 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       +-Track Assignment (1T)                      10.21%  95.51 sec  95.76 sec  0.25 sec  0.25 sec 
[12/07 21:35:24    201s] (I)       | +-Initialization                            0.00%  95.51 sec  95.51 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | +-Track Assignment Kernel                  10.17%  95.51 sec  95.76 sec  0.25 sec  0.25 sec 
[12/07 21:35:24    201s] (I)       | +-Free Memory                               0.00%  95.76 sec  95.76 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       +-Export                                      1.41%  95.76 sec  95.80 sec  0.03 sec  0.03 sec 
[12/07 21:35:24    201s] (I)       | +-Export DB wires                           0.21%  95.76 sec  95.77 sec  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)       | | +-Export all nets                         0.17%  95.76 sec  95.77 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | | +-Set wire vias                           0.03%  95.77 sec  95.77 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       | +-Report wirelength                         0.64%  95.77 sec  95.78 sec  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)       | +-Update net boxes                          0.54%  95.78 sec  95.80 sec  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)       | +-Update timing                             0.00%  95.80 sec  95.80 sec  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)       +-Postprocess design                          0.29%  95.80 sec  95.80 sec  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)      ======================= Summary by functions ========================
[12/07 21:35:24    201s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:35:24    201s] (I)      ---------------------------------------------------------------------
[12/07 21:35:24    201s] (I)        0  Early Global Route kernel           100.00%  2.42 sec  2.41 sec 
[12/07 21:35:24    201s] (I)        1  Import and model                     50.22%  1.21 sec  1.21 sec 
[12/07 21:35:24    201s] (I)        1  Global Routing                       29.05%  0.70 sec  0.70 sec 
[12/07 21:35:24    201s] (I)        1  Track Assignment (1T)                10.21%  0.25 sec  0.25 sec 
[12/07 21:35:24    201s] (I)        1  Export 3D cong map                    8.58%  0.21 sec  0.21 sec 
[12/07 21:35:24    201s] (I)        1  Export                                1.41%  0.03 sec  0.03 sec 
[12/07 21:35:24    201s] (I)        1  Postprocess design                    0.29%  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        2  Create route DB                      47.04%  1.14 sec  1.14 sec 
[12/07 21:35:24    201s] (I)        2  Track Assignment Kernel              10.17%  0.25 sec  0.25 sec 
[12/07 21:35:24    201s] (I)        2  Net group 5                           7.38%  0.18 sec  0.18 sec 
[12/07 21:35:24    201s] (I)        2  Net group 1                           7.20%  0.17 sec  0.17 sec 
[12/07 21:35:24    201s] (I)        2  Net group 4                           4.46%  0.11 sec  0.11 sec 
[12/07 21:35:24    201s] (I)        2  Net group 3                           3.67%  0.09 sec  0.09 sec 
[12/07 21:35:24    201s] (I)        2  Net group 2                           3.13%  0.08 sec  0.08 sec 
[12/07 21:35:24    201s] (I)        2  Create route kernel                   2.15%  0.05 sec  0.05 sec 
[12/07 21:35:24    201s] (I)        2  Create place DB                       0.90%  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)        2  Export 2D cong map                    0.72%  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)        2  Report wirelength                     0.64%  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)        2  Update net boxes                      0.54%  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)        2  Export DB wires                       0.21%  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)        2  Initialization                        0.15%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        3  Import route data (1T)               47.00%  1.14 sec  1.13 sec 
[12/07 21:35:24    201s] (I)        3  Phase 1g                              1.42%  0.03 sec  0.03 sec 
[12/07 21:35:24    201s] (I)        3  Phase 1h                              1.38%  0.03 sec  0.03 sec 
[12/07 21:35:24    201s] (I)        3  Phase 1a                              1.35%  0.03 sec  0.03 sec 
[12/07 21:35:24    201s] (I)        3  Layer assignment (1T)                 1.12%  0.03 sec  0.03 sec 
[12/07 21:35:24    201s] (I)        3  Import place data                     0.90%  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)        3  Phase 1b                              0.76%  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)        3  Phase 1d                              0.73%  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)        3  Generate topology                     0.73%  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)        3  Phase 1c                              0.47%  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)        3  Phase 1e                              0.41%  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)        3  Export all nets                       0.17%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        3  Set wire vias                         0.03%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        3  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        4  Model blockage capacity              25.28%  0.61 sec  0.61 sec 
[12/07 21:35:24    201s] (I)        4  Read blockages ( Layer 2-10 )        20.25%  0.49 sec  0.49 sec 
[12/07 21:35:24    201s] (I)        4  Post Routing                          2.77%  0.07 sec  0.07 sec 
[12/07 21:35:24    201s] (I)        4  Initialize 3D grid graph              1.09%  0.03 sec  0.03 sec 
[12/07 21:35:24    201s] (I)        4  Pattern routing (1T)                  0.73%  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)        4  Detoured routing (1T)                 0.72%  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)        4  Read nets                             0.66%  0.02 sec  0.02 sec 
[12/07 21:35:24    201s] (I)        4  Two level Routing                     0.46%  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)        4  Pattern Routing Avoiding Blockages    0.34%  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)        4  Read instances and placement          0.25%  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)        4  Monotonic routing (1T)                0.25%  0.01 sec  0.01 sec 
[12/07 21:35:24    201s] (I)        4  Add via demand to 2D                  0.18%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        4  Read prerouted                        0.11%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        4  Move terms for access (1T)            0.05%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        5  Initialize 3D capacity               23.72%  0.57 sec  0.57 sec 
[12/07 21:35:24    201s] (I)        5  Read PG blockages                    20.16%  0.49 sec  0.49 sec 
[12/07 21:35:24    201s] (I)        5  Two Level Routing (Regular)           0.13%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        5  Two Level Routing (Strong)            0.13%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        5  Read instance blockages               0.06%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:35:24    201s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/07 21:35:24    201s]     Routing using eGR in eGR->NR Step done.
[12/07 21:35:24    201s]     Routing using NR in eGR->NR Step...
[12/07 21:35:24    201s] 
[12/07 21:35:24    201s] CCOPT: Preparing to route 121 clock nets with NanoRoute.
[12/07 21:35:24    201s]   All net are default rule.
[12/07 21:35:24    201s]   Preferred NanoRoute mode settings: Current
[12/07 21:35:24    201s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/07 21:35:24    201s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/07 21:35:24    201s]       Clock detailed routing...
[12/07 21:35:24    201s]         NanoRoute...
[12/07 21:35:24    201s] % Begin globalDetailRoute (date=12/07 21:35:24, mem=2365.7M)
[12/07 21:35:24    201s] 
[12/07 21:35:24    201s] globalDetailRoute
[12/07 21:35:24    201s] 
[12/07 21:35:24    201s] #Start globalDetailRoute on Sat Dec  7 21:35:24 2024
[12/07 21:35:24    201s] #
[12/07 21:35:24    201s] ### Time Record (globalDetailRoute) is installed.
[12/07 21:35:24    201s] ### Time Record (Pre Callback) is installed.
[12/07 21:35:24    201s] ### Time Record (Pre Callback) is uninstalled.
[12/07 21:35:24    201s] ### Time Record (DB Import) is installed.
[12/07 21:35:24    201s] ### Time Record (Timing Data Generation) is installed.
[12/07 21:35:24    201s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 21:35:24    202s] ### Net info: total nets: 20491
[12/07 21:35:24    202s] ### Net info: dirty nets: 0
[12/07 21:35:24    202s] ### Net info: marked as disconnected nets: 0
[12/07 21:35:25    202s] #num needed restored net=0
[12/07 21:35:25    202s] #need_extraction net=0 (total=20491)
[12/07 21:35:25    202s] ### Net info: fully routed nets: 120
[12/07 21:35:25    202s] ### Net info: trivial (< 2 pins) nets: 12394
[12/07 21:35:25    202s] ### Net info: unrouted nets: 7977
[12/07 21:35:25    202s] ### Net info: re-extraction nets: 0
[12/07 21:35:25    202s] ### Net info: selected nets: 121
[12/07 21:35:25    202s] ### Net info: ignored nets: 0
[12/07 21:35:25    202s] ### Net info: skip routing nets: 0
[12/07 21:35:25    202s] ### import design signature (5): route=194103042 fixed_route=576467185 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2105696846 dirty_area=0 del_dirty_area=0 cell=33848645 placement=1278852392 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/07 21:35:25    202s] ### Time Record (DB Import) is uninstalled.
[12/07 21:35:25    202s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/07 21:35:25    202s] #
[12/07 21:35:25    202s] #Wire/Via statistics before line assignment ...
[12/07 21:35:25    202s] #Total number of nets with non-default rule or having extra spacing = 121
[12/07 21:35:25    202s] #Total wire length = 23851 um.
[12/07 21:35:25    202s] #Total half perimeter of net bounding box = 17800 um.
[12/07 21:35:25    202s] #Total wire length on LAYER M1 = 0 um.
[12/07 21:35:25    202s] #Total wire length on LAYER M2 = 2450 um.
[12/07 21:35:25    202s] #Total wire length on LAYER M3 = 10878 um.
[12/07 21:35:25    202s] #Total wire length on LAYER M4 = 10351 um.
[12/07 21:35:25    202s] #Total wire length on LAYER M5 = 1 um.
[12/07 21:35:25    202s] #Total wire length on LAYER M6 = 18 um.
[12/07 21:35:25    202s] #Total wire length on LAYER M7 = 153 um.
[12/07 21:35:25    202s] #Total wire length on LAYER M8 = 0 um.
[12/07 21:35:25    202s] #Total wire length on LAYER M9 = 0 um.
[12/07 21:35:25    202s] #Total wire length on LAYER AP = 0 um.
[12/07 21:35:25    202s] #Total number of vias = 9144
[12/07 21:35:25    202s] #Up-Via Summary (total 9144):
[12/07 21:35:25    202s] #           
[12/07 21:35:25    202s] #-----------------------
[12/07 21:35:25    202s] # M1               3391
[12/07 21:35:25    202s] # M2               3784
[12/07 21:35:25    202s] # M3               1938
[12/07 21:35:25    202s] # M4                 14
[12/07 21:35:25    202s] # M5                 10
[12/07 21:35:25    202s] # M6                  7
[12/07 21:35:25    202s] #-----------------------
[12/07 21:35:25    202s] #                  9144 
[12/07 21:35:25    202s] #
[12/07 21:35:25    202s] ### Time Record (Data Preparation) is installed.
[12/07 21:35:25    202s] #Start routing data preparation on Sat Dec  7 21:35:25 2024
[12/07 21:35:25    202s] #
[12/07 21:35:25    202s] #Minimum voltage of a net in the design = 0.000.
[12/07 21:35:25    202s] #Maximum voltage of a net in the design = 1.100.
[12/07 21:35:25    202s] #Voltage range [0.000 - 1.100] has 20489 nets.
[12/07 21:35:25    202s] #Voltage range [0.900 - 1.100] has 1 net.
[12/07 21:35:25    202s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 21:35:25    202s] #Build and mark too close pins for the same net.
[12/07 21:35:25    202s] ### Time Record (Cell Pin Access) is installed.
[12/07 21:35:25    202s] #Initial pin access analysis.
[12/07 21:35:29    206s] #Detail pin access analysis.
[12/07 21:35:29    206s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 21:35:29    207s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/07 21:35:29    207s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:35:29    207s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:35:29    207s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:35:29    207s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:35:29    207s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:35:29    207s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:35:29    207s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 21:35:29    207s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 21:35:29    207s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/07 21:35:29    207s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/07 21:35:29    207s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/07 21:35:29    207s] #pin_access_rlayer=2(M2)
[12/07 21:35:29    207s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/07 21:35:29    207s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 21:35:30    207s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2375.93 (MB), peak = 2555.00 (MB)
[12/07 21:35:30    207s] #Regenerating Ggrids automatically.
[12/07 21:35:30    207s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/07 21:35:30    207s] #Using automatically generated G-grids.
[12/07 21:35:31    208s] #Done routing data preparation.
[12/07 21:35:31    208s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2380.42 (MB), peak = 2555.00 (MB)
[12/07 21:35:31    208s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:35:31    208s] 
[12/07 21:35:31    208s] Trim Metal Layers:
[12/07 21:35:31    208s] LayerId::1 widthSet size::4
[12/07 21:35:31    208s] LayerId::2 widthSet size::4
[12/07 21:35:31    208s] LayerId::3 widthSet size::4
[12/07 21:35:31    208s] LayerId::4 widthSet size::4
[12/07 21:35:31    208s] LayerId::5 widthSet size::4
[12/07 21:35:31    208s] LayerId::6 widthSet size::4
[12/07 21:35:31    208s] LayerId::7 widthSet size::4
[12/07 21:35:31    208s] LayerId::8 widthSet size::4
[12/07 21:35:31    208s] LayerId::9 widthSet size::4
[12/07 21:35:31    208s] LayerId::10 widthSet size::2
[12/07 21:35:31    208s] Updating RC grid for preRoute extraction ...
[12/07 21:35:31    208s] eee: pegSigSF::1.070000
[12/07 21:35:31    208s] Initializing multi-corner capacitance tables ... 
[12/07 21:35:31    208s] Initializing multi-corner resistance tables ...
[12/07 21:35:31    208s] eee: l::1 avDens::0.110518 usedTrk::70004.888911 availTrk::633423.496238 sigTrk::70004.888911
[12/07 21:35:31    208s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:31    208s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:31    208s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:31    208s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/07 21:35:31    208s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/07 21:35:31    208s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:31    208s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:31    208s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:31    208s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:31    208s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:35:31    208s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.810600 pMod=83 wcR=0.693800 newSi=0.182200 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.913710 shortMod=4.568549 fMod=0.228427 
[12/07 21:35:31    208s] ### Successfully loaded pre-route RC model
[12/07 21:35:31    208s] ### Time Record (Line Assignment) is installed.
[12/07 21:35:31    208s] #
[12/07 21:35:31    208s] #Distribution of nets:
[12/07 21:35:31    208s] #  
[12/07 21:35:31    208s] # #pin range           #net       %
[12/07 21:35:31    208s] #------------------------------------
[12/07 21:35:31    208s] #          2            5125 ( 25.0%)
[12/07 21:35:31    208s] #          3            2325 ( 11.3%)
[12/07 21:35:31    208s] #          4             277 (  1.4%)
[12/07 21:35:31    208s] #          5              25 (  0.1%)
[12/07 21:35:31    208s] #          6              26 (  0.1%)
[12/07 21:35:31    208s] #          7              55 (  0.3%)
[12/07 21:35:31    208s] #          9              16 (  0.1%)
[12/07 21:35:31    208s] #  10  -  19               3 (  0.0%)
[12/07 21:35:31    208s] #  20  -  29               6 (  0.0%)
[12/07 21:35:31    208s] #  30  -  39             122 (  0.6%)
[12/07 21:35:31    208s] #  40  -  49              82 (  0.4%)
[12/07 21:35:31    208s] #  50  -  59               2 (  0.0%)
[12/07 21:35:31    208s] #  70  -  79              16 (  0.1%)
[12/07 21:35:31    208s] #  100 - 199              17 (  0.1%)
[12/07 21:35:31    208s] #     >=2000               0 (  0.0%)
[12/07 21:35:31    208s] #
[12/07 21:35:31    208s] #Total: 20491 nets, 8097 non-trivial nets
[12/07 21:35:31    208s] #                              #net       %
[12/07 21:35:31    208s] #-------------------------------------------
[12/07 21:35:31    208s] #  Fully global routed          120 ( 1.5%)
[12/07 21:35:31    208s] #  Clock                        120
[12/07 21:35:31    208s] #  Extra space                  120
[12/07 21:35:31    208s] #  Prefer layer range          8097
[12/07 21:35:31    208s] #
[12/07 21:35:31    208s] #Nets in 4 layer ranges:
[12/07 21:35:31    208s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[12/07 21:35:31    208s] #---------------------------------------------------------
[12/07 21:35:31    208s] #              -----             9 M9*       6793 ( 83.9%)
[12/07 21:35:31    208s] #               3 M3             4 M4         120 (  1.5%)
[12/07 21:35:31    208s] #               7 M7             7 M7         592 (  7.3%)
[12/07 21:35:31    208s] #               8 M8             8 M8         592 (  7.3%)
[12/07 21:35:31    208s] #
[12/07 21:35:31    208s] #120 nets selected.
[12/07 21:35:31    208s] #
[12/07 21:35:32    209s] ### 
[12/07 21:35:32    209s] ### Net length summary before Line Assignment:
[12/07 21:35:32    209s] ### Layer   H-Len   V-Len         Total       #Up-Via
[12/07 21:35:32    209s] ### -------------------------------------------------
[12/07 21:35:32    209s] ###  1 M1       0       0       0(  0%)    3391( 37%)
[12/07 21:35:32    209s] ###  2 M2       0    2450    2450( 10%)    3784( 41%)
[12/07 21:35:32    209s] ###  3 M3   10878       0   10878( 46%)    1938( 21%)
[12/07 21:35:32    209s] ###  4 M4       0   10350   10350( 43%)      14(  0%)
[12/07 21:35:32    209s] ###  5 M5       1       0       1(  0%)      10(  0%)
[12/07 21:35:32    209s] ###  6 M6       0      17      17(  0%)       7(  0%)
[12/07 21:35:32    209s] ###  7 M7     152       0     152(  1%)       0(  0%)
[12/07 21:35:32    209s] ###  8 M8       0       0       0(  0%)       0(  0%)
[12/07 21:35:32    209s] ###  9 M9       0       0       0(  0%)       0(  0%)
[12/07 21:35:32    209s] ### 10 AP       0       0       0(  0%)       0(  0%)
[12/07 21:35:32    209s] ### -------------------------------------------------
[12/07 21:35:32    209s] ###         11032   12818   23850          9144      
[12/07 21:35:33    210s] ### 
[12/07 21:35:33    210s] ### Top 2 overlap violations ...
[12/07 21:35:33    210s] ###   Net: ys\[3\].xs\[1\].torus_switch_xy/CTS_3
[12/07 21:35:33    210s] ###     M6: (953.65000, 710.38050, 953.75000, 711.01950), length: 0.63900, total: 1.27800
[12/07 21:35:33    210s] ###       pg rail
[12/07 21:35:33    210s] ###   Net: ys\[3\].xs\[1\].torus_switch_xy/CTS_3
[12/07 21:35:33    210s] ###     M6: (953.65000, 711.28050, 953.75000, 711.91950), length: 0.63900, total: 1.27800
[12/07 21:35:33    210s] ###       pg rail
[12/07 21:35:33    210s] ### 
[12/07 21:35:33    210s] ### Net length and overlap summary after Line Assignment:
[12/07 21:35:33    210s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[12/07 21:35:33    210s] ### --------------------------------------------------------------------------
[12/07 21:35:33    210s] ###  1 M1      19       0      19(  0%)    3390( 40%)    0(  0%)     0(  0.0%)
[12/07 21:35:33    210s] ###  2 M2       0    2821    2821( 12%)    3435( 41%)    0(  0%)     0(  0.0%)
[12/07 21:35:33    210s] ###  3 M3   10803       0   10803( 45%)    1622( 19%)    0(  0%)     0(  0.0%)
[12/07 21:35:33    210s] ###  4 M4       0   10125   10125( 42%)       7(  0%)    0(  0%)     0(  0.0%)
[12/07 21:35:33    210s] ###  5 M5       0       0       0(  0%)       7(  0%)    0(  0%)     0(  0.0%)
[12/07 21:35:33    210s] ###  6 M6       0       6       6(  0%)       7(  0%)    2(100%)     1(100.0%)
[12/07 21:35:33    210s] ###  7 M7     153       0     153(  1%)       0(  0%)    0(  0%)     0(  0.0%)
[12/07 21:35:33    210s] ###  8 M8       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/07 21:35:33    210s] ###  9 M9       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/07 21:35:33    210s] ### 10 AP       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/07 21:35:33    210s] ### --------------------------------------------------------------------------
[12/07 21:35:33    210s] ###         10976   12952   23928          8468          2           1        
[12/07 21:35:33    210s] #
[12/07 21:35:33    210s] #Line Assignment statistics:
[12/07 21:35:33    210s] #Cpu time = 00:00:01
[12/07 21:35:33    210s] #Elapsed time = 00:00:01
[12/07 21:35:33    210s] #Increased memory = -18.56 (MB)
[12/07 21:35:33    210s] #Total memory = 2369.47 (MB)
[12/07 21:35:33    210s] #Peak memory = 2555.00 (MB)
[12/07 21:35:33    210s] #End Line Assignment: cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.5 GB
[12/07 21:35:33    210s] ### Time Record (Line Assignment) is uninstalled.
[12/07 21:35:33    210s] #
[12/07 21:35:33    210s] #Wire/Via statistics after line assignment ...
[12/07 21:35:33    210s] #Total number of nets with non-default rule or having extra spacing = 121
[12/07 21:35:33    210s] #Total wire length = 23929 um.
[12/07 21:35:33    210s] #Total half perimeter of net bounding box = 17800 um.
[12/07 21:35:33    210s] #Total wire length on LAYER M1 = 20 um.
[12/07 21:35:33    210s] #Total wire length on LAYER M2 = 2821 um.
[12/07 21:35:33    210s] #Total wire length on LAYER M3 = 10804 um.
[12/07 21:35:33    210s] #Total wire length on LAYER M4 = 10125 um.
[12/07 21:35:33    210s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:35:33    210s] #Total wire length on LAYER M6 = 7 um.
[12/07 21:35:33    210s] #Total wire length on LAYER M7 = 153 um.
[12/07 21:35:33    210s] #Total wire length on LAYER M8 = 0 um.
[12/07 21:35:33    210s] #Total wire length on LAYER M9 = 0 um.
[12/07 21:35:33    210s] #Total wire length on LAYER AP = 0 um.
[12/07 21:35:33    210s] #Total number of vias = 8468
[12/07 21:35:33    210s] #Up-Via Summary (total 8468):
[12/07 21:35:33    210s] #           
[12/07 21:35:33    210s] #-----------------------
[12/07 21:35:33    210s] # M1               3390
[12/07 21:35:33    210s] # M2               3435
[12/07 21:35:33    210s] # M3               1622
[12/07 21:35:33    210s] # M4                  7
[12/07 21:35:33    210s] # M5                  7
[12/07 21:35:33    210s] # M6                  7
[12/07 21:35:33    210s] #-----------------------
[12/07 21:35:33    210s] #                  8468 
[12/07 21:35:33    210s] #
[12/07 21:35:33    210s] #Routing data preparation, pin analysis, line assignment statistics:
[12/07 21:35:33    210s] #Cpu time = 00:00:08
[12/07 21:35:33    210s] #Elapsed time = 00:00:08
[12/07 21:35:33    210s] #Increased memory = -4.68 (MB)
[12/07 21:35:33    210s] #Total memory = 2362.13 (MB)
[12/07 21:35:33    210s] #Peak memory = 2555.00 (MB)
[12/07 21:35:33    210s] #RTESIG:78da9593c14e843010863dfb1413760f98b8da69c196831713af6a36ba5782d02544680d
[12/07 21:35:33    210s] #       2d9a7d7b67d598b021548e852fffccff1556ebddfd16228e5728378ec9344778d872c104
[12/07 21:35:33    210s] #       531b2ed2e49a634eaf5eeea2f3d5faf1e999430485734d6df2ce56fab66c6df906bee91a
[12/07 21:35:33    210s] #       53ff3cc10862e77b3a5fc2e0740f4e7b4fa78bdf0009be1f34c4afd6b6938454b02f5af7
[12/07 21:35:33    210s] #       87540753744d0995de1743eb4f684c92313e355364c019c48df1bad6fd2423185b325650
[12/07 21:35:33    210s] #       64a047aa2444debedbd6d607682d09fa6c7a3daf274bf8a2f60c31581f51dc8c960d6462
[12/07 21:35:33    210s] #       8acbf065e92a252dc493086d866e7a654e1e027e514a12fc5d7ede294a1a89e9fcfdd35a
[12/07 21:35:33    210s] #       0aa20f118852c74b75be3055d157b30d94a23c63cd6c4f8e5c847af2a3b1e0274ef3fe01
[12/07 21:35:33    210s] #       65320cf1d33f610c9d7d013f8a5136
[12/07 21:35:33    210s] #
[12/07 21:35:33    210s] #Skip comparing routing design signature in db-snapshot flow
[12/07 21:35:33    210s] ### Time Record (Detail Routing) is installed.
[12/07 21:35:33    210s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:35:33    210s] #
[12/07 21:35:33    210s] #Start Detail Routing..
[12/07 21:35:33    210s] #start initial detail routing ...
[12/07 21:35:33    210s] ### Design has 123 dirty nets
[12/07 21:35:34    211s] #    completing 10% with 1 violations
[12/07 21:35:34    211s] #    elapsed time = 00:00:01, memory = 2392.79 (MB)
[12/07 21:35:36    214s] #    completing 20% with 1 violations
[12/07 21:35:36    214s] #    elapsed time = 00:00:03, memory = 2419.82 (MB)
[12/07 21:35:38    215s] #    completing 30% with 1 violations
[12/07 21:35:38    215s] #    elapsed time = 00:00:05, memory = 2420.34 (MB)
[12/07 21:35:39    216s] #   Improving pin accessing ...
[12/07 21:35:39    216s] #    elapsed time = 00:00:06, memory = 2416.84 (MB)
[12/07 21:35:41    218s] #   Improving pin accessing ...
[12/07 21:35:41    218s] #    elapsed time = 00:00:08, memory = 2414.21 (MB)
[12/07 21:35:42    219s] #   Improving pin accessing ...
[12/07 21:35:42    219s] #    elapsed time = 00:00:09, memory = 2416.16 (MB)
[12/07 21:35:44    221s] #   Improving pin accessing ...
[12/07 21:35:44    221s] #    elapsed time = 00:00:11, memory = 2416.36 (MB)
[12/07 21:35:45    222s] #   Improving pin accessing ...
[12/07 21:35:45    222s] #    elapsed time = 00:00:12, memory = 2420.90 (MB)
[12/07 21:35:47    224s] #   Improving pin accessing ...
[12/07 21:35:47    224s] #    elapsed time = 00:00:14, memory = 2415.91 (MB)
[12/07 21:35:48    225s] #   Improving pin accessing ...
[12/07 21:35:48    225s] #    elapsed time = 00:00:15, memory = 2412.79 (MB)
[12/07 21:35:48    225s] ### Routing stats: routing = 11.59% drc-check-only = 6.07%
[12/07 21:35:48    225s] #   number of violations = 0
[12/07 21:35:48    225s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2365.17 (MB), peak = 2555.00 (MB)
[12/07 21:35:48    225s] #Complete Detail Routing.
[12/07 21:35:48    225s] #Total number of nets with non-default rule or having extra spacing = 121
[12/07 21:35:48    225s] #Total wire length = 24368 um.
[12/07 21:35:48    225s] #Total half perimeter of net bounding box = 17800 um.
[12/07 21:35:48    225s] #Total wire length on LAYER M1 = 15 um.
[12/07 21:35:48    225s] #Total wire length on LAYER M2 = 1353 um.
[12/07 21:35:48    225s] #Total wire length on LAYER M3 = 11652 um.
[12/07 21:35:48    225s] #Total wire length on LAYER M4 = 11192 um.
[12/07 21:35:48    225s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:35:48    225s] #Total wire length on LAYER M6 = 1 um.
[12/07 21:35:48    225s] #Total wire length on LAYER M7 = 155 um.
[12/07 21:35:48    225s] #Total wire length on LAYER M8 = 0 um.
[12/07 21:35:48    225s] #Total wire length on LAYER M9 = 0 um.
[12/07 21:35:48    225s] #Total wire length on LAYER AP = 0 um.
[12/07 21:35:48    225s] #Total number of vias = 8885
[12/07 21:35:48    225s] #Total number of multi-cut vias = 111 (  1.2%)
[12/07 21:35:48    225s] #Total number of single cut vias = 8774 ( 98.8%)
[12/07 21:35:48    225s] #Up-Via Summary (total 8885):
[12/07 21:35:48    225s] #                   single-cut          multi-cut      Total
[12/07 21:35:48    225s] #-----------------------------------------------------------
[12/07 21:35:48    225s] # M1              3279 ( 96.7%)       111 (  3.3%)       3390
[12/07 21:35:48    225s] # M2              3042 (100.0%)         0 (  0.0%)       3042
[12/07 21:35:48    225s] # M3              2435 (100.0%)         0 (  0.0%)       2435
[12/07 21:35:48    225s] # M4                 6 (100.0%)         0 (  0.0%)          6
[12/07 21:35:48    225s] # M5                 6 (100.0%)         0 (  0.0%)          6
[12/07 21:35:48    225s] # M6                 6 (100.0%)         0 (  0.0%)          6
[12/07 21:35:48    225s] #-----------------------------------------------------------
[12/07 21:35:48    225s] #                 8774 ( 98.8%)       111 (  1.2%)       8885 
[12/07 21:35:48    225s] #
[12/07 21:35:48    225s] #Total number of DRC violations = 0
[12/07 21:35:48    225s] ### Time Record (Detail Routing) is uninstalled.
[12/07 21:35:48    225s] #Cpu time = 00:00:15
[12/07 21:35:48    225s] #Elapsed time = 00:00:15
[12/07 21:35:48    225s] #Increased memory = 3.04 (MB)
[12/07 21:35:48    225s] #Total memory = 2365.17 (MB)
[12/07 21:35:48    225s] #Peak memory = 2555.00 (MB)
[12/07 21:35:48    225s] #Skip updating routing design signature in db-snapshot flow
[12/07 21:35:48    225s] #detailRoute Statistics:
[12/07 21:35:48    225s] #Cpu time = 00:00:15
[12/07 21:35:48    225s] #Elapsed time = 00:00:15
[12/07 21:35:48    225s] #Increased memory = 3.04 (MB)
[12/07 21:35:48    225s] #Total memory = 2365.17 (MB)
[12/07 21:35:48    225s] #Peak memory = 2555.00 (MB)
[12/07 21:35:48    225s] ### Time Record (DB Export) is installed.
[12/07 21:35:48    225s] ### export design design signature (10): route=1552680583 fixed_route=576467185 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=915042783 dirty_area=0 del_dirty_area=0 cell=33848645 placement=1278852392 pin_access=1849220581 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:35:48    225s] ### Time Record (DB Export) is uninstalled.
[12/07 21:35:48    225s] ### Time Record (Post Callback) is installed.
[12/07 21:35:48    225s] ### Time Record (Post Callback) is uninstalled.
[12/07 21:35:48    225s] #
[12/07 21:35:48    225s] #globalDetailRoute statistics:
[12/07 21:35:48    225s] #Cpu time = 00:00:24
[12/07 21:35:48    225s] #Elapsed time = 00:00:24
[12/07 21:35:48    225s] #Increased memory = 5.50 (MB)
[12/07 21:35:48    225s] #Total memory = 2371.32 (MB)
[12/07 21:35:48    225s] #Peak memory = 2555.00 (MB)
[12/07 21:35:48    225s] #Number of warnings = 0
[12/07 21:35:48    225s] #Total number of warnings = 1
[12/07 21:35:48    225s] #Number of fails = 0
[12/07 21:35:48    225s] #Total number of fails = 0
[12/07 21:35:48    225s] #Complete globalDetailRoute on Sat Dec  7 21:35:48 2024
[12/07 21:35:48    225s] #
[12/07 21:35:48    225s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1849220581 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:35:48    225s] ### Time Record (globalDetailRoute) is uninstalled.
[12/07 21:35:48    225s] ### 
[12/07 21:35:48    225s] ###   Scalability Statistics
[12/07 21:35:48    225s] ### 
[12/07 21:35:48    225s] ### --------------------------------+----------------+----------------+----------------+
[12/07 21:35:48    225s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/07 21:35:48    225s] ### --------------------------------+----------------+----------------+----------------+
[12/07 21:35:48    225s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/07 21:35:48    225s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/07 21:35:48    225s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/07 21:35:48    225s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/07 21:35:48    225s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/07 21:35:48    225s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[12/07 21:35:48    225s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[12/07 21:35:48    225s] ###   Detail Routing                |        00:00:15|        00:00:15|             1.0|
[12/07 21:35:48    225s] ###   Line Assignment               |        00:00:02|        00:00:02|             1.0|
[12/07 21:35:48    225s] ###   Entire Command                |        00:00:24|        00:00:24|             1.0|
[12/07 21:35:48    225s] ### --------------------------------+----------------+----------------+----------------+
[12/07 21:35:48    225s] ### 
[12/07 21:35:48    225s] % End globalDetailRoute (date=12/07 21:35:48, total cpu=0:00:23.9, real=0:00:24.0, peak res=2376.9M, current mem=2370.7M)
[12/07 21:35:48    225s]         NanoRoute done. (took cpu=0:00:23.9 real=0:00:23.9)
[12/07 21:35:48    225s]       Clock detailed routing done.
[12/07 21:35:48    225s] Skipping check of guided vs. routed net lengths.
[12/07 21:35:48    225s] Set FIXED routing status on 120 net(s)
[12/07 21:35:48    225s] Set FIXED placed status on 120 instance(s)
[12/07 21:35:48    225s]       Route Remaining Unrouted Nets...
[12/07 21:35:48    225s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/07 21:35:48    225s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2692.2M, EPOCH TIME: 1733625348.817620
[12/07 21:35:48    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:48    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:48    225s] All LLGs are deleted
[12/07 21:35:48    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:48    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:48    225s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2692.2M, EPOCH TIME: 1733625348.817702
[12/07 21:35:48    225s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2661.8M, EPOCH TIME: 1733625348.818132
[12/07 21:35:48    225s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2661.8M, EPOCH TIME: 1733625348.818234
[12/07 21:35:48    225s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=2661.8M
[12/07 21:35:48    225s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=2661.8M
[12/07 21:35:48    225s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2661.78 MB )
[12/07 21:35:48    225s] (I)      ==================== Layers =====================
[12/07 21:35:48    225s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:35:48    225s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:35:48    225s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:35:48    225s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:35:48    225s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:35:48    225s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:35:48    225s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:35:48    225s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:35:48    225s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:35:48    225s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:35:48    225s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:35:48    225s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:35:48    225s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:35:48    225s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:35:48    225s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:35:48    225s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:35:48    225s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:35:48    225s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:35:48    225s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:35:48    225s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:35:48    225s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:35:48    225s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:35:48    225s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:35:48    225s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:35:48    225s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:35:48    225s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:35:48    225s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:35:48    225s] (I)      Started Import and model ( Curr Mem: 2661.78 MB )
[12/07 21:35:48    225s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:48    225s] (I)      == Non-default Options ==
[12/07 21:35:48    225s] (I)      Maximum routing layer                              : 10
[12/07 21:35:48    225s] (I)      Number of threads                                  : 1
[12/07 21:35:48    225s] (I)      Method to set GCell size                           : row
[12/07 21:35:48    225s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:35:48    225s] (I)      Use row-based GCell size
[12/07 21:35:48    225s] (I)      Use row-based GCell align
[12/07 21:35:48    225s] (I)      layer 0 area = 168000
[12/07 21:35:48    225s] (I)      layer 1 area = 208000
[12/07 21:35:48    225s] (I)      layer 2 area = 208000
[12/07 21:35:48    225s] (I)      layer 3 area = 208000
[12/07 21:35:48    225s] (I)      layer 4 area = 208000
[12/07 21:35:48    225s] (I)      layer 5 area = 208000
[12/07 21:35:48    225s] (I)      layer 6 area = 208000
[12/07 21:35:48    225s] (I)      layer 7 area = 2259999
[12/07 21:35:48    225s] (I)      layer 8 area = 2259999
[12/07 21:35:48    225s] (I)      layer 9 area = 0
[12/07 21:35:48    225s] (I)      GCell unit size   : 3600
[12/07 21:35:48    225s] (I)      GCell multiplier  : 1
[12/07 21:35:48    225s] (I)      GCell row height  : 3600
[12/07 21:35:48    225s] (I)      Actual row height : 3600
[12/07 21:35:48    225s] (I)      GCell align ref   : 4000 4000
[12/07 21:35:48    225s] [NR-eGR] Track table information for default rule: 
[12/07 21:35:48    225s] [NR-eGR] M1 has single uniform track structure
[12/07 21:35:48    225s] [NR-eGR] M2 has single uniform track structure
[12/07 21:35:48    225s] [NR-eGR] M3 has single uniform track structure
[12/07 21:35:48    225s] [NR-eGR] M4 has single uniform track structure
[12/07 21:35:48    225s] [NR-eGR] M5 has single uniform track structure
[12/07 21:35:48    225s] [NR-eGR] M6 has single uniform track structure
[12/07 21:35:48    225s] [NR-eGR] M7 has single uniform track structure
[12/07 21:35:48    225s] [NR-eGR] M8 has single uniform track structure
[12/07 21:35:48    225s] [NR-eGR] M9 has single uniform track structure
[12/07 21:35:48    225s] [NR-eGR] AP has single uniform track structure
[12/07 21:35:48    225s] (I)      ================= Default via =================
[12/07 21:35:48    225s] (I)      +---+--------------------+--------------------+
[12/07 21:35:48    225s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/07 21:35:48    225s] (I)      +---+--------------------+--------------------+
[12/07 21:35:48    225s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/07 21:35:48    225s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/07 21:35:48    225s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/07 21:35:48    225s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/07 21:35:48    225s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/07 21:35:48    225s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/07 21:35:48    225s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/07 21:35:48    225s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/07 21:35:48    225s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/07 21:35:48    225s] (I)      +---+--------------------+--------------------+
[12/07 21:35:48    225s] (I)      1184 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:35:49    226s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:35:49    226s] [NR-eGR] Read 0 clock shapes
[12/07 21:35:49    226s] [NR-eGR] Read 0 other shapes
[12/07 21:35:49    226s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:35:49    226s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:35:49    226s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:35:49    226s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:35:49    226s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:35:49    226s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:35:49    226s] [NR-eGR] #Other Blockages    : 0
[12/07 21:35:49    226s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:35:49    226s] [NR-eGR] Num Prerouted Nets = 120  Num Prerouted Wires = 8501
[12/07 21:35:49    226s] [NR-eGR] Read 8097 nets ( ignored 120 )
[12/07 21:35:49    226s] (I)      early_global_route_priority property id does not exist.
[12/07 21:35:49    226s] (I)      Read Num Blocks=2103780  Num Prerouted Wires=8501  Num CS=0
[12/07 21:35:49    226s] (I)      Layer 1 (V) : #blockages 501136 : #preroutes 3815
[12/07 21:35:49    226s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 4079
[12/07 21:35:49    226s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 591
[12/07 21:35:49    226s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 6
[12/07 21:35:49    226s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 7
[12/07 21:35:49    226s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 3
[12/07 21:35:49    226s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:35:49    226s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:35:49    226s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:35:49    226s] (I)      Number of ignored nets                =    120
[12/07 21:35:49    226s] (I)      Number of connected nets              =      0
[12/07 21:35:49    226s] (I)      Number of fixed nets                  =    120.  Ignored: Yes
[12/07 21:35:49    226s] (I)      Number of clock nets                  =    120.  Ignored: No
[12/07 21:35:49    226s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:35:49    226s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:35:49    226s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:35:49    226s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:35:49    226s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:35:49    226s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:35:49    226s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:35:49    226s] (I)      Ndr track 0 does not exist
[12/07 21:35:49    226s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:35:49    226s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:35:49    226s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:35:49    226s] (I)      Site width          :   400  (dbu)
[12/07 21:35:49    226s] (I)      Row height          :  3600  (dbu)
[12/07 21:35:49    226s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:35:49    226s] (I)      GCell width         :  3600  (dbu)
[12/07 21:35:49    226s] (I)      GCell height        :  3600  (dbu)
[12/07 21:35:49    226s] (I)      Grid                :   834   834    10
[12/07 21:35:49    226s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:35:49    226s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:35:49    226s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:35:49    226s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:35:49    226s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:35:49    226s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:35:49    226s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:35:49    226s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:35:49    226s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:35:49    226s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:35:49    226s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:35:49    226s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:35:49    226s] (I)      --------------------------------------------------------
[12/07 21:35:49    226s] 
[12/07 21:35:49    226s] [NR-eGR] ============ Routing rule table ============
[12/07 21:35:49    226s] [NR-eGR] Rule id: 1  Nets: 7977
[12/07 21:35:49    226s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:35:49    226s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:35:49    226s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:35:49    226s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:35:49    226s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:35:49    226s] [NR-eGR] ========================================
[12/07 21:35:49    226s] [NR-eGR] 
[12/07 21:35:49    226s] (I)      =============== Blocked Tracks ===============
[12/07 21:35:49    226s] (I)      +-------+---------+----------+---------------+
[12/07 21:35:49    226s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:35:49    226s] (I)      +-------+---------+----------+---------------+
[12/07 21:35:49    226s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:35:49    226s] (I)      |     2 | 6255000 |  1876790 |        30.00% |
[12/07 21:35:49    226s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 21:35:49    226s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:35:49    226s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 21:35:49    226s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 21:35:49    226s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:35:49    226s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:35:49    226s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:35:49    226s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:35:49    226s] (I)      +-------+---------+----------+---------------+
[12/07 21:35:49    226s] (I)      Finished Import and model ( CPU: 0.79 sec, Real: 0.79 sec, Curr Mem: 2804.96 MB )
[12/07 21:35:49    226s] (I)      Reset routing kernel
[12/07 21:35:49    226s] (I)      Started Global Routing ( Curr Mem: 2804.96 MB )
[12/07 21:35:49    226s] (I)      totalPins=26929  totalGlobalPin=26372 (97.93%)
[12/07 21:35:49    226s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 21:35:49    226s] [NR-eGR] Layer group 1: route 592 net(s) in layer range [7, 8]
[12/07 21:35:49    226s] (I)      
[12/07 21:35:49    226s] (I)      ============  Phase 1a Route ============
[12/07 21:35:49    226s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:35:49    226s] (I)      Usage: 200737 = (10472 H, 190265 V) = (0.17% H, 12.17% V) = (1.885e+04um H, 3.425e+05um V)
[12/07 21:35:49    226s] (I)      
[12/07 21:35:49    226s] (I)      ============  Phase 1b Route ============
[12/07 21:35:49    226s] (I)      Usage: 200749 = (10484 H, 190265 V) = (0.17% H, 12.17% V) = (1.887e+04um H, 3.425e+05um V)
[12/07 21:35:49    226s] (I)      Overflow of layer group 1: 0.00% H + 0.66% V. EstWL: 3.613482e+05um
[12/07 21:35:49    226s] (I)      
[12/07 21:35:49    226s] (I)      ============  Phase 1c Route ============
[12/07 21:35:49    226s] (I)      Level2 Grid: 167 x 167
[12/07 21:35:49    226s] (I)      Usage: 200781 = (10516 H, 190265 V) = (0.17% H, 12.17% V) = (1.893e+04um H, 3.425e+05um V)
[12/07 21:35:49    226s] (I)      
[12/07 21:35:49    226s] (I)      ============  Phase 1d Route ============
[12/07 21:35:49    226s] (I)      Usage: 200781 = (10516 H, 190265 V) = (0.17% H, 12.17% V) = (1.893e+04um H, 3.425e+05um V)
[12/07 21:35:49    226s] (I)      
[12/07 21:35:49    226s] (I)      ============  Phase 1e Route ============
[12/07 21:35:49    226s] (I)      Usage: 200781 = (10516 H, 190265 V) = (0.17% H, 12.17% V) = (1.893e+04um H, 3.425e+05um V)
[12/07 21:35:49    226s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.614058e+05um
[12/07 21:35:49    226s] (I)      
[12/07 21:35:49    226s] (I)      ============  Phase 1l Route ============
[12/07 21:35:49    226s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/07 21:35:49    226s] [NR-eGR] Layer group 2: route 592 net(s) in layer range [6, 7]
[12/07 21:35:49    226s] (I)      
[12/07 21:35:49    226s] (I)      ============  Phase 1a Route ============
[12/07 21:35:49    226s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 1
[12/07 21:35:49    226s] (I)      Usage: 330536 = (133950 H, 196586 V) = (2.14% H, 4.91% V) = (2.411e+05um H, 3.539e+05um V)
[12/07 21:35:49    226s] (I)      
[12/07 21:35:49    226s] (I)      ============  Phase 1b Route ============
[12/07 21:35:49    226s] (I)      Usage: 330535 = (133950 H, 196585 V) = (2.14% H, 4.91% V) = (2.411e+05um H, 3.539e+05um V)
[12/07 21:35:49    226s] (I)      Overflow of layer group 2: 0.00% H + 0.02% V. EstWL: 5.949630e+05um
[12/07 21:35:49    226s] (I)      
[12/07 21:35:49    226s] (I)      ============  Phase 1c Route ============
[12/07 21:35:49    226s] (I)      Level2 Grid: 167 x 167
[12/07 21:35:49    226s] (I)      Usage: 330549 = (133964 H, 196585 V) = (2.14% H, 4.91% V) = (2.411e+05um H, 3.539e+05um V)
[12/07 21:35:49    226s] (I)      
[12/07 21:35:49    226s] (I)      ============  Phase 1d Route ============
[12/07 21:35:49    226s] (I)      Usage: 330549 = (133964 H, 196585 V) = (2.14% H, 4.91% V) = (2.411e+05um H, 3.539e+05um V)
[12/07 21:35:49    226s] (I)      
[12/07 21:35:49    226s] (I)      ============  Phase 1e Route ============
[12/07 21:35:49    226s] (I)      Usage: 330549 = (133964 H, 196585 V) = (2.14% H, 4.91% V) = (2.411e+05um H, 3.539e+05um V)
[12/07 21:35:49    226s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.949882e+05um
[12/07 21:35:49    226s] (I)      
[12/07 21:35:49    226s] (I)      ============  Phase 1l Route ============
[12/07 21:35:50    227s] (I)      total 2D Cap : 34341789 = (17412463 H, 16929326 V)
[12/07 21:35:50    227s] [NR-eGR] Layer group 3: route 6793 net(s) in layer range [2, 10]
[12/07 21:35:50    227s] (I)      
[12/07 21:35:50    227s] (I)      ============  Phase 1a Route ============
[12/07 21:35:50    227s] (I)      Usage: 519551 = (226010 H, 293541 V) = (1.30% H, 1.73% V) = (4.068e+05um H, 5.284e+05um V)
[12/07 21:35:50    227s] (I)      
[12/07 21:35:50    227s] (I)      ============  Phase 1b Route ============
[12/07 21:35:50    227s] (I)      Usage: 519551 = (226010 H, 293541 V) = (1.30% H, 1.73% V) = (4.068e+05um H, 5.284e+05um V)
[12/07 21:35:50    227s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.351918e+05um
[12/07 21:35:50    227s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:35:50    227s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:35:50    227s] (I)      
[12/07 21:35:50    227s] (I)      ============  Phase 1c Route ============
[12/07 21:35:50    227s] (I)      Usage: 519551 = (226010 H, 293541 V) = (1.30% H, 1.73% V) = (4.068e+05um H, 5.284e+05um V)
[12/07 21:35:50    227s] (I)      
[12/07 21:35:50    227s] (I)      ============  Phase 1d Route ============
[12/07 21:35:50    227s] (I)      Usage: 519551 = (226010 H, 293541 V) = (1.30% H, 1.73% V) = (4.068e+05um H, 5.284e+05um V)
[12/07 21:35:50    227s] (I)      
[12/07 21:35:50    227s] (I)      ============  Phase 1e Route ============
[12/07 21:35:50    227s] (I)      Usage: 519551 = (226010 H, 293541 V) = (1.30% H, 1.73% V) = (4.068e+05um H, 5.284e+05um V)
[12/07 21:35:50    227s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.351918e+05um
[12/07 21:35:50    227s] (I)      
[12/07 21:35:50    227s] (I)      ============  Phase 1l Route ============
[12/07 21:35:50    227s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 21:35:50    227s] (I)      Layer  2:    5557927     74801         2       64800     6187698    ( 1.04%) 
[12/07 21:35:50    227s] (I)      Layer  3:    5717469    101557         8           0     6252498    ( 0.00%) 
[12/07 21:35:50    227s] (I)      Layer  4:    5655432     55108         0           0     6252498    ( 0.00%) 
[12/07 21:35:50    227s] (I)      Layer  5:    4127728      7949        43           0     6252498    ( 0.00%) 
[12/07 21:35:50    227s] (I)      Layer  6:    4332235     12262        29           0     6252498    ( 0.00%) 
[12/07 21:35:50    227s] (I)      Layer  7:    6246667    147930         0           0     6252498    ( 0.00%) 
[12/07 21:35:50    227s] (I)      Layer  8:    1561875    190716       108           0     1563124    ( 0.00%) 
[12/07 21:35:50    227s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/07 21:35:50    227s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 21:35:50    227s] (I)      Total:      34952798    590323       190      204128    40629491    ( 0.50%) 
[12/07 21:35:50    227s] (I)      
[12/07 21:35:50    227s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:35:50    227s] [NR-eGR]                        OverCon            
[12/07 21:35:50    227s] [NR-eGR]                         #Gcell     %Gcell
[12/07 21:35:50    227s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 21:35:50    227s] [NR-eGR] ----------------------------------------------
[12/07 21:35:50    227s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:50    227s] [NR-eGR]      M2 ( 2)         2( 0.00%)   ( 0.00%) 
[12/07 21:35:50    227s] [NR-eGR]      M3 ( 3)         7( 0.00%)   ( 0.00%) 
[12/07 21:35:50    227s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:50    227s] [NR-eGR]      M5 ( 5)        43( 0.01%)   ( 0.01%) 
[12/07 21:35:50    227s] [NR-eGR]      M6 ( 6)        29( 0.00%)   ( 0.00%) 
[12/07 21:35:50    227s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:50    227s] [NR-eGR]      M8 ( 8)       108( 0.02%)   ( 0.02%) 
[12/07 21:35:50    227s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:50    227s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 21:35:50    227s] [NR-eGR] ----------------------------------------------
[12/07 21:35:50    227s] [NR-eGR]        Total       189( 0.00%)   ( 0.00%) 
[12/07 21:35:50    227s] [NR-eGR] 
[12/07 21:35:50    227s] (I)      Finished Global Routing ( CPU: 0.83 sec, Real: 0.83 sec, Curr Mem: 2810.27 MB )
[12/07 21:35:50    227s] (I)      total 2D Cap : 35028777 = (17696835 H, 17331942 V)
[12/07 21:35:50    227s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:35:50    227s] (I)      ============= Track Assignment ============
[12/07 21:35:50    227s] (I)      Started Track Assignment (1T) ( Curr Mem: 2810.27 MB )
[12/07 21:35:50    227s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:35:50    227s] (I)      Run Multi-thread track assignment
[12/07 21:35:50    227s] (I)      Finished Track Assignment (1T) ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2822.21 MB )
[12/07 21:35:50    227s] (I)      Started Export ( Curr Mem: 2822.21 MB )
[12/07 21:35:50    228s] [NR-eGR]             Length (um)   Vias 
[12/07 21:35:50    228s] [NR-eGR] -------------------------------
[12/07 21:35:50    228s] [NR-eGR]  M1  (1H)            15  30319 
[12/07 21:35:50    228s] [NR-eGR]  M2  (2V)        109678  41939 
[12/07 21:35:50    228s] [NR-eGR]  M3  (3H)        152997   9957 
[12/07 21:35:50    228s] [NR-eGR]  M4  (4V)         72130   4766 
[12/07 21:35:50    228s] [NR-eGR]  M5  (5H)          8444   3893 
[12/07 21:35:50    228s] [NR-eGR]  M6  (6V)         18123   4395 
[12/07 21:35:50    228s] [NR-eGR]  M7  (7H)        259845   1349 
[12/07 21:35:50    228s] [NR-eGR]  M8  (8V)        343292      0 
[12/07 21:35:50    228s] [NR-eGR]  M9  (9H)             0      0 
[12/07 21:35:50    228s] [NR-eGR]  AP  (10V)            0      0 
[12/07 21:35:50    228s] [NR-eGR] -------------------------------
[12/07 21:35:50    228s] [NR-eGR]      Total       964524  96618 
[12/07 21:35:50    228s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:50    228s] [NR-eGR] Total half perimeter of net bounding box: 949656um
[12/07 21:35:50    228s] [NR-eGR] Total length: 964524um, number of vias: 96618
[12/07 21:35:50    228s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:50    228s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/07 21:35:50    228s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:35:51    228s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2822.21 MB )
[12/07 21:35:51    228s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.19 sec, Real: 2.20 sec, Curr Mem: 2705.21 MB )
[12/07 21:35:51    228s] (I)      ======================================== Runtime Summary ========================================
[12/07 21:35:51    228s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 21:35:51    228s] (I)      -------------------------------------------------------------------------------------------------
[12/07 21:35:51    228s] (I)       Early Global Route kernel                   100.00%  119.81 sec  122.01 sec  2.20 sec  2.19 sec 
[12/07 21:35:51    228s] (I)       +-Import and model                           35.80%  119.81 sec  120.60 sec  0.79 sec  0.79 sec 
[12/07 21:35:51    228s] (I)       | +-Create place DB                           1.01%  119.81 sec  119.84 sec  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)       | | +-Import place data                       1.01%  119.81 sec  119.84 sec  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)       | | | +-Read instances and placement          0.29%  119.81 sec  119.82 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | | +-Read nets                             0.71%  119.82 sec  119.84 sec  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)       | +-Create route DB                          32.26%  119.84 sec  120.55 sec  0.71 sec  0.71 sec 
[12/07 21:35:51    228s] (I)       | | +-Import route data (1T)                 32.25%  119.84 sec  120.55 sec  0.71 sec  0.71 sec 
[12/07 21:35:51    228s] (I)       | | | +-Read blockages ( Layer 2-10 )        10.43%  119.84 sec  120.07 sec  0.23 sec  0.23 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Read routing blockages              0.00%  119.84 sec  119.84 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Read instance blockages             0.07%  119.84 sec  119.84 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Read PG blockages                  10.33%  119.84 sec  120.07 sec  0.23 sec  0.23 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Read clock blockages                0.00%  120.07 sec  120.07 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Read other blockages                0.00%  120.07 sec  120.07 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Read halo blockages                 0.01%  120.07 sec  120.07 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Read boundary cut boxes             0.00%  120.07 sec  120.07 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | +-Read blackboxes                       0.00%  120.07 sec  120.07 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | +-Read prerouted                        0.11%  120.07 sec  120.07 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | +-Read unlegalized nets                 0.05%  120.07 sec  120.07 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | +-Read nets                             0.09%  120.07 sec  120.07 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | +-Set up via pillars                    0.00%  120.07 sec  120.08 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | +-Initialize 3D grid graph              0.78%  120.08 sec  120.09 sec  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)       | | | +-Model blockage capacity              20.57%  120.09 sec  120.55 sec  0.45 sec  0.45 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Initialize 3D capacity             19.48%  120.09 sec  120.52 sec  0.43 sec  0.43 sec 
[12/07 21:35:51    228s] (I)       | +-Read aux data                             0.00%  120.55 sec  120.55 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | +-Others data preparation                   0.09%  120.55 sec  120.55 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | +-Create route kernel                       2.37%  120.55 sec  120.60 sec  0.05 sec  0.05 sec 
[12/07 21:35:51    228s] (I)       +-Global Routing                             37.60%  120.60 sec  121.43 sec  0.83 sec  0.83 sec 
[12/07 21:35:51    228s] (I)       | +-Initialization                            0.34%  120.60 sec  120.61 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | +-Net group 1                               7.47%  120.61 sec  120.77 sec  0.16 sec  0.16 sec 
[12/07 21:35:51    228s] (I)       | | +-Generate topology                       0.01%  120.61 sec  120.61 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1a                                1.03%  120.64 sec  120.66 sec  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)       | | | +-Pattern routing (1T)                  0.63%  120.64 sec  120.65 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.40%  120.65 sec  120.66 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1b                                0.52%  120.66 sec  120.67 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | | +-Monotonic routing (1T)                0.42%  120.66 sec  120.67 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1c                                1.91%  120.67 sec  120.72 sec  0.04 sec  0.04 sec 
[12/07 21:35:51    228s] (I)       | | | +-Two level Routing                     1.91%  120.67 sec  120.72 sec  0.04 sec  0.04 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Two Level Routing (Regular)         1.53%  120.68 sec  120.71 sec  0.03 sec  0.03 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Two Level Routing (Strong)          0.14%  120.71 sec  120.72 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1d                                0.35%  120.72 sec  120.72 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | | +-Detoured routing (1T)                 0.35%  120.72 sec  120.72 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1e                                0.09%  120.72 sec  120.73 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | +-Route legalization                    0.00%  120.72 sec  120.72 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1l                                2.16%  120.73 sec  120.77 sec  0.05 sec  0.05 sec 
[12/07 21:35:51    228s] (I)       | | | +-Layer assignment (1T)                 2.16%  120.73 sec  120.77 sec  0.05 sec  0.05 sec 
[12/07 21:35:51    228s] (I)       | +-Net group 2                               8.81%  120.77 sec  120.97 sec  0.19 sec  0.19 sec 
[12/07 21:35:51    228s] (I)       | | +-Generate topology                       0.03%  120.77 sec  120.77 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1a                                1.80%  120.80 sec  120.84 sec  0.04 sec  0.04 sec 
[12/07 21:35:51    228s] (I)       | | | +-Pattern routing (1T)                  1.42%  120.80 sec  120.83 sec  0.03 sec  0.03 sec 
[12/07 21:35:51    228s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.37%  120.83 sec  120.84 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1b                                0.63%  120.84 sec  120.86 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | | +-Monotonic routing (1T)                0.54%  120.84 sec  120.85 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1c                                1.73%  120.86 sec  120.90 sec  0.04 sec  0.04 sec 
[12/07 21:35:51    228s] (I)       | | | +-Two level Routing                     1.73%  120.86 sec  120.89 sec  0.04 sec  0.04 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Two Level Routing (Regular)         1.05%  120.86 sec  120.88 sec  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Two Level Routing (Strong)          0.46%  120.88 sec  120.89 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1d                                0.51%  120.90 sec  120.91 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | | +-Detoured routing (1T)                 0.50%  120.90 sec  120.91 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1e                                0.14%  120.91 sec  120.91 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | +-Route legalization                    0.05%  120.91 sec  120.91 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | | +-Legalize Blockage Violations        0.04%  120.91 sec  120.91 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1l                                2.65%  120.91 sec  120.97 sec  0.06 sec  0.06 sec 
[12/07 21:35:51    228s] (I)       | | | +-Layer assignment (1T)                 2.65%  120.91 sec  120.97 sec  0.06 sec  0.06 sec 
[12/07 21:35:51    228s] (I)       | +-Net group 3                              14.75%  120.97 sec  121.29 sec  0.32 sec  0.32 sec 
[12/07 21:35:51    228s] (I)       | | +-Generate topology                       0.41%  120.97 sec  120.98 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1a                                2.12%  121.04 sec  121.09 sec  0.05 sec  0.05 sec 
[12/07 21:35:51    228s] (I)       | | | +-Pattern routing (1T)                  1.72%  121.04 sec  121.08 sec  0.04 sec  0.04 sec 
[12/07 21:35:51    228s] (I)       | | | +-Add via demand to 2D                  0.38%  121.08 sec  121.09 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1b                                0.09%  121.09 sec  121.09 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1c                                0.00%  121.09 sec  121.09 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1d                                0.00%  121.09 sec  121.09 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1e                                0.09%  121.09 sec  121.09 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | | +-Route legalization                    0.00%  121.09 sec  121.09 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | | +-Phase 1l                                9.01%  121.09 sec  121.29 sec  0.20 sec  0.20 sec 
[12/07 21:35:51    228s] (I)       | | | +-Layer assignment (1T)                 6.55%  121.15 sec  121.29 sec  0.14 sec  0.14 sec 
[12/07 21:35:51    228s] (I)       | +-Clean cong LA                             0.00%  121.29 sec  121.29 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       +-Export 3D cong map                          9.23%  121.43 sec  121.63 sec  0.20 sec  0.20 sec 
[12/07 21:35:51    228s] (I)       | +-Export 2D cong map                        0.81%  121.61 sec  121.63 sec  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)       +-Extract Global 3D Wires                     0.32%  121.63 sec  121.64 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       +-Track Assignment (1T)                      13.23%  121.64 sec  121.93 sec  0.29 sec  0.29 sec 
[12/07 21:35:51    228s] (I)       | +-Initialization                            0.04%  121.64 sec  121.64 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       | +-Track Assignment Kernel                  13.06%  121.64 sec  121.93 sec  0.29 sec  0.29 sec 
[12/07 21:35:51    228s] (I)       | +-Free Memory                               0.00%  121.93 sec  121.93 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       +-Export                                      2.91%  121.93 sec  121.99 sec  0.06 sec  0.06 sec 
[12/07 21:35:51    228s] (I)       | +-Export DB wires                           1.86%  121.93 sec  121.97 sec  0.04 sec  0.04 sec 
[12/07 21:35:51    228s] (I)       | | +-Export all nets                         1.39%  121.93 sec  121.97 sec  0.03 sec  0.03 sec 
[12/07 21:35:51    228s] (I)       | | +-Set wire vias                           0.29%  121.97 sec  121.97 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | +-Report wirelength                         0.51%  121.97 sec  121.98 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | +-Update net boxes                          0.52%  121.98 sec  121.99 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)       | +-Update timing                             0.00%  121.99 sec  121.99 sec  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)       +-Postprocess design                          0.35%  121.99 sec  122.00 sec  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)      ======================= Summary by functions ========================
[12/07 21:35:51    228s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:35:51    228s] (I)      ---------------------------------------------------------------------
[12/07 21:35:51    228s] (I)        0  Early Global Route kernel           100.00%  2.20 sec  2.19 sec 
[12/07 21:35:51    228s] (I)        1  Global Routing                       37.60%  0.83 sec  0.83 sec 
[12/07 21:35:51    228s] (I)        1  Import and model                     35.80%  0.79 sec  0.79 sec 
[12/07 21:35:51    228s] (I)        1  Track Assignment (1T)                13.23%  0.29 sec  0.29 sec 
[12/07 21:35:51    228s] (I)        1  Export 3D cong map                    9.23%  0.20 sec  0.20 sec 
[12/07 21:35:51    228s] (I)        1  Export                                2.91%  0.06 sec  0.06 sec 
[12/07 21:35:51    228s] (I)        1  Postprocess design                    0.35%  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)        1  Extract Global 3D Wires               0.32%  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)        2  Create route DB                      32.26%  0.71 sec  0.71 sec 
[12/07 21:35:51    228s] (I)        2  Net group 3                          14.75%  0.32 sec  0.32 sec 
[12/07 21:35:51    228s] (I)        2  Track Assignment Kernel              13.06%  0.29 sec  0.29 sec 
[12/07 21:35:51    228s] (I)        2  Net group 2                           8.81%  0.19 sec  0.19 sec 
[12/07 21:35:51    228s] (I)        2  Net group 1                           7.47%  0.16 sec  0.16 sec 
[12/07 21:35:51    228s] (I)        2  Create route kernel                   2.37%  0.05 sec  0.05 sec 
[12/07 21:35:51    228s] (I)        2  Export DB wires                       1.86%  0.04 sec  0.04 sec 
[12/07 21:35:51    228s] (I)        2  Create place DB                       1.01%  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)        2  Export 2D cong map                    0.81%  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)        2  Update net boxes                      0.52%  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)        2  Report wirelength                     0.51%  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)        2  Initialization                        0.37%  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        3  Import route data (1T)               32.25%  0.71 sec  0.71 sec 
[12/07 21:35:51    228s] (I)        3  Phase 1l                             13.83%  0.30 sec  0.30 sec 
[12/07 21:35:51    228s] (I)        3  Phase 1a                              4.95%  0.11 sec  0.11 sec 
[12/07 21:35:51    228s] (I)        3  Phase 1c                              3.65%  0.08 sec  0.08 sec 
[12/07 21:35:51    228s] (I)        3  Export all nets                       1.39%  0.03 sec  0.03 sec 
[12/07 21:35:51    228s] (I)        3  Phase 1b                              1.25%  0.03 sec  0.03 sec 
[12/07 21:35:51    228s] (I)        3  Import place data                     1.01%  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)        3  Phase 1d                              0.86%  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)        3  Generate topology                     0.45%  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)        3  Phase 1e                              0.32%  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)        3  Set wire vias                         0.29%  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)        4  Model blockage capacity              20.57%  0.45 sec  0.45 sec 
[12/07 21:35:51    228s] (I)        4  Layer assignment (1T)                11.35%  0.25 sec  0.25 sec 
[12/07 21:35:51    228s] (I)        4  Read blockages ( Layer 2-10 )        10.43%  0.23 sec  0.23 sec 
[12/07 21:35:51    228s] (I)        4  Pattern routing (1T)                  3.77%  0.08 sec  0.08 sec 
[12/07 21:35:51    228s] (I)        4  Two level Routing                     3.64%  0.08 sec  0.08 sec 
[12/07 21:35:51    228s] (I)        4  Monotonic routing (1T)                0.97%  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)        4  Detoured routing (1T)                 0.85%  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)        4  Read nets                             0.80%  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)        4  Initialize 3D grid graph              0.78%  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)        4  Pattern Routing Avoiding Blockages    0.77%  0.02 sec  0.02 sec 
[12/07 21:35:51    228s] (I)        4  Add via demand to 2D                  0.38%  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)        4  Read instances and placement          0.29%  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)        4  Read prerouted                        0.11%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        5  Initialize 3D capacity               19.48%  0.43 sec  0.43 sec 
[12/07 21:35:51    228s] (I)        5  Read PG blockages                    10.33%  0.23 sec  0.23 sec 
[12/07 21:35:51    228s] (I)        5  Two Level Routing (Regular)           2.58%  0.06 sec  0.06 sec 
[12/07 21:35:51    228s] (I)        5  Two Level Routing (Strong)            0.61%  0.01 sec  0.01 sec 
[12/07 21:35:51    228s] (I)        5  Read instance blockages               0.07%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        5  Legalize Blockage Violations          0.04%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:35:51    228s]       Route Remaining Unrouted Nets done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/07 21:35:51    228s]     Routing using NR in eGR->NR Step done.
[12/07 21:35:51    228s] Net route status summary:
[12/07 21:35:51    228s]   Clock:       121 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=120, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:35:51    228s]   Non-clock: 20370 (unrouted=12393, trialRouted=7977, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12392, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:35:51    228s] 
[12/07 21:35:51    228s] CCOPT: Done with clock implementation routing.
[12/07 21:35:51    228s] 
[12/07 21:35:51    228s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:28.8 real=0:00:28.8)
[12/07 21:35:51    228s]   Clock implementation routing done.
[12/07 21:35:51    228s]   Leaving CCOpt scope - extractRC...
[12/07 21:35:51    228s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/07 21:35:51    228s] Extraction called for design 'torus_bp_D_W32' of instances=7474 and nets=20491 using extraction engine 'preRoute' .
[12/07 21:35:51    228s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:35:51    228s] Type 'man IMPEXT-3530' for more detail.
[12/07 21:35:51    228s] PreRoute RC Extraction called for design torus_bp_D_W32.
[12/07 21:35:51    228s] RC Extraction called in multi-corner(1) mode.
[12/07 21:35:51    228s] RCMode: PreRoute
[12/07 21:35:51    228s]       RC Corner Indexes            0   
[12/07 21:35:51    228s] Capacitance Scaling Factor   : 1.00000 
[12/07 21:35:51    228s] Resistance Scaling Factor    : 1.00000 
[12/07 21:35:51    228s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 21:35:51    228s] Clock Res. Scaling Factor    : 1.00000 
[12/07 21:35:51    228s] Shrink Factor                : 1.00000
[12/07 21:35:51    228s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 21:35:51    228s] Using capacitance table file ...
[12/07 21:35:51    228s] 
[12/07 21:35:51    228s] Trim Metal Layers:
[12/07 21:35:51    228s] LayerId::1 widthSet size::4
[12/07 21:35:51    228s] LayerId::2 widthSet size::4
[12/07 21:35:51    228s] LayerId::3 widthSet size::4
[12/07 21:35:51    228s] LayerId::4 widthSet size::4
[12/07 21:35:51    228s] LayerId::5 widthSet size::4
[12/07 21:35:51    228s] LayerId::6 widthSet size::4
[12/07 21:35:51    228s] LayerId::7 widthSet size::4
[12/07 21:35:51    228s] LayerId::8 widthSet size::4
[12/07 21:35:51    228s] LayerId::9 widthSet size::4
[12/07 21:35:51    228s] LayerId::10 widthSet size::2
[12/07 21:35:51    228s] Updating RC grid for preRoute extraction ...
[12/07 21:35:51    228s] eee: pegSigSF::1.070000
[12/07 21:35:51    228s] Initializing multi-corner capacitance tables ... 
[12/07 21:35:51    228s] Initializing multi-corner resistance tables ...
[12/07 21:35:51    228s] eee: l::1 avDens::0.110520 usedTrk::70005.733360 availTrk::633423.496238 sigTrk::70005.733360
[12/07 21:35:51    228s] eee: l::2 avDens::0.042661 usedTrk::6094.011945 availTrk::142847.528037 sigTrk::6094.011945
[12/07 21:35:51    228s] eee: l::3 avDens::0.045831 usedTrk::8525.861103 availTrk::186030.000000 sigTrk::8525.861103
[12/07 21:35:51    228s] eee: l::4 avDens::0.030914 usedTrk::4009.281105 availTrk::129690.000000 sigTrk::4009.281105
[12/07 21:35:51    228s] eee: l::5 avDens::0.002555 usedTrk::1622.644481 availTrk::635040.000000 sigTrk::1622.644481
[12/07 21:35:51    228s] eee: l::6 avDens::0.003403 usedTrk::2160.756982 availTrk::635040.000000 sigTrk::2160.756982
[12/07 21:35:51    228s] eee: l::7 avDens::0.053266 usedTrk::14544.833345 availTrk::273060.000000 sigTrk::14544.833345
[12/07 21:35:51    228s] eee: l::8 avDens::0.279954 usedTrk::19073.266670 availTrk::68130.000000 sigTrk::19073.266670
[12/07 21:35:51    228s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:51    228s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:35:51    228s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:35:51    228s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.376028 uaWl=0.366780 uaWlH=0.101222 aWlH=0.633217 lMod=0 pMax=0.810700 pMod=83 wcR=0.693800 newSi=0.181700 wHLS=3.103519 siPrev=0 viaL=0.000000 crit=0.912679 shortMod=4.563395 fMod=0.228170 
[12/07 21:35:51    228s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2672.211M)
[12/07 21:35:51    228s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/07 21:35:51    228s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/07 21:35:51    228s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:35:51    228s] End AAE Lib Interpolated Model. (MEM=2672.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:35:51    228s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:51    228s]   Clock DAG stats after routing clock trees:
[12/07 21:35:51    228s]     cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:51    228s]     sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:51    228s]     misc counts      : r=1, pp=0
[12/07 21:35:51    228s]     cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:51    228s]     cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:51    228s]     sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:51    228s]     wire capacitance : top=0.000pF, trunk=0.952pF, leaf=2.061pF, total=3.013pF
[12/07 21:35:51    228s]     wire lengths     : top=0.000um, trunk=8539.917um, leaf=15827.800um, total=24367.717um
[12/07 21:35:51    228s]     hp wire lengths  : top=0.000um, trunk=8289.400um, leaf=9452.600um, total=17742.000um
[12/07 21:35:51    228s]   Clock DAG net violations after routing clock trees:
[12/07 21:35:51    228s]     Remaining Transition : {count=4, worst=[0.006ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.010ns
[12/07 21:35:51    228s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/07 21:35:51    228s]     Trunk : target=0.133ns count=34 avg=0.088ns sd=0.027ns min=0.004ns max=0.139ns {15 <= 0.080ns, 11 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:51    228s]     Leaf  : target=0.133ns count=87 avg=0.111ns sd=0.013ns min=0.074ns max=0.135ns {2 <= 0.080ns, 31 <= 0.106ns, 32 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:51    228s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/07 21:35:51    228s]      Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:51    228s]   Clock DAG hash after routing clock trees: 11166581246755194967 12602260642297917726
[12/07 21:35:51    228s]   CTS services accumulated run-time stats after routing clock trees:
[12/07 21:35:51    228s]     delay calculator: calls=24761, total_wall_time=0.850s, mean_wall_time=0.034ms
[12/07 21:35:51    228s]     legalizer: calls=11549, total_wall_time=0.246s, mean_wall_time=0.021ms
[12/07 21:35:51    228s]     steiner router: calls=21319, total_wall_time=3.445s, mean_wall_time=0.162ms
[12/07 21:35:51    228s]   Primary reporting skew groups after routing clock trees:
[12/07 21:35:51    228s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.627, avg=0.597, sd=0.014], skew [0.056 vs 0.058], 100% {0.572, 0.627} (wid=0.030 ws=0.021) (gid=0.613 gs=0.064)
[12/07 21:35:51    228s]         min path sink: ys[0].xs[0].torus_switch_xy/o_v_reg_reg/CP
[12/07 21:35:51    228s]         max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:51    228s]   Skew group summary after routing clock trees:
[12/07 21:35:51    228s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.627, avg=0.597, sd=0.014], skew [0.056 vs 0.058], 100% {0.572, 0.627} (wid=0.030 ws=0.021) (gid=0.613 gs=0.064)
[12/07 21:35:51    228s]   CCOpt::Phase::Routing done. (took cpu=0:00:29.4 real=0:00:29.4)
[12/07 21:35:51    228s]   CCOpt::Phase::PostConditioning...
[12/07 21:35:51    228s]   Leaving CCOpt scope - Initializing placement interface...
[12/07 21:35:51    228s] OPERPROF: Starting DPlace-Init at level 1, MEM:2719.9M, EPOCH TIME: 1733625351.608541
[12/07 21:35:51    228s] Processing tracks to init pin-track alignment.
[12/07 21:35:51    228s] z: 2, totalTracks: 1
[12/07 21:35:51    228s] z: 4, totalTracks: 1
[12/07 21:35:51    228s] z: 6, totalTracks: 1
[12/07 21:35:51    228s] z: 8, totalTracks: 1
[12/07 21:35:51    228s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:35:51    228s] All LLGs are deleted
[12/07 21:35:51    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:51    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:51    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2719.9M, EPOCH TIME: 1733625351.618412
[12/07 21:35:51    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2719.9M, EPOCH TIME: 1733625351.618717
[12/07 21:35:51    228s] # Building torus_bp_D_W32 llgBox search-tree.
[12/07 21:35:51    228s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:35:51    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2719.9M, EPOCH TIME: 1733625351.620283
[12/07 21:35:51    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:51    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:51    228s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2719.9M, EPOCH TIME: 1733625351.620839
[12/07 21:35:51    228s] Max number of tech site patterns supported in site array is 256.
[12/07 21:35:51    228s] Core basic site is core
[12/07 21:35:51    228s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:35:51    228s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2719.9M, EPOCH TIME: 1733625351.636175
[12/07 21:35:51    228s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 21:35:51    228s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:35:51    228s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.158, REAL:0.159, MEM:2719.9M, EPOCH TIME: 1733625351.794866
[12/07 21:35:51    228s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:35:51    228s] SiteArray: use 31,911,936 bytes
[12/07 21:35:51    228s] SiteArray: current memory after site array memory allocation 2750.3M
[12/07 21:35:51    228s] SiteArray: FP blocked sites are writable
[12/07 21:35:51    228s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:35:51    228s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2750.3M, EPOCH TIME: 1733625351.861605
[12/07 21:35:53    230s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.578, REAL:1.580, MEM:2750.3M, EPOCH TIME: 1733625353.441239
[12/07 21:35:53    230s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:35:53    230s] Atter site array init, number of instance map data is 0.
[12/07 21:35:53    230s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.870, REAL:1.873, MEM:2750.3M, EPOCH TIME: 1733625353.493828
[12/07 21:35:53    230s] 
[12/07 21:35:53    230s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:35:53    230s] OPERPROF:     Starting CMU at level 3, MEM:2750.3M, EPOCH TIME: 1733625353.522917
[12/07 21:35:53    230s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2750.3M, EPOCH TIME: 1733625353.524269
[12/07 21:35:53    230s] 
[12/07 21:35:53    230s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:35:53    230s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.911, REAL:1.914, MEM:2750.3M, EPOCH TIME: 1733625353.534595
[12/07 21:35:53    230s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2750.3M, EPOCH TIME: 1733625353.534642
[12/07 21:35:53    230s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2766.3M, EPOCH TIME: 1733625353.535552
[12/07 21:35:53    230s] [CPU] DPlace-Init (cpu=0:00:01.9, real=0:00:02.0, mem=2766.3MB).
[12/07 21:35:53    230s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.933, REAL:1.936, MEM:2766.3M, EPOCH TIME: 1733625353.544791
[12/07 21:35:53    230s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/07 21:35:53    230s]   Removing CTS place status from clock tree and sinks.
[12/07 21:35:53    230s]   Removed CTS place status from 120 clock cells (out of 122 ) and 0 clock sinks (out of 0 ).
[12/07 21:35:53    230s]   Legalizer reserving space for clock trees
[12/07 21:35:53    230s]   PostConditioning...
[12/07 21:35:53    230s]     PostConditioning active optimizations:
[12/07 21:35:53    230s]      - DRV fixing with initial upsizing, sizing and buffering
[12/07 21:35:53    230s]      - Skew fixing with sizing
[12/07 21:35:53    230s]     
[12/07 21:35:53    230s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[12/07 21:35:53    230s]     Currently running CTS, using active skew data
[12/07 21:35:53    230s]     Reset bufferability constraints...
[12/07 21:35:53    230s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/07 21:35:53    230s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:53    230s]     PostConditioning Upsizing To Fix DRVs...
[12/07 21:35:53    230s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 11166581246755194967 12602260642297917726
[12/07 21:35:53    230s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:35:53    230s]         delay calculator: calls=24761, total_wall_time=0.850s, mean_wall_time=0.034ms
[12/07 21:35:53    230s]         legalizer: calls=11669, total_wall_time=0.248s, mean_wall_time=0.021ms
[12/07 21:35:53    230s]         steiner router: calls=21319, total_wall_time=3.445s, mean_wall_time=0.162ms
[12/07 21:35:53    230s]       Fixing clock tree DRVs with upsizing: End AAE Lib Interpolated Model. (MEM=2756.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:35:53    230s] ...20% ...40% ...60% ...80% ...100% 
[12/07 21:35:53    230s]       CCOpt-PostConditioning: considered: 121, tested: 121, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[12/07 21:35:53    230s]       
[12/07 21:35:53    230s]       Statistics: Fix DRVs (initial upsizing):
[12/07 21:35:53    230s]       ========================================
[12/07 21:35:53    230s]       
[12/07 21:35:53    230s]       Cell changes by Net Type:
[12/07 21:35:53    230s]       
[12/07 21:35:53    230s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:53    230s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/07 21:35:53    230s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:53    230s]       top                0                    0           0            0                    0                  0
[12/07 21:35:53    230s]       trunk              2 [50.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[12/07 21:35:53    230s]       leaf               2 [50.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[12/07 21:35:53    230s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:53    230s]       Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[12/07 21:35:53    230s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:53    230s]       
[12/07 21:35:53    230s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
[12/07 21:35:53    230s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/07 21:35:53    230s]       
[12/07 21:35:53    230s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:35:53    230s]         cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:53    230s]         sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:53    230s]         misc counts      : r=1, pp=0
[12/07 21:35:53    230s]         cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:53    230s]         cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:53    230s]         sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:53    230s]         wire capacitance : top=0.000pF, trunk=0.952pF, leaf=2.061pF, total=3.013pF
[12/07 21:35:53    230s]         wire lengths     : top=0.000um, trunk=8539.917um, leaf=15827.800um, total=24367.717um
[12/07 21:35:53    230s]         hp wire lengths  : top=0.000um, trunk=8289.400um, leaf=9452.600um, total=17742.000um
[12/07 21:35:53    230s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:35:53    230s]         Remaining Transition : {count=4, worst=[0.006ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.010ns
[12/07 21:35:53    230s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:35:53    230s]         Trunk : target=0.133ns count=34 avg=0.088ns sd=0.027ns min=0.004ns max=0.139ns {15 <= 0.080ns, 11 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:53    230s]         Leaf  : target=0.133ns count=87 avg=0.111ns sd=0.013ns min=0.074ns max=0.135ns {2 <= 0.080ns, 31 <= 0.106ns, 32 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:53    230s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/07 21:35:53    230s]          Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:53    230s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 11166581246755194967 12602260642297917726
[12/07 21:35:53    230s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:35:53    230s]         delay calculator: calls=24783, total_wall_time=0.851s, mean_wall_time=0.034ms
[12/07 21:35:53    230s]         legalizer: calls=11673, total_wall_time=0.248s, mean_wall_time=0.021ms
[12/07 21:35:53    230s]         steiner router: calls=21337, total_wall_time=3.445s, mean_wall_time=0.161ms
[12/07 21:35:53    230s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:35:53    230s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.627], skew [0.056 vs 0.058]
[12/07 21:35:53    230s]             min path sink: ys[0].xs[0].torus_switch_xy/o_v_reg_reg/CP
[12/07 21:35:53    230s]             max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:53    230s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/07 21:35:53    230s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.627], skew [0.056 vs 0.058]
[12/07 21:35:53    230s]       Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:53    230s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:53    230s]     Recomputing CTS skew targets...
[12/07 21:35:53    230s]     Resolving skew group constraints...
[12/07 21:35:53    230s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/07 21:35:53    230s]     Resolving skew group constraints done.
[12/07 21:35:53    230s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:35:53    230s]     PostConditioning Fixing DRVs...
[12/07 21:35:53    230s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 11166581246755194967 12602260642297917726
[12/07 21:35:53    230s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[12/07 21:35:53    230s]         delay calculator: calls=24783, total_wall_time=0.851s, mean_wall_time=0.034ms
[12/07 21:35:53    230s]         legalizer: calls=11673, total_wall_time=0.248s, mean_wall_time=0.021ms
[12/07 21:35:53    230s]         steiner router: calls=21337, total_wall_time=3.445s, mean_wall_time=0.161ms
[12/07 21:35:53    230s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:35:53    230s]       CCOpt-PostConditioning: considered: 121, tested: 121, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[12/07 21:35:53    230s]       
[12/07 21:35:53    230s]       Statistics: Fix DRVs (cell sizing):
[12/07 21:35:53    230s]       ===================================
[12/07 21:35:53    230s]       
[12/07 21:35:53    230s]       Cell changes by Net Type:
[12/07 21:35:53    230s]       
[12/07 21:35:53    230s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:53    230s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/07 21:35:53    230s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:53    230s]       top                0                    0           0            0                    0                  0
[12/07 21:35:53    230s]       trunk              2 [50.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[12/07 21:35:53    230s]       leaf               2 [50.0%]            0           0            0                    0 (0.0%)           2 (100.0%)
[12/07 21:35:53    230s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:53    230s]       Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
[12/07 21:35:53    230s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:53    230s]       
[12/07 21:35:53    230s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
[12/07 21:35:53    230s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/07 21:35:53    230s]       
[12/07 21:35:53    230s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/07 21:35:53    230s]         cell counts      : b=120, i=0, icg=0, dcg=0, l=0, total=120
[12/07 21:35:53    230s]         sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:53    230s]         misc counts      : r=1, pp=0
[12/07 21:35:53    230s]         cell areas       : b=378.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=378.360um^2
[12/07 21:35:53    230s]         cell capacitance : b=0.211pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.211pF
[12/07 21:35:53    230s]         sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:53    230s]         wire capacitance : top=0.000pF, trunk=0.952pF, leaf=2.061pF, total=3.013pF
[12/07 21:35:53    230s]         wire lengths     : top=0.000um, trunk=8539.917um, leaf=15827.800um, total=24367.717um
[12/07 21:35:53    230s]         hp wire lengths  : top=0.000um, trunk=8289.400um, leaf=9452.600um, total=17742.000um
[12/07 21:35:53    230s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/07 21:35:53    230s]         Remaining Transition : {count=4, worst=[0.006ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.003ns sd=0.003ns sum=0.010ns
[12/07 21:35:53    230s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/07 21:35:53    230s]         Trunk : target=0.133ns count=34 avg=0.088ns sd=0.027ns min=0.004ns max=0.139ns {15 <= 0.080ns, 11 <= 0.106ns, 2 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:53    230s]         Leaf  : target=0.133ns count=87 avg=0.111ns sd=0.013ns min=0.074ns max=0.135ns {2 <= 0.080ns, 31 <= 0.106ns, 32 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:53    230s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/07 21:35:53    230s]          Bufs: CKBD4: 111 CKBD2: 8 CKBD1: 1 
[12/07 21:35:53    230s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 11166581246755194967 12602260642297917726
[12/07 21:35:53    230s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[12/07 21:35:53    230s]         delay calculator: calls=24918, total_wall_time=0.856s, mean_wall_time=0.034ms
[12/07 21:35:53    230s]         legalizer: calls=11683, total_wall_time=0.249s, mean_wall_time=0.021ms
[12/07 21:35:53    230s]         steiner router: calls=21337, total_wall_time=3.445s, mean_wall_time=0.161ms
[12/07 21:35:53    230s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/07 21:35:53    230s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.627], skew [0.056 vs 0.058]
[12/07 21:35:53    230s]             min path sink: ys[0].xs[0].torus_switch_xy/o_v_reg_reg/CP
[12/07 21:35:53    230s]             max path sink: ys[2].xs[1].torus_switch_xy/s0/s_d_r_reg[2]/CP
[12/07 21:35:53    230s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/07 21:35:53    230s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.627], skew [0.056 vs 0.058]
[12/07 21:35:53    230s]       Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:53    230s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:53    230s]     Buffering to fix DRVs...
[12/07 21:35:53    230s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/07 21:35:53    230s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/07 21:35:54    231s]     Inserted 3 buffers and inverters.
[12/07 21:35:54    231s]     success count. Default: 0, QS: 1, QD: 1, FS: 0, MQS: 0
[12/07 21:35:54    231s]     CCOpt-PostConditioning: nets considered: 121, nets tested: 121, nets violation detected: 4, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 4, nets unsuccessful: 2, buffered: 2
[12/07 21:35:54    231s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/07 21:35:54    231s]       cell counts      : b=123, i=0, icg=0, dcg=0, l=0, total=123
[12/07 21:35:54    231s]       sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:54    231s]       misc counts      : r=1, pp=0
[12/07 21:35:54    231s]       cell areas       : b=387.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.000um^2
[12/07 21:35:54    231s]       cell capacitance : b=0.216pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.216pF
[12/07 21:35:54    231s]       sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:54    231s]       wire capacitance : top=0.000pF, trunk=0.953pF, leaf=2.061pF, total=3.014pF
[12/07 21:35:54    231s]       wire lengths     : top=0.000um, trunk=8539.917um, leaf=15827.800um, total=24367.717um
[12/07 21:35:54    231s]       hp wire lengths  : top=0.000um, trunk=8390.200um, leaf=9452.600um, total=17842.800um
[12/07 21:35:54    231s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/07 21:35:54    231s]       Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.002ns sd=0.000ns sum=0.003ns
[12/07 21:35:54    231s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/07 21:35:54    231s]       Trunk : target=0.133ns count=37 avg=0.082ns sd=0.028ns min=0.004ns max=0.125ns {19 <= 0.080ns, 11 <= 0.106ns, 3 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/07 21:35:54    231s]       Leaf  : target=0.133ns count=87 avg=0.111ns sd=0.013ns min=0.074ns max=0.135ns {2 <= 0.080ns, 31 <= 0.106ns, 32 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:54    231s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/07 21:35:54    231s]        Bufs: CKBD4: 113 CKBD2: 9 CKBD1: 1 
[12/07 21:35:54    231s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 7369288578229608493 8565849813423355021
[12/07 21:35:54    231s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[12/07 21:35:54    231s]       delay calculator: calls=25405, total_wall_time=0.868s, mean_wall_time=0.034ms
[12/07 21:35:54    231s]       legalizer: calls=11710, total_wall_time=0.252s, mean_wall_time=0.022ms
[12/07 21:35:54    231s]       steiner router: calls=21643, total_wall_time=3.447s, mean_wall_time=0.159ms
[12/07 21:35:54    231s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/07 21:35:54    231s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.632, avg=0.605, sd=0.015], skew [0.061 vs 0.058*], 98.4% {0.572, 0.630} (wid=0.029 ws=0.019) (gid=0.613 gs=0.054)
[12/07 21:35:54    231s]           min path sink: ys[0].xs[0].torus_switch_xy/o_v_reg_reg/CP
[12/07 21:35:54    231s]           max path sink: ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[2]/CP
[12/07 21:35:54    231s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/07 21:35:54    231s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.632, avg=0.605, sd=0.015], skew [0.061 vs 0.058*], 98.4% {0.572, 0.630} (wid=0.029 ws=0.019) (gid=0.613 gs=0.054)
[12/07 21:35:54    231s]     Buffering to fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/07 21:35:54    231s]     
[12/07 21:35:54    231s]     Slew Diagnostics: After DRV fixing
[12/07 21:35:54    231s]     ==================================
[12/07 21:35:54    231s]     
[12/07 21:35:54    231s]     Global Causes:
[12/07 21:35:54    231s]     
[12/07 21:35:54    231s]     -----
[12/07 21:35:54    231s]     Cause
[12/07 21:35:54    231s]     -----
[12/07 21:35:54    231s]       (empty table)
[12/07 21:35:54    231s]     -----
[12/07 21:35:54    231s]     
[12/07 21:35:54    231s]     Top 5 overslews:
[12/07 21:35:54    231s]     
[12/07 21:35:54    231s]     --------------------------------------------------------------------------------------------------------
[12/07 21:35:54    231s]     Overslew    Causes                                     Driving Pin
[12/07 21:35:54    231s]     --------------------------------------------------------------------------------------------------------
[12/07 21:35:54    231s]     0.002ns     1. Inst already optimally sized (CKBD4)    ys[0].xs[0].torus_switch_xy/CTS_ccl_a_buf_00083/Z
[12/07 21:35:54    231s]        -        2. Route buffering full search disabled                            -
[12/07 21:35:54    231s]     0.001ns     1. Inst already optimally sized (CKBD4)    CTS_ccl_a_buf_00023/Z
[12/07 21:35:54    231s]        -        2. Skew would be damaged                                           -
[12/07 21:35:54    231s]     --------------------------------------------------------------------------------------------------------
[12/07 21:35:54    231s]     
[12/07 21:35:54    231s]     Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/07 21:35:54    231s]     
[12/07 21:35:54    231s]     --------------------------------------------------
[12/07 21:35:54    231s]     Cause                                   Occurences
[12/07 21:35:54    231s]     --------------------------------------------------
[12/07 21:35:54    231s]     Inst already optimally sized                2
[12/07 21:35:54    231s]     Skew would be damaged                       1
[12/07 21:35:54    231s]     Route buffering full search disabled        1
[12/07 21:35:54    231s]     --------------------------------------------------
[12/07 21:35:54    231s]     
[12/07 21:35:54    231s]     Violation diagnostics counts from the 2 nodes that have violations:
[12/07 21:35:54    231s]     
[12/07 21:35:54    231s]     --------------------------------------------------
[12/07 21:35:54    231s]     Cause                                   Occurences
[12/07 21:35:54    231s]     --------------------------------------------------
[12/07 21:35:54    231s]     Inst already optimally sized                2
[12/07 21:35:54    231s]     Skew would be damaged                       1
[12/07 21:35:54    231s]     Route buffering full search disabled        1
[12/07 21:35:54    231s]     --------------------------------------------------
[12/07 21:35:54    231s]     
[12/07 21:35:54    231s]     PostConditioning Fixing Skew by cell sizing...
[12/07 21:35:54    231s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 7369288578229608493 8565849813423355021
[12/07 21:35:54    231s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:35:54    231s]         delay calculator: calls=25405, total_wall_time=0.868s, mean_wall_time=0.034ms
[12/07 21:35:54    231s]         legalizer: calls=11710, total_wall_time=0.252s, mean_wall_time=0.022ms
[12/07 21:35:54    231s]         steiner router: calls=21643, total_wall_time=3.447s, mean_wall_time=0.159ms
[12/07 21:35:54    231s] **WARN: (IMPCCOPT-2220):	CCOpt/PRO cannot construct a Route/RC graph for unrouted net 'clk'.
[12/07 21:35:54    231s] **WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
[12/07 21:35:54    231s]       Path optimization required 4 stage delay updates 
[12/07 21:35:54    231s]       Resized 0 clock insts to decrease delay.
[12/07 21:35:54    231s]       Fixing short paths with downsize only
[12/07 21:35:54    231s]       Path optimization required 13 stage delay updates 
[12/07 21:35:54    231s]       Resized 0 clock insts to increase delay.
[12/07 21:35:54    231s]       
[12/07 21:35:54    231s]       Statistics: Fix Skew (cell sizing):
[12/07 21:35:54    231s]       ===================================
[12/07 21:35:54    231s]       
[12/07 21:35:54    231s]       Cell changes by Net Type:
[12/07 21:35:54    231s]       
[12/07 21:35:54    231s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:54    231s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/07 21:35:54    231s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:54    231s]       top                0                    0           0            0                    0                  0
[12/07 21:35:54    231s]       trunk             10 [83.3%]            0           0            0                    0 (0.0%)          10 (100.0%)
[12/07 21:35:54    231s]       leaf               2 [16.7%]            0           0            0                    0 (0.0%)           2 (100.0%)
[12/07 21:35:54    231s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:54    231s]       Total             12 [100.0%]           0           0            0                    0 (0.0%)          12 (100.0%)
[12/07 21:35:54    231s]       -------------------------------------------------------------------------------------------------------------------
[12/07 21:35:54    231s]       
[12/07 21:35:54    231s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 12, Area change: 0.000um^2 (0.000%)
[12/07 21:35:54    231s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/07 21:35:54    231s]       
[12/07 21:35:54    231s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:35:54    231s]         cell counts      : b=123, i=0, icg=0, dcg=0, l=0, total=123
[12/07 21:35:54    231s]         sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:54    231s]         misc counts      : r=1, pp=0
[12/07 21:35:54    231s]         cell areas       : b=387.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.000um^2
[12/07 21:35:54    231s]         cell capacitance : b=0.216pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.216pF
[12/07 21:35:54    231s]         sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:54    231s]         wire capacitance : top=0.000pF, trunk=0.953pF, leaf=2.061pF, total=3.014pF
[12/07 21:35:54    231s]         wire lengths     : top=0.000um, trunk=8539.917um, leaf=15827.800um, total=24367.717um
[12/07 21:35:54    231s]         hp wire lengths  : top=0.000um, trunk=8390.200um, leaf=9452.600um, total=17842.800um
[12/07 21:35:54    231s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:35:54    231s]         Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.002ns sd=0.000ns sum=0.003ns
[12/07 21:35:54    231s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:35:54    231s]         Trunk : target=0.133ns count=37 avg=0.082ns sd=0.028ns min=0.004ns max=0.125ns {19 <= 0.080ns, 11 <= 0.106ns, 3 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/07 21:35:54    231s]         Leaf  : target=0.133ns count=87 avg=0.111ns sd=0.013ns min=0.074ns max=0.135ns {2 <= 0.080ns, 31 <= 0.106ns, 32 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:54    231s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/07 21:35:54    231s]          Bufs: CKBD4: 113 CKBD2: 9 CKBD1: 1 
[12/07 21:35:54    231s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 7369288578229608493 8565849813423355021
[12/07 21:35:54    231s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:35:54    231s]         delay calculator: calls=25530, total_wall_time=0.872s, mean_wall_time=0.034ms
[12/07 21:35:54    231s]         legalizer: calls=11714, total_wall_time=0.252s, mean_wall_time=0.022ms
[12/07 21:35:54    231s]         steiner router: calls=21673, total_wall_time=3.447s, mean_wall_time=0.159ms
[12/07 21:35:54    231s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:35:54    231s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.632, avg=0.605, sd=0.015], skew [0.061 vs 0.058*], 98.4% {0.572, 0.630} (wid=0.029 ws=0.019) (gid=0.613 gs=0.054)
[12/07 21:35:54    231s]             min path sink: ys[0].xs[0].torus_switch_xy/o_v_reg_reg/CP
[12/07 21:35:54    231s]             max path sink: ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[2]/CP
[12/07 21:35:54    231s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/07 21:35:54    231s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.632, avg=0.605, sd=0.015], skew [0.061 vs 0.058*], 98.4% {0.572, 0.630} (wid=0.029 ws=0.019) (gid=0.613 gs=0.054)
[12/07 21:35:54    231s]       Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/07 21:35:54    231s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:54    231s]     Reconnecting optimized routes...
[12/07 21:35:54    231s]     Reset timing graph...
[12/07 21:35:54    231s] Ignoring AAE DB Resetting ...
[12/07 21:35:54    231s]     Reset timing graph done.
[12/07 21:35:54    231s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/07 21:35:54    231s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:54    231s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/07 21:35:54    231s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2759.9M, EPOCH TIME: 1733625354.230624
[12/07 21:35:54    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3152).
[12/07 21:35:54    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:54    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:54    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:54    231s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.034, REAL:0.034, MEM:2718.9M, EPOCH TIME: 1733625354.264400
[12/07 21:35:54    231s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:54    231s]     Leaving CCOpt scope - ClockRefiner...
[12/07 21:35:54    231s]     Assigned high priority to 3 instances.
[12/07 21:35:54    231s]     Soft fixed 123 clock instances.
[12/07 21:35:54    231s]     Performing Single Pass Refine Place.
[12/07 21:35:54    231s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/07 21:35:54    231s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2718.9M, EPOCH TIME: 1733625354.268547
[12/07 21:35:54    231s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2718.9M, EPOCH TIME: 1733625354.268631
[12/07 21:35:54    231s] Processing tracks to init pin-track alignment.
[12/07 21:35:54    231s] z: 2, totalTracks: 1
[12/07 21:35:54    231s] z: 4, totalTracks: 1
[12/07 21:35:54    231s] z: 6, totalTracks: 1
[12/07 21:35:54    231s] z: 8, totalTracks: 1
[12/07 21:35:54    231s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:35:54    231s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:35:54    231s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2718.9M, EPOCH TIME: 1733625354.278243
[12/07 21:35:54    231s] Info: 123 insts are soft-fixed.
[12/07 21:35:54    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:54    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:54    231s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:35:54    231s] 
[12/07 21:35:54    231s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:35:54    231s] OPERPROF:       Starting CMU at level 4, MEM:2718.9M, EPOCH TIME: 1733625354.347033
[12/07 21:35:54    231s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2718.9M, EPOCH TIME: 1733625354.348319
[12/07 21:35:54    231s] 
[12/07 21:35:54    231s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:35:54    231s] Info: 123 insts are soft-fixed.
[12/07 21:35:54    231s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.081, MEM:2718.9M, EPOCH TIME: 1733625354.358943
[12/07 21:35:54    231s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2718.9M, EPOCH TIME: 1733625354.358984
[12/07 21:35:54    231s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2718.9M, EPOCH TIME: 1733625354.359432
[12/07 21:35:54    231s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2718.9MB).
[12/07 21:35:54    231s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.100, MEM:2718.9M, EPOCH TIME: 1733625354.368734
[12/07 21:35:54    231s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.100, MEM:2718.9M, EPOCH TIME: 1733625354.368761
[12/07 21:35:54    231s] TDRefine: refinePlace mode is spiral
[12/07 21:35:54    231s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3529754.5
[12/07 21:35:54    231s] OPERPROF: Starting RefinePlace at level 1, MEM:2718.9M, EPOCH TIME: 1733625354.368829
[12/07 21:35:54    231s] *** Starting refinePlace (0:03:51 mem=2718.9M) ***
[12/07 21:35:54    231s] Total net bbox length = 9.498e+05 (4.149e+05 5.349e+05) (ext = 1.782e+04)
[12/07 21:35:54    231s] 
[12/07 21:35:54    231s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:35:54    231s] Info: 123 insts are soft-fixed.
[12/07 21:35:54    231s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:35:54    231s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:35:54    231s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:35:54    231s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:54    231s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:54    231s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2718.9M, EPOCH TIME: 1733625354.399666
[12/07 21:35:54    231s] Starting refinePlace ...
[12/07 21:35:54    231s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:54    231s] One DDP V2 for no tweak run.
[12/07 21:35:54    231s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:35:54    231s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2726.4M, EPOCH TIME: 1733625354.484454
[12/07 21:35:54    231s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:35:54    231s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2726.4M, EPOCH TIME: 1733625354.484548
[12/07 21:35:54    231s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:2726.4M, EPOCH TIME: 1733625354.496189
[12/07 21:35:54    231s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2726.4M, EPOCH TIME: 1733625354.496262
[12/07 21:35:54    231s] DDP markSite nrRow 831 nrJob 831
[12/07 21:35:54    231s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:2726.4M, EPOCH TIME: 1733625354.516420
[12/07 21:35:54    231s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:2726.4M, EPOCH TIME: 1733625354.516521
[12/07 21:35:54    231s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2726.4M, EPOCH TIME: 1733625354.526368
[12/07 21:35:54    231s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2726.4M, EPOCH TIME: 1733625354.526412
[12/07 21:35:54    231s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2726.4M, EPOCH TIME: 1733625354.527045
[12/07 21:35:54    231s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2726.4M, EPOCH TIME: 1733625354.527094
[12/07 21:35:54    231s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.094, REAL:0.095, MEM:2726.4M, EPOCH TIME: 1733625354.621771
[12/07 21:35:54    231s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:35:54    231s]  ** Cut row section real time 0:00:00.0.
[12/07 21:35:54    231s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.095, REAL:0.095, MEM:2726.4M, EPOCH TIME: 1733625354.622409
[12/07 21:35:54    231s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 21:35:54    231s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=2726.4MB) @(0:03:51 - 0:03:52).
[12/07 21:35:54    231s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:35:54    231s] wireLenOptFixPriorityInst 3152 inst fixed
[12/07 21:35:54    231s] 
[12/07 21:35:54    231s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:35:55    232s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:35:55    232s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:35:55    232s] Move report: legalization moves 1 insts, mean move: 3.00 um, max move: 3.00 um spiral
[12/07 21:35:55    232s] 	Max move on inst (ys[1].xs[1].msg_txrx[27].east_tx): (1107.00, 947.00) --> (1104.00, 947.00)
[12/07 21:35:55    232s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[12/07 21:35:55    232s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:35:55    232s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=2694.4MB) @(0:03:52 - 0:03:52).
[12/07 21:35:55    232s] Move report: Detail placement moves 1 insts, mean move: 3.00 um, max move: 3.00 um 
[12/07 21:35:55    232s] 	Max move on inst (ys[1].xs[1].msg_txrx[27].east_tx): (1107.00, 947.00) --> (1104.00, 947.00)
[12/07 21:35:55    232s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2694.4MB
[12/07 21:35:55    232s] Statistics of distance of Instance movement in refine placement:
[12/07 21:35:55    232s]   maximum (X+Y) =         3.00 um
[12/07 21:35:55    232s]   inst (ys[1].xs[1].msg_txrx[27].east_tx) with max move: (1107, 947) -> (1104, 947)
[12/07 21:35:55    232s]   mean    (X+Y) =         3.00 um
[12/07 21:35:55    232s] Summary Report:
[12/07 21:35:55    232s] Instances move: 1 (out of 7477 movable)
[12/07 21:35:55    232s] Instances flipped: 0
[12/07 21:35:55    232s] Mean displacement: 3.00 um
[12/07 21:35:55    232s] Max displacement: 3.00 um (Instance: ys[1].xs[1].msg_txrx[27].east_tx) (1107, 947) -> (1104, 947)
[12/07 21:35:55    232s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 21:35:55    232s] 	Violation at original loc: Placement Blockage Violation
[12/07 21:35:55    232s] Total instances moved : 1
[12/07 21:35:55    232s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.824, REAL:0.821, MEM:2694.4M, EPOCH TIME: 1733625355.220483
[12/07 21:35:55    232s] Total net bbox length = 9.498e+05 (4.149e+05 5.349e+05) (ext = 1.782e+04)
[12/07 21:35:55    232s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2694.4MB
[12/07 21:35:55    232s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2694.4MB) @(0:03:51 - 0:03:52).
[12/07 21:35:55    232s] *** Finished refinePlace (0:03:52 mem=2694.4M) ***
[12/07 21:35:55    232s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3529754.5
[12/07 21:35:55    232s] OPERPROF: Finished RefinePlace at level 1, CPU:0.857, REAL:0.854, MEM:2694.4M, EPOCH TIME: 1733625355.222836
[12/07 21:35:55    232s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2694.4M, EPOCH TIME: 1733625355.222871
[12/07 21:35:55    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9253).
[12/07 21:35:55    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:55    232s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:55    232s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:55    232s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.032, REAL:0.032, MEM:2687.4M, EPOCH TIME: 1733625355.254981
[12/07 21:35:55    232s]     ClockRefiner summary
[12/07 21:35:55    232s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3275).
[12/07 21:35:55    232s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 123).
[12/07 21:35:55    232s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3152).
[12/07 21:35:55    232s]     Restoring pStatusCts on 123 clock instances.
[12/07 21:35:55    232s]     Revert refine place priority changes on 0 instances.
[12/07 21:35:55    232s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/07 21:35:55    232s]     Set dirty flag on 4 instances, 6 nets
[12/07 21:35:55    232s]   PostConditioning done.
[12/07 21:35:55    232s] Net route status summary:
[12/07 21:35:55    232s]   Clock:       124 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=123, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:35:55    232s]   Non-clock: 20370 (unrouted=12393, trialRouted=7977, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12392, (crossesIlmBoundary AND tooFewTerms=0)])
[12/07 21:35:55    232s]   Update timing and DAG stats after post-conditioning...
[12/07 21:35:55    232s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/07 21:35:55    232s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/07 21:35:55    232s] End AAE Lib Interpolated Model. (MEM=2687.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:35:55    232s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:55    232s]   Clock DAG stats after post-conditioning:
[12/07 21:35:55    232s]     cell counts      : b=123, i=0, icg=0, dcg=0, l=0, total=123
[12/07 21:35:55    232s]     sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:55    232s]     misc counts      : r=1, pp=0
[12/07 21:35:55    232s]     cell areas       : b=387.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.000um^2
[12/07 21:35:55    232s]     cell capacitance : b=0.216pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.216pF
[12/07 21:35:55    232s]     sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:55    232s]     wire capacitance : top=0.000pF, trunk=0.953pF, leaf=2.061pF, total=3.014pF
[12/07 21:35:55    232s]     wire lengths     : top=0.000um, trunk=8544.987um, leaf=15827.800um, total=24372.787um
[12/07 21:35:55    232s]     hp wire lengths  : top=0.000um, trunk=8390.200um, leaf=9452.600um, total=17842.800um
[12/07 21:35:55    232s]   Clock DAG net violations after post-conditioning:
[12/07 21:35:55    232s]     Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.002ns sd=0.000ns sum=0.003ns
[12/07 21:35:55    232s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/07 21:35:55    232s]     Trunk : target=0.133ns count=37 avg=0.082ns sd=0.028ns min=0.004ns max=0.125ns {19 <= 0.080ns, 11 <= 0.106ns, 3 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/07 21:35:55    232s]     Leaf  : target=0.133ns count=87 avg=0.111ns sd=0.013ns min=0.074ns max=0.135ns {2 <= 0.080ns, 31 <= 0.106ns, 32 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:55    232s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/07 21:35:55    232s]      Bufs: CKBD4: 113 CKBD2: 9 CKBD1: 1 
[12/07 21:35:55    232s]   Clock DAG hash after post-conditioning: 7369288578229608493 8565849813423355021
[12/07 21:35:55    232s]   CTS services accumulated run-time stats after post-conditioning:
[12/07 21:35:55    232s]     delay calculator: calls=25654, total_wall_time=0.877s, mean_wall_time=0.034ms
[12/07 21:35:55    232s]     legalizer: calls=11714, total_wall_time=0.252s, mean_wall_time=0.022ms
[12/07 21:35:55    232s]     steiner router: calls=21674, total_wall_time=3.447s, mean_wall_time=0.159ms
[12/07 21:35:55    232s]   Primary reporting skew groups after post-conditioning:
[12/07 21:35:55    232s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.633, avg=0.605, sd=0.015], skew [0.061 vs 0.058*], 98.3% {0.572, 0.631} (wid=0.029 ws=0.019) (gid=0.613 gs=0.054)
[12/07 21:35:55    232s]         min path sink: ys[0].xs[0].torus_switch_xy/o_v_reg_reg/CP
[12/07 21:35:55    232s]         max path sink: ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[2]/CP
[12/07 21:35:55    232s]   Skew group summary after post-conditioning:
[12/07 21:35:55    232s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.633, avg=0.605, sd=0.015], skew [0.061 vs 0.058*], 98.3% {0.572, 0.631} (wid=0.029 ws=0.019) (gid=0.613 gs=0.054)
[12/07 21:35:55    232s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.8 real=0:00:03.8)
[12/07 21:35:55    232s]   Setting CTS place status to fixed for clock tree and sinks.
[12/07 21:35:55    232s]   numClockCells = 125, numClockCellsFixed = 125, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/07 21:35:55    232s]   Post-balance tidy up or trial balance steps...
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Clock DAG stats at end of CTS:
[12/07 21:35:55    232s]   ==============================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   ---------------------------------------------------------
[12/07 21:35:55    232s]   Cell type                 Count    Area       Capacitance
[12/07 21:35:55    232s]   ---------------------------------------------------------
[12/07 21:35:55    232s]   Buffers                    123     387.000       0.216
[12/07 21:35:55    232s]   Inverters                    0       0.000       0.000
[12/07 21:35:55    232s]   Integrated Clock Gates       0       0.000       0.000
[12/07 21:35:55    232s]   Discrete Clock Gates         0       0.000       0.000
[12/07 21:35:55    232s]   Clock Logic                  0       0.000       0.000
[12/07 21:35:55    232s]   All                        123     387.000       0.216
[12/07 21:35:55    232s]   ---------------------------------------------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Clock DAG sink counts at end of CTS:
[12/07 21:35:55    232s]   ====================================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   -------------------------
[12/07 21:35:55    232s]   Sink type           Count
[12/07 21:35:55    232s]   -------------------------
[12/07 21:35:55    232s]   Regular             3152
[12/07 21:35:55    232s]   Enable Latch           0
[12/07 21:35:55    232s]   Load Capacitance       0
[12/07 21:35:55    232s]   Antenna Diode          0
[12/07 21:35:55    232s]   Node Sink              0
[12/07 21:35:55    232s]   Total               3152
[12/07 21:35:55    232s]   -------------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Clock DAG wire lengths at end of CTS:
[12/07 21:35:55    232s]   =====================================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   --------------------
[12/07 21:35:55    232s]   Type     Wire Length
[12/07 21:35:55    232s]   --------------------
[12/07 21:35:55    232s]   Top           0.000
[12/07 21:35:55    232s]   Trunk      8544.987
[12/07 21:35:55    232s]   Leaf      15827.800
[12/07 21:35:55    232s]   Total     24372.787
[12/07 21:35:55    232s]   --------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Clock DAG hp wire lengths at end of CTS:
[12/07 21:35:55    232s]   ========================================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   -----------------------
[12/07 21:35:55    232s]   Type     hp Wire Length
[12/07 21:35:55    232s]   -----------------------
[12/07 21:35:55    232s]   Top            0.000
[12/07 21:35:55    232s]   Trunk       8390.200
[12/07 21:35:55    232s]   Leaf        9452.600
[12/07 21:35:55    232s]   Total      17842.800
[12/07 21:35:55    232s]   -----------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Clock DAG capacitances at end of CTS:
[12/07 21:35:55    232s]   =====================================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   --------------------------------
[12/07 21:35:55    232s]   Type     Gate     Wire     Total
[12/07 21:35:55    232s]   --------------------------------
[12/07 21:35:55    232s]   Top      0.000    0.000    0.000
[12/07 21:35:55    232s]   Trunk    0.216    0.953    1.169
[12/07 21:35:55    232s]   Leaf     2.148    2.061    4.209
[12/07 21:35:55    232s]   Total    2.364    3.014    5.378
[12/07 21:35:55    232s]   --------------------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Clock DAG sink capacitances at end of CTS:
[12/07 21:35:55    232s]   ==========================================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   -----------------------------------------------
[12/07 21:35:55    232s]   Total    Average    Std. Dev.    Min      Max
[12/07 21:35:55    232s]   -----------------------------------------------
[12/07 21:35:55    232s]   2.148     0.001       0.000      0.001    0.001
[12/07 21:35:55    232s]   -----------------------------------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Clock DAG net violations at end of CTS:
[12/07 21:35:55    232s]   =======================================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   --------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/07 21:35:55    232s]   --------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   Remaining Transition    ns         2       0.002       0.000      0.003    [0.002, 0.001]
[12/07 21:35:55    232s]   --------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/07 21:35:55    232s]   ====================================================================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
[12/07 21:35:55    232s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   Trunk       0.133      37       0.082       0.028      0.004    0.125    {19 <= 0.080ns, 11 <= 0.106ns, 3 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}                                       -
[12/07 21:35:55    232s]   Leaf        0.133      87       0.111       0.013      0.074    0.135    {2 <= 0.080ns, 31 <= 0.106ns, 32 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns}    {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:55    232s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Clock DAG library cell distribution at end of CTS:
[12/07 21:35:55    232s]   ==================================================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   --------------------------------------
[12/07 21:35:55    232s]   Name     Type      Inst     Inst Area 
[12/07 21:35:55    232s]                      Count    (um^2)
[12/07 21:35:55    232s]   --------------------------------------
[12/07 21:35:55    232s]   CKBD4    buffer     113      366.120
[12/07 21:35:55    232s]   CKBD2    buffer       9       19.440
[12/07 21:35:55    232s]   CKBD1    buffer       1        1.440
[12/07 21:35:55    232s]   --------------------------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Clock DAG hash at end of CTS: 7369288578229608493 8565849813423355021
[12/07 21:35:55    232s]   CTS services accumulated run-time stats at end of CTS:
[12/07 21:35:55    232s]     delay calculator: calls=25654, total_wall_time=0.877s, mean_wall_time=0.034ms
[12/07 21:35:55    232s]     legalizer: calls=11714, total_wall_time=0.252s, mean_wall_time=0.022ms
[12/07 21:35:55    232s]     steiner router: calls=21674, total_wall_time=3.447s, mean_wall_time=0.159ms
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Primary reporting skew groups summary at end of CTS:
[12/07 21:35:55    232s]   ====================================================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/07 21:35:55    232s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.572     0.633     0.061      0.058*         0.019           0.004           0.605        0.015     98.3% {0.572, 0.631}
[12/07 21:35:55    232s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Skew group summary at end of CTS:
[12/07 21:35:55    232s]   =================================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/07 21:35:55    232s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.572     0.633     0.061      0.058*         0.019           0.004           0.605        0.015     98.3% {0.572, 0.631}
[12/07 21:35:55    232s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Min/max skew group path pins for unmet skew targets:
[12/07 21:35:55    232s]   ====================================================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   ---------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   Half-corner                        Skew Group                         Min/Max    Delay    Pin
[12/07 21:35:55    232s]   ---------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Min        0.572    ys[0].xs[0].torus_switch_xy/o_v_reg_reg/CP
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    Max        0.633    ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[2]/CP
[12/07 21:35:55    232s]   ---------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Found a total of 97 clock tree pins with a slew violation.
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Slew violation summary across all clock trees - Top 10 violating pins:
[12/07 21:35:55    232s]   ======================================================================
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Target and measured clock slews (in ns):
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   -----------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   Half corner                      Violation  Slew    Slew      Dont   Ideal  Target         Pin
[12/07 21:35:55    232s]                                    amount     target  achieved  touch  net?   source         
[12/07 21:35:55    232s]                                                                 net?                         
[12/07 21:35:55    232s]   -----------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    0.002    0.133    0.135    N      N      auto computed  ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[12]/CP
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    0.002    0.133    0.135    N      N      auto computed  ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    0.002    0.133    0.135    N      N      auto computed  ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[3]/CP
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    0.002    0.133    0.135    N      N      auto computed  ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[1]/CP
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    0.002    0.133    0.135    N      N      auto computed  ys[0].xs[0].torus_switch_xy/n_in_x_reg_reg[0]/CP
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    0.002    0.133    0.135    N      N      auto computed  ys[0].xs[0].torus_switch_xy/n_in_y_reg_reg[1]/CP
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    0.002    0.133    0.135    N      N      auto computed  ys[0].xs[0].torus_switch_xy/n_in_x_reg_reg[1]/CP
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    0.002    0.133    0.135    N      N      auto computed  ys[0].xs[0].torus_switch_xy/n_in_data_reg_reg[0]/CP
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    0.002    0.133    0.135    N      N      auto computed  ys[0].xs[0].torus_switch_xy/n_in_y_reg_reg[0]/CP
[12/07 21:35:55    232s]   delay_corner_wcl_slow:both.late    0.002    0.133    0.135    N      N      auto computed  ys[0].xs[0].torus_switch_xy/CTS_ccl_a_buf_00083/Z
[12/07 21:35:55    232s]   -----------------------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Target sources:
[12/07 21:35:55    232s]   auto extracted - target was extracted from SDC.
[12/07 21:35:55    232s]   auto computed - target was computed when balancing trees.
[12/07 21:35:55    232s]   explicit - target is explicitly set via target_max_trans property.
[12/07 21:35:55    232s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/07 21:35:55    232s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Found 0 pins on nets marked dont_touch that have slew violations.
[12/07 21:35:55    232s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/07 21:35:55    232s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/07 21:35:55    232s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   
[12/07 21:35:55    232s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/07 21:35:55    232s] Synthesizing clock trees done.
[12/07 21:35:55    232s] Tidy Up And Update Timing...
[12/07 21:35:55    232s] External - Set all clocks to propagated mode...
[12/07 21:35:55    232s] Innovus updating I/O latencies
[12/07 21:35:56    233s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:35:56    233s] #################################################################################
[12/07 21:35:56    233s] # Design Stage: PreRoute
[12/07 21:35:56    233s] # Design Name: torus_bp_D_W32
[12/07 21:35:56    233s] # Design Mode: 90nm
[12/07 21:35:56    233s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:35:56    233s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:35:56    233s] # Signoff Settings: SI Off 
[12/07 21:35:56    233s] #################################################################################
[12/07 21:35:56    233s] Topological Sorting (REAL = 0:00:00.0, MEM = 2744.1M, InitMEM = 2744.1M)
[12/07 21:35:56    233s] Start delay calculation (fullDC) (1 T). (MEM=2744.1)
[12/07 21:35:56    233s] End AAE Lib Interpolated Model. (MEM=2750.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:35:57    234s] Total number of fetched objects 8234
[12/07 21:35:57    234s] Total number of fetched objects 8234
[12/07 21:35:57    234s] Total number of fetched objects 8234
[12/07 21:35:57    234s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/07 21:35:57    235s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/07 21:35:58    235s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[12/07 21:35:58    235s] End delay calculation. (MEM=2803.09 CPU=0:00:00.9 REAL=0:00:01.0)
[12/07 21:35:58    235s] End delay calculation (fullDC). (MEM=2803.09 CPU=0:00:01.5 REAL=0:00:02.0)
[12/07 21:35:58    235s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2803.1M) ***
[12/07 21:35:58    235s] Setting all clocks to propagated mode.
[12/07 21:35:58    235s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.8 real=0:00:02.8)
[12/07 21:35:58    235s] Clock DAG stats after update timingGraph:
[12/07 21:35:58    235s]   cell counts      : b=123, i=0, icg=0, dcg=0, l=0, total=123
[12/07 21:35:58    235s]   sink counts      : regular=3152, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3152
[12/07 21:35:58    235s]   misc counts      : r=1, pp=0
[12/07 21:35:58    235s]   cell areas       : b=387.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.000um^2
[12/07 21:35:58    235s]   cell capacitance : b=0.216pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.216pF
[12/07 21:35:58    235s]   sink capacitance : total=2.148pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/07 21:35:58    235s]   wire capacitance : top=0.000pF, trunk=0.953pF, leaf=2.061pF, total=3.014pF
[12/07 21:35:58    235s]   wire lengths     : top=0.000um, trunk=8544.987um, leaf=15827.800um, total=24372.787um
[12/07 21:35:58    235s]   hp wire lengths  : top=0.000um, trunk=8390.200um, leaf=9452.600um, total=17842.800um
[12/07 21:35:58    235s] Clock DAG net violations after update timingGraph:
[12/07 21:35:58    235s]   Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.002ns sd=0.000ns sum=0.003ns
[12/07 21:35:58    235s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/07 21:35:58    235s]   Trunk : target=0.133ns count=37 avg=0.082ns sd=0.028ns min=0.004ns max=0.125ns {19 <= 0.080ns, 11 <= 0.106ns, 3 <= 0.120ns, 4 <= 0.126ns, 0 <= 0.133ns}
[12/07 21:35:58    235s]   Leaf  : target=0.133ns count=87 avg=0.111ns sd=0.013ns min=0.074ns max=0.135ns {2 <= 0.080ns, 31 <= 0.106ns, 32 <= 0.120ns, 9 <= 0.126ns, 11 <= 0.133ns} {2 <= 0.140ns, 0 <= 0.146ns, 0 <= 0.160ns, 0 <= 0.199ns, 0 > 0.199ns}
[12/07 21:35:58    235s] Clock DAG library cell distribution after update timingGraph {count}:
[12/07 21:35:58    235s]    Bufs: CKBD4: 113 CKBD2: 9 CKBD1: 1 
[12/07 21:35:58    235s] Clock DAG hash after update timingGraph: 7369288578229608493 8565849813423355021
[12/07 21:35:58    235s] CTS services accumulated run-time stats after update timingGraph:
[12/07 21:35:58    235s]   delay calculator: calls=25654, total_wall_time=0.877s, mean_wall_time=0.034ms
[12/07 21:35:58    235s]   legalizer: calls=11714, total_wall_time=0.252s, mean_wall_time=0.022ms
[12/07 21:35:58    235s]   steiner router: calls=21674, total_wall_time=3.447s, mean_wall_time=0.159ms
[12/07 21:35:58    235s] Primary reporting skew groups after update timingGraph:
[12/07 21:35:58    235s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.633, avg=0.605, sd=0.015], skew [0.061 vs 0.058*], 98.3% {0.572, 0.631} (wid=0.029 ws=0.019) (gid=0.613 gs=0.054)
[12/07 21:35:58    235s]       min path sink: ys[0].xs[0].torus_switch_xy/o_v_reg_reg/CP
[12/07 21:35:58    235s]       max path sink: ys[2].xs[0].torus_switch_xy/n_in_data_reg_reg[2]/CP
[12/07 21:35:58    235s] Skew group summary after update timingGraph:
[12/07 21:35:58    235s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.572, max=0.633, avg=0.605, sd=0.015], skew [0.061 vs 0.058*], 98.3% {0.572, 0.631} (wid=0.029 ws=0.019) (gid=0.613 gs=0.054)
[12/07 21:35:58    235s] Logging CTS constraint violations...
[12/07 21:35:58    235s]   Clock tree ideal_clock has 2 slew violations.
[12/07 21:35:58    235s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 51 slew violations below cell ys[0].xs[0].torus_switch_xy/CTS_ccl_a_buf_00083 (a lib_cell CKBD4) at (339.000,311.600), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin ys[0].xs[0].torus_switch_xy/CTS_ccl_a_buf_00083/Z with a slew time target of 0.133ns. Achieved a slew time of 0.135ns.
[12/07 21:35:58    235s] 
[12/07 21:35:58    235s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 21:35:58    235s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 46 slew violations below cell CTS_ccl_a_buf_00023 (a lib_cell CKBD4) at (578.400,1339.400), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00023/Z with a slew time target of 0.133ns. Achieved a slew time of 0.134ns.
[12/07 21:35:58    235s] 
[12/07 21:35:58    235s] Type 'man IMPCCOPT-1007' for more detail.
[12/07 21:35:58    235s] **WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.058ns for skew group ideal_clock/functional_wcl_fast in half corner delay_corner_wcl_slow:both.late. Achieved skew of 0.061ns.
[12/07 21:35:58    235s] Type 'man IMPCCOPT-1023' for more detail.
[12/07 21:35:58    235s] Logging CTS constraint violations done.
[12/07 21:35:58    235s] Tidy Up And Update Timing done. (took cpu=0:00:02.9 real=0:00:02.9)
[12/07 21:35:58    235s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/07 21:35:58    235s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/07 21:35:58    235s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/07 21:35:58    235s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/07 21:35:58    235s] Runtime done. (took cpu=0:01:15 real=0:01:15)
[12/07 21:35:58    235s] Runtime Report Coverage % = 99
[12/07 21:35:58    235s] Runtime Summary
[12/07 21:35:58    235s] ===============
[12/07 21:35:58    235s] Clock Runtime:  (38%) Core CTS          28.15 (Init 4.96, Construction 4.78, Implementation 11.61, eGRPC 0.83, PostConditioning 2.84, Other 3.13)
[12/07 21:35:58    235s] Clock Runtime:  (48%) CTS services      35.65 (RefinePlace 3.29, EarlyGlobalClock 7.27, NanoRoute 23.92, ExtractRC 1.16, TimingAnalysis 0.00)
[12/07 21:35:58    235s] Clock Runtime:  (13%) Other CTS         10.11 (Init 2.93, CongRepair/EGR-DP 4.42, TimingUpdate 2.76, Other 0.00)
[12/07 21:35:58    235s] Clock Runtime: (100%) Total             73.91
[12/07 21:35:58    235s] 
[12/07 21:35:58    235s] 
[12/07 21:35:58    235s] Runtime Summary:
[12/07 21:35:58    235s] ================
[12/07 21:35:58    235s] 
[12/07 21:35:58    235s] -------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:58    235s] wall   % time  children  called  name
[12/07 21:35:58    235s] -------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:58    235s] 74.68  100.00   74.68      0       
[12/07 21:35:58    235s] 74.68  100.00   73.91      1     Runtime
[12/07 21:35:58    235s]  0.45    0.61    0.45      1     CCOpt::Phase::Initialization
[12/07 21:35:58    235s]  0.45    0.61    0.45      1       Check Prerequisites
[12/07 21:35:58    235s]  0.45    0.61    0.00      1         Leaving CCOpt scope - CheckPlace
[12/07 21:35:58    235s]  7.29    9.77    7.28      1     CCOpt::Phase::PreparingToBalance
[12/07 21:35:58    235s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/07 21:35:58    235s]  2.48    3.32    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/07 21:35:58    235s]  2.12    2.84    2.10      1       Legalization setup
[12/07 21:35:58    235s]  2.07    2.77    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/07 21:35:58    235s]  0.03    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/07 21:35:58    235s]  2.68    3.59    0.00      1       Validating CTS configuration
[12/07 21:35:58    235s]  0.00    0.00    0.00      1         Checking module port directions
[12/07 21:35:58    235s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/07 21:35:58    235s]  0.14    0.19    0.13      1     Preparing To Balance
[12/07 21:35:58    235s]  0.04    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/07 21:35:58    235s]  0.09    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/07 21:35:58    235s] 13.21   17.69   13.21      1     CCOpt::Phase::Construction
[12/07 21:35:58    235s] 11.68   15.64   11.67      1       Stage::Clustering
[12/07 21:35:58    235s]  4.19    5.61    4.11      1         Clustering
[12/07 21:35:58    235s]  0.01    0.01    0.00      1           Initialize for clustering
[12/07 21:35:58    235s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[12/07 21:35:58    235s]  2.57    3.44    0.09      1           Bottom-up phase
[12/07 21:35:58    235s]  0.09    0.12    0.00      1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:35:58    235s]  1.53    2.05    1.38      1           Legalizing clock trees
[12/07 21:35:58    235s]  1.16    1.55    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/07 21:35:58    235s]  0.02    0.03    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/07 21:35:58    235s]  0.09    0.13    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/07 21:35:58    235s]  0.11    0.14    0.00      1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:35:58    235s]  7.49   10.02    7.38      1         CongRepair After Initial Clustering
[12/07 21:35:58    235s]  6.88    9.22    4.83      1           Leaving CCOpt scope - Early Global Route
[12/07 21:35:58    235s]  2.63    3.52    0.00      1             Early Global Route - eGR only step
[12/07 21:35:58    235s]  2.21    2.95    0.00      1             Congestion Repair
[12/07 21:35:58    235s]  0.39    0.52    0.00      1           Leaving CCOpt scope - extractRC
[12/07 21:35:58    235s]  0.11    0.14    0.00      1           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:35:58    235s]  0.15    0.21    0.15      1       Stage::DRV Fixing
[12/07 21:35:58    235s]  0.10    0.13    0.00      1         Fixing clock tree slew time and max cap violations
[12/07 21:35:58    235s]  0.06    0.08    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/07 21:35:58    235s]  1.37    1.84    1.37      1       Stage::Insertion Delay Reduction
[12/07 21:35:58    235s]  0.07    0.10    0.00      1         Removing unnecessary root buffering
[12/07 21:35:58    235s]  0.03    0.04    0.00      1         Removing unconstrained drivers
[12/07 21:35:58    235s]  0.03    0.05    0.00      1         Reducing insertion delay 1
[12/07 21:35:58    235s]  0.47    0.63    0.00      1         Removing longest path buffering
[12/07 21:35:58    235s]  0.76    1.02    0.00      1         Reducing insertion delay 2
[12/07 21:35:58    235s] 11.77   15.76   11.77      1     CCOpt::Phase::Implementation
[12/07 21:35:58    235s]  0.87    1.16    0.86      1       Stage::Reducing Power
[12/07 21:35:58    235s]  0.13    0.18    0.00      1         Improving clock tree routing
[12/07 21:35:58    235s]  0.63    0.84    0.02      1         Reducing clock tree power 1
[12/07 21:35:58    235s]  0.02    0.03    0.00      3           Legalizing clock trees
[12/07 21:35:58    235s]  0.10    0.13    0.00      1         Reducing clock tree power 2
[12/07 21:35:58    235s]  0.84    1.12    0.79      1       Stage::Balancing
[12/07 21:35:58    235s]  0.49    0.66    0.46      1         Approximately balancing fragments step
[12/07 21:35:58    235s]  0.17    0.22    0.00      1           Resolve constraints - Approximately balancing fragments
[12/07 21:35:58    235s]  0.06    0.08    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/07 21:35:58    235s]  0.04    0.06    0.00      1           Moving gates to improve sub-tree skew
[12/07 21:35:58    235s]  0.15    0.20    0.00      1           Approximately balancing fragments bottom up
[12/07 21:35:58    235s]  0.04    0.05    0.00      1           Approximately balancing fragments, wire and cell delays
[12/07 21:35:58    235s]  0.06    0.08    0.00      1         Improving fragments clock skew
[12/07 21:35:58    235s]  0.16    0.21    0.13      1         Approximately balancing step
[12/07 21:35:58    235s]  0.09    0.12    0.00      1           Resolve constraints - Approximately balancing
[12/07 21:35:58    235s]  0.04    0.05    0.00      1           Approximately balancing, wire and cell delays
[12/07 21:35:58    235s]  0.03    0.04    0.00      1         Fixing clock tree overload
[12/07 21:35:58    235s]  0.05    0.06    0.00      1         Approximately balancing paths
[12/07 21:35:58    235s]  9.84   13.18    9.79      1       Stage::Polishing
[12/07 21:35:58    235s]  0.10    0.13    0.00      1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:35:58    235s]  0.03    0.04    0.00      1         Merging balancing drivers for power
[12/07 21:35:58    235s]  0.06    0.07    0.00      1         Improving clock skew
[12/07 21:35:58    235s]  6.16    8.25    6.08      1         Moving gates to reduce wire capacitance
[12/07 21:35:58    235s]  0.05    0.07    0.00      2           Artificially removing short and long paths
[12/07 21:35:58    235s]  0.53    0.71    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/07 21:35:58    235s]  0.01    0.02    0.00      1             Legalizing clock trees
[12/07 21:35:58    235s]  2.68    3.58    0.01      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/07 21:35:58    235s]  0.01    0.01    0.00      1             Legalizing clock trees
[12/07 21:35:58    235s]  0.60    0.80    0.02      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/07 21:35:58    235s]  0.02    0.02    0.00      1             Legalizing clock trees
[12/07 21:35:58    235s]  2.22    2.98    0.01      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/07 21:35:58    235s]  0.01    0.01    0.00      1             Legalizing clock trees
[12/07 21:35:58    235s]  0.30    0.41    0.03      1         Reducing clock tree power 3
[12/07 21:35:58    235s]  0.02    0.03    0.00      1           Artificially removing short and long paths
[12/07 21:35:58    235s]  0.01    0.01    0.00      1           Legalizing clock trees
[12/07 21:35:58    235s]  0.05    0.06    0.00      1         Improving insertion delay
[12/07 21:35:58    235s]  3.09    4.14    2.92      1         Wire Opt OverFix
[12/07 21:35:58    235s]  2.76    3.69    2.69      1           Wire Reduction extra effort
[12/07 21:35:58    235s]  0.02    0.03    0.00      1             Artificially removing short and long paths
[12/07 21:35:58    235s]  0.07    0.10    0.00      1             Global shorten wires A0
[12/07 21:35:58    235s]  2.10    2.81    0.00      2             Move For Wirelength - core
[12/07 21:35:58    235s]  0.07    0.09    0.00      1             Global shorten wires A1
[12/07 21:35:58    235s]  0.30    0.41    0.00      1             Global shorten wires B
[12/07 21:35:58    235s]  0.13    0.17    0.00      1             Move For Wirelength - branch
[12/07 21:35:58    235s]  0.16    0.21    0.16      1           Optimizing orientation
[12/07 21:35:58    235s]  0.16    0.21    0.00      1             FlipOpt
[12/07 21:35:58    235s]  0.22    0.29    0.20      1       Stage::Updating netlist
[12/07 21:35:58    235s]  0.04    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/07 21:35:58    235s]  0.16    0.22    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/07 21:35:58    235s]  4.80    6.43    4.65      1     CCOpt::Phase::eGRPC
[12/07 21:35:58    235s]  2.68    3.58    2.60      1       Leaving CCOpt scope - Routing Tools
[12/07 21:35:58    235s]  2.60    3.48    0.00      1         Early Global Route - eGR only step
[12/07 21:35:58    235s]  0.39    0.52    0.00      1       Leaving CCOpt scope - extractRC
[12/07 21:35:58    235s]  0.10    0.13    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/07 21:35:58    235s]  0.10    0.13    0.10      1       Reset bufferability constraints
[12/07 21:35:58    235s]  0.10    0.13    0.00      1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:35:58    235s]  0.07    0.10    0.02      1       eGRPC Moving buffers
[12/07 21:35:58    235s]  0.02    0.02    0.00      1         Violation analysis
[12/07 21:35:58    235s]  0.17    0.23    0.02      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/07 21:35:58    235s]  0.01    0.02    0.00      1         Artificially removing long paths
[12/07 21:35:58    235s]  0.00    0.01    0.00      1         Reverting Artificially removing long paths
[12/07 21:35:58    235s]  0.04    0.05    0.00      1       eGRPC Fixing DRVs
[12/07 21:35:58    235s]  0.02    0.02    0.00      1       Reconnecting optimized routes
[12/07 21:35:58    235s]  0.01    0.02    0.00      1       Violation analysis
[12/07 21:35:58    235s]  0.05    0.07    0.00      1       Moving clock insts towards fanout
[12/07 21:35:58    235s]  0.03    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/07 21:35:58    235s]  0.98    1.32    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/07 21:35:58    235s] 29.41   39.38   29.32      1     CCOpt::Phase::Routing
[12/07 21:35:58    235s] 28.83   38.60   28.70      1       Leaving CCOpt scope - Routing Tools
[12/07 21:35:58    235s]  2.56    3.43    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/07 21:35:58    235s] 23.92   32.03    0.00      1         NanoRoute
[12/07 21:35:58    235s]  2.22    2.97    0.00      1         Route Remaining Unrouted Nets
[12/07 21:35:58    235s]  0.38    0.51    0.00      1       Leaving CCOpt scope - extractRC
[12/07 21:35:58    235s]  0.11    0.14    0.00      1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:35:58    235s]  3.83    5.13    3.73      1     CCOpt::Phase::PostConditioning
[12/07 21:35:58    235s]  1.94    2.59    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/07 21:35:58    235s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/07 21:35:58    235s]  0.07    0.09    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/07 21:35:58    235s]  0.24    0.33    0.00      1       Recomputing CTS skew targets
[12/07 21:35:58    235s]  0.09    0.13    0.00      1       PostConditioning Fixing DRVs
[12/07 21:35:58    235s]  0.16    0.22    0.00      1       Buffering to fix DRVs
[12/07 21:35:58    235s]  0.09    0.11    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/07 21:35:58    235s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[12/07 21:35:58    235s]  0.03    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/07 21:35:58    235s]  0.99    1.33    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/07 21:35:58    235s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/07 21:35:58    235s]  0.10    0.13    0.00      1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/07 21:35:58    235s]  0.06    0.09    0.00      1     Post-balance tidy up or trial balance steps
[12/07 21:35:58    235s]  2.93    3.93    2.76      1     Tidy Up And Update Timing
[12/07 21:35:58    235s]  2.76    3.69    0.00      1       External - Set all clocks to propagated mode
[12/07 21:35:58    235s] -------------------------------------------------------------------------------------------------------------------------------
[12/07 21:35:58    235s] 
[12/07 21:35:58    235s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/07 21:35:58    235s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:01:13.4/0:01:13.5 (1.0), totSession cpu/real = 0:03:55.5/0:03:58.1 (1.0), mem = 2786.8M
[12/07 21:35:58    235s] 
[12/07 21:35:58    235s] =============================================================================================
[12/07 21:35:58    235s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.17-s075_1
[12/07 21:35:58    235s] =============================================================================================
[12/07 21:35:58    235s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:35:58    235s] ---------------------------------------------------------------------------------------------
[12/07 21:35:58    235s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:35:58    235s] [ IncrReplace            ]      1   0:00:02.2  (   3.0 % )     0:00:02.2 /  0:00:02.2    1.0
[12/07 21:35:58    235s] [ EarlyGlobalRoute       ]      5   0:00:11.8  (  16.1 % )     0:00:11.8 /  0:00:11.8    1.0
[12/07 21:35:58    235s] [ DetailRoute            ]      1   0:00:15.3  (  20.8 % )     0:00:15.3 /  0:00:15.2    1.0
[12/07 21:35:58    235s] [ ExtractRC              ]      3   0:00:01.1  (   1.6 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 21:35:58    235s] [ FullDelayCalc          ]      1   0:00:01.9  (   2.5 % )     0:00:01.9 /  0:00:01.9    1.0
[12/07 21:35:58    235s] [ MISC                   ]          0:00:41.2  (  56.1 % )     0:00:41.2 /  0:00:41.1    1.0
[12/07 21:35:58    235s] ---------------------------------------------------------------------------------------------
[12/07 21:35:58    235s]  CTS #1 TOTAL                       0:01:13.5  ( 100.0 % )     0:01:13.5 /  0:01:13.4    1.0
[12/07 21:35:58    235s] ---------------------------------------------------------------------------------------------
[12/07 21:35:58    235s] 
[12/07 21:35:58    235s] Synthesizing clock trees with CCOpt done.
[12/07 21:35:58    235s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/07 21:35:58    235s] Type 'man IMPSP-9025' for more detail.
[12/07 21:35:58    235s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2253.2M, totSessionCpu=0:03:56 **
[12/07 21:35:58    235s] **WARN: (IMPOPT-576):	36 nets have unplaced terms. 
[12/07 21:35:58    235s] GigaOpt running with 1 threads.
[12/07 21:35:58    235s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:55.5/0:03:58.1 (1.0), mem = 2576.8M
[12/07 21:35:58    235s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/07 21:35:58    235s] Need call spDPlaceInit before registerPrioInstLoc.
[12/07 21:35:58    235s] OPERPROF: Starting DPlace-Init at level 1, MEM:2584.8M, EPOCH TIME: 1733625358.822157
[12/07 21:35:58    235s] Processing tracks to init pin-track alignment.
[12/07 21:35:58    235s] z: 2, totalTracks: 1
[12/07 21:35:58    235s] z: 4, totalTracks: 1
[12/07 21:35:58    235s] z: 6, totalTracks: 1
[12/07 21:35:58    235s] z: 8, totalTracks: 1
[12/07 21:35:58    235s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:35:58    235s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:35:58    235s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2584.8M, EPOCH TIME: 1733625358.831862
[12/07 21:35:58    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:58    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:58    235s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:35:58    235s] 
[12/07 21:35:58    235s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:35:58    235s] OPERPROF:     Starting CMU at level 3, MEM:2584.8M, EPOCH TIME: 1733625358.907227
[12/07 21:35:58    235s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2584.8M, EPOCH TIME: 1733625358.908546
[12/07 21:35:58    235s] 
[12/07 21:35:58    235s] Bad Lib Cell Checking (CMU) is done! (0)
[12/07 21:35:58    235s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.087, REAL:0.087, MEM:2584.8M, EPOCH TIME: 1733625358.918906
[12/07 21:35:58    235s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2584.8M, EPOCH TIME: 1733625358.918953
[12/07 21:35:58    235s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2600.8M, EPOCH TIME: 1733625358.919569
[12/07 21:35:58    235s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2600.8MB).
[12/07 21:35:58    235s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.106, REAL:0.107, MEM:2600.8M, EPOCH TIME: 1733625358.928930
[12/07 21:35:58    235s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[12/07 21:35:58    235s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[12/07 21:35:58    235s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[12/07 21:35:58    235s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[12/07 21:35:58    235s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[12/07 21:35:58    235s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[12/07 21:35:58    235s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[12/07 21:35:58    235s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[12/07 21:35:58    235s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[12/07 21:35:58    235s] 	Cell LVLLHCD1, site bcoreExt.
[12/07 21:35:58    235s] 	Cell LVLLHCD2, site bcoreExt.
[12/07 21:35:58    235s] 	Cell LVLLHCD4, site bcoreExt.
[12/07 21:35:58    235s] 	Cell LVLLHCD8, site bcoreExt.
[12/07 21:35:58    235s] 	Cell LVLLHD1, site bcoreExt.
[12/07 21:35:58    235s] 	Cell LVLLHD2, site bcoreExt.
[12/07 21:35:58    235s] 	Cell LVLLHD4, site bcoreExt.
[12/07 21:35:58    235s] 	Cell LVLLHD8, site bcoreExt.
[12/07 21:35:58    235s] .
[12/07 21:35:58    235s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2600.8M, EPOCH TIME: 1733625358.929446
[12/07 21:35:58    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:35:58    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:58    236s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:58    236s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:35:58    236s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:2600.8M, EPOCH TIME: 1733625358.962637
[12/07 21:35:58    236s] 
[12/07 21:35:58    236s] Creating Lib Analyzer ...
[12/07 21:35:59    236s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:35:59    236s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[12/07 21:35:59    236s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:35:59    236s] 
[12/07 21:35:59    236s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:36:00    237s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:57 mem=2608.8M
[12/07 21:36:00    237s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:57 mem=2608.8M
[12/07 21:36:00    237s] Creating Lib Analyzer, finished. 
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/07 21:36:00    237s] Type 'man IMPOPT-665' for more detail.
[12/07 21:36:00    237s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/07 21:36:00    237s] To increase the message display limit, refer to the product command reference manual.
[12/07 21:36:00    237s] Effort level <high> specified for reg2reg path_group
[12/07 21:36:00    237s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/07 21:36:00    237s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/07 21:36:00    237s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2230.1M, totSessionCpu=0:03:57 **
[12/07 21:36:00    237s] *** optDesign -postCTS ***
[12/07 21:36:00    237s] DRC Margin: user margin 0.0; extra margin 0.2
[12/07 21:36:00    237s] Hold Target Slack: user slack 0
[12/07 21:36:00    237s] Setup Target Slack: user slack 0; extra slack 0.0
[12/07 21:36:00    237s] setUsefulSkewMode -ecoRoute false
[12/07 21:36:00    237s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/07 21:36:00    237s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2555.7M, EPOCH TIME: 1733625360.451567
[12/07 21:36:00    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:00    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:00    237s] 
[12/07 21:36:00    237s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:36:00    237s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.077, REAL:0.077, MEM:2555.7M, EPOCH TIME: 1733625360.528878
[12/07 21:36:00    237s] 
[12/07 21:36:00    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:36:00    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:00    237s] 
[12/07 21:36:00    237s] TimeStamp Deleting Cell Server Begin ...
[12/07 21:36:00    237s] Deleting Lib Analyzer.
[12/07 21:36:00    237s] 
[12/07 21:36:00    237s] TimeStamp Deleting Cell Server End ...
[12/07 21:36:00    237s] Multi-VT timing optimization disabled based on library information.
[12/07 21:36:00    237s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 21:36:00    237s] 
[12/07 21:36:00    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 21:36:00    237s] Summary for sequential cells identification: 
[12/07 21:36:00    237s]   Identified SBFF number: 199
[12/07 21:36:00    237s]   Identified MBFF number: 0
[12/07 21:36:00    237s]   Identified SB Latch number: 0
[12/07 21:36:00    237s]   Identified MB Latch number: 0
[12/07 21:36:00    237s]   Not identified SBFF number: 0
[12/07 21:36:00    237s]   Not identified MBFF number: 0
[12/07 21:36:00    237s]   Not identified SB Latch number: 0
[12/07 21:36:00    237s]   Not identified MB Latch number: 0
[12/07 21:36:00    237s]   Number of sequential cells which are not FFs: 104
[12/07 21:36:00    237s]  Visiting view : view_functional_wcl_slow
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:36:00    237s]  Visiting view : view_functional_wcl_fast
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 21:36:00    237s]  Visiting view : view_functional_wcl_typical
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 21:36:00    237s]  Visiting view : view_functional_wcl_slow
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:36:00    237s]  Visiting view : view_functional_wcl_fast
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 21:36:00    237s]  Visiting view : view_functional_wcl_typical
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 21:36:00    237s] TLC MultiMap info (StdDelay):
[12/07 21:36:00    237s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/07 21:36:00    237s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/07 21:36:00    237s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/07 21:36:00    237s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/07 21:36:00    237s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 21:36:00    237s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 21:36:00    237s]  Setting StdDelay to: 13.6ps
[12/07 21:36:00    237s] 
[12/07 21:36:00    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 21:36:00    237s] 
[12/07 21:36:00    237s] TimeStamp Deleting Cell Server Begin ...
[12/07 21:36:00    237s] 
[12/07 21:36:00    237s] TimeStamp Deleting Cell Server End ...
[12/07 21:36:00    237s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2555.7M, EPOCH TIME: 1733625360.696887
[12/07 21:36:00    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:00    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:00    237s] All LLGs are deleted
[12/07 21:36:00    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:00    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:00    237s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2555.7M, EPOCH TIME: 1733625360.696966
[12/07 21:36:00    237s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2525.2M, EPOCH TIME: 1733625360.697295
[12/07 21:36:00    237s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2517.2M, EPOCH TIME: 1733625360.697918
[12/07 21:36:00    237s] Start to check current routing status for nets...
[12/07 21:36:00    237s] All nets are already routed correctly.
[12/07 21:36:00    237s] End to check current routing status for nets (mem=2517.2M)
[12/07 21:36:00    237s] 
[12/07 21:36:00    237s] Creating Lib Analyzer ...
[12/07 21:36:00    237s] 
[12/07 21:36:00    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 21:36:00    237s] Summary for sequential cells identification: 
[12/07 21:36:00    237s]   Identified SBFF number: 199
[12/07 21:36:00    237s]   Identified MBFF number: 0
[12/07 21:36:00    237s]   Identified SB Latch number: 0
[12/07 21:36:00    237s]   Identified MB Latch number: 0
[12/07 21:36:00    237s]   Not identified SBFF number: 0
[12/07 21:36:00    237s]   Not identified MBFF number: 0
[12/07 21:36:00    237s]   Not identified SB Latch number: 0
[12/07 21:36:00    237s]   Not identified MB Latch number: 0
[12/07 21:36:00    237s]   Number of sequential cells which are not FFs: 104
[12/07 21:36:00    237s]  Visiting view : view_functional_wcl_slow
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:36:00    237s]  Visiting view : view_functional_wcl_fast
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 21:36:00    237s]  Visiting view : view_functional_wcl_typical
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 21:36:00    237s]  Visiting view : view_functional_wcl_slow
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:36:00    237s]  Visiting view : view_functional_wcl_fast
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/07 21:36:00    237s]  Visiting view : view_functional_wcl_typical
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/07 21:36:00    237s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/07 21:36:00    237s] TLC MultiMap info (StdDelay):
[12/07 21:36:00    237s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/07 21:36:00    237s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/07 21:36:00    237s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/07 21:36:00    237s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/07 21:36:00    237s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 21:36:00    237s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 21:36:00    237s]  Setting StdDelay to: 13.6ps
[12/07 21:36:00    237s] 
[12/07 21:36:00    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 21:36:00    238s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:36:00    238s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 21:36:00    238s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:36:00    238s] 
[12/07 21:36:01    238s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:36:01    238s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:59 mem=2527.3M
[12/07 21:36:01    238s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:59 mem=2527.3M
[12/07 21:36:01    238s] Creating Lib Analyzer, finished. 
[12/07 21:36:01    238s] AAE DB initialization (MEM=2565.42 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/07 21:36:01    238s] ### Creating TopoMgr, started
[12/07 21:36:01    238s] ### Creating TopoMgr, finished
[12/07 21:36:01    238s] 
[12/07 21:36:01    238s] Footprint cell information for calculating maxBufDist
[12/07 21:36:01    238s] *info: There are 10 candidate Buffer cells
[12/07 21:36:01    238s] *info: There are 15 candidate Inverter cells
[12/07 21:36:01    238s] 
[12/07 21:36:02    239s] #optDebug: Start CG creation (mem=2565.4M)
[12/07 21:36:02    239s]  ...initializing CG  maxDriveDist 604.643000 stdCellHgt 1.800000 defLenToSkip 12.600000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 60.464000 
[12/07 21:36:02    239s] (cpu=0:00:00.1, mem=2735.7M)
[12/07 21:36:02    239s]  ...processing cgPrt (cpu=0:00:00.1, mem=2735.7M)
[12/07 21:36:02    239s]  ...processing cgEgp (cpu=0:00:00.1, mem=2735.7M)
[12/07 21:36:02    239s]  ...processing cgPbk (cpu=0:00:00.1, mem=2735.7M)
[12/07 21:36:02    239s]  ...processing cgNrb(cpu=0:00:00.1, mem=2735.7M)
[12/07 21:36:02    239s]  ...processing cgObs (cpu=0:00:00.1, mem=2735.7M)
[12/07 21:36:02    239s]  ...processing cgCon (cpu=0:00:00.1, mem=2735.7M)
[12/07 21:36:02    239s]  ...processing cgPdm (cpu=0:00:00.1, mem=2735.7M)
[12/07 21:36:02    239s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2735.7M)
[12/07 21:36:03    240s] Compute RC Scale Done ...
[12/07 21:36:03    240s] All LLGs are deleted
[12/07 21:36:03    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:03    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:03    240s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2726.2M, EPOCH TIME: 1733625363.034895
[12/07 21:36:03    240s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2726.2M, EPOCH TIME: 1733625363.035184
[12/07 21:36:03    240s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2726.2M, EPOCH TIME: 1733625363.036936
[12/07 21:36:03    240s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:03    240s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:03    240s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2726.2M, EPOCH TIME: 1733625363.037391
[12/07 21:36:03    240s] Max number of tech site patterns supported in site array is 256.
[12/07 21:36:03    240s] Core basic site is core
[12/07 21:36:03    240s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2726.2M, EPOCH TIME: 1733625363.051289
[12/07 21:36:03    240s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 21:36:03    240s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:36:03    240s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.161, REAL:0.161, MEM:2726.2M, EPOCH TIME: 1733625363.212196
[12/07 21:36:03    240s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:36:03    240s] SiteArray: use 31,911,936 bytes
[12/07 21:36:03    240s] SiteArray: current memory after site array memory allocation 2756.6M
[12/07 21:36:03    240s] SiteArray: FP blocked sites are writable
[12/07 21:36:03    240s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2756.6M, EPOCH TIME: 1733625363.272068
[12/07 21:36:04    241s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.579, REAL:1.581, MEM:2756.6M, EPOCH TIME: 1733625364.853191
[12/07 21:36:04    241s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:36:04    241s] Atter site array init, number of instance map data is 0.
[12/07 21:36:04    241s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.866, REAL:1.869, MEM:2756.6M, EPOCH TIME: 1733625364.906768
[12/07 21:36:04    241s] 
[12/07 21:36:04    241s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:36:04    241s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.908, REAL:1.911, MEM:2756.6M, EPOCH TIME: 1733625364.948149
[12/07 21:36:04    242s] 
[12/07 21:36:05    242s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:36:05    242s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:05    242s] Starting delay calculation for Setup views
[12/07 21:36:05    242s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:36:05    242s] #################################################################################
[12/07 21:36:05    242s] # Design Stage: PreRoute
[12/07 21:36:05    242s] # Design Name: torus_bp_D_W32
[12/07 21:36:05    242s] # Design Mode: 90nm
[12/07 21:36:05    242s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:36:05    242s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:36:05    242s] # Signoff Settings: SI Off 
[12/07 21:36:05    242s] #################################################################################
[12/07 21:36:05    242s] Calculate delays in Single mode...
[12/07 21:36:05    242s] Calculate delays in Single mode...
[12/07 21:36:05    242s] Calculate delays in Single mode...
[12/07 21:36:05    242s] Topological Sorting (REAL = 0:00:00.0, MEM = 2756.6M, InitMEM = 2756.6M)
[12/07 21:36:05    242s] Start delay calculation (fullDC) (1 T). (MEM=2756.63)
[12/07 21:36:05    242s] siFlow : Timing analysis mode is single, using late cdB files
[12/07 21:36:05    242s] Start AAE Lib Loading. (MEM=2766.43)
[12/07 21:36:05    242s] End AAE Lib Loading. (MEM=2795.04 CPU=0:00:00.1 Real=0:00:00.0)
[12/07 21:36:05    242s] End AAE Lib Interpolated Model. (MEM=2795.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:36:07    244s] Total number of fetched objects 8234
[12/07 21:36:08    245s] Total number of fetched objects 8234
[12/07 21:36:09    246s] Total number of fetched objects 8234
[12/07 21:36:09    246s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:36:09    246s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:36:09    246s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:36:09    246s] End delay calculation. (MEM=2796.58 CPU=0:00:03.7 REAL=0:00:03.0)
[12/07 21:36:09    246s] End delay calculation (fullDC). (MEM=2796.58 CPU=0:00:04.3 REAL=0:00:04.0)
[12/07 21:36:09    246s] *** CDM Built up (cpu=0:00:04.7  real=0:00:04.0  mem= 2796.6M) ***
[12/07 21:36:10    247s] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:04:07 mem=2788.6M)
[12/07 21:36:10    247s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -6.596  | -6.596  |  4.795  |
|           TNS (ns):|-405.201 |-405.201 |  0.000  |
|    Violating Paths:|   274   |   274   |    0    |
|          All Paths:|  6433   |  4544   |  3168   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1186 (1186)    |   -0.168   |   1186 (1186)    |
|   max_tran     |   2506 (9573)    |  -45.646   |   2651 (9835)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2804.6M, EPOCH TIME: 1733625370.767094
[12/07 21:36:10    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:10    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:10    247s] 
[12/07 21:36:10    247s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:36:10    247s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.076, REAL:0.077, MEM:2804.6M, EPOCH TIME: 1733625370.843657
[12/07 21:36:10    247s] 
[12/07 21:36:10    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:36:10    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:10    247s] Density: 5.674%
------------------------------------------------------------------

[12/07 21:36:10    247s] **optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2383.8M, totSessionCpu=0:04:08 **
[12/07 21:36:10    247s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:12.4/0:00:12.4 (1.0), totSession cpu/real = 0:04:08.0/0:04:10.5 (1.0), mem = 2719.6M
[12/07 21:36:10    247s] 
[12/07 21:36:10    247s] =============================================================================================
[12/07 21:36:10    247s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/07 21:36:10    247s] =============================================================================================
[12/07 21:36:10    247s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:36:10    247s] ---------------------------------------------------------------------------------------------
[12/07 21:36:10    247s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:36:10    247s] [ OptSummaryReport       ]      1   0:00:02.1  (  17.2 % )     0:00:07.9 /  0:00:07.9    1.0
[12/07 21:36:10    247s] [ DrvReport              ]      1   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:36:10    247s] [ CellServerInit         ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:36:10    247s] [ LibAnalyzerInit        ]      2   0:00:02.1  (  16.8 % )     0:00:02.1 /  0:00:02.1    1.0
[12/07 21:36:10    247s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:36:10    247s] [ SteinerInterfaceInit   ]      1   0:00:00.9  (   6.9 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 21:36:10    247s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:36:10    247s] [ TimingUpdate           ]      1   0:00:00.6  (   4.5 % )     0:00:05.3 /  0:00:05.3    1.0
[12/07 21:36:10    247s] [ FullDelayCalc          ]      1   0:00:04.7  (  38.2 % )     0:00:04.7 /  0:00:04.7    1.0
[12/07 21:36:10    247s] [ TimingReport           ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:36:10    247s] [ MISC                   ]          0:00:01.5  (  12.3 % )     0:00:01.5 /  0:00:01.5    1.0
[12/07 21:36:10    247s] ---------------------------------------------------------------------------------------------
[12/07 21:36:10    247s]  InitOpt #1 TOTAL                   0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:12.4    1.0
[12/07 21:36:10    247s] ---------------------------------------------------------------------------------------------
[12/07 21:36:10    247s] 
[12/07 21:36:10    247s] ** INFO : this run is activating low effort ccoptDesign flow
[12/07 21:36:10    247s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:36:10    247s] ### Creating PhyDesignMc. totSessionCpu=0:04:08 mem=2719.6M
[12/07 21:36:10    247s] OPERPROF: Starting DPlace-Init at level 1, MEM:2719.6M, EPOCH TIME: 1733625370.912086
[12/07 21:36:10    247s] Processing tracks to init pin-track alignment.
[12/07 21:36:10    247s] z: 2, totalTracks: 1
[12/07 21:36:10    247s] z: 4, totalTracks: 1
[12/07 21:36:10    247s] z: 6, totalTracks: 1
[12/07 21:36:10    247s] z: 8, totalTracks: 1
[12/07 21:36:10    247s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:36:10    247s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:36:10    247s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2719.6M, EPOCH TIME: 1733625370.921148
[12/07 21:36:10    247s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:10    247s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:10    247s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:36:10    248s] 
[12/07 21:36:10    248s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:36:10    248s] 
[12/07 21:36:10    248s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:36:10    248s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.075, REAL:0.075, MEM:2719.6M, EPOCH TIME: 1733625370.996515
[12/07 21:36:10    248s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2719.6M, EPOCH TIME: 1733625370.996569
[12/07 21:36:10    248s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2719.6M, EPOCH TIME: 1733625370.996981
[12/07 21:36:11    248s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2719.6MB).
[12/07 21:36:11    248s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.094, MEM:2719.6M, EPOCH TIME: 1733625371.006094
[12/07 21:36:11    248s] TotalInstCnt at PhyDesignMc Initialization: 7477
[12/07 21:36:11    248s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:08 mem=2719.6M
[12/07 21:36:11    248s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2719.6M, EPOCH TIME: 1733625371.015509
[12/07 21:36:11    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:36:11    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:11    248s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:11    248s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:11    248s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:2719.6M, EPOCH TIME: 1733625371.043380
[12/07 21:36:11    248s] TotalInstCnt at PhyDesignMc Destruction: 7477
[12/07 21:36:11    248s] OPTC: m1 20.0 20.0
[12/07 21:36:11    248s] #optDebug: fT-E <X 2 0 0 1>
[12/07 21:36:11    248s] -congRepairInPostCTS false                 # bool, default=false, private
[12/07 21:36:11    248s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 27.2
[12/07 21:36:11    248s] Begin: GigaOpt Route Type Constraints Refinement
[12/07 21:36:11    248s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:08.7/0:04:11.3 (1.0), mem = 2719.6M
[12/07 21:36:11    248s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3529754.1
[12/07 21:36:11    248s] ### Creating RouteCongInterface, started
[12/07 21:36:11    248s] 
[12/07 21:36:11    248s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 21:36:11    248s] 
[12/07 21:36:11    248s] #optDebug: {0, 1.000}
[12/07 21:36:11    248s] ### Creating RouteCongInterface, finished
[12/07 21:36:12    249s] +--------+---------+---------+---------+--------+--------+------------+--------+
[12/07 21:36:12    249s] |  WNS   | All WNS |   TNS   | All TNS |   M8   |   M9   | Real Time  |  Mem   |
[12/07 21:36:12    249s] +--------+---------+---------+---------+--------+--------+------------+--------+
[12/07 21:36:12    249s] |  -6.596|   -6.596| -405.200| -405.200|       0|       0|   0:00:01.0| 2719.58|
[12/07 21:36:12    249s] |  -6.596|   -6.596| -405.200| -405.200|       0|       0|   0:00:01.0| 2719.58|
[12/07 21:36:12    249s] |  -6.596|   -6.596| -405.200| -405.200|       0|       0|   0:00:01.0| 2719.58|
[12/07 21:36:12    249s] |  -6.596|   -6.596| -405.200| -405.200|       0|       0|   0:00:01.0| 2719.58|
[12/07 21:36:12    249s] +--------+---------+---------+---------+--------+--------+------------+--------+

[12/07 21:36:12    249s] Updated routing constraints on 0 nets.
[12/07 21:36:12    249s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3529754.1
[12/07 21:36:12    249s] Bottom Preferred Layer:
[12/07 21:36:12    249s] +-----------+------------+------------+----------+
[12/07 21:36:12    249s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:36:12    249s] +-----------+------------+------------+----------+
[12/07 21:36:12    249s] | M3 (z=3)  |          0 |        124 | default  |
[12/07 21:36:12    249s] | M7 (z=7)  |        592 |          0 | default  |
[12/07 21:36:12    249s] | M8 (z=8)  |        592 |          0 | default  |
[12/07 21:36:12    249s] +-----------+------------+------------+----------+
[12/07 21:36:12    249s] Via Pillar Rule:
[12/07 21:36:12    249s]     None
[12/07 21:36:12    249s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:04:09.4/0:04:12.0 (1.0), mem = 2719.6M
[12/07 21:36:12    249s] 
[12/07 21:36:12    249s] =============================================================================================
[12/07 21:36:12    249s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.17-s075_1
[12/07 21:36:12    249s] =============================================================================================
[12/07 21:36:12    249s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:36:12    249s] ---------------------------------------------------------------------------------------------
[12/07 21:36:12    249s] [ SlackTraversorInit     ]      1   0:00:00.1  (  16.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:36:12    249s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  19.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 21:36:12    249s] [ MISC                   ]          0:00:00.4  (  63.5 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:36:12    249s] ---------------------------------------------------------------------------------------------
[12/07 21:36:12    249s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/07 21:36:12    249s] ---------------------------------------------------------------------------------------------
[12/07 21:36:12    249s] 
[12/07 21:36:12    249s] End: GigaOpt Route Type Constraints Refinement
[12/07 21:36:12    249s] Deleting Lib Analyzer.
[12/07 21:36:12    249s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:09.4/0:04:12.0 (1.0), mem = 2719.6M
[12/07 21:36:12    249s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:36:12    249s] Info: 124 clock nets excluded from IPO operation.
[12/07 21:36:12    249s] ### Creating LA Mngr. totSessionCpu=0:04:09 mem=2719.6M
[12/07 21:36:12    249s] ### Creating LA Mngr, finished. totSessionCpu=0:04:09 mem=2719.6M
[12/07 21:36:12    249s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/07 21:36:12    249s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3529754.2
[12/07 21:36:12    249s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:36:12    249s] ### Creating PhyDesignMc. totSessionCpu=0:04:09 mem=2719.6M
[12/07 21:36:12    249s] OPERPROF: Starting DPlace-Init at level 1, MEM:2719.6M, EPOCH TIME: 1733625372.390443
[12/07 21:36:12    249s] Processing tracks to init pin-track alignment.
[12/07 21:36:12    249s] z: 2, totalTracks: 1
[12/07 21:36:12    249s] z: 4, totalTracks: 1
[12/07 21:36:12    249s] z: 6, totalTracks: 1
[12/07 21:36:12    249s] z: 8, totalTracks: 1
[12/07 21:36:12    249s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:36:12    249s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:36:12    249s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2719.6M, EPOCH TIME: 1733625372.399791
[12/07 21:36:12    249s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:12    249s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:12    249s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:36:12    249s] 
[12/07 21:36:12    249s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:36:12    249s] 
[12/07 21:36:12    249s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:36:12    249s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.076, REAL:0.076, MEM:2719.6M, EPOCH TIME: 1733625372.476240
[12/07 21:36:12    249s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2719.6M, EPOCH TIME: 1733625372.476303
[12/07 21:36:12    249s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2719.6M, EPOCH TIME: 1733625372.476672
[12/07 21:36:12    249s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2719.6MB).
[12/07 21:36:12    249s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.096, MEM:2719.6M, EPOCH TIME: 1733625372.485993
[12/07 21:36:12    249s] TotalInstCnt at PhyDesignMc Initialization: 7477
[12/07 21:36:12    249s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:10 mem=2719.6M
[12/07 21:36:12    249s] ### Creating RouteCongInterface, started
[12/07 21:36:12    249s] 
[12/07 21:36:12    249s] Creating Lib Analyzer ...
[12/07 21:36:12    249s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:36:12    249s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 21:36:12    249s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:36:12    249s] 
[12/07 21:36:12    249s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:36:13    250s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:11 mem=2719.6M
[12/07 21:36:13    250s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:11 mem=2719.6M
[12/07 21:36:13    250s] Creating Lib Analyzer, finished. 
[12/07 21:36:13    250s] 
[12/07 21:36:13    250s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 21:36:13    250s] 
[12/07 21:36:13    250s] #optDebug: {0, 1.000}
[12/07 21:36:13    250s] ### Creating RouteCongInterface, finished
[12/07 21:36:13    250s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:36:13    250s] ### Creating LA Mngr. totSessionCpu=0:04:11 mem=2719.6M
[12/07 21:36:13    250s] ### Creating LA Mngr, finished. totSessionCpu=0:04:11 mem=2719.6M
[12/07 21:36:14    251s] Usable buffer cells for single buffer setup transform:
[12/07 21:36:14    251s] CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
[12/07 21:36:14    251s] Number of usable buffer cells above: 10
[12/07 21:36:14    251s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2776.8M, EPOCH TIME: 1733625374.012406
[12/07 21:36:14    251s] Found 0 hard placement blockage before merging.
[12/07 21:36:14    251s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2776.8M, EPOCH TIME: 1733625374.012591
[12/07 21:36:14    251s] 
[12/07 21:36:14    251s] Netlist preparation processing... 
[12/07 21:36:14    251s] Removed 80 instances
[12/07 21:36:14    251s] *info: Marking 0 isolation instances dont touch
[12/07 21:36:14    251s] *info: Marking 0 level shifter instances dont touch
[12/07 21:36:14    251s] Deleting 0 temporary hard placement blockage(s).
[12/07 21:36:14    251s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2816.4M, EPOCH TIME: 1733625374.626389
[12/07 21:36:14    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9253).
[12/07 21:36:14    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:14    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:14    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:14    251s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:2734.4M, EPOCH TIME: 1733625374.660884
[12/07 21:36:14    251s] TotalInstCnt at PhyDesignMc Destruction: 7397
[12/07 21:36:14    251s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3529754.2
[12/07 21:36:14    251s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:04:11.7/0:04:14.3 (1.0), mem = 2734.4M
[12/07 21:36:14    251s] 
[12/07 21:36:14    251s] =============================================================================================
[12/07 21:36:14    251s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.17-s075_1
[12/07 21:36:14    251s] =============================================================================================
[12/07 21:36:14    251s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:36:14    251s] ---------------------------------------------------------------------------------------------
[12/07 21:36:14    251s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  45.9 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 21:36:14    251s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:36:14    251s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  11.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:36:14    251s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/07 21:36:14    251s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.9 % )     0:00:01.2 /  0:00:01.2    1.0
[12/07 21:36:14    251s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:36:14    251s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.4 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 21:36:14    251s] [ IncrDelayCalc          ]      8   0:00:00.5  (  22.7 % )     0:00:00.5 /  0:00:00.6    1.1
[12/07 21:36:14    251s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:36:14    251s] [ MISC                   ]          0:00:00.3  (  11.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:36:14    251s] ---------------------------------------------------------------------------------------------
[12/07 21:36:14    251s]  SimplifyNetlist #1 TOTAL           0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[12/07 21:36:14    251s] ---------------------------------------------------------------------------------------------
[12/07 21:36:14    251s] 
[12/07 21:36:14    251s] *** Starting optimizing excluded clock nets MEM= 2734.4M) ***
[12/07 21:36:14    251s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2734.4M) ***
[12/07 21:36:14    251s] *** Starting optimizing excluded clock nets MEM= 2734.4M) ***
[12/07 21:36:14    251s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2734.4M) ***
[12/07 21:36:14    251s] Info: Done creating the CCOpt slew target map.
[12/07 21:36:14    251s] Begin: GigaOpt high fanout net optimization
[12/07 21:36:14    251s] GigaOpt HFN: use maxLocalDensity 1.2
[12/07 21:36:14    251s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/07 21:36:14    251s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:11.7/0:04:14.3 (1.0), mem = 2734.4M
[12/07 21:36:14    251s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:36:14    251s] Info: 124 clock nets excluded from IPO operation.
[12/07 21:36:14    251s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3529754.3
[12/07 21:36:14    251s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:36:14    251s] ### Creating PhyDesignMc. totSessionCpu=0:04:12 mem=2734.4M
[12/07 21:36:14    251s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 21:36:14    251s] OPERPROF: Starting DPlace-Init at level 1, MEM:2734.4M, EPOCH TIME: 1733625374.709463
[12/07 21:36:14    251s] Processing tracks to init pin-track alignment.
[12/07 21:36:14    251s] z: 2, totalTracks: 1
[12/07 21:36:14    251s] z: 4, totalTracks: 1
[12/07 21:36:14    251s] z: 6, totalTracks: 1
[12/07 21:36:14    251s] z: 8, totalTracks: 1
[12/07 21:36:14    251s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:36:14    251s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:36:14    251s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2734.4M, EPOCH TIME: 1733625374.718646
[12/07 21:36:14    251s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:14    251s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:14    251s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:36:14    251s] 
[12/07 21:36:14    251s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:36:14    251s] 
[12/07 21:36:14    251s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:36:14    251s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.071, REAL:0.072, MEM:2734.4M, EPOCH TIME: 1733625374.790320
[12/07 21:36:14    251s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2734.4M, EPOCH TIME: 1733625374.790376
[12/07 21:36:14    251s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2734.4M, EPOCH TIME: 1733625374.790779
[12/07 21:36:14    251s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2734.4MB).
[12/07 21:36:14    251s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.091, MEM:2734.4M, EPOCH TIME: 1733625374.800054
[12/07 21:36:14    252s] TotalInstCnt at PhyDesignMc Initialization: 7397
[12/07 21:36:14    252s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:12 mem=2734.4M
[12/07 21:36:14    252s] ### Creating RouteCongInterface, started
[12/07 21:36:15    252s] 
[12/07 21:36:15    252s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/07 21:36:15    252s] 
[12/07 21:36:15    252s] #optDebug: {0, 1.000}
[12/07 21:36:15    252s] ### Creating RouteCongInterface, finished
[12/07 21:36:15    252s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:36:15    252s] ### Creating LA Mngr. totSessionCpu=0:04:12 mem=2734.4M
[12/07 21:36:15    252s] ### Creating LA Mngr, finished. totSessionCpu=0:04:12 mem=2734.4M
[12/07 21:36:15    252s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/07 21:36:15    252s] Total-nets :: 8054, Stn-nets :: 183, ratio :: 2.27216 %, Total-len 963827, Stn-len 28624.1
[12/07 21:36:15    252s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2772.6M, EPOCH TIME: 1733625375.473747
[12/07 21:36:15    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:36:15    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:15    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:15    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:15    252s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.029, MEM:2734.6M, EPOCH TIME: 1733625375.503225
[12/07 21:36:15    252s] TotalInstCnt at PhyDesignMc Destruction: 7397
[12/07 21:36:15    252s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3529754.3
[12/07 21:36:15    252s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:04:12.5/0:04:15.1 (1.0), mem = 2734.6M
[12/07 21:36:15    252s] 
[12/07 21:36:15    252s] =============================================================================================
[12/07 21:36:15    252s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.17-s075_1
[12/07 21:36:15    252s] =============================================================================================
[12/07 21:36:15    252s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:36:15    252s] ---------------------------------------------------------------------------------------------
[12/07 21:36:15    252s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:36:15    252s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  31.6 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:36:15    252s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  16.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:36:15    252s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:36:15    252s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:36:15    252s] [ MISC                   ]          0:00:00.4  (  52.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:36:15    252s] ---------------------------------------------------------------------------------------------
[12/07 21:36:15    252s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/07 21:36:15    252s] ---------------------------------------------------------------------------------------------
[12/07 21:36:15    252s] 
[12/07 21:36:15    252s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/07 21:36:15    252s] End: GigaOpt high fanout net optimization
[12/07 21:36:15    252s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 21:36:15    252s] Deleting Lib Analyzer.
[12/07 21:36:15    252s] Begin: GigaOpt DRV Optimization
[12/07 21:36:15    252s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/07 21:36:15    252s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:12.8/0:04:15.4 (1.0), mem = 2734.6M
[12/07 21:36:15    252s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:36:15    252s] Info: 124 clock nets excluded from IPO operation.
[12/07 21:36:15    252s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3529754.4
[12/07 21:36:15    252s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:36:15    252s] ### Creating PhyDesignMc. totSessionCpu=0:04:13 mem=2734.6M
[12/07 21:36:15    252s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 21:36:15    252s] OPERPROF: Starting DPlace-Init at level 1, MEM:2734.6M, EPOCH TIME: 1733625375.792301
[12/07 21:36:15    252s] Processing tracks to init pin-track alignment.
[12/07 21:36:15    252s] z: 2, totalTracks: 1
[12/07 21:36:15    252s] z: 4, totalTracks: 1
[12/07 21:36:15    252s] z: 6, totalTracks: 1
[12/07 21:36:15    252s] z: 8, totalTracks: 1
[12/07 21:36:15    252s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:36:15    252s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:36:15    252s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2734.6M, EPOCH TIME: 1733625375.801747
[12/07 21:36:15    252s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:15    252s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:36:15    252s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:36:15    252s] 
[12/07 21:36:15    252s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:36:15    252s] 
[12/07 21:36:15    252s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:36:15    252s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.077, REAL:0.077, MEM:2734.6M, EPOCH TIME: 1733625375.879231
[12/07 21:36:15    252s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2734.6M, EPOCH TIME: 1733625375.879287
[12/07 21:36:15    252s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2734.6M, EPOCH TIME: 1733625375.879629
[12/07 21:36:15    252s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2734.6MB).
[12/07 21:36:15    252s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.097, MEM:2734.6M, EPOCH TIME: 1733625375.888905
[12/07 21:36:16    253s] TotalInstCnt at PhyDesignMc Initialization: 7397
[12/07 21:36:16    253s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:13 mem=2734.6M
[12/07 21:36:16    253s] ### Creating RouteCongInterface, started
[12/07 21:36:16    253s] 
[12/07 21:36:16    253s] Creating Lib Analyzer ...
[12/07 21:36:16    253s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:36:16    253s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 21:36:16    253s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:36:16    253s] 
[12/07 21:36:16    253s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:36:17    254s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:14 mem=2734.6M
[12/07 21:36:17    254s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:14 mem=2734.6M
[12/07 21:36:17    254s] Creating Lib Analyzer, finished. 
[12/07 21:36:17    254s] 
[12/07 21:36:17    254s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/07 21:36:17    254s] 
[12/07 21:36:17    254s] #optDebug: {0, 1.000}
[12/07 21:36:17    254s] ### Creating RouteCongInterface, finished
[12/07 21:36:17    254s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:36:17    254s] ### Creating LA Mngr. totSessionCpu=0:04:14 mem=2734.6M
[12/07 21:36:17    254s] ### Creating LA Mngr, finished. totSessionCpu=0:04:14 mem=2734.6M
[12/07 21:36:17    254s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 21:36:17    254s] [GPS-DRV] maxDensity (design): 0.95
[12/07 21:36:17    254s] [GPS-DRV] maxLocalDensity: 0.98
[12/07 21:36:17    254s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/07 21:36:17    254s] [GPS-DRV] All active and enabled setup views
[12/07 21:36:17    254s] [GPS-DRV]     view_functional_wcl_slow
[12/07 21:36:17    254s] [GPS-DRV]     view_functional_wcl_fast
[12/07 21:36:17    254s] [GPS-DRV]     view_functional_wcl_typical
[12/07 21:36:17    254s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 21:36:17    254s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 21:36:17    254s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 21:36:17    254s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/07 21:36:17    254s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 21:36:17    254s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2791.8M, EPOCH TIME: 1733625377.460526
[12/07 21:36:17    254s] Found 0 hard placement blockage before merging.
[12/07 21:36:17    254s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2791.8M, EPOCH TIME: 1733625377.460691
[12/07 21:36:17    254s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:36:17    254s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 21:36:17    254s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:36:17    254s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 21:36:17    254s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:36:17    254s] Info: violation cost 143585.156250 (cap = 4048.453125, tran = 139535.640625, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 21:36:17    254s] |  3748| 13250|   -45.79|  2312|  5915|    -0.18|     0|     0|     0|     0|    -6.60|  -405.27|       0|       0|       0|  5.67%|          |         |
[12/07 21:36:52    289s] Info: violation cost 42340.804688 (cap = 22.049625, tran = 42317.757812, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 21:36:52    289s] |  2472|  5209|    -5.40|     8|    24|    -0.12|     0|     0|     0|     0|     2.65|     0.00|    2684|    1260|     240|  5.99%| 0:00:35.0|  2902.8M|
[12/07 21:37:05    302s] Info: violation cost 42185.367188 (cap = 19.275839, tran = 42165.093750, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 21:37:05    302s] |  2425|  5121|    -5.40|     4|    12|    -0.12|     0|     0|     0|     0|     2.92|     0.00|     172|       0|       8|  6.00%| 0:00:13.0|  2902.8M|
[12/07 21:37:17    314s] Info: violation cost 42185.367188 (cap = 19.275839, tran = 42165.093750, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 21:37:17    314s] |  2425|  5121|    -5.40|     4|    12|    -0.12|     0|     0|     0|     0|     2.92|     0.00|       0|       0|       0|  6.00%| 0:00:12.0|  2902.8M|
[12/07 21:37:17    314s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:37:17    314s] 
[12/07 21:37:17    314s] ###############################################################################
[12/07 21:37:17    314s] #
[12/07 21:37:17    314s] #  Large fanout net report:  
[12/07 21:37:17    314s] #     - there are 16 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/07 21:37:17    314s] #     - current density: 6.00
[12/07 21:37:17    314s] #
[12/07 21:37:17    314s] #  List of high fanout nets:
[12/07 21:37:17    314s] #        Net(1):  rst: (fanouts = 160)
[12/07 21:37:17    314s] #        Net(2):  ys[3].xs[3].torus_switch_xy/FE_DBTN31_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(3):  ys[3].xs[2].torus_switch_xy/FE_DBTN30_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(4):  ys[3].xs[1].torus_switch_xy/FE_DBTN29_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(5):  ys[3].xs[0].torus_switch_xy/FE_DBTN28_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(6):  ys[2].xs[3].torus_switch_xy/FE_DBTN27_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(7):  ys[2].xs[2].torus_switch_xy/FE_DBTN26_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(8):  ys[2].xs[1].torus_switch_xy/FE_DBTN25_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(9):  ys[2].xs[0].torus_switch_xy/FE_DBTN24_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(10):  ys[1].xs[3].torus_switch_xy/FE_DBTN23_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(11):  ys[1].xs[2].torus_switch_xy/FE_DBTN22_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(12):  ys[1].xs[1].torus_switch_xy/FE_DBTN21_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(13):  ys[1].xs[0].torus_switch_xy/FE_DBTN20_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(14):  ys[0].xs[3].torus_switch_xy/FE_DBTN19_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(15):  ys[0].xs[2].torus_switch_xy/FE_DBTN18_rst: (fanouts = 113)
[12/07 21:37:17    314s] #        Net(16):  ys[0].xs[1].torus_switch_xy/FE_DBTN17_rst: (fanouts = 113)
[12/07 21:37:17    314s] #
[12/07 21:37:17    314s] ###############################################################################
[12/07 21:37:17    314s] Bottom Preferred Layer:
[12/07 21:37:17    314s] +-----------+------------+------------+----------+
[12/07 21:37:17    314s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:37:17    314s] +-----------+------------+------------+----------+
[12/07 21:37:17    314s] | M3 (z=3)  |          0 |        124 | default  |
[12/07 21:37:17    314s] | M7 (z=7)  |        978 |          0 | default  |
[12/07 21:37:17    314s] | M8 (z=8)  |       1531 |          0 | default  |
[12/07 21:37:17    314s] +-----------+------------+------------+----------+
[12/07 21:37:17    314s] Via Pillar Rule:
[12/07 21:37:17    314s]     None
[12/07 21:37:18    314s] 
[12/07 21:37:18    314s] 
[12/07 21:37:18    314s] =======================================================================
[12/07 21:37:18    314s]                 Reasons for remaining drv violations
[12/07 21:37:18    314s] =======================================================================
[12/07 21:37:18    314s] *info: Total 2437 net(s) have violations which can't be fixed by DRV optimization.
[12/07 21:37:18    314s] 
[12/07 21:37:18    314s] MultiBuffering failure reasons
[12/07 21:37:18    314s] ------------------------------------------------
[12/07 21:37:18    314s] *info:   242 net(s): Could not be fixed because the routing congestion check has rejected the solution.
[12/07 21:37:18    314s] *info:  2192 net(s): Could not be fixed because the gain is not enough.
[12/07 21:37:18    314s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/07 21:37:18    314s] *info:     2 net(s): Could not be fixed because buffering engine can't find a solution.
[12/07 21:37:18    314s] 
[12/07 21:37:18    314s] 
[12/07 21:37:18    314s] *** Finish DRV Fixing (cpu=0:01:00 real=0:01:01 mem=2902.8M) ***
[12/07 21:37:18    314s] 
[12/07 21:37:18    314s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2902.8M, EPOCH TIME: 1733625438.089301
[12/07 21:37:18    314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13290).
[12/07 21:37:18    314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:18    314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:18    314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:18    314s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.047, REAL:0.047, MEM:2830.8M, EPOCH TIME: 1733625438.136770
[12/07 21:37:18    314s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2830.8M, EPOCH TIME: 1733625438.144005
[12/07 21:37:18    314s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2830.8M, EPOCH TIME: 1733625438.144077
[12/07 21:37:18    315s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2830.8M, EPOCH TIME: 1733625438.157706
[12/07 21:37:18    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:18    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:18    315s] 
[12/07 21:37:18    315s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:37:18    315s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.079, REAL:0.079, MEM:2830.8M, EPOCH TIME: 1733625438.237027
[12/07 21:37:18    315s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2830.8M, EPOCH TIME: 1733625438.237085
[12/07 21:37:18    315s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2830.8M, EPOCH TIME: 1733625438.237483
[12/07 21:37:18    315s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2830.8M, EPOCH TIME: 1733625438.247379
[12/07 21:37:18    315s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2830.8M, EPOCH TIME: 1733625438.247706
[12/07 21:37:18    315s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.103, REAL:0.104, MEM:2830.8M, EPOCH TIME: 1733625438.247771
[12/07 21:37:18    315s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.103, REAL:0.104, MEM:2830.8M, EPOCH TIME: 1733625438.247797
[12/07 21:37:18    315s] TDRefine: refinePlace mode is spiral
[12/07 21:37:18    315s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3529754.6
[12/07 21:37:18    315s] OPERPROF: Starting RefinePlace at level 1, MEM:2830.8M, EPOCH TIME: 1733625438.247860
[12/07 21:37:18    315s] *** Starting refinePlace (0:05:15 mem=2830.8M) ***
[12/07 21:37:18    315s] Total net bbox length = 9.513e+05 (4.159e+05 5.354e+05) (ext = 1.782e+04)
[12/07 21:37:18    315s] 
[12/07 21:37:18    315s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:37:18    315s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:37:18    315s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:37:18    315s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:37:18    315s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2830.8M, EPOCH TIME: 1733625438.281205
[12/07 21:37:18    315s] Starting refinePlace ...
[12/07 21:37:18    315s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:37:18    315s] One DDP V2 for no tweak run.
[12/07 21:37:18    315s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:37:18    315s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2840.2M, EPOCH TIME: 1733625438.374560
[12/07 21:37:18    315s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:37:18    315s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2840.2M, EPOCH TIME: 1733625438.374651
[12/07 21:37:18    315s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:2840.2M, EPOCH TIME: 1733625438.386321
[12/07 21:37:18    315s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2840.2M, EPOCH TIME: 1733625438.386351
[12/07 21:37:18    315s] DDP markSite nrRow 831 nrJob 831
[12/07 21:37:18    315s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.020, REAL:0.020, MEM:2840.2M, EPOCH TIME: 1733625438.406155
[12/07 21:37:18    315s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:2840.2M, EPOCH TIME: 1733625438.406256
[12/07 21:37:18    315s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:37:18    315s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2840.2M, EPOCH TIME: 1733625438.566880
[12/07 21:37:18    315s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2840.2M, EPOCH TIME: 1733625438.566927
[12/07 21:37:18    315s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:37:18    315s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2840.2M, EPOCH TIME: 1733625438.567818
[12/07 21:37:18    315s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2840.2M, EPOCH TIME: 1733625438.567864
[12/07 21:37:18    315s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.101, REAL:0.101, MEM:2840.2M, EPOCH TIME: 1733625438.669195
[12/07 21:37:18    315s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:37:18    315s]  ** Cut row section real time 0:00:00.0.
[12/07 21:37:18    315s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.102, REAL:0.102, MEM:2840.2M, EPOCH TIME: 1733625438.669959
[12/07 21:37:18    315s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 21:37:18    315s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=2840.2MB) @(0:05:15 - 0:05:16).
[12/07 21:37:18    315s] Move report: preRPlace moves 2965 insts, mean move: 0.56 um, max move: 4.80 um 
[12/07 21:37:18    315s] 	Max move on inst (ys[1].xs[0].torus_switch_xy/FE_OFC2200_w_d_c_25): (353.40, 947.00) --> (356.40, 945.20)
[12/07 21:37:18    315s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[12/07 21:37:18    315s] wireLenOptFixPriorityInst 3152 inst fixed
[12/07 21:37:18    315s] 
[12/07 21:37:18    315s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:37:19    316s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:37:19    316s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:37:19    316s] Move report: legalization moves 2582 insts, mean move: 4.29 um, max move: 45.20 um spiral
[12/07 21:37:19    316s] 	Max move on inst (ys[1].xs[2].msg_txrx[31].south_tx): (1328.32, 939.80) --> (1341.12, 972.20)
[12/07 21:37:19    316s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[12/07 21:37:19    316s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:37:19    316s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2824.2MB) @(0:05:16 - 0:05:16).
[12/07 21:37:19    316s] Move report: Detail placement moves 4709 insts, mean move: 2.64 um, max move: 45.20 um 
[12/07 21:37:19    316s] 	Max move on inst (ys[1].xs[2].msg_txrx[31].south_tx): (1328.32, 939.80) --> (1341.12, 972.20)
[12/07 21:37:19    316s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2824.2MB
[12/07 21:37:19    316s] Statistics of distance of Instance movement in refine placement:
[12/07 21:37:19    316s]   maximum (X+Y) =        45.20 um
[12/07 21:37:19    316s]   inst (ys[1].xs[2].msg_txrx[31].south_tx) with max move: (1328.32, 939.8) -> (1341.12, 972.2)
[12/07 21:37:19    316s]   mean    (X+Y) =         2.64 um
[12/07 21:37:19    316s] Summary Report:
[12/07 21:37:19    316s] Instances move: 4709 (out of 11390 movable)
[12/07 21:37:19    316s] Instances flipped: 0
[12/07 21:37:19    316s] Mean displacement: 2.64 um
[12/07 21:37:19    316s] Max displacement: 45.20 um (Instance: ys[1].xs[2].msg_txrx[31].south_tx) (1328.32, 939.8) -> (1341.12, 972.2)
[12/07 21:37:19    316s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 21:37:19    316s] Total instances moved : 4709
[12/07 21:37:19    316s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.234, REAL:1.230, MEM:2824.2M, EPOCH TIME: 1733625439.511094
[12/07 21:37:19    316s] Total net bbox length = 9.647e+05 (4.232e+05 5.415e+05) (ext = 1.782e+04)
[12/07 21:37:19    316s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2824.2MB
[12/07 21:37:19    316s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=2824.2MB) @(0:05:15 - 0:05:16).
[12/07 21:37:19    316s] *** Finished refinePlace (0:05:16 mem=2824.2M) ***
[12/07 21:37:19    316s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3529754.6
[12/07 21:37:19    316s] OPERPROF: Finished RefinePlace at level 1, CPU:1.270, REAL:1.266, MEM:2824.2M, EPOCH TIME: 1733625439.514189
[12/07 21:37:19    316s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2824.2M, EPOCH TIME: 1733625439.550013
[12/07 21:37:19    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13290).
[12/07 21:37:19    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:19    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:19    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:19    316s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.041, REAL:0.041, MEM:2817.2M, EPOCH TIME: 1733625439.591248
[12/07 21:37:19    316s] *** maximum move = 45.20 um ***
[12/07 21:37:19    316s] *** Finished re-routing un-routed nets (2817.2M) ***
[12/07 21:37:20    316s] OPERPROF: Starting DPlace-Init at level 1, MEM:2817.2M, EPOCH TIME: 1733625440.092335
[12/07 21:37:20    316s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2817.2M, EPOCH TIME: 1733625440.106163
[12/07 21:37:20    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:20    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:20    317s] 
[12/07 21:37:20    317s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:37:20    317s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.075, REAL:0.075, MEM:2817.2M, EPOCH TIME: 1733625440.181453
[12/07 21:37:20    317s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2817.2M, EPOCH TIME: 1733625440.181518
[12/07 21:37:20    317s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2833.2M, EPOCH TIME: 1733625440.182530
[12/07 21:37:20    317s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2833.2M, EPOCH TIME: 1733625440.192459
[12/07 21:37:20    317s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2833.2M, EPOCH TIME: 1733625440.192774
[12/07 21:37:20    317s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.101, MEM:2833.2M, EPOCH TIME: 1733625440.192838
[12/07 21:37:20    317s] 
[12/07 21:37:20    317s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:02.0 mem=2833.2M) ***
[12/07 21:37:20    317s] Deleting 0 temporary hard placement blockage(s).
[12/07 21:37:20    317s] Total-nets :: 12170, Stn-nets :: 7827, ratio :: 64.3139 %, Total-len 966338, Stn-len 715183
[12/07 21:37:20    317s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2814.1M, EPOCH TIME: 1733625440.511962
[12/07 21:37:20    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:37:20    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:20    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:20    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:20    317s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.035, REAL:0.035, MEM:2749.1M, EPOCH TIME: 1733625440.547400
[12/07 21:37:20    317s] TotalInstCnt at PhyDesignMc Destruction: 11513
[12/07 21:37:20    317s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3529754.4
[12/07 21:37:20    317s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:01:04.6/0:01:04.8 (1.0), totSession cpu/real = 0:05:17.4/0:05:20.2 (1.0), mem = 2749.1M
[12/07 21:37:20    317s] 
[12/07 21:37:20    317s] =============================================================================================
[12/07 21:37:20    317s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.17-s075_1
[12/07 21:37:20    317s] =============================================================================================
[12/07 21:37:20    317s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:37:20    317s] ---------------------------------------------------------------------------------------------
[12/07 21:37:20    317s] [ SlackTraversorInit     ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:37:20    317s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   1.5 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 21:37:20    317s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:37:20    317s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:37:20    317s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/07 21:37:20    317s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 21:37:20    317s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:37:20    317s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:01:00.4 /  0:01:00.2    1.0
[12/07 21:37:20    317s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:01:00.0 /  0:00:59.8    1.0
[12/07 21:37:20    317s] [ OptGetWeight           ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:37:20    317s] [ OptEval                ]     10   0:00:51.8  (  80.0 % )     0:00:51.8 /  0:00:51.6    1.0
[12/07 21:37:20    317s] [ OptCommit              ]     10   0:00:01.1  (   1.7 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 21:37:20    317s] [ PostCommitDelayUpdate  ]      8   0:00:00.3  (   0.5 % )     0:00:05.9 /  0:00:05.9    1.0
[12/07 21:37:20    317s] [ IncrDelayCalc          ]     51   0:00:05.5  (   8.6 % )     0:00:05.5 /  0:00:05.5    1.0
[12/07 21:37:20    317s] [ DrvFindVioNets         ]      4   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:37:20    317s] [ DrvComputeSummary      ]      4   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:37:20    317s] [ RefinePlace            ]      1   0:00:02.2  (   3.5 % )     0:00:02.3 /  0:00:02.3    1.0
[12/07 21:37:20    317s] [ TimingUpdate           ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 21:37:20    317s] [ IncrTimingUpdate       ]      8   0:00:01.2  (   1.9 % )     0:00:01.2 /  0:00:01.2    1.0
[12/07 21:37:20    317s] [ MISC                   ]          0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 21:37:20    317s] ---------------------------------------------------------------------------------------------
[12/07 21:37:20    317s]  DrvOpt #2 TOTAL                    0:01:04.8  ( 100.0 % )     0:01:04.8 /  0:01:04.6    1.0
[12/07 21:37:20    317s] ---------------------------------------------------------------------------------------------
[12/07 21:37:20    317s] 
[12/07 21:37:20    317s] End: GigaOpt DRV Optimization
[12/07 21:37:20    317s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/07 21:37:20    317s] **optDesign ... cpu = 0:01:22, real = 0:01:22, mem = 2402.4M, totSessionCpu=0:05:17 **
[12/07 21:37:21    318s] Deleting Lib Analyzer.
[12/07 21:37:21    318s] 
[12/07 21:37:21    318s] Optimization is working on the following views:
[12/07 21:37:21    318s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast 
[12/07 21:37:21    318s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast 
[12/07 21:37:21    318s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 21:37:21    318s] Begin: GigaOpt Global Optimization
[12/07 21:37:21    318s] *info: use new DP (enabled)
[12/07 21:37:21    318s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/07 21:37:21    318s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:37:21    318s] Info: 124 clock nets excluded from IPO operation.
[12/07 21:37:21    318s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:18.5/0:05:21.3 (1.0), mem = 2787.3M
[12/07 21:37:21    318s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3529754.5
[12/07 21:37:21    318s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:37:21    318s] ### Creating PhyDesignMc. totSessionCpu=0:05:19 mem=2787.3M
[12/07 21:37:21    318s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 21:37:21    318s] OPERPROF: Starting DPlace-Init at level 1, MEM:2787.3M, EPOCH TIME: 1733625441.685230
[12/07 21:37:21    318s] Processing tracks to init pin-track alignment.
[12/07 21:37:21    318s] z: 2, totalTracks: 1
[12/07 21:37:21    318s] z: 4, totalTracks: 1
[12/07 21:37:21    318s] z: 6, totalTracks: 1
[12/07 21:37:21    318s] z: 8, totalTracks: 1
[12/07 21:37:21    318s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:37:21    318s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:37:21    318s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2787.3M, EPOCH TIME: 1733625441.698862
[12/07 21:37:21    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:21    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:21    318s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:37:21    318s] 
[12/07 21:37:21    318s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:37:21    318s] 
[12/07 21:37:21    318s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:37:21    318s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.075, REAL:0.075, MEM:2787.3M, EPOCH TIME: 1733625441.774080
[12/07 21:37:21    318s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2787.3M, EPOCH TIME: 1733625441.774141
[12/07 21:37:21    318s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2787.3M, EPOCH TIME: 1733625441.774523
[12/07 21:37:21    318s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2787.3MB).
[12/07 21:37:21    318s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.099, MEM:2787.3M, EPOCH TIME: 1733625441.784510
[12/07 21:37:21    318s] TotalInstCnt at PhyDesignMc Initialization: 11513
[12/07 21:37:21    318s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:19 mem=2787.3M
[12/07 21:37:21    318s] ### Creating RouteCongInterface, started
[12/07 21:37:21    318s] 
[12/07 21:37:21    318s] Creating Lib Analyzer ...
[12/07 21:37:22    318s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:37:22    318s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 21:37:22    318s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:37:22    318s] 
[12/07 21:37:22    319s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:37:22    319s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:20 mem=2787.3M
[12/07 21:37:22    319s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:20 mem=2787.3M
[12/07 21:37:22    319s] Creating Lib Analyzer, finished. 
[12/07 21:37:23    319s] 
[12/07 21:37:23    319s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 21:37:23    319s] 
[12/07 21:37:23    319s] #optDebug: {0, 1.000}
[12/07 21:37:23    319s] ### Creating RouteCongInterface, finished
[12/07 21:37:23    319s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:37:23    319s] ### Creating LA Mngr. totSessionCpu=0:05:20 mem=2787.3M
[12/07 21:37:23    319s] ### Creating LA Mngr, finished. totSessionCpu=0:05:20 mem=2787.3M
[12/07 21:37:23    320s] *info: 124 clock nets excluded
[12/07 21:37:23    320s] *info: 86 no-driver nets excluded.
[12/07 21:37:23    320s] *info: 123 nets with fixed/cover wires excluded.
[12/07 21:37:23    320s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2806.4M, EPOCH TIME: 1733625443.424661
[12/07 21:37:23    320s] Found 0 hard placement blockage before merging.
[12/07 21:37:23    320s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2806.4M, EPOCH TIME: 1733625443.424939
[12/07 21:37:24    320s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/07 21:37:24    321s] +--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 21:37:24    321s] |  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/07 21:37:24    321s] +--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 21:37:24    321s] |   0.000|   0.000|    6.00%|   0:00:00.0| 2806.4M|   view_functional_wcl_slow|       NA| NA                                                 |
[12/07 21:37:24    321s] +--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/07 21:37:24    321s] 
[12/07 21:37:24    321s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2806.4M) ***
[12/07 21:37:24    321s] 
[12/07 21:37:24    321s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2806.4M) ***
[12/07 21:37:24    321s] Deleting 0 temporary hard placement blockage(s).
[12/07 21:37:24    321s] Bottom Preferred Layer:
[12/07 21:37:24    321s] +-----------+------------+------------+----------+
[12/07 21:37:24    321s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:37:24    321s] +-----------+------------+------------+----------+
[12/07 21:37:24    321s] | M3 (z=3)  |          0 |        124 | default  |
[12/07 21:37:24    321s] | M7 (z=7)  |        978 |          0 | default  |
[12/07 21:37:24    321s] | M8 (z=8)  |       1531 |          0 | default  |
[12/07 21:37:24    321s] +-----------+------------+------------+----------+
[12/07 21:37:24    321s] Via Pillar Rule:
[12/07 21:37:24    321s]     None
[12/07 21:37:24    321s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/07 21:37:24    321s] Total-nets :: 12170, Stn-nets :: 7827, ratio :: 64.3139 %, Total-len 966338, Stn-len 715183
[12/07 21:37:24    321s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2787.3M, EPOCH TIME: 1733625444.193292
[12/07 21:37:24    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13290).
[12/07 21:37:24    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:24    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:24    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:24    321s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.041, REAL:0.041, MEM:2747.3M, EPOCH TIME: 1733625444.234086
[12/07 21:37:24    321s] TotalInstCnt at PhyDesignMc Destruction: 11513
[12/07 21:37:24    321s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3529754.5
[12/07 21:37:24    321s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.5 (1.0), totSession cpu/real = 0:05:21.1/0:05:23.9 (1.0), mem = 2747.3M
[12/07 21:37:24    321s] 
[12/07 21:37:24    321s] =============================================================================================
[12/07 21:37:24    321s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.17-s075_1
[12/07 21:37:24    321s] =============================================================================================
[12/07 21:37:24    321s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:37:24    321s] ---------------------------------------------------------------------------------------------
[12/07 21:37:24    321s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:37:24    321s] [ LibAnalyzerInit        ]      1   0:00:00.9  (  35.5 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 21:37:24    321s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:37:24    321s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  11.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:37:24    321s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/07 21:37:24    321s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.7 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 21:37:24    321s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:37:24    321s] [ TransformInit          ]      1   0:00:00.4  (  15.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:37:24    321s] [ MISC                   ]          0:00:00.6  (  25.3 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 21:37:24    321s] ---------------------------------------------------------------------------------------------
[12/07 21:37:24    321s]  GlobalOpt #1 TOTAL                 0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.6    1.0
[12/07 21:37:24    321s] ---------------------------------------------------------------------------------------------
[12/07 21:37:24    321s] 
[12/07 21:37:24    321s] End: GigaOpt Global Optimization
[12/07 21:37:24    321s] *** Timing Is met
[12/07 21:37:24    321s] *** Check timing (0:00:00.0)
[12/07 21:37:24    321s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 21:37:24    321s] Deleting Lib Analyzer.
[12/07 21:37:24    321s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/07 21:37:24    321s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:37:24    321s] Info: 124 clock nets excluded from IPO operation.
[12/07 21:37:24    321s] ### Creating LA Mngr. totSessionCpu=0:05:21 mem=2747.3M
[12/07 21:37:24    321s] ### Creating LA Mngr, finished. totSessionCpu=0:05:21 mem=2747.3M
[12/07 21:37:24    321s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/07 21:37:24    321s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2747.3M, EPOCH TIME: 1733625444.284858
[12/07 21:37:24    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:24    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:24    321s] 
[12/07 21:37:24    321s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:37:24    321s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.068, REAL:0.068, MEM:2747.3M, EPOCH TIME: 1733625444.352923
[12/07 21:37:24    321s] 
[12/07 21:37:24    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:37:24    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:24    321s] Begin: GigaOpt DRV Optimization
[12/07 21:37:24    321s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/07 21:37:24    321s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:21.4/0:05:24.2 (1.0), mem = 2743.3M
[12/07 21:37:24    321s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:37:24    321s] Info: 124 clock nets excluded from IPO operation.
[12/07 21:37:24    321s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3529754.6
[12/07 21:37:24    321s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:37:24    321s] ### Creating PhyDesignMc. totSessionCpu=0:05:21 mem=2743.3M
[12/07 21:37:24    321s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 21:37:24    321s] OPERPROF: Starting DPlace-Init at level 1, MEM:2743.3M, EPOCH TIME: 1733625444.574710
[12/07 21:37:24    321s] Processing tracks to init pin-track alignment.
[12/07 21:37:24    321s] z: 2, totalTracks: 1
[12/07 21:37:24    321s] z: 4, totalTracks: 1
[12/07 21:37:24    321s] z: 6, totalTracks: 1
[12/07 21:37:24    321s] z: 8, totalTracks: 1
[12/07 21:37:24    321s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:37:24    321s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:37:24    321s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2743.3M, EPOCH TIME: 1733625444.587738
[12/07 21:37:24    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:24    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:24    321s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:37:24    321s] 
[12/07 21:37:24    321s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:37:24    321s] 
[12/07 21:37:24    321s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:37:24    321s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:2743.3M, EPOCH TIME: 1733625444.658036
[12/07 21:37:24    321s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2743.3M, EPOCH TIME: 1733625444.658093
[12/07 21:37:24    321s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2743.3M, EPOCH TIME: 1733625444.658467
[12/07 21:37:24    321s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2743.3MB).
[12/07 21:37:24    321s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.093, REAL:0.094, MEM:2743.3M, EPOCH TIME: 1733625444.668425
[12/07 21:37:24    321s] TotalInstCnt at PhyDesignMc Initialization: 11513
[12/07 21:37:24    321s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:22 mem=2743.3M
[12/07 21:37:24    321s] ### Creating RouteCongInterface, started
[12/07 21:37:24    321s] 
[12/07 21:37:24    321s] Creating Lib Analyzer ...
[12/07 21:37:25    321s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:37:25    321s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 21:37:25    321s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:37:25    321s] 
[12/07 21:37:25    321s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:37:25    322s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:23 mem=2749.3M
[12/07 21:37:25    322s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:23 mem=2749.3M
[12/07 21:37:25    322s] Creating Lib Analyzer, finished. 
[12/07 21:37:25    322s] 
[12/07 21:37:25    322s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/07 21:37:25    322s] 
[12/07 21:37:25    322s] #optDebug: {0, 1.000}
[12/07 21:37:25    322s] ### Creating RouteCongInterface, finished
[12/07 21:37:25    322s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:37:25    322s] ### Creating LA Mngr. totSessionCpu=0:05:23 mem=2749.3M
[12/07 21:37:25    322s] ### Creating LA Mngr, finished. totSessionCpu=0:05:23 mem=2749.3M
[12/07 21:37:26    323s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 21:37:26    323s] [GPS-DRV] maxDensity (design): 0.95
[12/07 21:37:26    323s] [GPS-DRV] maxLocalDensity: 0.98
[12/07 21:37:26    323s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/07 21:37:26    323s] [GPS-DRV] All active and enabled setup views
[12/07 21:37:26    323s] [GPS-DRV]     view_functional_wcl_slow
[12/07 21:37:26    323s] [GPS-DRV]     view_functional_wcl_fast
[12/07 21:37:26    323s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 21:37:26    323s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 21:37:26    323s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 21:37:26    323s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/07 21:37:26    323s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 21:37:26    323s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2806.6M, EPOCH TIME: 1733625446.183905
[12/07 21:37:26    323s] Found 0 hard placement blockage before merging.
[12/07 21:37:26    323s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2806.6M, EPOCH TIME: 1733625446.184170
[12/07 21:37:26    323s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:37:26    323s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 21:37:26    323s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:37:26    323s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 21:37:26    323s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:37:26    323s] Info: violation cost 37004.074219 (cap = 13.071886, tran = 36990.003906, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 21:37:26    323s] |  2457|  5193|   -25.45|    11|    15|    -0.12|     0|     0|     0|     0|     1.62|     0.00|       0|       0|       0|  6.00%|          |         |
[12/07 21:37:39    336s] Info: violation cost 32754.953125 (cap = 12.903006, tran = 32741.050781, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 21:37:39    336s] |  2411|  5100|    -5.40|     4|     8|    -0.12|     0|     0|     0|     0|     2.90|     0.00|      94|       0|       0|  6.01%| 0:00:13.0|  2833.2M|
[12/07 21:37:52    348s] Info: violation cost 32754.953125 (cap = 12.903006, tran = 32741.050781, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 21:37:52    348s] |  2411|  5100|    -5.40|     4|     8|    -0.12|     0|     0|     0|     0|     2.90|     0.00|       0|       0|       0|  6.01%| 0:00:13.0|  2833.2M|
[12/07 21:37:52    348s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:37:52    348s] 
[12/07 21:37:52    348s] ###############################################################################
[12/07 21:37:52    348s] #
[12/07 21:37:52    348s] #  Large fanout net report:  
[12/07 21:37:52    348s] #     - there are 16 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/07 21:37:52    348s] #     - current density: 6.01
[12/07 21:37:52    348s] #
[12/07 21:37:52    348s] #  List of high fanout nets:
[12/07 21:37:52    348s] #        Net(1):  rst: (fanouts = 160)
[12/07 21:37:52    348s] #        Net(2):  ys[3].xs[3].torus_switch_xy/FE_DBTN31_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(3):  ys[3].xs[2].torus_switch_xy/FE_DBTN30_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(4):  ys[3].xs[1].torus_switch_xy/FE_DBTN29_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(5):  ys[3].xs[0].torus_switch_xy/FE_DBTN28_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(6):  ys[2].xs[3].torus_switch_xy/FE_DBTN27_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(7):  ys[2].xs[2].torus_switch_xy/FE_DBTN26_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(8):  ys[2].xs[1].torus_switch_xy/FE_DBTN25_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(9):  ys[2].xs[0].torus_switch_xy/FE_DBTN24_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(10):  ys[1].xs[3].torus_switch_xy/FE_DBTN23_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(11):  ys[1].xs[2].torus_switch_xy/FE_DBTN22_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(12):  ys[1].xs[1].torus_switch_xy/FE_DBTN21_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(13):  ys[1].xs[0].torus_switch_xy/FE_DBTN20_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(14):  ys[0].xs[3].torus_switch_xy/FE_DBTN19_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(15):  ys[0].xs[2].torus_switch_xy/FE_DBTN18_rst: (fanouts = 113)
[12/07 21:37:52    348s] #        Net(16):  ys[0].xs[1].torus_switch_xy/FE_DBTN17_rst: (fanouts = 113)
[12/07 21:37:52    348s] #
[12/07 21:37:52    348s] ###############################################################################
[12/07 21:37:52    348s] Bottom Preferred Layer:
[12/07 21:37:52    348s] +-----------+------------+------------+----------+
[12/07 21:37:52    348s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:37:52    348s] +-----------+------------+------------+----------+
[12/07 21:37:52    348s] | M3 (z=3)  |          0 |        124 | default  |
[12/07 21:37:52    348s] | M7 (z=7)  |        978 |          0 | default  |
[12/07 21:37:52    348s] | M8 (z=8)  |       1532 |          0 | default  |
[12/07 21:37:52    348s] +-----------+------------+------------+----------+
[12/07 21:37:52    348s] Via Pillar Rule:
[12/07 21:37:52    348s]     None
[12/07 21:37:52    348s] 
[12/07 21:37:52    348s] 
[12/07 21:37:52    348s] =======================================================================
[12/07 21:37:52    348s]                 Reasons for remaining drv violations
[12/07 21:37:52    348s] =======================================================================
[12/07 21:37:52    348s] *info: Total 2423 net(s) have violations which can't be fixed by DRV optimization.
[12/07 21:37:52    348s] 
[12/07 21:37:52    348s] MultiBuffering failure reasons
[12/07 21:37:52    348s] ------------------------------------------------
[12/07 21:37:52    348s] *info:     1 net(s): Could not be fixed because the routing congestion check has rejected the solution.
[12/07 21:37:52    348s] *info:  2420 net(s): Could not be fixed because the gain is not enough.
[12/07 21:37:52    348s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/07 21:37:52    348s] *info:     1 net(s): Could not be fixed because buffering engine can't find a solution.
[12/07 21:37:52    348s] 
[12/07 21:37:52    348s] 
[12/07 21:37:52    348s] *** Finish DRV Fixing (cpu=0:00:25.9 real=0:00:26.0 mem=2833.2M) ***
[12/07 21:37:52    348s] 
[12/07 21:37:52    348s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2833.2M, EPOCH TIME: 1733625472.146349
[12/07 21:37:52    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13384).
[12/07 21:37:52    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:52    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:52    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:52    348s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.043, REAL:0.043, MEM:2833.2M, EPOCH TIME: 1733625472.189766
[12/07 21:37:52    348s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2833.2M, EPOCH TIME: 1733625472.195796
[12/07 21:37:52    348s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2833.2M, EPOCH TIME: 1733625472.195862
[12/07 21:37:52    348s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2833.2M, EPOCH TIME: 1733625472.209398
[12/07 21:37:52    348s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:52    348s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:52    349s] 
[12/07 21:37:52    349s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:37:52    349s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.077, REAL:0.077, MEM:2833.2M, EPOCH TIME: 1733625472.286796
[12/07 21:37:52    349s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2833.2M, EPOCH TIME: 1733625472.286858
[12/07 21:37:52    349s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2833.2M, EPOCH TIME: 1733625472.287260
[12/07 21:37:52    349s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2833.2M, EPOCH TIME: 1733625472.297065
[12/07 21:37:52    349s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2833.2M, EPOCH TIME: 1733625472.297389
[12/07 21:37:52    349s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.101, REAL:0.102, MEM:2833.2M, EPOCH TIME: 1733625472.297455
[12/07 21:37:52    349s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.101, REAL:0.102, MEM:2833.2M, EPOCH TIME: 1733625472.297480
[12/07 21:37:52    349s] TDRefine: refinePlace mode is spiral
[12/07 21:37:52    349s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3529754.7
[12/07 21:37:52    349s] OPERPROF: Starting RefinePlace at level 1, MEM:2833.2M, EPOCH TIME: 1733625472.297549
[12/07 21:37:52    349s] *** Starting refinePlace (0:05:49 mem=2833.2M) ***
[12/07 21:37:52    349s] Total net bbox length = 9.647e+05 (4.232e+05 5.415e+05) (ext = 1.782e+04)
[12/07 21:37:52    349s] 
[12/07 21:37:52    349s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:37:52    349s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:37:52    349s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:37:52    349s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:37:52    349s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2833.2M, EPOCH TIME: 1733625472.331162
[12/07 21:37:52    349s] Starting refinePlace ...
[12/07 21:37:52    349s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:37:52    349s] One DDP V2 for no tweak run.
[12/07 21:37:52    349s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:37:52    349s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2840.7M, EPOCH TIME: 1733625472.424464
[12/07 21:37:52    349s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:37:52    349s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2840.7M, EPOCH TIME: 1733625472.424559
[12/07 21:37:52    349s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:2840.7M, EPOCH TIME: 1733625472.437595
[12/07 21:37:52    349s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2840.7M, EPOCH TIME: 1733625472.437629
[12/07 21:37:52    349s] DDP markSite nrRow 831 nrJob 831
[12/07 21:37:52    349s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.020, MEM:2840.7M, EPOCH TIME: 1733625472.457160
[12/07 21:37:52    349s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.033, REAL:0.033, MEM:2840.7M, EPOCH TIME: 1733625472.457212
[12/07 21:37:52    349s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:37:52    349s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2840.7M, EPOCH TIME: 1733625472.620858
[12/07 21:37:52    349s] OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2840.7M, EPOCH TIME: 1733625472.620912
[12/07 21:37:52    349s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:37:52    349s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2840.7M, EPOCH TIME: 1733625472.621711
[12/07 21:37:52    349s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2840.7M, EPOCH TIME: 1733625472.621757
[12/07 21:37:52    349s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.099, REAL:0.099, MEM:2840.7M, EPOCH TIME: 1733625472.720768
[12/07 21:37:52    349s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:37:52    349s]  ** Cut row section real time 0:00:00.0.
[12/07 21:37:52    349s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.100, REAL:0.100, MEM:2840.7M, EPOCH TIME: 1733625472.721490
[12/07 21:37:52    349s]   Spread Effort: high, standalone mode, useDDP on.
[12/07 21:37:52    349s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=2840.7MB) @(0:05:49 - 0:05:50).
[12/07 21:37:52    349s] Move report: preRPlace moves 43 insts, mean move: 0.38 um, max move: 0.80 um 
[12/07 21:37:52    349s] 	Max move on inst (ys[1].xs[0].client_xy/FE_OFC3890_i_0__1__2): (296.80, 911.00) --> (296.00, 911.00)
[12/07 21:37:52    349s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[12/07 21:37:52    349s] wireLenOptFixPriorityInst 3152 inst fixed
[12/07 21:37:52    349s] 
[12/07 21:37:52    349s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:37:53    350s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:37:53    350s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:37:53    350s] Move report: legalization moves 114 insts, mean move: 5.11 um, max move: 20.60 um spiral
[12/07 21:37:53    350s] 	Max move on inst (ys[3].xs[2].torus_switch_xy/FE_OFC3859_e_msg_13): (1330.80, 673.40) --> (1342.40, 682.40)
[12/07 21:37:53    350s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:01.0)
[12/07 21:37:53    350s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:37:53    350s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2824.7MB) @(0:05:50 - 0:05:50).
[12/07 21:37:53    350s] Move report: Detail placement moves 150 insts, mean move: 3.97 um, max move: 20.60 um 
[12/07 21:37:53    350s] 	Max move on inst (ys[3].xs[2].torus_switch_xy/FE_OFC3859_e_msg_13): (1330.80, 673.40) --> (1342.40, 682.40)
[12/07 21:37:53    350s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2824.7MB
[12/07 21:37:53    350s] Statistics of distance of Instance movement in refine placement:
[12/07 21:37:53    350s]   maximum (X+Y) =        20.60 um
[12/07 21:37:53    350s]   inst (ys[3].xs[2].torus_switch_xy/FE_OFC3859_e_msg_13) with max move: (1330.8, 673.4) -> (1342.4, 682.4)
[12/07 21:37:53    350s]   mean    (X+Y) =         3.97 um
[12/07 21:37:53    350s] Summary Report:
[12/07 21:37:53    350s] Instances move: 150 (out of 11484 movable)
[12/07 21:37:53    350s] Instances flipped: 0
[12/07 21:37:53    350s] Mean displacement: 3.97 um
[12/07 21:37:53    350s] Max displacement: 20.60 um (Instance: ys[3].xs[2].torus_switch_xy/FE_OFC3859_e_msg_13) (1330.8, 673.4) -> (1342.4, 682.4)
[12/07 21:37:53    350s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[12/07 21:37:53    350s] Total instances moved : 150
[12/07 21:37:53    350s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.204, REAL:1.199, MEM:2824.7M, EPOCH TIME: 1733625473.529965
[12/07 21:37:53    350s] Total net bbox length = 9.654e+05 (4.237e+05 5.417e+05) (ext = 1.782e+04)
[12/07 21:37:53    350s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2824.7MB
[12/07 21:37:53    350s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2824.7MB) @(0:05:49 - 0:05:50).
[12/07 21:37:53    350s] *** Finished refinePlace (0:05:50 mem=2824.7M) ***
[12/07 21:37:53    350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3529754.7
[12/07 21:37:53    350s] OPERPROF: Finished RefinePlace at level 1, CPU:1.241, REAL:1.236, MEM:2824.7M, EPOCH TIME: 1733625473.533088
[12/07 21:37:53    350s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2824.7M, EPOCH TIME: 1733625473.566707
[12/07 21:37:53    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13384).
[12/07 21:37:53    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:53    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:53    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:53    350s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:2817.7M, EPOCH TIME: 1733625473.600690
[12/07 21:37:53    350s] *** maximum move = 20.60 um ***
[12/07 21:37:53    350s] *** Finished re-routing un-routed nets (2817.7M) ***
[12/07 21:37:53    350s] OPERPROF: Starting DPlace-Init at level 1, MEM:2817.7M, EPOCH TIME: 1733625473.652396
[12/07 21:37:53    350s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2817.7M, EPOCH TIME: 1733625473.666382
[12/07 21:37:53    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:53    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:53    350s] 
[12/07 21:37:53    350s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:37:53    350s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.072, REAL:0.073, MEM:2817.7M, EPOCH TIME: 1733625473.739175
[12/07 21:37:53    350s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2817.7M, EPOCH TIME: 1733625473.739237
[12/07 21:37:53    350s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2833.7M, EPOCH TIME: 1733625473.740138
[12/07 21:37:53    350s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2833.7M, EPOCH TIME: 1733625473.750081
[12/07 21:37:53    350s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2833.7M, EPOCH TIME: 1733625473.750396
[12/07 21:37:53    350s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.098, REAL:0.098, MEM:2833.7M, EPOCH TIME: 1733625473.750459
[12/07 21:37:53    350s] 
[12/07 21:37:53    350s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:01.0 mem=2833.7M) ***
[12/07 21:37:54    350s] Deleting 0 temporary hard placement blockage(s).
[12/07 21:37:54    350s] Total-nets :: 12264, Stn-nets :: 7921, ratio :: 64.5874 %, Total-len 966617, Stn-len 715462
[12/07 21:37:54    350s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2814.6M, EPOCH TIME: 1733625474.022849
[12/07 21:37:54    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:37:54    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:54    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:54    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:54    350s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.033, MEM:2750.6M, EPOCH TIME: 1733625474.055421
[12/07 21:37:54    350s] TotalInstCnt at PhyDesignMc Destruction: 11607
[12/07 21:37:54    350s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3529754.6
[12/07 21:37:54    350s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:29.4/0:00:29.5 (1.0), totSession cpu/real = 0:05:50.8/0:05:53.7 (1.0), mem = 2750.6M
[12/07 21:37:54    350s] 
[12/07 21:37:54    350s] =============================================================================================
[12/07 21:37:54    350s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.17-s075_1
[12/07 21:37:54    350s] =============================================================================================
[12/07 21:37:54    350s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:37:54    350s] ---------------------------------------------------------------------------------------------
[12/07 21:37:54    350s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:37:54    350s] [ LibAnalyzerInit        ]      1   0:00:00.9  (   3.0 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 21:37:54    350s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:37:54    350s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:37:54    350s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/07 21:37:54    350s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:01.0 /  0:00:01.0    1.0
[12/07 21:37:54    350s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:37:54    350s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:25.7 /  0:00:25.7    1.0
[12/07 21:37:54    350s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:25.5 /  0:00:25.5    1.0
[12/07 21:37:54    350s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:37:54    350s] [ OptEval                ]      5   0:00:25.3  (  85.9 % )     0:00:25.3 /  0:00:25.3    1.0
[12/07 21:37:54    350s] [ OptCommit              ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/07 21:37:54    350s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 21:37:54    350s] [ IncrDelayCalc          ]     12   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 21:37:54    350s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/07 21:37:54    350s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 21:37:54    350s] [ RefinePlace            ]      1   0:00:01.8  (   6.1 % )     0:00:01.8 /  0:00:01.8    1.0
[12/07 21:37:54    350s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/07 21:37:54    350s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/07 21:37:54    350s] [ MISC                   ]          0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 21:37:54    350s] ---------------------------------------------------------------------------------------------
[12/07 21:37:54    350s]  DrvOpt #3 TOTAL                    0:00:29.5  ( 100.0 % )     0:00:29.5 /  0:00:29.4    1.0
[12/07 21:37:54    350s] ---------------------------------------------------------------------------------------------
[12/07 21:37:54    350s] 
[12/07 21:37:54    350s] End: GigaOpt DRV Optimization
[12/07 21:37:54    350s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/07 21:37:54    350s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2750.6M, EPOCH TIME: 1733625474.071922
[12/07 21:37:54    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:54    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:54    350s] 
[12/07 21:37:54    350s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:37:54    350s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.070, MEM:2750.6M, EPOCH TIME: 1733625474.141812
[12/07 21:37:54    350s] 
[12/07 21:37:54    350s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:37:54    350s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:54    351s] 
------------------------------------------------------------------
     Summary (cpu=0.49min real=0.50min mem=2750.6M)
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.340  |  2.340  |  4.927  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6433   |  4544   |  3168   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.105   |      4 (4)       |
|   max_tran     |   2091 (3262)    |  -15.139   |   2091 (3697)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/07 21:37:54    351s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2798.8M, EPOCH TIME: 1733625474.589042
[12/07 21:37:54    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:54    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:54    351s] 
[12/07 21:37:54    351s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:37:54    351s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.082, REAL:0.083, MEM:2798.8M, EPOCH TIME: 1733625474.671633
[12/07 21:37:54    351s] 
[12/07 21:37:54    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:37:54    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:54    351s] Density: 6.011%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[12/07 21:37:54    351s] **optDesign ... cpu = 0:01:56, real = 0:01:56, mem = 2403.9M, totSessionCpu=0:05:52 **
[12/07 21:37:55    352s] Deleting Lib Analyzer.
[12/07 21:37:55    352s] 
[12/07 21:37:55    352s] Optimization is working on the following views:
[12/07 21:37:55    352s]   Setup views: view_functional_wcl_slow 
[12/07 21:37:55    352s]   Hold  views: view_functional_wcl_slow 
[12/07 21:37:55    352s] 
[12/07 21:37:55    352s] Active setup views:
[12/07 21:37:55    352s]  view_functional_wcl_slow
[12/07 21:37:55    352s]   Dominating endpoints: 0
[12/07 21:37:55    352s]   Dominating TNS: -0.000
[12/07 21:37:55    352s] 
[12/07 21:37:55    352s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 21:37:55    352s] **INFO: Flow update: Design timing is met.
[12/07 21:37:55    352s] **INFO: Flow update: Design timing is met.
[12/07 21:37:55    352s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/07 21:37:55    352s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:37:55    352s] Info: 124 clock nets excluded from IPO operation.
[12/07 21:37:55    352s] ### Creating LA Mngr. totSessionCpu=0:05:52 mem=2745.0M
[12/07 21:37:55    352s] ### Creating LA Mngr, finished. totSessionCpu=0:05:52 mem=2745.0M
[12/07 21:37:55    352s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:37:55    352s] ### Creating PhyDesignMc. totSessionCpu=0:05:52 mem=2802.2M
[12/07 21:37:55    352s] OPERPROF: Starting DPlace-Init at level 1, MEM:2802.2M, EPOCH TIME: 1733625475.682143
[12/07 21:37:55    352s] Processing tracks to init pin-track alignment.
[12/07 21:37:55    352s] z: 2, totalTracks: 1
[12/07 21:37:55    352s] z: 4, totalTracks: 1
[12/07 21:37:55    352s] z: 6, totalTracks: 1
[12/07 21:37:55    352s] z: 8, totalTracks: 1
[12/07 21:37:55    352s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:37:55    352s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:37:55    352s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2802.2M, EPOCH TIME: 1733625475.695893
[12/07 21:37:55    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:55    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:37:55    352s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:37:55    352s] 
[12/07 21:37:55    352s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:37:55    352s] 
[12/07 21:37:55    352s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:37:55    352s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.079, REAL:0.079, MEM:2802.2M, EPOCH TIME: 1733625475.775339
[12/07 21:37:55    352s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2802.2M, EPOCH TIME: 1733625475.775402
[12/07 21:37:55    352s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2802.2M, EPOCH TIME: 1733625475.775806
[12/07 21:37:55    352s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2802.2MB).
[12/07 21:37:55    352s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.103, REAL:0.104, MEM:2802.2M, EPOCH TIME: 1733625475.785830
[12/07 21:37:55    352s] TotalInstCnt at PhyDesignMc Initialization: 11607
[12/07 21:37:55    352s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:53 mem=2802.2M
[12/07 21:37:55    352s] Begin: Area Reclaim Optimization
[12/07 21:37:55    352s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:52.7/0:05:55.6 (1.0), mem = 2802.2M
[12/07 21:37:55    352s] 
[12/07 21:37:55    352s] Creating Lib Analyzer ...
[12/07 21:37:56    352s] Total number of usable buffers from Lib Analyzer: 10 ( CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx)
[12/07 21:37:56    352s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/07 21:37:56    352s] Total number of usable delay cells from Lib Analyzer: 18 ( CKBD0 BUFFD1 BUFFD0 DEL005 CKBD3 BUFFD3 DEL01 DEL015 CKBD6 DEL02 DEL0 CKBD8 DEL1 CKBD12 DEL2 CKBD16 DEL3 DEL4)
[12/07 21:37:56    352s] 
[12/07 21:37:56    352s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:37:56    353s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:54 mem=2808.2M
[12/07 21:37:56    353s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:54 mem=2808.2M
[12/07 21:37:56    353s] Creating Lib Analyzer, finished. 
[12/07 21:37:56    353s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3529754.7
[12/07 21:37:56    353s] ### Creating RouteCongInterface, started
[12/07 21:37:56    353s] 
[12/07 21:37:56    353s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 21:37:56    353s] 
[12/07 21:37:56    353s] #optDebug: {0, 1.000}
[12/07 21:37:56    353s] ### Creating RouteCongInterface, finished
[12/07 21:37:56    353s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:37:56    353s] ### Creating LA Mngr. totSessionCpu=0:05:54 mem=2808.2M
[12/07 21:37:56    353s] ### Creating LA Mngr, finished. totSessionCpu=0:05:54 mem=2808.2M
[12/07 21:37:57    353s] Usable buffer cells for single buffer setup transform:
[12/07 21:37:57    353s] CKBD1 CKBD2 BUFFD2 CKBD4 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 low_swing_rx 
[12/07 21:37:57    353s] Number of usable buffer cells above: 10
[12/07 21:37:57    353s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2808.2M, EPOCH TIME: 1733625477.120960
[12/07 21:37:57    353s] Found 0 hard placement blockage before merging.
[12/07 21:37:57    353s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2808.2M, EPOCH TIME: 1733625477.121242
[12/07 21:37:57    353s] Reclaim Optimization WNS Slack 0.027  TNS Slack 0.000 Density 6.01
[12/07 21:37:57    353s] +---------+---------+--------+--------+------------+--------+
[12/07 21:37:57    353s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/07 21:37:57    353s] +---------+---------+--------+--------+------------+--------+
[12/07 21:37:57    353s] |    6.01%|        -|   0.027|   0.000|   0:00:00.0| 2808.2M|
[12/07 21:37:57    354s] |    6.01%|        0|   0.027|   0.000|   0:00:00.0| 2808.2M|
[12/07 21:37:57    354s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/07 21:37:57    354s] |    6.01%|        0|   0.027|   0.000|   0:00:00.0| 2808.2M|
[12/07 21:37:59    356s] |    5.99%|      215|   0.027|   0.000|   0:00:02.0| 2831.8M|
[12/07 21:38:01    358s] |    5.95%|      868|   0.027|   0.000|   0:00:02.0| 2831.8M|
[12/07 21:38:02    358s] |    5.95%|        1|   0.027|   0.000|   0:00:01.0| 2831.8M|
[12/07 21:38:02    358s] |    5.95%|        0|   0.027|   0.000|   0:00:00.0| 2831.8M|
[12/07 21:38:02    358s] #optDebug: <stH: 1.8000 MiSeL: 33.9170>
[12/07 21:38:02    358s] #optDebug: RTR_SNLTF <10.0000 1.8000> <18.0000> 
[12/07 21:38:02    359s] |    5.95%|        0|   0.027|   0.000|   0:00:00.0| 2831.8M|
[12/07 21:38:02    359s] +---------+---------+--------+--------+------------+--------+
[12/07 21:38:02    359s] Reclaim Optimization End WNS Slack 0.027  TNS Slack 0.000 Density 5.95
[12/07 21:38:02    359s] 
[12/07 21:38:02    359s] ** Summary: Restruct = 0 Buffer Deletion = 216 Declone = 0 Resize = 869 **
[12/07 21:38:02    359s] --------------------------------------------------------------
[12/07 21:38:02    359s] |                                   | Total     | Sequential |
[12/07 21:38:02    359s] --------------------------------------------------------------
[12/07 21:38:02    359s] | Num insts resized                 |     868  |       0    |
[12/07 21:38:02    359s] | Num insts undone                  |       0  |       0    |
[12/07 21:38:02    359s] | Num insts Downsized               |     868  |       0    |
[12/07 21:38:02    359s] | Num insts Samesized               |       0  |       0    |
[12/07 21:38:02    359s] | Num insts Upsized                 |       0  |       0    |
[12/07 21:38:02    359s] | Num multiple commits+uncommits    |       1  |       -    |
[12/07 21:38:02    359s] --------------------------------------------------------------
[12/07 21:38:02    359s] Bottom Preferred Layer:
[12/07 21:38:02    359s] +-----------+------------+------------+----------+
[12/07 21:38:02    359s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:38:02    359s] +-----------+------------+------------+----------+
[12/07 21:38:02    359s] | M3 (z=3)  |          0 |        124 | default  |
[12/07 21:38:02    359s] | M7 (z=7)  |        978 |          0 | default  |
[12/07 21:38:02    359s] | M8 (z=8)  |       1528 |          0 | default  |
[12/07 21:38:02    359s] +-----------+------------+------------+----------+
[12/07 21:38:02    359s] Via Pillar Rule:
[12/07 21:38:02    359s]     None
[12/07 21:38:02    359s] 
[12/07 21:38:02    359s] Number of times islegalLocAvaiable called = 2585 skipped = 0, called in commitmove = 869, skipped in commitmove = 0
[12/07 21:38:02    359s] End: Core Area Reclaim Optimization (cpu = 0:00:06.5) (real = 0:00:07.0) **
[12/07 21:38:02    359s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2831.8M, EPOCH TIME: 1733625482.478446
[12/07 21:38:02    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13167).
[12/07 21:38:02    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:02    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:02    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:02    359s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.040, MEM:2831.8M, EPOCH TIME: 1733625482.518809
[12/07 21:38:02    359s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2831.8M, EPOCH TIME: 1733625482.524718
[12/07 21:38:02    359s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2831.8M, EPOCH TIME: 1733625482.524789
[12/07 21:38:02    359s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2831.8M, EPOCH TIME: 1733625482.537442
[12/07 21:38:02    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:02    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:02    359s] 
[12/07 21:38:02    359s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:38:02    359s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.072, REAL:0.072, MEM:2831.8M, EPOCH TIME: 1733625482.609781
[12/07 21:38:02    359s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2831.8M, EPOCH TIME: 1733625482.609838
[12/07 21:38:02    359s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2831.8M, EPOCH TIME: 1733625482.610234
[12/07 21:38:02    359s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2831.8M, EPOCH TIME: 1733625482.620120
[12/07 21:38:02    359s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2831.8M, EPOCH TIME: 1733625482.620421
[12/07 21:38:02    359s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.095, REAL:0.096, MEM:2831.8M, EPOCH TIME: 1733625482.620481
[12/07 21:38:02    359s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.095, REAL:0.096, MEM:2831.8M, EPOCH TIME: 1733625482.620512
[12/07 21:38:02    359s] TDRefine: refinePlace mode is spiral
[12/07 21:38:02    359s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3529754.8
[12/07 21:38:02    359s] OPERPROF: Starting RefinePlace at level 1, MEM:2831.8M, EPOCH TIME: 1733625482.620574
[12/07 21:38:02    359s] *** Starting refinePlace (0:05:59 mem=2831.8M) ***
[12/07 21:38:02    359s] Total net bbox length = 9.641e+05 (4.230e+05 5.411e+05) (ext = 1.782e+04)
[12/07 21:38:02    359s] 
[12/07 21:38:02    359s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:38:02    359s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:38:02    359s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:02    359s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:02    359s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2831.8M, EPOCH TIME: 1733625482.653538
[12/07 21:38:02    359s] Starting refinePlace ...
[12/07 21:38:02    359s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:02    359s] One DDP V2 for no tweak run.
[12/07 21:38:02    359s] 
[12/07 21:38:02    359s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:38:03    359s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:38:03    359s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:38:03    359s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/07 21:38:03    359s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 21:38:03    359s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:38:03    359s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2815.8MB) @(0:05:59 - 0:06:00).
[12/07 21:38:03    360s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:38:03    360s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2815.8MB
[12/07 21:38:03    360s] Statistics of distance of Instance movement in refine placement:
[12/07 21:38:03    360s]   maximum (X+Y) =         0.00 um
[12/07 21:38:03    360s]   mean    (X+Y) =         0.00 um
[12/07 21:38:03    360s] Summary Report:
[12/07 21:38:03    360s] Instances move: 0 (out of 11268 movable)
[12/07 21:38:03    360s] Instances flipped: 0
[12/07 21:38:03    360s] Mean displacement: 0.00 um
[12/07 21:38:03    360s] Max displacement: 0.00 um 
[12/07 21:38:03    360s] Total instances moved : 0
[12/07 21:38:03    360s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.577, REAL:0.573, MEM:2815.8M, EPOCH TIME: 1733625483.226878
[12/07 21:38:03    360s] Total net bbox length = 9.641e+05 (4.230e+05 5.411e+05) (ext = 1.782e+04)
[12/07 21:38:03    360s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2815.8MB
[12/07 21:38:03    360s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2815.8MB) @(0:05:59 - 0:06:00).
[12/07 21:38:03    360s] *** Finished refinePlace (0:06:00 mem=2815.8M) ***
[12/07 21:38:03    360s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3529754.8
[12/07 21:38:03    360s] OPERPROF: Finished RefinePlace at level 1, CPU:0.614, REAL:0.609, MEM:2815.8M, EPOCH TIME: 1733625483.230052
[12/07 21:38:03    360s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2815.8M, EPOCH TIME: 1733625483.263116
[12/07 21:38:03    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13167).
[12/07 21:38:03    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:03    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:03    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:03    360s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.037, REAL:0.037, MEM:2815.8M, EPOCH TIME: 1733625483.300003
[12/07 21:38:03    360s] *** maximum move = 0.00 um ***
[12/07 21:38:03    360s] *** Finished re-routing un-routed nets (2815.8M) ***
[12/07 21:38:03    360s] OPERPROF: Starting DPlace-Init at level 1, MEM:2815.8M, EPOCH TIME: 1733625483.325850
[12/07 21:38:03    360s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2815.8M, EPOCH TIME: 1733625483.338720
[12/07 21:38:03    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:03    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:03    360s] 
[12/07 21:38:03    360s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:38:03    360s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.078, REAL:0.078, MEM:2815.8M, EPOCH TIME: 1733625483.416624
[12/07 21:38:03    360s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2815.8M, EPOCH TIME: 1733625483.416681
[12/07 21:38:03    360s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2831.8M, EPOCH TIME: 1733625483.417593
[12/07 21:38:03    360s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2831.8M, EPOCH TIME: 1733625483.427559
[12/07 21:38:03    360s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2831.8M, EPOCH TIME: 1733625483.427852
[12/07 21:38:03    360s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.102, REAL:0.102, MEM:2831.8M, EPOCH TIME: 1733625483.427912
[12/07 21:38:03    360s] 
[12/07 21:38:03    360s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=2831.8M) ***
[12/07 21:38:03    360s] Deleting 0 temporary hard placement blockage(s).
[12/07 21:38:03    360s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3529754.7
[12/07 21:38:03    360s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:06:00.4/0:06:03.3 (1.0), mem = 2831.8M
[12/07 21:38:03    360s] 
[12/07 21:38:03    360s] =============================================================================================
[12/07 21:38:03    360s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/07 21:38:03    360s] =============================================================================================
[12/07 21:38:03    360s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:38:03    360s] ---------------------------------------------------------------------------------------------
[12/07 21:38:03    360s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 21:38:03    360s] [ LibAnalyzerInit        ]      1   0:00:00.8  (  11.1 % )     0:00:00.8 /  0:00:00.8    1.0
[12/07 21:38:03    360s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:38:03    360s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/07 21:38:03    360s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:38:03    360s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:38:03    360s] [ OptimizationStep       ]      1   0:00:00.2  (   2.8 % )     0:00:05.3 /  0:00:05.3    1.0
[12/07 21:38:03    360s] [ OptSingleIteration     ]      7   0:00:00.1  (   1.4 % )     0:00:05.0 /  0:00:05.0    1.0
[12/07 21:38:03    360s] [ OptGetWeight           ]    139   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:38:03    360s] [ OptEval                ]    139   0:00:02.9  (  38.2 % )     0:00:02.9 /  0:00:03.0    1.0
[12/07 21:38:03    360s] [ OptCommit              ]    139   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    0.9
[12/07 21:38:03    360s] [ PostCommitDelayUpdate  ]    139   0:00:00.1  (   1.8 % )     0:00:01.4 /  0:00:01.4    1.0
[12/07 21:38:03    360s] [ IncrDelayCalc          ]     85   0:00:01.3  (  16.8 % )     0:00:01.3 /  0:00:01.3    1.0
[12/07 21:38:03    360s] [ RefinePlace            ]      1   0:00:01.1  (  14.8 % )     0:00:01.1 /  0:00:01.1    1.0
[12/07 21:38:03    360s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[12/07 21:38:03    360s] [ IncrTimingUpdate       ]     23   0:00:00.4  (   5.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:38:03    360s] [ MISC                   ]          0:00:00.2  (   2.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:38:03    360s] ---------------------------------------------------------------------------------------------
[12/07 21:38:03    360s]  AreaOpt #1 TOTAL                   0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.6    1.0
[12/07 21:38:03    360s] ---------------------------------------------------------------------------------------------
[12/07 21:38:03    360s] 
[12/07 21:38:03    360s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2812.7M, EPOCH TIME: 1733625483.622438
[12/07 21:38:03    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:38:03    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:03    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:03    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:03    360s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.037, REAL:0.037, MEM:2751.7M, EPOCH TIME: 1733625483.659931
[12/07 21:38:03    360s] TotalInstCnt at PhyDesignMc Destruction: 11391
[12/07 21:38:03    360s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=2751.74M, totSessionCpu=0:06:00).
[12/07 21:38:03    360s] postCtsLateCongRepair #1 0
[12/07 21:38:03    360s] postCtsLateCongRepair #1 0
[12/07 21:38:03    360s] postCtsLateCongRepair #1 0
[12/07 21:38:03    360s] postCtsLateCongRepair #1 0
[12/07 21:38:03    360s] Starting local wire reclaim
[12/07 21:38:03    360s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2751.7M, EPOCH TIME: 1733625483.690519
[12/07 21:38:03    360s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2751.7M, EPOCH TIME: 1733625483.690581
[12/07 21:38:03    360s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2751.7M, EPOCH TIME: 1733625483.690627
[12/07 21:38:03    360s] Processing tracks to init pin-track alignment.
[12/07 21:38:03    360s] z: 2, totalTracks: 1
[12/07 21:38:03    360s] z: 4, totalTracks: 1
[12/07 21:38:03    360s] z: 6, totalTracks: 1
[12/07 21:38:03    360s] z: 8, totalTracks: 1
[12/07 21:38:03    360s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:38:03    360s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:38:03    360s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2751.7M, EPOCH TIME: 1733625483.703577
[12/07 21:38:03    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:03    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:03    360s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:38:03    360s] 
[12/07 21:38:03    360s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:38:03    360s] 
[12/07 21:38:03    360s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:38:03    360s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.075, REAL:0.075, MEM:2751.7M, EPOCH TIME: 1733625483.778855
[12/07 21:38:03    360s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2751.7M, EPOCH TIME: 1733625483.778915
[12/07 21:38:03    360s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2751.7M, EPOCH TIME: 1733625483.779295
[12/07 21:38:03    360s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2751.7MB).
[12/07 21:38:03    360s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.098, REAL:0.099, MEM:2751.7M, EPOCH TIME: 1733625483.789167
[12/07 21:38:03    360s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.098, REAL:0.099, MEM:2751.7M, EPOCH TIME: 1733625483.789193
[12/07 21:38:03    360s] TDRefine: refinePlace mode is spiral
[12/07 21:38:03    360s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3529754.9
[12/07 21:38:03    360s] OPERPROF:   Starting RefinePlace at level 2, MEM:2751.7M, EPOCH TIME: 1733625483.789251
[12/07 21:38:03    360s] *** Starting refinePlace (0:06:01 mem=2751.7M) ***
[12/07 21:38:03    360s] Total net bbox length = 9.641e+05 (4.230e+05 5.411e+05) (ext = 1.782e+04)
[12/07 21:38:03    360s] 
[12/07 21:38:03    360s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:38:03    360s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:03    360s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:03    360s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2751.7M, EPOCH TIME: 1733625483.822826
[12/07 21:38:03    360s] Starting refinePlace ...
[12/07 21:38:03    360s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:03    360s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:03    360s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2751.7M, EPOCH TIME: 1733625483.907973
[12/07 21:38:03    360s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:38:03    360s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2751.7M, EPOCH TIME: 1733625483.908063
[12/07 21:38:03    360s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.011, REAL:0.011, MEM:2751.7M, EPOCH TIME: 1733625483.919514
[12/07 21:38:03    360s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2751.7M, EPOCH TIME: 1733625483.919586
[12/07 21:38:03    360s] DDP markSite nrRow 831 nrJob 831
[12/07 21:38:03    360s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.020, REAL:0.020, MEM:2751.7M, EPOCH TIME: 1733625483.939956
[12/07 21:38:03    360s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.032, REAL:0.032, MEM:2751.7M, EPOCH TIME: 1733625483.940066
[12/07 21:38:04    360s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:38:04    360s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2751.7M, EPOCH TIME: 1733625484.069687
[12/07 21:38:04    360s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2751.7M, EPOCH TIME: 1733625484.069735
[12/07 21:38:04    360s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:38:04    360s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2751.7M, EPOCH TIME: 1733625484.070544
[12/07 21:38:04    360s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2751.7M, EPOCH TIME: 1733625484.070618
[12/07 21:38:04    360s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.097, REAL:0.097, MEM:2751.7M, EPOCH TIME: 1733625484.167523
[12/07 21:38:04    360s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:38:04    360s]  ** Cut row section real time 0:00:00.0.
[12/07 21:38:04    360s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.098, REAL:0.098, MEM:2751.7M, EPOCH TIME: 1733625484.168371
[12/07 21:38:04    361s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 21:38:04    361s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2751.7MB) @(0:06:01 - 0:06:01).
[12/07 21:38:04    361s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/07 21:38:04    361s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2751.7M, EPOCH TIME: 1733625484.387054
[12/07 21:38:04    361s] OPERPROF:         Starting spMPad at level 5, MEM:2759.3M, EPOCH TIME: 1733625484.406777
[12/07 21:38:04    361s] OPERPROF:           Starting spContextMPad at level 6, MEM:2759.3M, EPOCH TIME: 1733625484.407485
[12/07 21:38:04    361s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2759.3M, EPOCH TIME: 1733625484.407535
[12/07 21:38:04    361s] MP Top (11268): mp=1.050. U=0.059.
[12/07 21:38:04    361s] OPERPROF:         Finished spMPad at level 5, CPU:0.011, REAL:0.011, MEM:2759.3M, EPOCH TIME: 1733625484.418107
[12/07 21:38:04    361s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2759.3M, EPOCH TIME: 1733625484.419524
[12/07 21:38:04    361s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2759.3M, EPOCH TIME: 1733625484.419565
[12/07 21:38:04    361s] OPERPROF:             Starting InitSKP at level 7, MEM:2759.3M, EPOCH TIME: 1733625484.419843
[12/07 21:38:04    361s] no activity file in design. spp won't run.
[12/07 21:38:04    361s] no activity file in design. spp won't run.
[12/07 21:38:04    361s] **WARN: [IO pin not placed] clk
[12/07 21:38:04    361s] **WARN: [IO pin not placed] rst
[12/07 21:38:04    361s] **WARN: [IO pin not placed] out_v
[12/07 21:38:04    361s] **WARN: [IO pin not placed] out[31]
[12/07 21:38:04    361s] **WARN: [IO pin not placed] out[30]
[12/07 21:38:04    361s] **WARN: [IO pin not placed] out[29]
[12/07 21:38:04    361s] **WARN: [IO pin not placed] out[28]
[12/07 21:38:04    361s] **WARN: [IO pin not placed] out[27]
[12/07 21:38:04    361s] **WARN: [IO pin not placed] out[26]
[12/07 21:38:04    361s] **WARN: [IO pin not placed] out[25]
[12/07 21:38:04    361s] **WARN: [IO pin not placed] ...
[12/07 21:38:04    361s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 36 / 36 = 100.00%
[12/07 21:38:04    361s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
[12/07 21:38:04    361s] OPERPROF:             Finished InitSKP at level 7, CPU:0.472, REAL:0.473, MEM:2765.6M, EPOCH TIME: 1733625484.892801
[12/07 21:38:04    361s] Timing cost in AAE based: 2174.8114405779215303
[12/07 21:38:05    361s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.583, REAL:0.584, MEM:2770.0M, EPOCH TIME: 1733625485.004028
[12/07 21:38:05    361s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.584, REAL:0.586, MEM:2770.0M, EPOCH TIME: 1733625485.005155
[12/07 21:38:05    361s] SKP cleared!
[12/07 21:38:05    361s] AAE Timing clean up.
[12/07 21:38:05    361s] Tweakage: fix icg 1, fix clk 0.
[12/07 21:38:05    361s] Tweakage: density cost 1, scale 0.4.
[12/07 21:38:05    361s] Tweakage: activity cost 0, scale 1.0.
[12/07 21:38:05    361s] Tweakage: timing cost on, scale 1.0.
[12/07 21:38:05    361s] OPERPROF:         Starting CoreOperation at level 5, MEM:2770.0M, EPOCH TIME: 1733625485.009598
[12/07 21:38:05    361s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2770.0M, EPOCH TIME: 1733625485.020733
[12/07 21:38:05    361s] Tweakage swap 413 pairs.
[12/07 21:38:05    361s] Tweakage swap 447 pairs.
[12/07 21:38:05    361s] Tweakage swap 285 pairs.
[12/07 21:38:05    361s] Tweakage swap 287 pairs.
[12/07 21:38:05    362s] Tweakage swap 120 pairs.
[12/07 21:38:05    362s] Tweakage swap 141 pairs.
[12/07 21:38:05    362s] Tweakage swap 66 pairs.
[12/07 21:38:05    362s] Tweakage swap 77 pairs.
[12/07 21:38:05    362s] Tweakage swap 41 pairs.
[12/07 21:38:05    362s] Tweakage swap 48 pairs.
[12/07 21:38:05    362s] Tweakage swap 28 pairs.
[12/07 21:38:05    362s] Tweakage swap 33 pairs.
[12/07 21:38:05    362s] Tweakage swap 40 pairs.
[12/07 21:38:05    362s] Tweakage swap 65 pairs.
[12/07 21:38:05    362s] Tweakage swap 30 pairs.
[12/07 21:38:05    362s] Tweakage swap 47 pairs.
[12/07 21:38:05    362s] Tweakage swap 16 pairs.
[12/07 21:38:05    362s] Tweakage swap 15 pairs.
[12/07 21:38:05    362s] Tweakage swap 5 pairs.
[12/07 21:38:05    362s] Tweakage swap 9 pairs.
[12/07 21:38:05    362s] Tweakage swap 4 pairs.
[12/07 21:38:05    362s] Tweakage swap 4 pairs.
[12/07 21:38:05    362s] Tweakage swap 1 pairs.
[12/07 21:38:05    362s] Tweakage swap 0 pairs.
[12/07 21:38:05    362s] Tweakage move 777 insts.
[12/07 21:38:06    362s] Tweakage move 232 insts.
[12/07 21:38:06    362s] Tweakage move 74 insts.
[12/07 21:38:06    362s] Tweakage move 28 insts.
[12/07 21:38:06    362s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:1.023, REAL:1.037, MEM:2786.0M, EPOCH TIME: 1733625486.057588
[12/07 21:38:06    362s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.037, REAL:1.050, MEM:2786.0M, EPOCH TIME: 1733625486.060076
[12/07 21:38:06    362s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.662, REAL:1.677, MEM:2778.0M, EPOCH TIME: 1733625486.064427
[12/07 21:38:06    362s] Move report: Congestion aware Tweak moves 3119 insts, mean move: 8.43 um, max move: 36.00 um 
[12/07 21:38:06    362s] 	Max move on inst (ys[1].xs[1].torus_switch_xy/dor_bp_inst/U20): (1082.60, 983.00) --> (1059.20, 970.40)
[12/07 21:38:06    362s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.7, real=0:00:02.0, mem=2778.0mb) @(0:06:01 - 0:06:03).
[12/07 21:38:06    362s] wireLenOptFixPriorityInst 3152 inst fixed
[12/07 21:38:06    362s] Placement tweakage begins.
[12/07 21:38:06    362s] wire length = 9.658e+05
[12/07 21:38:06    362s] wire length = 9.640e+05
[12/07 21:38:06    362s] Placement tweakage ends.
[12/07 21:38:06    362s] Move report: tweak moves 413 insts, mean move: 2.47 um, max move: 27.40 um 
[12/07 21:38:06    362s] 	Max move on inst (ys[3].xs[1].torus_switch_xy/s0/FE_OFC1005_e_tx_0__3__24): (542.20, 660.80) --> (569.60, 660.80)
[12/07 21:38:06    362s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=2778.0MB) @(0:06:03 - 0:06:03).
[12/07 21:38:06    362s] 
[12/07 21:38:06    362s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:38:06    363s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:38:06    363s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:38:06    363s] Move report: legalization moves 196 insts, mean move: 1.81 um, max move: 36.40 um spiral
[12/07 21:38:06    363s] 	Max move on inst (ys[3].xs[2].torus_switch_xy/xbar_gen[11].xbar_inst): (1328.32, 713.00) --> (1353.92, 702.20)
[12/07 21:38:06    363s] [CPU] RefinePlace/Spiral (cpu=0:00:00.2, real=0:00:00.0)
[12/07 21:38:06    363s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:38:06    363s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:00.0, mem=2746.0MB) @(0:06:03 - 0:06:04).
[12/07 21:38:06    363s] Move report: Detail placement moves 3345 insts, mean move: 7.93 um, max move: 36.60 um 
[12/07 21:38:06    363s] 	Max move on inst (ys[2].xs[3].torus_switch_xy/s0/FE_OFC735_e_tx_2__2__0): (1059.80, 1321.40) --> (1025.00, 1319.60)
[12/07 21:38:06    363s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2746.0MB
[12/07 21:38:06    363s] Statistics of distance of Instance movement in refine placement:
[12/07 21:38:06    363s]   maximum (X+Y) =        36.60 um
[12/07 21:38:06    363s]   inst (ys[2].xs[3].torus_switch_xy/s0/FE_OFC735_e_tx_2__2__0) with max move: (1059.8, 1321.4) -> (1025, 1319.6)
[12/07 21:38:06    363s]   mean    (X+Y) =         7.93 um
[12/07 21:38:06    363s] Total instances flipped for legalization: 895
[12/07 21:38:06    363s] Summary Report:
[12/07 21:38:06    363s] Instances move: 3345 (out of 11268 movable)
[12/07 21:38:06    363s] Instances flipped: 895
[12/07 21:38:06    363s] Mean displacement: 7.93 um
[12/07 21:38:06    363s] Max displacement: 36.60 um (Instance: ys[2].xs[3].torus_switch_xy/s0/FE_OFC735_e_tx_2__2__0) (1059.8, 1321.4) -> (1025, 1319.6)
[12/07 21:38:06    363s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[12/07 21:38:06    363s] Total instances moved : 3345
[12/07 21:38:06    363s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.961, REAL:2.975, MEM:2746.0M, EPOCH TIME: 1733625486.797799
[12/07 21:38:06    363s] Total net bbox length = 9.525e+05 (4.154e+05 5.371e+05) (ext = 1.785e+04)
[12/07 21:38:06    363s] Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 2746.0MB
[12/07 21:38:06    363s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:03.0, mem=2746.0MB) @(0:06:01 - 0:06:04).
[12/07 21:38:06    363s] *** Finished refinePlace (0:06:04 mem=2746.0M) ***
[12/07 21:38:06    363s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3529754.9
[12/07 21:38:06    363s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.997, REAL:3.012, MEM:2746.0M, EPOCH TIME: 1733625486.800900
[12/07 21:38:06    363s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2746.0M, EPOCH TIME: 1733625486.800935
[12/07 21:38:06    363s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:13167).
[12/07 21:38:06    363s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:06    363s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:06    363s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:06    363s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.042, REAL:0.042, MEM:2728.0M, EPOCH TIME: 1733625486.842713
[12/07 21:38:06    363s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.137, REAL:3.152, MEM:2728.0M, EPOCH TIME: 1733625486.842787
[12/07 21:38:07    363s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:38:07    363s] #################################################################################
[12/07 21:38:07    363s] # Design Stage: PreRoute
[12/07 21:38:07    363s] # Design Name: torus_bp_D_W32
[12/07 21:38:07    363s] # Design Mode: 90nm
[12/07 21:38:07    363s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:38:07    363s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:38:07    363s] # Signoff Settings: SI Off 
[12/07 21:38:07    363s] #################################################################################
[12/07 21:38:07    364s] Calculate delays in Single mode...
[12/07 21:38:07    364s] Topological Sorting (REAL = 0:00:00.0, MEM = 2710.2M, InitMEM = 2710.2M)
[12/07 21:38:07    364s] Start delay calculation (fullDC) (1 T). (MEM=2710.2)
[12/07 21:38:07    364s] End AAE Lib Interpolated Model. (MEM=2720 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:38:09    365s] Total number of fetched objects 12148
[12/07 21:38:09    366s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:38:09    366s] End delay calculation. (MEM=2762.68 CPU=0:00:01.4 REAL=0:00:02.0)
[12/07 21:38:09    366s] End delay calculation (fullDC). (MEM=2762.68 CPU=0:00:01.8 REAL=0:00:02.0)
[12/07 21:38:09    366s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 2762.7M) ***
[12/07 21:38:09    366s] eGR doReRoute: optGuide
[12/07 21:38:09    366s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2762.7M, EPOCH TIME: 1733625489.792141
[12/07 21:38:09    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:09    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:09    366s] All LLGs are deleted
[12/07 21:38:09    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:09    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:09    366s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2762.7M, EPOCH TIME: 1733625489.792213
[12/07 21:38:09    366s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2732.2M, EPOCH TIME: 1733625489.792474
[12/07 21:38:09    366s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2687.2M, EPOCH TIME: 1733625489.792987
[12/07 21:38:09    366s] {MMLU 124 2630 12064}
[12/07 21:38:09    366s] ### Creating LA Mngr. totSessionCpu=0:06:07 mem=2687.2M
[12/07 21:38:09    366s] ### Creating LA Mngr, finished. totSessionCpu=0:06:07 mem=2687.2M
[12/07 21:38:09    366s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2687.24 MB )
[12/07 21:38:09    366s] (I)      ==================== Layers =====================
[12/07 21:38:09    366s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:38:09    366s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:38:09    366s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:38:09    366s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:38:09    366s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:38:09    366s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:38:09    366s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:38:09    366s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:38:09    366s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:38:09    366s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:38:09    366s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:38:09    366s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:38:09    366s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:38:09    366s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:38:09    366s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:38:09    366s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:38:09    366s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:38:09    366s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:38:09    366s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:38:09    366s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:38:09    366s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:38:09    366s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:38:09    366s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:38:09    366s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:38:09    366s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:38:09    366s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:38:09    366s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:38:09    366s] (I)      Started Import and model ( Curr Mem: 2687.24 MB )
[12/07 21:38:09    366s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:09    366s] (I)      == Non-default Options ==
[12/07 21:38:09    366s] (I)      Maximum routing layer                              : 10
[12/07 21:38:09    366s] (I)      Number of threads                                  : 1
[12/07 21:38:09    366s] (I)      Method to set GCell size                           : row
[12/07 21:38:09    366s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:38:09    366s] (I)      Use row-based GCell size
[12/07 21:38:09    366s] (I)      Use row-based GCell align
[12/07 21:38:09    366s] (I)      layer 0 area = 168000
[12/07 21:38:09    366s] (I)      layer 1 area = 208000
[12/07 21:38:09    366s] (I)      layer 2 area = 208000
[12/07 21:38:09    366s] (I)      layer 3 area = 208000
[12/07 21:38:09    366s] (I)      layer 4 area = 208000
[12/07 21:38:09    366s] (I)      layer 5 area = 208000
[12/07 21:38:09    366s] (I)      layer 6 area = 208000
[12/07 21:38:09    366s] (I)      layer 7 area = 2259999
[12/07 21:38:09    366s] (I)      layer 8 area = 2259999
[12/07 21:38:09    366s] (I)      layer 9 area = 0
[12/07 21:38:09    366s] (I)      GCell unit size   : 3600
[12/07 21:38:09    366s] (I)      GCell multiplier  : 1
[12/07 21:38:09    366s] (I)      GCell row height  : 3600
[12/07 21:38:09    366s] (I)      Actual row height : 3600
[12/07 21:38:09    366s] (I)      GCell align ref   : 4000 4000
[12/07 21:38:09    366s] [NR-eGR] Track table information for default rule: 
[12/07 21:38:09    366s] [NR-eGR] M1 has single uniform track structure
[12/07 21:38:09    366s] [NR-eGR] M2 has single uniform track structure
[12/07 21:38:09    366s] [NR-eGR] M3 has single uniform track structure
[12/07 21:38:09    366s] [NR-eGR] M4 has single uniform track structure
[12/07 21:38:09    366s] [NR-eGR] M5 has single uniform track structure
[12/07 21:38:09    366s] [NR-eGR] M6 has single uniform track structure
[12/07 21:38:09    366s] [NR-eGR] M7 has single uniform track structure
[12/07 21:38:09    366s] [NR-eGR] M8 has single uniform track structure
[12/07 21:38:09    366s] [NR-eGR] M9 has single uniform track structure
[12/07 21:38:09    366s] [NR-eGR] AP has single uniform track structure
[12/07 21:38:09    366s] (I)      ================= Default via =================
[12/07 21:38:09    366s] (I)      +---+--------------------+--------------------+
[12/07 21:38:09    366s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/07 21:38:09    366s] (I)      +---+--------------------+--------------------+
[12/07 21:38:09    366s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/07 21:38:09    366s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/07 21:38:09    366s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/07 21:38:09    366s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/07 21:38:09    366s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/07 21:38:09    366s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/07 21:38:09    366s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/07 21:38:09    366s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/07 21:38:09    366s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/07 21:38:09    366s] (I)      +---+--------------------+--------------------+
[12/07 21:38:09    366s] (I)      2506 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:38:10    366s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:38:10    366s] [NR-eGR] Read 0 clock shapes
[12/07 21:38:10    366s] [NR-eGR] Read 0 other shapes
[12/07 21:38:10    366s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:38:10    366s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:38:10    366s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:38:10    366s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:38:10    366s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:38:10    366s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:38:10    366s] [NR-eGR] #Other Blockages    : 0
[12/07 21:38:10    366s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:38:10    366s] [NR-eGR] Num Prerouted Nets = 123  Num Prerouted Wires = 8527
[12/07 21:38:10    366s] [NR-eGR] Read 12046 nets ( ignored 123 )
[12/07 21:38:10    366s] (I)      early_global_route_priority property id does not exist.
[12/07 21:38:10    366s] (I)      Read Num Blocks=2103780  Num Prerouted Wires=8527  Num CS=0
[12/07 21:38:10    366s] (I)      Layer 1 (V) : #blockages 501136 : #preroutes 3821
[12/07 21:38:10    366s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 4095
[12/07 21:38:10    367s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 595
[12/07 21:38:10    367s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 6
[12/07 21:38:10    367s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 7
[12/07 21:38:10    367s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 3
[12/07 21:38:10    367s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:38:10    367s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:38:10    367s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:38:10    367s] (I)      Number of ignored nets                =    123
[12/07 21:38:10    367s] (I)      Number of connected nets              =      0
[12/07 21:38:10    367s] (I)      Number of fixed nets                  =    123.  Ignored: Yes
[12/07 21:38:10    367s] (I)      Number of clock nets                  =    123.  Ignored: No
[12/07 21:38:10    367s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:38:10    367s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:38:10    367s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:38:10    367s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:38:10    367s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:38:10    367s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:38:10    367s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:38:10    367s] (I)      Ndr track 0 does not exist
[12/07 21:38:10    367s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:38:10    367s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:38:10    367s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:38:10    367s] (I)      Site width          :   400  (dbu)
[12/07 21:38:10    367s] (I)      Row height          :  3600  (dbu)
[12/07 21:38:10    367s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:38:10    367s] (I)      GCell width         :  3600  (dbu)
[12/07 21:38:10    367s] (I)      GCell height        :  3600  (dbu)
[12/07 21:38:10    367s] (I)      Grid                :   834   834    10
[12/07 21:38:10    367s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:38:10    367s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:38:10    367s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:38:10    367s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:38:10    367s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:38:10    367s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:38:10    367s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:38:10    367s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:38:10    367s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:38:10    367s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:38:10    367s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:38:10    367s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:38:10    367s] (I)      --------------------------------------------------------
[12/07 21:38:10    367s] 
[12/07 21:38:10    367s] [NR-eGR] ============ Routing rule table ============
[12/07 21:38:10    367s] [NR-eGR] Rule id: 0  Nets: 11923
[12/07 21:38:10    367s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:38:10    367s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:38:10    367s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:38:10    367s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:38:10    367s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:38:10    367s] [NR-eGR] ========================================
[12/07 21:38:10    367s] [NR-eGR] 
[12/07 21:38:10    367s] (I)      =============== Blocked Tracks ===============
[12/07 21:38:10    367s] (I)      +-------+---------+----------+---------------+
[12/07 21:38:10    367s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:38:10    367s] (I)      +-------+---------+----------+---------------+
[12/07 21:38:10    367s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:38:10    367s] (I)      |     2 | 6255000 |  1877438 |        30.01% |
[12/07 21:38:10    367s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 21:38:10    367s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:38:10    367s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 21:38:10    367s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 21:38:10    367s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:38:10    367s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:38:10    367s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:38:10    367s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:38:10    367s] (I)      +-------+---------+----------+---------------+
[12/07 21:38:10    367s] (I)      Finished Import and model ( CPU: 0.80 sec, Real: 0.80 sec, Curr Mem: 2809.18 MB )
[12/07 21:38:10    367s] (I)      Reset routing kernel
[12/07 21:38:10    367s] (I)      Started Global Routing ( Curr Mem: 2809.18 MB )
[12/07 21:38:10    367s] (I)      totalPins=34645  totalGlobalPin=33041 (95.37%)
[12/07 21:38:10    367s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 21:38:10    367s] [NR-eGR] Layer group 1: route 1528 net(s) in layer range [7, 8]
[12/07 21:38:10    367s] (I)      
[12/07 21:38:10    367s] (I)      ============  Phase 1a Route ============
[12/07 21:38:10    367s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:38:10    367s] (I)      Usage: 201158 = (10798 H, 190360 V) = (0.17% H, 12.17% V) = (1.944e+04um H, 3.426e+05um V)
[12/07 21:38:10    367s] (I)      
[12/07 21:38:10    367s] (I)      ============  Phase 1b Route ============
[12/07 21:38:10    367s] (I)      Usage: 201158 = (10798 H, 190360 V) = (0.17% H, 12.17% V) = (1.944e+04um H, 3.426e+05um V)
[12/07 21:38:10    367s] (I)      Overflow of layer group 1: 0.00% H + 0.30% V. EstWL: 3.620844e+05um
[12/07 21:38:10    367s] (I)      
[12/07 21:38:10    367s] (I)      ============  Phase 1c Route ============
[12/07 21:38:10    367s] (I)      Level2 Grid: 167 x 167
[12/07 21:38:10    367s] (I)      Usage: 201242 = (10880 H, 190362 V) = (0.17% H, 12.17% V) = (1.958e+04um H, 3.427e+05um V)
[12/07 21:38:10    367s] (I)      
[12/07 21:38:10    367s] (I)      ============  Phase 1d Route ============
[12/07 21:38:10    367s] (I)      Usage: 201242 = (10880 H, 190362 V) = (0.17% H, 12.17% V) = (1.958e+04um H, 3.427e+05um V)
[12/07 21:38:10    367s] (I)      
[12/07 21:38:10    367s] (I)      ============  Phase 1e Route ============
[12/07 21:38:10    367s] (I)      Usage: 201242 = (10880 H, 190362 V) = (0.17% H, 12.17% V) = (1.958e+04um H, 3.427e+05um V)
[12/07 21:38:10    367s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 3.622356e+05um
[12/07 21:38:10    367s] (I)      
[12/07 21:38:10    367s] (I)      ============  Phase 1l Route ============
[12/07 21:38:10    367s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/07 21:38:10    367s] [NR-eGR] Layer group 2: route 978 net(s) in layer range [6, 7]
[12/07 21:38:10    367s] (I)      
[12/07 21:38:10    367s] (I)      ============  Phase 1a Route ============
[12/07 21:38:10    367s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[12/07 21:38:10    367s] (I)      Usage: 330917 = (134127 H, 196790 V) = (2.14% H, 4.91% V) = (2.414e+05um H, 3.542e+05um V)
[12/07 21:38:10    367s] (I)      
[12/07 21:38:10    367s] (I)      ============  Phase 1b Route ============
[12/07 21:38:10    367s] (I)      Usage: 330917 = (134127 H, 196790 V) = (2.14% H, 4.91% V) = (2.414e+05um H, 3.542e+05um V)
[12/07 21:38:10    367s] (I)      Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.956506e+05um
[12/07 21:38:10    367s] (I)      
[12/07 21:38:10    367s] (I)      ============  Phase 1c Route ============
[12/07 21:38:10    367s] (I)      Level2 Grid: 167 x 167
[12/07 21:38:10    367s] (I)      Usage: 330918 = (134128 H, 196790 V) = (2.14% H, 4.91% V) = (2.414e+05um H, 3.542e+05um V)
[12/07 21:38:10    367s] (I)      
[12/07 21:38:10    367s] (I)      ============  Phase 1d Route ============
[12/07 21:38:10    367s] (I)      Usage: 330932 = (134130 H, 196802 V) = (2.14% H, 4.91% V) = (2.414e+05um H, 3.542e+05um V)
[12/07 21:38:10    367s] (I)      
[12/07 21:38:10    367s] (I)      ============  Phase 1e Route ============
[12/07 21:38:10    367s] (I)      Usage: 330932 = (134130 H, 196802 V) = (2.14% H, 4.91% V) = (2.414e+05um H, 3.542e+05um V)
[12/07 21:38:10    367s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.956776e+05um
[12/07 21:38:10    367s] (I)      
[12/07 21:38:10    367s] (I)      ============  Phase 1l Route ============
[12/07 21:38:11    367s] (I)      total 2D Cap : 34341548 = (17412463 H, 16929085 V)
[12/07 21:38:11    367s] [NR-eGR] Layer group 3: route 9417 net(s) in layer range [2, 10]
[12/07 21:38:11    367s] (I)      
[12/07 21:38:11    367s] (I)      ============  Phase 1a Route ============
[12/07 21:38:11    367s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:38:11    367s] (I)      Usage: 520560 = (226201 H, 294359 V) = (1.30% H, 1.74% V) = (4.072e+05um H, 5.298e+05um V)
[12/07 21:38:11    367s] (I)      
[12/07 21:38:11    367s] (I)      ============  Phase 1b Route ============
[12/07 21:38:11    367s] (I)      Usage: 520560 = (226201 H, 294359 V) = (1.30% H, 1.74% V) = (4.072e+05um H, 5.298e+05um V)
[12/07 21:38:11    367s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.370080e+05um
[12/07 21:38:11    367s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:38:11    367s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:38:11    367s] (I)      
[12/07 21:38:11    367s] (I)      ============  Phase 1c Route ============
[12/07 21:38:11    367s] (I)      Level2 Grid: 167 x 167
[12/07 21:38:11    367s] (I)      Usage: 520560 = (226201 H, 294359 V) = (1.30% H, 1.74% V) = (4.072e+05um H, 5.298e+05um V)
[12/07 21:38:11    367s] (I)      
[12/07 21:38:11    367s] (I)      ============  Phase 1d Route ============
[12/07 21:38:11    367s] (I)      Usage: 520560 = (226201 H, 294359 V) = (1.30% H, 1.74% V) = (4.072e+05um H, 5.298e+05um V)
[12/07 21:38:11    367s] (I)      
[12/07 21:38:11    367s] (I)      ============  Phase 1e Route ============
[12/07 21:38:11    367s] (I)      Usage: 520560 = (226201 H, 294359 V) = (1.30% H, 1.74% V) = (4.072e+05um H, 5.298e+05um V)
[12/07 21:38:11    367s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.370080e+05um
[12/07 21:38:11    367s] (I)      
[12/07 21:38:11    367s] (I)      ============  Phase 1l Route ============
[12/07 21:38:11    368s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 21:38:11    368s] (I)      Layer  2:    5557717     81027         1       64800     6187698    ( 1.04%) 
[12/07 21:38:11    368s] (I)      Layer  3:    5717469    105944         3           0     6252498    ( 0.00%) 
[12/07 21:38:11    368s] (I)      Layer  4:    5655432     58057         1           0     6252498    ( 0.00%) 
[12/07 21:38:11    368s] (I)      Layer  5:    4127728      9474        93           0     6252498    ( 0.00%) 
[12/07 21:38:11    368s] (I)      Layer  6:    4332235     13309        26           0     6252498    ( 0.00%) 
[12/07 21:38:11    368s] (I)      Layer  7:    6246667    152022         1           0     6252498    ( 0.00%) 
[12/07 21:38:11    368s] (I)      Layer  8:    1561875    190665       205           0     1563124    ( 0.00%) 
[12/07 21:38:11    368s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/07 21:38:11    368s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 21:38:11    368s] (I)      Total:      34952588    610498       330      204128    40629491    ( 0.50%) 
[12/07 21:38:11    368s] (I)      
[12/07 21:38:11    368s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:38:11    368s] [NR-eGR]                        OverCon            
[12/07 21:38:11    368s] [NR-eGR]                         #Gcell     %Gcell
[12/07 21:38:11    368s] [NR-eGR]        Layer             (1-2)    OverCon
[12/07 21:38:11    368s] [NR-eGR] ----------------------------------------------
[12/07 21:38:11    368s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/07 21:38:11    368s] [NR-eGR]      M2 ( 2)         1( 0.00%)   ( 0.00%) 
[12/07 21:38:11    368s] [NR-eGR]      M3 ( 3)         3( 0.00%)   ( 0.00%) 
[12/07 21:38:11    368s] [NR-eGR]      M4 ( 4)         1( 0.00%)   ( 0.00%) 
[12/07 21:38:11    368s] [NR-eGR]      M5 ( 5)        93( 0.01%)   ( 0.01%) 
[12/07 21:38:11    368s] [NR-eGR]      M6 ( 6)        26( 0.00%)   ( 0.00%) 
[12/07 21:38:11    368s] [NR-eGR]      M7 ( 7)         1( 0.00%)   ( 0.00%) 
[12/07 21:38:11    368s] [NR-eGR]      M8 ( 8)       193( 0.03%)   ( 0.03%) 
[12/07 21:38:11    368s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/07 21:38:11    368s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/07 21:38:11    368s] [NR-eGR] ----------------------------------------------
[12/07 21:38:11    368s] [NR-eGR]        Total       318( 0.01%)   ( 0.01%) 
[12/07 21:38:11    368s] [NR-eGR] 
[12/07 21:38:11    368s] (I)      Finished Global Routing ( CPU: 0.83 sec, Real: 0.84 sec, Curr Mem: 2817.18 MB )
[12/07 21:38:11    368s] (I)      total 2D Cap : 35028598 = (17696835 H, 17331763 V)
[12/07 21:38:11    368s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:38:11    368s] (I)      ============= Track Assignment ============
[12/07 21:38:11    368s] (I)      Started Track Assignment (1T) ( Curr Mem: 2817.18 MB )
[12/07 21:38:11    368s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/07 21:38:11    368s] (I)      Run Multi-thread track assignment
[12/07 21:38:12    368s] (I)      Finished Track Assignment (1T) ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2841.05 MB )
[12/07 21:38:12    368s] (I)      Started Export ( Curr Mem: 2841.05 MB )
[12/07 21:38:12    368s] [NR-eGR]             Length (um)    Vias 
[12/07 21:38:12    368s] [NR-eGR] --------------------------------
[12/07 21:38:12    368s] [NR-eGR]  M1  (1H)            15   38043 
[12/07 21:38:12    368s] [NR-eGR]  M2  (2V)        112061   49684 
[12/07 21:38:12    368s] [NR-eGR]  M3  (3H)        157303   12550 
[12/07 21:38:12    368s] [NR-eGR]  M4  (4V)         73526    7065 
[12/07 21:38:12    368s] [NR-eGR]  M5  (5H)          7284    6223 
[12/07 21:38:12    368s] [NR-eGR]  M6  (6V)         16383    6484 
[12/07 21:38:12    368s] [NR-eGR]  M7  (7H)        257621    2885 
[12/07 21:38:12    368s] [NR-eGR]  M8  (8V)        343080       0 
[12/07 21:38:12    368s] [NR-eGR]  M9  (9H)             0       0 
[12/07 21:38:12    368s] [NR-eGR]  AP  (10V)            0       0 
[12/07 21:38:12    368s] [NR-eGR] --------------------------------
[12/07 21:38:12    368s] [NR-eGR]      Total       967274  122934 
[12/07 21:38:12    368s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:38:12    368s] [NR-eGR] Total half perimeter of net bounding box: 952534um
[12/07 21:38:12    368s] [NR-eGR] Total length: 967274um, number of vias: 122934
[12/07 21:38:12    368s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:38:12    368s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/07 21:38:12    368s] [NR-eGR] --------------------------------------------------------------------------
[12/07 21:38:12    368s] (I)      Finished Export ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 2833.26 MB )
[12/07 21:38:12    368s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.37 sec, Real: 2.38 sec, Curr Mem: 2715.26 MB )
[12/07 21:38:12    368s] (I)      ======================================== Runtime Summary ========================================
[12/07 21:38:12    368s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 21:38:12    368s] (I)      -------------------------------------------------------------------------------------------------
[12/07 21:38:12    368s] (I)       Early Global Route kernel                   100.00%  260.78 sec  263.16 sec  2.38 sec  2.37 sec 
[12/07 21:38:12    368s] (I)       +-Import and model                           33.68%  260.79 sec  261.59 sec  0.80 sec  0.80 sec 
[12/07 21:38:12    368s] (I)       | +-Create place DB                           1.37%  260.79 sec  260.82 sec  0.03 sec  0.03 sec 
[12/07 21:38:12    368s] (I)       | | +-Import place data                       1.36%  260.79 sec  260.82 sec  0.03 sec  0.03 sec 
[12/07 21:38:12    368s] (I)       | | | +-Read instances and placement          0.44%  260.79 sec  260.80 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | | +-Read nets                             0.92%  260.80 sec  260.82 sec  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)       | +-Create route DB                          29.96%  260.82 sec  261.53 sec  0.71 sec  0.71 sec 
[12/07 21:38:12    368s] (I)       | | +-Import route data (1T)                 29.94%  260.82 sec  261.53 sec  0.71 sec  0.71 sec 
[12/07 21:38:12    368s] (I)       | | | +-Read blockages ( Layer 2-10 )         9.37%  260.82 sec  261.05 sec  0.22 sec  0.22 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Read routing blockages              0.00%  260.82 sec  260.82 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Read instance blockages             0.09%  260.82 sec  260.83 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Read PG blockages                   9.23%  260.83 sec  261.04 sec  0.22 sec  0.22 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Read clock blockages                0.00%  261.04 sec  261.05 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Read other blockages                0.00%  261.05 sec  261.05 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Read halo blockages                 0.03%  261.05 sec  261.05 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Read boundary cut boxes             0.00%  261.05 sec  261.05 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | +-Read blackboxes                       0.00%  261.05 sec  261.05 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | +-Read prerouted                        0.31%  261.05 sec  261.05 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | | +-Read unlegalized nets                 0.08%  261.05 sec  261.06 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | +-Read nets                             0.12%  261.06 sec  261.06 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | +-Set up via pillars                    0.00%  261.06 sec  261.06 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | +-Initialize 3D grid graph              0.81%  261.06 sec  261.08 sec  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)       | | | +-Model blockage capacity              18.98%  261.08 sec  261.53 sec  0.45 sec  0.45 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Initialize 3D capacity             17.97%  261.08 sec  261.51 sec  0.43 sec  0.43 sec 
[12/07 21:38:12    368s] (I)       | +-Read aux data                             0.00%  261.53 sec  261.53 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | +-Others data preparation                   0.10%  261.53 sec  261.53 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | +-Create route kernel                       2.16%  261.53 sec  261.59 sec  0.05 sec  0.05 sec 
[12/07 21:38:12    368s] (I)       +-Global Routing                             35.21%  261.59 sec  262.42 sec  0.84 sec  0.83 sec 
[12/07 21:38:12    368s] (I)       | +-Initialization                            0.35%  261.59 sec  261.60 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | +-Net group 1                               6.12%  261.60 sec  261.74 sec  0.15 sec  0.15 sec 
[12/07 21:38:12    368s] (I)       | | +-Generate topology                       0.01%  261.60 sec  261.60 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1a                                0.88%  261.63 sec  261.65 sec  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)       | | | +-Pattern routing (1T)                  0.51%  261.63 sec  261.64 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.37%  261.64 sec  261.65 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1b                                0.56%  261.65 sec  261.66 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | | +-Monotonic routing (1T)                0.47%  261.65 sec  261.66 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1c                                1.09%  261.66 sec  261.69 sec  0.03 sec  0.03 sec 
[12/07 21:38:12    368s] (I)       | | | +-Two level Routing                     1.08%  261.66 sec  261.69 sec  0.03 sec  0.03 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Two Level Routing (Regular)         0.73%  261.66 sec  261.68 sec  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  261.68 sec  261.69 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1d                                0.34%  261.69 sec  261.69 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | | +-Detoured routing (1T)                 0.34%  261.69 sec  261.69 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1e                                0.08%  261.69 sec  261.70 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | +-Route legalization                    0.00%  261.69 sec  261.69 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1l                                1.93%  261.70 sec  261.74 sec  0.05 sec  0.05 sec 
[12/07 21:38:12    368s] (I)       | | | +-Layer assignment (1T)                 1.93%  261.70 sec  261.74 sec  0.05 sec  0.05 sec 
[12/07 21:38:12    368s] (I)       | +-Net group 2                               7.27%  261.74 sec  261.91 sec  0.17 sec  0.17 sec 
[12/07 21:38:12    368s] (I)       | | +-Generate topology                       0.05%  261.74 sec  261.74 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1a                                1.33%  261.78 sec  261.81 sec  0.03 sec  0.03 sec 
[12/07 21:38:12    368s] (I)       | | | +-Pattern routing (1T)                  0.98%  261.78 sec  261.80 sec  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.34%  261.80 sec  261.81 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1b                                0.69%  261.81 sec  261.82 sec  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)       | | | +-Monotonic routing (1T)                0.60%  261.81 sec  261.82 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1c                                0.73%  261.82 sec  261.84 sec  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)       | | | +-Two level Routing                     0.73%  261.82 sec  261.84 sec  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Two Level Routing (Regular)         0.36%  261.83 sec  261.84 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  261.84 sec  261.84 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1d                                0.87%  261.84 sec  261.86 sec  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)       | | | +-Detoured routing (1T)                 0.87%  261.84 sec  261.86 sec  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1e                                0.13%  261.86 sec  261.87 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | +-Route legalization                    0.04%  261.86 sec  261.86 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Legalize Blockage Violations        0.04%  261.86 sec  261.86 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1l                                2.07%  261.87 sec  261.91 sec  0.05 sec  0.05 sec 
[12/07 21:38:12    368s] (I)       | | | +-Layer assignment (1T)                 2.07%  261.87 sec  261.91 sec  0.05 sec  0.05 sec 
[12/07 21:38:12    368s] (I)       | +-Net group 3                              15.56%  261.91 sec  262.28 sec  0.37 sec  0.37 sec 
[12/07 21:38:12    368s] (I)       | | +-Generate topology                       0.36%  261.91 sec  261.92 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1a                                2.27%  261.99 sec  262.05 sec  0.05 sec  0.05 sec 
[12/07 21:38:12    368s] (I)       | | | +-Pattern routing (1T)                  1.51%  261.99 sec  262.03 sec  0.04 sec  0.04 sec 
[12/07 21:38:12    368s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.44%  262.03 sec  262.04 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | | +-Add via demand to 2D                  0.29%  262.04 sec  262.05 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1b                                0.50%  262.05 sec  262.06 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | | +-Monotonic routing (1T)                0.41%  262.05 sec  262.06 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1c                                0.58%  262.06 sec  262.07 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | | +-Two level Routing                     0.58%  262.06 sec  262.07 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Two Level Routing (Regular)         0.24%  262.06 sec  262.07 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | | | +-Two Level Routing (Strong)          0.14%  262.07 sec  262.07 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1d                                0.40%  262.07 sec  262.08 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | | +-Detoured routing (1T)                 0.40%  262.07 sec  262.08 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1e                                0.08%  262.08 sec  262.08 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | | +-Route legalization                    0.00%  262.08 sec  262.08 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | | +-Phase 1l                                8.43%  262.08 sec  262.28 sec  0.20 sec  0.20 sec 
[12/07 21:38:12    368s] (I)       | | | +-Layer assignment (1T)                 6.21%  262.14 sec  262.28 sec  0.15 sec  0.15 sec 
[12/07 21:38:12    368s] (I)       | +-Clean cong LA                             0.00%  262.28 sec  262.28 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       +-Export 3D cong map                          8.91%  262.42 sec  262.64 sec  0.21 sec  0.21 sec 
[12/07 21:38:12    368s] (I)       | +-Export 2D cong map                        0.79%  262.62 sec  262.64 sec  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)       +-Extract Global 3D Wires                     0.32%  262.65 sec  262.66 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       +-Track Assignment (1T)                      13.71%  262.66 sec  262.99 sec  0.33 sec  0.33 sec 
[12/07 21:38:12    368s] (I)       | +-Initialization                            0.05%  262.66 sec  262.66 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       | +-Track Assignment Kernel                  13.51%  262.66 sec  262.98 sec  0.32 sec  0.32 sec 
[12/07 21:38:12    368s] (I)       | +-Free Memory                               0.00%  262.99 sec  262.99 sec  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)       +-Export                                      6.50%  262.99 sec  263.14 sec  0.15 sec  0.15 sec 
[12/07 21:38:12    368s] (I)       | +-Export DB wires                           2.14%  262.99 sec  263.04 sec  0.05 sec  0.05 sec 
[12/07 21:38:12    368s] (I)       | | +-Export all nets                         1.52%  262.99 sec  263.03 sec  0.04 sec  0.04 sec 
[12/07 21:38:12    368s] (I)       | | +-Set wire vias                           0.42%  263.03 sec  263.04 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | +-Report wirelength                         0.58%  263.04 sec  263.05 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | +-Update net boxes                          0.62%  263.05 sec  263.07 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)       | +-Update timing                             3.13%  263.07 sec  263.14 sec  0.07 sec  0.07 sec 
[12/07 21:38:12    368s] (I)       +-Postprocess design                          0.38%  263.14 sec  263.15 sec  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)      ======================= Summary by functions ========================
[12/07 21:38:12    368s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:38:12    368s] (I)      ---------------------------------------------------------------------
[12/07 21:38:12    368s] (I)        0  Early Global Route kernel           100.00%  2.38 sec  2.37 sec 
[12/07 21:38:12    368s] (I)        1  Global Routing                       35.21%  0.84 sec  0.83 sec 
[12/07 21:38:12    368s] (I)        1  Import and model                     33.68%  0.80 sec  0.80 sec 
[12/07 21:38:12    368s] (I)        1  Track Assignment (1T)                13.71%  0.33 sec  0.33 sec 
[12/07 21:38:12    368s] (I)        1  Export 3D cong map                    8.91%  0.21 sec  0.21 sec 
[12/07 21:38:12    368s] (I)        1  Export                                6.50%  0.15 sec  0.15 sec 
[12/07 21:38:12    368s] (I)        1  Postprocess design                    0.38%  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)        1  Extract Global 3D Wires               0.32%  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)        2  Create route DB                      29.96%  0.71 sec  0.71 sec 
[12/07 21:38:12    368s] (I)        2  Net group 3                          15.56%  0.37 sec  0.37 sec 
[12/07 21:38:12    368s] (I)        2  Track Assignment Kernel              13.51%  0.32 sec  0.32 sec 
[12/07 21:38:12    368s] (I)        2  Net group 2                           7.27%  0.17 sec  0.17 sec 
[12/07 21:38:12    368s] (I)        2  Net group 1                           6.12%  0.15 sec  0.15 sec 
[12/07 21:38:12    368s] (I)        2  Update timing                         3.13%  0.07 sec  0.07 sec 
[12/07 21:38:12    368s] (I)        2  Create route kernel                   2.16%  0.05 sec  0.05 sec 
[12/07 21:38:12    368s] (I)        2  Export DB wires                       2.14%  0.05 sec  0.05 sec 
[12/07 21:38:12    368s] (I)        2  Create place DB                       1.37%  0.03 sec  0.03 sec 
[12/07 21:38:12    368s] (I)        2  Export 2D cong map                    0.79%  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)        2  Update net boxes                      0.62%  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)        2  Report wirelength                     0.58%  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)        2  Initialization                        0.40%  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)        2  Others data preparation               0.10%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        3  Import route data (1T)               29.94%  0.71 sec  0.71 sec 
[12/07 21:38:12    368s] (I)        3  Phase 1l                             12.44%  0.30 sec  0.29 sec 
[12/07 21:38:12    368s] (I)        3  Phase 1a                              4.49%  0.11 sec  0.11 sec 
[12/07 21:38:12    368s] (I)        3  Phase 1c                              2.40%  0.06 sec  0.06 sec 
[12/07 21:38:12    368s] (I)        3  Phase 1b                              1.74%  0.04 sec  0.04 sec 
[12/07 21:38:12    368s] (I)        3  Phase 1d                              1.62%  0.04 sec  0.04 sec 
[12/07 21:38:12    368s] (I)        3  Export all nets                       1.52%  0.04 sec  0.04 sec 
[12/07 21:38:12    368s] (I)        3  Import place data                     1.36%  0.03 sec  0.03 sec 
[12/07 21:38:12    368s] (I)        3  Set wire vias                         0.42%  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)        3  Generate topology                     0.42%  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)        3  Phase 1e                              0.30%  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)        4  Model blockage capacity              18.98%  0.45 sec  0.45 sec 
[12/07 21:38:12    368s] (I)        4  Layer assignment (1T)                10.20%  0.24 sec  0.24 sec 
[12/07 21:38:12    368s] (I)        4  Read blockages ( Layer 2-10 )         9.37%  0.22 sec  0.22 sec 
[12/07 21:38:12    368s] (I)        4  Pattern routing (1T)                  3.00%  0.07 sec  0.07 sec 
[12/07 21:38:12    368s] (I)        4  Two level Routing                     2.39%  0.06 sec  0.06 sec 
[12/07 21:38:12    368s] (I)        4  Detoured routing (1T)                 1.60%  0.04 sec  0.04 sec 
[12/07 21:38:12    368s] (I)        4  Monotonic routing (1T)                1.48%  0.04 sec  0.04 sec 
[12/07 21:38:12    368s] (I)        4  Pattern Routing Avoiding Blockages    1.16%  0.03 sec  0.03 sec 
[12/07 21:38:12    368s] (I)        4  Read nets                             1.04%  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)        4  Initialize 3D grid graph              0.81%  0.02 sec  0.02 sec 
[12/07 21:38:12    368s] (I)        4  Read instances and placement          0.44%  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)        4  Read prerouted                        0.31%  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)        4  Add via demand to 2D                  0.29%  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)        4  Read unlegalized nets                 0.08%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        4  Route legalization                    0.04%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        5  Initialize 3D capacity               17.97%  0.43 sec  0.43 sec 
[12/07 21:38:12    368s] (I)        5  Read PG blockages                     9.23%  0.22 sec  0.22 sec 
[12/07 21:38:12    368s] (I)        5  Two Level Routing (Regular)           1.32%  0.03 sec  0.03 sec 
[12/07 21:38:12    368s] (I)        5  Two Level Routing (Strong)            0.46%  0.01 sec  0.01 sec 
[12/07 21:38:12    368s] (I)        5  Read instance blockages               0.09%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        5  Legalize Blockage Violations          0.04%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:38:12    368s] Extraction called for design 'torus_bp_D_W32' of instances=11391 and nets=12153 using extraction engine 'preRoute' .
[12/07 21:38:12    368s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:38:12    368s] Type 'man IMPEXT-3530' for more detail.
[12/07 21:38:12    368s] PreRoute RC Extraction called for design torus_bp_D_W32.
[12/07 21:38:12    368s] RC Extraction called in multi-corner(1) mode.
[12/07 21:38:12    368s] RCMode: PreRoute
[12/07 21:38:12    368s]       RC Corner Indexes            0   
[12/07 21:38:12    368s] Capacitance Scaling Factor   : 1.00000 
[12/07 21:38:12    368s] Resistance Scaling Factor    : 1.00000 
[12/07 21:38:12    368s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 21:38:12    368s] Clock Res. Scaling Factor    : 1.00000 
[12/07 21:38:12    368s] Shrink Factor                : 1.00000
[12/07 21:38:12    368s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 21:38:12    368s] Using capacitance table file ...
[12/07 21:38:12    368s] 
[12/07 21:38:12    368s] Trim Metal Layers:
[12/07 21:38:12    369s] LayerId::1 widthSet size::4
[12/07 21:38:12    369s] LayerId::2 widthSet size::4
[12/07 21:38:12    369s] LayerId::3 widthSet size::4
[12/07 21:38:12    369s] LayerId::4 widthSet size::4
[12/07 21:38:12    369s] LayerId::5 widthSet size::4
[12/07 21:38:12    369s] LayerId::6 widthSet size::4
[12/07 21:38:12    369s] LayerId::7 widthSet size::4
[12/07 21:38:12    369s] LayerId::8 widthSet size::4
[12/07 21:38:12    369s] LayerId::9 widthSet size::4
[12/07 21:38:12    369s] LayerId::10 widthSet size::2
[12/07 21:38:12    369s] Updating RC grid for preRoute extraction ...
[12/07 21:38:12    369s] eee: pegSigSF::1.070000
[12/07 21:38:12    369s] Initializing multi-corner capacitance tables ... 
[12/07 21:38:12    369s] Initializing multi-corner resistance tables ...
[12/07 21:38:12    369s] eee: l::1 avDens::0.110520 usedTrk::70005.733360 availTrk::633423.496791 sigTrk::70005.733360
[12/07 21:38:12    369s] eee: l::2 avDens::0.042651 usedTrk::6226.689170 availTrk::145990.388228 sigTrk::6226.689170
[12/07 21:38:12    369s] eee: l::3 avDens::0.045995 usedTrk::8779.890387 availTrk::190890.000000 sigTrk::8779.890387
[12/07 21:38:12    369s] eee: l::4 avDens::0.031887 usedTrk::4086.674440 availTrk::128160.000000 sigTrk::4086.674440
[12/07 21:38:12    369s] eee: l::5 avDens::0.002454 usedTrk::1558.161148 availTrk::635040.000000 sigTrk::1558.161148
[12/07 21:38:12    369s] eee: l::6 avDens::0.003250 usedTrk::2063.923648 availTrk::635040.000000 sigTrk::2063.923648
[12/07 21:38:12    369s] eee: l::7 avDens::0.049593 usedTrk::14354.166673 availTrk::289440.000000 sigTrk::14354.166673
[12/07 21:38:12    369s] eee: l::8 avDens::0.282013 usedTrk::19061.244446 availTrk::67590.000000 sigTrk::19061.244446
[12/07 21:38:12    369s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:38:12    369s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:38:12    369s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:38:12    369s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.372555 uaWl=0.367396 uaWlH=0.095595 aWlH=0.632524 lMod=0 pMax=0.810300 pMod=83 wcR=0.693800 newSi=0.181100 wHLS=3.102021 siPrev=0 viaL=0.000000 crit=0.911681 shortMod=4.558403 fMod=0.227920 
[12/07 21:38:12    369s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 2677.258M)
[12/07 21:38:12    369s] Compute RC Scale Done ...
[12/07 21:38:12    369s] OPERPROF: Starting HotSpotCal at level 1, MEM:2696.3M, EPOCH TIME: 1733625492.925657
[12/07 21:38:12    369s] [hotspot] +------------+---------------+---------------+
[12/07 21:38:12    369s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 21:38:12    369s] [hotspot] +------------+---------------+---------------+
[12/07 21:38:12    369s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 21:38:12    369s] [hotspot] +------------+---------------+---------------+
[12/07 21:38:12    369s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:38:12    369s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 21:38:12    369s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.034, REAL:0.034, MEM:2712.3M, EPOCH TIME: 1733625492.960084
[12/07 21:38:12    369s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/07 21:38:12    369s] Begin: GigaOpt Route Type Constraints Refinement
[12/07 21:38:12    369s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:09.7/0:06:12.6 (1.0), mem = 2712.3M
[12/07 21:38:12    369s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3529754.8
[12/07 21:38:12    369s] ### Creating RouteCongInterface, started
[12/07 21:38:13    369s] 
[12/07 21:38:13    369s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/07 21:38:13    369s] 
[12/07 21:38:13    369s] #optDebug: {0, 1.000}
[12/07 21:38:13    369s] ### Creating RouteCongInterface, finished
[12/07 21:38:13    369s] Updated routing constraints on 0 nets.
[12/07 21:38:13    369s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3529754.8
[12/07 21:38:13    369s] Bottom Preferred Layer:
[12/07 21:38:13    369s] +-----------+------------+------------+----------+
[12/07 21:38:13    369s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:38:13    369s] +-----------+------------+------------+----------+
[12/07 21:38:13    369s] | M3 (z=3)  |          0 |        124 | default  |
[12/07 21:38:13    369s] | M7 (z=7)  |        978 |          0 | default  |
[12/07 21:38:13    369s] | M8 (z=8)  |       1528 |          0 | default  |
[12/07 21:38:13    369s] +-----------+------------+------------+----------+
[12/07 21:38:13    369s] Via Pillar Rule:
[12/07 21:38:13    369s]     None
[12/07 21:38:13    369s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:06:09.9/0:06:12.8 (1.0), mem = 2712.3M
[12/07 21:38:13    369s] 
[12/07 21:38:13    369s] =============================================================================================
[12/07 21:38:13    369s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.17-s075_1
[12/07 21:38:13    369s] =============================================================================================
[12/07 21:38:13    369s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:38:13    369s] ---------------------------------------------------------------------------------------------
[12/07 21:38:13    369s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  63.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/07 21:38:13    369s] [ MISC                   ]          0:00:00.1  (  36.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:38:13    369s] ---------------------------------------------------------------------------------------------
[12/07 21:38:13    369s]  CongRefineRouteType #2 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:38:13    369s] ---------------------------------------------------------------------------------------------
[12/07 21:38:13    369s] 
[12/07 21:38:13    369s] End: GigaOpt Route Type Constraints Refinement
[12/07 21:38:13    369s] skip EGR on cluster skew clock nets.
[12/07 21:38:13    369s] OPTC: user 20.0
[12/07 21:38:13    370s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:38:13    370s] #################################################################################
[12/07 21:38:13    370s] # Design Stage: PreRoute
[12/07 21:38:13    370s] # Design Name: torus_bp_D_W32
[12/07 21:38:13    370s] # Design Mode: 90nm
[12/07 21:38:13    370s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:38:13    370s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:38:13    370s] # Signoff Settings: SI Off 
[12/07 21:38:13    370s] #################################################################################
[12/07 21:38:13    370s] Calculate delays in Single mode...
[12/07 21:38:13    370s] Topological Sorting (REAL = 0:00:00.0, MEM = 2710.3M, InitMEM = 2710.3M)
[12/07 21:38:13    370s] Start delay calculation (fullDC) (1 T). (MEM=2710.34)
[12/07 21:38:13    370s] End AAE Lib Interpolated Model. (MEM=2720.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:38:15    372s] Total number of fetched objects 12148
[12/07 21:38:15    372s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:38:15    372s] End delay calculation. (MEM=2738.81 CPU=0:00:01.5 REAL=0:00:01.0)
[12/07 21:38:15    372s] End delay calculation (fullDC). (MEM=2738.81 CPU=0:00:01.8 REAL=0:00:02.0)
[12/07 21:38:15    372s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 2738.8M) ***
[12/07 21:38:15    372s] Begin: GigaOpt postEco DRV Optimization
[12/07 21:38:15    372s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/07 21:38:15    372s] *** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:12.5/0:06:15.4 (1.0), mem = 2738.8M
[12/07 21:38:15    372s] Info: 123 nets with fixed/cover wires excluded.
[12/07 21:38:15    372s] Info: 124 clock nets excluded from IPO operation.
[12/07 21:38:15    372s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.3529754.9
[12/07 21:38:15    372s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/07 21:38:15    372s] ### Creating PhyDesignMc. totSessionCpu=0:06:13 mem=2738.8M
[12/07 21:38:15    372s] OPERPROF: Starting DPlace-Init at level 1, MEM:2738.8M, EPOCH TIME: 1733625495.778576
[12/07 21:38:15    372s] Processing tracks to init pin-track alignment.
[12/07 21:38:15    372s] z: 2, totalTracks: 1
[12/07 21:38:15    372s] z: 4, totalTracks: 1
[12/07 21:38:15    372s] z: 6, totalTracks: 1
[12/07 21:38:15    372s] z: 8, totalTracks: 1
[12/07 21:38:15    372s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:38:15    372s] All LLGs are deleted
[12/07 21:38:15    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:15    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:15    372s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2738.8M, EPOCH TIME: 1733625495.789674
[12/07 21:38:15    372s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2738.8M, EPOCH TIME: 1733625495.789947
[12/07 21:38:15    372s] # Building torus_bp_D_W32 llgBox search-tree.
[12/07 21:38:15    372s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:38:15    372s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2738.8M, EPOCH TIME: 1733625495.792715
[12/07 21:38:15    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:15    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:15    372s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2738.8M, EPOCH TIME: 1733625495.793288
[12/07 21:38:15    372s] Max number of tech site patterns supported in site array is 256.
[12/07 21:38:15    372s] Core basic site is core
[12/07 21:38:15    372s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:38:15    372s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2738.8M, EPOCH TIME: 1733625495.807670
[12/07 21:38:15    372s] After signature check, allow fast init is true, keep pre-filter is true.
[12/07 21:38:15    372s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:38:15    372s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.161, REAL:0.161, MEM:2738.8M, EPOCH TIME: 1733625495.969019
[12/07 21:38:15    372s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:38:15    372s] SiteArray: use 31,911,936 bytes
[12/07 21:38:15    372s] SiteArray: current memory after site array memory allocation 2769.2M
[12/07 21:38:15    372s] SiteArray: FP blocked sites are writable
[12/07 21:38:16    372s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:38:16    372s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2769.2M, EPOCH TIME: 1733625496.033979
[12/07 21:38:17    374s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.575, REAL:1.578, MEM:2769.2M, EPOCH TIME: 1733625497.612111
[12/07 21:38:17    374s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:38:17    374s] Atter site array init, number of instance map data is 0.
[12/07 21:38:17    374s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.871, REAL:1.875, MEM:2769.2M, EPOCH TIME: 1733625497.668314
[12/07 21:38:17    374s] 
[12/07 21:38:17    374s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:38:17    374s] 
[12/07 21:38:17    374s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:38:17    374s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.914, REAL:1.919, MEM:2769.2M, EPOCH TIME: 1733625497.711450
[12/07 21:38:17    374s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2769.2M, EPOCH TIME: 1733625497.711516
[12/07 21:38:17    374s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2785.2M, EPOCH TIME: 1733625497.712283
[12/07 21:38:17    374s] [CPU] DPlace-Init (cpu=0:00:01.9, real=0:00:02.0, mem=2785.2MB).
[12/07 21:38:17    374s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.940, REAL:1.944, MEM:2785.2M, EPOCH TIME: 1733625497.722960
[12/07 21:38:17    374s] TotalInstCnt at PhyDesignMc Initialization: 11391
[12/07 21:38:17    374s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:15 mem=2785.2M
[12/07 21:38:17    374s] ### Creating RouteCongInterface, started
[12/07 21:38:18    374s] 
[12/07 21:38:18    374s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/07 21:38:18    374s] 
[12/07 21:38:18    374s] #optDebug: {0, 1.000}
[12/07 21:38:18    374s] ### Creating RouteCongInterface, finished
[12/07 21:38:18    374s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/07 21:38:18    374s] ### Creating LA Mngr. totSessionCpu=0:06:15 mem=2785.2M
[12/07 21:38:18    374s] ### Creating LA Mngr, finished. totSessionCpu=0:06:15 mem=2785.2M
[12/07 21:38:18    375s] [GPS-DRV] Optimizer parameters ============================= 
[12/07 21:38:18    375s] [GPS-DRV] maxDensity (design): 0.95
[12/07 21:38:18    375s] [GPS-DRV] maxLocalDensity: 0.98
[12/07 21:38:18    375s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/07 21:38:18    375s] [GPS-DRV] All active and enabled setup views
[12/07 21:38:18    375s] [GPS-DRV]     view_functional_wcl_slow
[12/07 21:38:18    375s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 21:38:18    375s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/07 21:38:18    375s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/07 21:38:18    375s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/07 21:38:18    375s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/07 21:38:18    375s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2804.3M, EPOCH TIME: 1733625498.366122
[12/07 21:38:18    375s] Found 0 hard placement blockage before merging.
[12/07 21:38:18    375s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2804.3M, EPOCH TIME: 1733625498.366382
[12/07 21:38:18    375s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:38:18    375s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/07 21:38:18    375s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:38:18    375s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/07 21:38:18    375s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:38:18    375s] Info: violation cost 34577.636719 (cap = 6.592727, tran = 34570.042969, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 21:38:18    375s] |  1671|  3684|   -24.28|     9|     9|    -0.11|     0|     0|     0|     0|     2.01|     0.00|       0|       0|       0|  5.95%|          |         |
[12/07 21:38:26    382s] Info: violation cost 22079.148438 (cap = 0.000000, tran = 22078.148438, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 21:38:26    382s] |  1518|  2728|    -6.03|     0|     0|     0.00|     0|     0|     0|     0|     2.91|     0.00|    1100|     106|      12|  6.03%| 0:00:08.0|  2852.4M|
[12/07 21:38:33    390s] Info: violation cost 22026.966797 (cap = 0.000000, tran = 22025.966797, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 21:38:33    390s] |  1514|  2720|    -5.53|     0|     0|     0.00|     0|     0|     0|     0|     2.91|     0.00|      30|       6|       0|  6.03%| 0:00:07.0|  2852.4M|
[12/07 21:38:41    398s] Info: violation cost 22026.966797 (cap = 0.000000, tran = 22025.966797, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[12/07 21:38:41    398s] |  1514|  2720|    -5.53|     0|     0|     0.00|     0|     0|     0|     0|     2.91|     0.00|       0|       0|       0|  6.03%| 0:00:08.0|  2852.4M|
[12/07 21:38:41    398s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s] ###############################################################################
[12/07 21:38:41    398s] #
[12/07 21:38:41    398s] #  Large fanout net report:  
[12/07 21:38:41    398s] #     - there are 12 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/07 21:38:41    398s] #     - current density: 6.03
[12/07 21:38:41    398s] #
[12/07 21:38:41    398s] #  List of high fanout nets:
[12/07 21:38:41    398s] #        Net(1):  rst: (fanouts = 160)
[12/07 21:38:41    398s] #        Net(2):  ys[3].xs[3].torus_switch_xy/FE_DBTN31_rst: (fanouts = 113)
[12/07 21:38:41    398s] #        Net(3):  ys[3].xs[1].torus_switch_xy/FE_DBTN29_rst: (fanouts = 113)
[12/07 21:38:41    398s] #        Net(4):  ys[3].xs[0].torus_switch_xy/FE_DBTN28_rst: (fanouts = 113)
[12/07 21:38:41    398s] #        Net(5):  ys[2].xs[3].torus_switch_xy/FE_DBTN27_rst: (fanouts = 113)
[12/07 21:38:41    398s] #        Net(6):  ys[2].xs[0].torus_switch_xy/FE_DBTN24_rst: (fanouts = 113)
[12/07 21:38:41    398s] #        Net(7):  ys[1].xs[3].torus_switch_xy/FE_DBTN23_rst: (fanouts = 113)
[12/07 21:38:41    398s] #        Net(8):  ys[1].xs[1].torus_switch_xy/FE_DBTN21_rst: (fanouts = 113)
[12/07 21:38:41    398s] #        Net(9):  ys[1].xs[0].torus_switch_xy/FE_DBTN20_rst: (fanouts = 113)
[12/07 21:38:41    398s] #        Net(10):  ys[0].xs[3].torus_switch_xy/FE_DBTN19_rst: (fanouts = 113)
[12/07 21:38:41    398s] #        Net(11):  ys[0].xs[2].torus_switch_xy/FE_DBTN18_rst: (fanouts = 113)
[12/07 21:38:41    398s] #        Net(12):  ys[0].xs[1].torus_switch_xy/FE_DBTN17_rst: (fanouts = 113)
[12/07 21:38:41    398s] #
[12/07 21:38:41    398s] ###############################################################################
[12/07 21:38:41    398s] Bottom Preferred Layer:
[12/07 21:38:41    398s] +-----------+------------+------------+----------+
[12/07 21:38:41    398s] |   Layer   |     DB     |    CLK     |   Rule   |
[12/07 21:38:41    398s] +-----------+------------+------------+----------+
[12/07 21:38:41    398s] | M3 (z=3)  |          0 |        124 | default  |
[12/07 21:38:41    398s] | M7 (z=7)  |        978 |          0 | default  |
[12/07 21:38:41    398s] | M8 (z=8)  |       1528 |          0 | default  |
[12/07 21:38:41    398s] +-----------+------------+------------+----------+
[12/07 21:38:41    398s] Via Pillar Rule:
[12/07 21:38:41    398s]     None
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s] =======================================================================
[12/07 21:38:41    398s]                 Reasons for remaining drv violations
[12/07 21:38:41    398s] =======================================================================
[12/07 21:38:41    398s] *info: Total 1526 net(s) have violations which can't be fixed by DRV optimization.
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s] MultiBuffering failure reasons
[12/07 21:38:41    398s] ------------------------------------------------
[12/07 21:38:41    398s] *info:  1481 net(s): Could not be fixed because the gain is not enough.
[12/07 21:38:41    398s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/07 21:38:41    398s] *info:    44 net(s): Could not be fixed because buffering engine can't find a solution.
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s] *** Finish DRV Fixing (cpu=0:00:23.1 real=0:00:23.0 mem=2853.4M) ***
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s] Deleting 0 temporary hard placement blockage(s).
[12/07 21:38:41    398s] Total-nets :: 13290, Stn-nets :: 9, ratio :: 0.0677201 %, Total-len 967150, Stn-len 1032.59
[12/07 21:38:41    398s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2834.3M, EPOCH TIME: 1733625521.518180
[12/07 21:38:41    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14409).
[12/07 21:38:41    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:41    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:41    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:41    398s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.053, REAL:0.053, MEM:2770.3M, EPOCH TIME: 1733625521.571614
[12/07 21:38:41    398s] TotalInstCnt at PhyDesignMc Destruction: 12633
[12/07 21:38:41    398s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.3529754.9
[12/07 21:38:41    398s] *** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:25.8/0:00:25.8 (1.0), totSession cpu/real = 0:06:38.3/0:06:41.2 (1.0), mem = 2770.3M
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s] =============================================================================================
[12/07 21:38:41    398s]  Step TAT Report : DrvOpt #4 / ccopt_design #1                                  21.17-s075_1
[12/07 21:38:41    398s] =============================================================================================
[12/07 21:38:41    398s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:38:41    398s] ---------------------------------------------------------------------------------------------
[12/07 21:38:41    398s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:38:41    398s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:38:41    398s] [ PlacerInterfaceInit    ]      1   0:00:02.1  (   8.3 % )     0:00:02.1 /  0:00:02.1    1.0
[12/07 21:38:41    398s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/07 21:38:41    398s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:38:41    398s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:38:41    398s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:22.8 /  0:00:22.8    1.0
[12/07 21:38:41    398s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:22.7 /  0:00:22.6    1.0
[12/07 21:38:41    398s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:38:41    398s] [ OptEval                ]      8   0:00:21.5  (  83.1 % )     0:00:21.5 /  0:00:21.4    1.0
[12/07 21:38:41    398s] [ OptCommit              ]      8   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:38:41    398s] [ PostCommitDelayUpdate  ]      5   0:00:00.1  (   0.3 % )     0:00:00.7 /  0:00:00.6    1.0
[12/07 21:38:41    398s] [ IncrDelayCalc          ]     31   0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.6    1.0
[12/07 21:38:41    398s] [ DrvFindVioNets         ]      4   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/07 21:38:41    398s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/07 21:38:41    398s] [ IncrTimingUpdate       ]      5   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:38:41    398s] [ MISC                   ]          0:00:00.5  (   1.8 % )     0:00:00.5 /  0:00:00.4    1.0
[12/07 21:38:41    398s] ---------------------------------------------------------------------------------------------
[12/07 21:38:41    398s]  DrvOpt #4 TOTAL                    0:00:25.8  ( 100.0 % )     0:00:25.8 /  0:00:25.8    1.0
[12/07 21:38:41    398s] ---------------------------------------------------------------------------------------------
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s] End: GigaOpt postEco DRV Optimization
[12/07 21:38:41    398s] **INFO: Flow update: Design timing is met.
[12/07 21:38:41    398s] Running refinePlace -preserveRouting true -hardFence false
[12/07 21:38:41    398s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2770.3M, EPOCH TIME: 1733625521.581238
[12/07 21:38:41    398s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2770.3M, EPOCH TIME: 1733625521.581298
[12/07 21:38:41    398s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2770.3M, EPOCH TIME: 1733625521.581344
[12/07 21:38:41    398s] Processing tracks to init pin-track alignment.
[12/07 21:38:41    398s] z: 2, totalTracks: 1
[12/07 21:38:41    398s] z: 4, totalTracks: 1
[12/07 21:38:41    398s] z: 6, totalTracks: 1
[12/07 21:38:41    398s] z: 8, totalTracks: 1
[12/07 21:38:41    398s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:38:41    398s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:38:41    398s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2770.3M, EPOCH TIME: 1733625521.597664
[12/07 21:38:41    398s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:41    398s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:41    398s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s]  Skipping Bad Lib Cell Checking (CMU) !
[12/07 21:38:41    398s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.075, REAL:0.076, MEM:2770.3M, EPOCH TIME: 1733625521.673419
[12/07 21:38:41    398s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2770.3M, EPOCH TIME: 1733625521.673487
[12/07 21:38:41    398s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2770.3M, EPOCH TIME: 1733625521.673980
[12/07 21:38:41    398s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2770.3MB).
[12/07 21:38:41    398s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.102, REAL:0.103, MEM:2770.3M, EPOCH TIME: 1733625521.684239
[12/07 21:38:41    398s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.103, REAL:0.103, MEM:2770.3M, EPOCH TIME: 1733625521.684266
[12/07 21:38:41    398s] TDRefine: refinePlace mode is spiral
[12/07 21:38:41    398s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3529754.10
[12/07 21:38:41    398s] OPERPROF:   Starting RefinePlace at level 2, MEM:2770.3M, EPOCH TIME: 1733625521.684335
[12/07 21:38:41    398s] *** Starting refinePlace (0:06:38 mem=2770.3M) ***
[12/07 21:38:41    398s] Total net bbox length = 9.532e+05 (4.156e+05 5.376e+05) (ext = 1.785e+04)
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:38:41    398s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:41    398s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s] Starting Small incrNP...
[12/07 21:38:41    398s] User Input Parameters:
[12/07 21:38:41    398s] - Congestion Driven    : Off
[12/07 21:38:41    398s] - Timing Driven        : Off
[12/07 21:38:41    398s] - Area-Violation Based : Off
[12/07 21:38:41    398s] - Start Rollback Level : -5
[12/07 21:38:41    398s] - Legalized            : On
[12/07 21:38:41    398s] - Window Based         : Off
[12/07 21:38:41    398s] - eDen incr mode       : Off
[12/07 21:38:41    398s] - Small incr mode      : On
[12/07 21:38:41    398s] 
[12/07 21:38:41    398s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2770.3M, EPOCH TIME: 1733625521.720282
[12/07 21:38:41    398s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2770.3M, EPOCH TIME: 1733625521.731793
[12/07 21:38:41    398s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.030, REAL:0.030, MEM:2770.3M, EPOCH TIME: 1733625521.761954
[12/07 21:38:41    398s] default core: bins with density > 0.750 =  3.20 % ( 226 / 7056 )
[12/07 21:38:41    398s] Density distribution unevenness ratio = 84.834%
[12/07 21:38:41    398s] Density distribution unevenness ratio (U70) = 6.731%
[12/07 21:38:41    398s] Density distribution unevenness ratio (U80) = 2.964%
[12/07 21:38:41    398s] Density distribution unevenness ratio (U90) = 0.821%
[12/07 21:38:41    398s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.042, REAL:0.042, MEM:2770.3M, EPOCH TIME: 1733625521.762273
[12/07 21:38:41    398s] cost 1.042222, thresh 1.000000
[12/07 21:38:41    398s] OPERPROF:     Starting spMPad at level 3, MEM:2770.3M, EPOCH TIME: 1733625521.762795
[12/07 21:38:41    398s] OPERPROF:       Starting spContextMPad at level 4, MEM:2770.3M, EPOCH TIME: 1733625521.763836
[12/07 21:38:41    398s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2770.3M, EPOCH TIME: 1733625521.763899
[12/07 21:38:41    398s] MP Top (12510): mp=1.050. U=0.060.
[12/07 21:38:41    398s] OPERPROF:     Finished spMPad at level 3, CPU:0.015, REAL:0.015, MEM:2770.3M, EPOCH TIME: 1733625521.777369
[12/07 21:38:41    398s] MPU (12510) 0.060 -> 0.063
[12/07 21:38:41    398s] incrNP th 1.000, 0.100
[12/07 21:38:41    398s] Legalizing MH Cells... 0 / 0 (level 100)
[12/07 21:38:41    398s] No instances found in the vector
[12/07 21:38:41    398s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2770.3M, DRC: 0)
[12/07 21:38:41    398s] 0 (out of 0) MH cells were successfully legalized.
[12/07 21:38:41    398s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.050 maxM=-1 pMaxM=3
[12/07 21:38:41    398s] OPERPROF:     Starting IPInitSPData at level 3, MEM:2770.3M, EPOCH TIME: 1733625521.809229
[12/07 21:38:41    398s] OPERPROF:       Starting spInitNetWt at level 4, MEM:2770.3M, EPOCH TIME: 1733625521.810417
[12/07 21:38:41    398s] no activity file in design. spp won't run.
[12/07 21:38:41    398s] [spp] 0
[12/07 21:38:41    398s] [adp] 0:1:1:3
[12/07 21:38:41    398s] OPERPROF:       Finished spInitNetWt at level 4, CPU:0.004, REAL:0.004, MEM:2770.3M, EPOCH TIME: 1733625521.814160
[12/07 21:38:41    398s] SP #FI/SF FL/PI 123/11582 692/236
[12/07 21:38:41    398s] OPERPROF:     Finished IPInitSPData at level 3, CPU:0.007, REAL:0.007, MEM:2770.3M, EPOCH TIME: 1733625521.816192
[12/07 21:38:41    398s] NP #FI/FS/SF FL/PI: 11705/0/11582 928/236
[12/07 21:38:41    398s] RPlace IncrNP: Rollback Lev = -3
[12/07 21:38:41    398s] OPERPROF:     Starting npPlace at level 3, MEM:2774.4M, EPOCH TIME: 1733625521.856378
[12/07 21:38:44    401s] GP RA stats: MHOnly 0 nrInst 928 nrDH 84 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 84, nrHgtY0Cnt 84
[12/07 21:38:49    406s] OPERPROF:     Finished npPlace at level 3, CPU:7.891, REAL:8.001, MEM:2858.4M, EPOCH TIME: 1733625529.857477
[12/07 21:38:49    406s] OPERPROF:     Starting IPDeleteSPData at level 3, MEM:2858.4M, EPOCH TIME: 1733625529.899304
[12/07 21:38:49    406s] OPERPROF:     Finished IPDeleteSPData at level 3, CPU:0.000, REAL:0.000, MEM:2858.4M, EPOCH TIME: 1733625529.899403
[12/07 21:38:49    406s] 
[12/07 21:38:49    406s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2858.4M, EPOCH TIME: 1733625529.900474
[12/07 21:38:49    406s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2858.4M, EPOCH TIME: 1733625529.912030
[12/07 21:38:49    406s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.030, REAL:0.031, MEM:2858.4M, EPOCH TIME: 1733625529.942600
[12/07 21:38:49    406s] default core: bins with density > 0.750 =  3.23 % ( 228 / 7056 )
[12/07 21:38:49    406s] Density distribution unevenness ratio = 84.873%
[12/07 21:38:49    406s] Density distribution unevenness ratio (U70) = 7.027%
[12/07 21:38:49    406s] Density distribution unevenness ratio (U80) = 3.226%
[12/07 21:38:49    406s] Density distribution unevenness ratio (U90) = 1.091%
[12/07 21:38:49    406s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.042, REAL:0.042, MEM:2858.4M, EPOCH TIME: 1733625529.942859
[12/07 21:38:49    406s] RPlace postIncrNP: Density = 1.042222 -> 1.411111.
[12/07 21:38:49    406s] RPlace postIncrNP Info: Density distribution changes:
[12/07 21:38:49    406s] [1.10+      ] :	 0 (0.00%) -> 6 (0.09%)
[12/07 21:38:49    406s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[12/07 21:38:49    406s] [1.00 - 1.05] :	 5 (0.07%) -> 3 (0.04%)
[12/07 21:38:49    406s] [0.95 - 1.00] :	 64 (0.91%) -> 62 (0.88%)
[12/07 21:38:49    406s] [0.90 - 0.95] :	 33 (0.47%) -> 34 (0.48%)
[12/07 21:38:49    406s] [0.85 - 0.90] :	 52 (0.74%) -> 47 (0.67%)
[12/07 21:38:49    406s] [0.80 - 0.85] :	 45 (0.64%) -> 48 (0.68%)
[12/07 21:38:49    406s] Move report: incrNP moves 925 insts, mean move: 8.45 um, max move: 51.00 um 
[12/07 21:38:49    406s] 	Max move on inst (ys[2].xs[2].msg_txrx[9].south_tx): (1350.00, 1443.80) --> (1315.20, 1427.60)
[12/07 21:38:49    406s] Finished incrNP (cpu=0:00:08.1, real=0:00:08.0, mem=2858.4M)
[12/07 21:38:49    406s] End of Small incrNP (cpu=0:00:08.1, real=0:00:08.0)
[12/07 21:38:49    406s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2858.4M, EPOCH TIME: 1733625529.944481
[12/07 21:38:49    406s] Starting refinePlace ...
[12/07 21:38:49    406s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:49    406s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:50    406s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2858.4M, EPOCH TIME: 1733625530.038196
[12/07 21:38:50    406s] DDP initSite1 nrRow 831 nrJob 831
[12/07 21:38:50    406s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2858.4M, EPOCH TIME: 1733625530.038288
[12/07 21:38:50    406s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.013, REAL:0.014, MEM:2858.4M, EPOCH TIME: 1733625530.051850
[12/07 21:38:50    406s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2858.4M, EPOCH TIME: 1733625530.051888
[12/07 21:38:50    406s] DDP markSite nrRow 831 nrJob 831
[12/07 21:38:50    406s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.019, REAL:0.019, MEM:2858.4M, EPOCH TIME: 1733625530.070868
[12/07 21:38:50    406s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.033, REAL:0.033, MEM:2858.4M, EPOCH TIME: 1733625530.070967
[12/07 21:38:50    406s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:38:50    406s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2858.4M, EPOCH TIME: 1733625530.236695
[12/07 21:38:50    406s] OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2858.4M, EPOCH TIME: 1733625530.236740
[12/07 21:38:50    406s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/07 21:38:50    406s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2858.4M, EPOCH TIME: 1733625530.237674
[12/07 21:38:50    406s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2858.4M, EPOCH TIME: 1733625530.237721
[12/07 21:38:50    406s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.097, REAL:0.097, MEM:2858.4M, EPOCH TIME: 1733625530.334951
[12/07 21:38:50    406s] ** Cut row section cpu time 0:00:00.1.
[12/07 21:38:50    406s]  ** Cut row section real time 0:00:00.0.
[12/07 21:38:50    406s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.098, REAL:0.098, MEM:2858.4M, EPOCH TIME: 1733625530.335645
[12/07 21:38:50    407s]   Spread Effort: high, pre-route mode, useDDP on.
[12/07 21:38:50    407s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=2858.4MB) @(0:06:47 - 0:06:47).
[12/07 21:38:50    407s] Move report: preRPlace moves 229 insts, mean move: 0.33 um, max move: 1.80 um 
[12/07 21:38:50    407s] 	Max move on inst (ys[0].xs[0].torus_switch_xy/dor_bp_inst/FE_OFC4894_dor_n2s): (343.20, 306.20) --> (343.20, 304.40)
[12/07 21:38:50    407s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: BUFFD2
[12/07 21:38:50    407s] wireLenOptFixPriorityInst 3152 inst fixed
[12/07 21:38:50    407s] Placement tweakage begins.
[12/07 21:38:50    407s] wire length = 9.668e+05
[12/07 21:38:50    407s] wire length = 9.655e+05
[12/07 21:38:50    407s] Placement tweakage ends.
[12/07 21:38:50    407s] Move report: tweak moves 499 insts, mean move: 1.93 um, max move: 8.80 um 
[12/07 21:38:50    407s] 	Max move on inst (ys[3].xs[1].torus_switch_xy/FE_OFC31_s_tx_1__2__12): (1007.60, 1469.00) --> (998.80, 1469.00)
[12/07 21:38:50    407s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=2858.4MB) @(0:06:47 - 0:06:47).
[12/07 21:38:50    407s] 
[12/07 21:38:50    407s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/07 21:38:51    407s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:38:51    407s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:38:51    407s] Move report: legalization moves 1997 insts, mean move: 3.65 um, max move: 45.20 um spiral
[12/07 21:38:51    407s] 	Max move on inst (ys[0].xs[2].msg_txrx[32].east_tx): (1295.12, 299.00) --> (1257.12, 291.80)
[12/07 21:38:51    407s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:01.0)
[12/07 21:38:51    407s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/07 21:38:51    407s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=2826.4MB) @(0:06:47 - 0:06:48).
[12/07 21:38:51    407s] Move report: Detail placement moves 2311 insts, mean move: 3.47 um, max move: 45.20 um 
[12/07 21:38:51    407s] 	Max move on inst (ys[0].xs[2].msg_txrx[32].east_tx): (1295.12, 299.00) --> (1257.12, 291.80)
[12/07 21:38:51    407s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 2826.4MB
[12/07 21:38:51    407s] Statistics of distance of Instance movement in refine placement:
[12/07 21:38:51    407s]   maximum (X+Y) =        45.20 um
[12/07 21:38:51    407s]   inst (ys[0].xs[2].msg_txrx[32].east_tx) with max move: (1295.12, 299) -> (1257.12, 291.8)
[12/07 21:38:51    407s]   mean    (X+Y) =         5.03 um
[12/07 21:38:51    407s] Total instances flipped for legalization: 88
[12/07 21:38:51    407s] Summary Report:
[12/07 21:38:51    407s] Instances move: 2848 (out of 12510 movable)
[12/07 21:38:51    407s] Instances flipped: 88
[12/07 21:38:51    407s] Mean displacement: 5.03 um
[12/07 21:38:51    407s] Max displacement: 45.20 um (Instance: ys[0].xs[2].msg_txrx[32].east_tx) (1295.12, 299) -> (1257.12, 291.8)
[12/07 21:38:51    407s] 	Length: 166 sites, height: 2 rows, site name: core, cell type: low_swing_tx
[12/07 21:38:51    407s] Total instances moved : 2848
[12/07 21:38:51    407s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.472, REAL:1.470, MEM:2826.4M, EPOCH TIME: 1733625531.414582
[12/07 21:38:51    407s] Total net bbox length = 9.594e+05 (4.195e+05 5.399e+05) (ext = 1.785e+04)
[12/07 21:38:51    407s] Runtime: CPU: 0:00:09.6 REAL: 0:00:10.0 MEM: 2826.4MB
[12/07 21:38:51    407s] [CPU] RefinePlace/total (cpu=0:00:09.6, real=0:00:10.0, mem=2826.4MB) @(0:06:38 - 0:06:48).
[12/07 21:38:51    407s] *** Finished refinePlace (0:06:48 mem=2826.4M) ***
[12/07 21:38:51    407s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3529754.10
[12/07 21:38:51    407s] OPERPROF:   Finished RefinePlace at level 2, CPU:9.625, REAL:9.734, MEM:2826.4M, EPOCH TIME: 1733625531.418004
[12/07 21:38:51    407s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2826.4M, EPOCH TIME: 1733625531.418038
[12/07 21:38:51    407s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14409).
[12/07 21:38:51    407s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:51    408s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:51    408s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:51    408s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.046, REAL:0.046, MEM:2739.4M, EPOCH TIME: 1733625531.464444
[12/07 21:38:51    408s] OPERPROF: Finished RefinePlace2 at level 1, CPU:9.773, REAL:9.883, MEM:2739.4M, EPOCH TIME: 1733625531.464536
[12/07 21:38:51    408s] **INFO: Flow update: Design timing is met.
[12/07 21:38:51    408s] **INFO: Flow update: Design timing is met.
[12/07 21:38:51    408s] **INFO: Flow update: Design timing is met.
[12/07 21:38:51    408s] #optDebug: fT-D <X 1 0 0 0>
[12/07 21:38:51    408s] Register exp ratio and priority group on 0 nets on 13306 nets : 
[12/07 21:38:51    408s] 
[12/07 21:38:51    408s] Active setup views:
[12/07 21:38:51    408s]  view_functional_wcl_slow
[12/07 21:38:51    408s]   Dominating endpoints: 0
[12/07 21:38:51    408s]   Dominating TNS: -0.000
[12/07 21:38:51    408s] 
[12/07 21:38:51    408s] Extraction called for design 'torus_bp_D_W32' of instances=12633 and nets=13392 using extraction engine 'preRoute' .
[12/07 21:38:51    408s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:38:51    408s] Type 'man IMPEXT-3530' for more detail.
[12/07 21:38:51    408s] PreRoute RC Extraction called for design torus_bp_D_W32.
[12/07 21:38:51    408s] RC Extraction called in multi-corner(1) mode.
[12/07 21:38:51    408s] RCMode: PreRoute
[12/07 21:38:51    408s]       RC Corner Indexes            0   
[12/07 21:38:51    408s] Capacitance Scaling Factor   : 1.00000 
[12/07 21:38:51    408s] Resistance Scaling Factor    : 1.00000 
[12/07 21:38:51    408s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 21:38:51    408s] Clock Res. Scaling Factor    : 1.00000 
[12/07 21:38:51    408s] Shrink Factor                : 1.00000
[12/07 21:38:51    408s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 21:38:51    408s] Using capacitance table file ...
[12/07 21:38:51    408s] RC Grid backup saved.
[12/07 21:38:51    408s] 
[12/07 21:38:51    408s] Trim Metal Layers:
[12/07 21:38:51    408s] LayerId::1 widthSet size::4
[12/07 21:38:51    408s] LayerId::2 widthSet size::4
[12/07 21:38:51    408s] LayerId::3 widthSet size::4
[12/07 21:38:51    408s] LayerId::4 widthSet size::4
[12/07 21:38:51    408s] LayerId::5 widthSet size::4
[12/07 21:38:51    408s] LayerId::6 widthSet size::4
[12/07 21:38:51    408s] LayerId::7 widthSet size::4
[12/07 21:38:51    408s] LayerId::8 widthSet size::4
[12/07 21:38:51    408s] LayerId::9 widthSet size::4
[12/07 21:38:51    408s] LayerId::10 widthSet size::2
[12/07 21:38:51    408s] Skipped RC grid update for preRoute extraction.
[12/07 21:38:51    408s] eee: pegSigSF::1.070000
[12/07 21:38:51    408s] Initializing multi-corner capacitance tables ... 
[12/07 21:38:51    408s] Initializing multi-corner resistance tables ...
[12/07 21:38:51    408s] eee: l::1 avDens::0.110520 usedTrk::70005.733360 availTrk::633423.495310 sigTrk::70005.733360
[12/07 21:38:51    408s] eee: l::2 avDens::0.042651 usedTrk::6226.689170 availTrk::145992.070000 sigTrk::6226.689170
[12/07 21:38:51    408s] eee: l::3 avDens::0.045995 usedTrk::8779.890387 availTrk::190890.000000 sigTrk::8779.890387
[12/07 21:38:51    408s] eee: l::4 avDens::0.031887 usedTrk::4086.674440 availTrk::128160.000000 sigTrk::4086.674440
[12/07 21:38:51    408s] eee: l::5 avDens::0.002454 usedTrk::1558.161148 availTrk::635040.000000 sigTrk::1558.161148
[12/07 21:38:51    408s] eee: l::6 avDens::0.003250 usedTrk::2063.923648 availTrk::635040.000000 sigTrk::2063.923648
[12/07 21:38:51    408s] eee: l::7 avDens::0.049593 usedTrk::14354.166673 availTrk::289440.000000 sigTrk::14354.166673
[12/07 21:38:51    408s] eee: l::8 avDens::0.282013 usedTrk::19061.244446 availTrk::67590.000000 sigTrk::19061.244446
[12/07 21:38:51    408s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:38:51    408s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:38:52    408s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:38:52    408s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.372555 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.810300 pMod=83 wcR=0.693800 newSi=0.181100 wHLS=3.102021 siPrev=0 viaL=0.000000 crit=0.911681 shortMod=4.558403 fMod=0.227920 
[12/07 21:38:52    408s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 2747.723M)
[12/07 21:38:52    408s] Starting delay calculation for Setup views
[12/07 21:38:52    408s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/07 21:38:52    408s] #################################################################################
[12/07 21:38:52    408s] # Design Stage: PreRoute
[12/07 21:38:52    408s] # Design Name: torus_bp_D_W32
[12/07 21:38:52    408s] # Design Mode: 90nm
[12/07 21:38:52    408s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:38:52    408s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:38:52    408s] # Signoff Settings: SI Off 
[12/07 21:38:52    408s] #################################################################################
[12/07 21:38:52    409s] Calculate delays in Single mode...
[12/07 21:38:52    409s] Topological Sorting (REAL = 0:00:00.0, MEM = 2745.8M, InitMEM = 2745.8M)
[12/07 21:38:52    409s] Start delay calculation (fullDC) (1 T). (MEM=2745.75)
[12/07 21:38:52    409s] End AAE Lib Interpolated Model. (MEM=2755.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:38:54    411s] Total number of fetched objects 13390
[12/07 21:38:54    411s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:38:54    411s] End delay calculation. (MEM=2775.77 CPU=0:00:01.6 REAL=0:00:01.0)
[12/07 21:38:54    411s] End delay calculation (fullDC). (MEM=2775.77 CPU=0:00:01.9 REAL=0:00:02.0)
[12/07 21:38:54    411s] *** CDM Built up (cpu=0:00:02.4  real=0:00:02.0  mem= 2775.8M) ***
[12/07 21:38:54    411s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:06:51 mem=2775.8M)
[12/07 21:38:54    411s] OPTC: user 20.0
[12/07 21:38:54    411s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2775.77 MB )
[12/07 21:38:54    411s] (I)      ==================== Layers =====================
[12/07 21:38:54    411s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:38:54    411s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/07 21:38:54    411s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:38:54    411s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/07 21:38:54    411s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/07 21:38:54    411s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/07 21:38:54    411s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/07 21:38:54    411s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/07 21:38:54    411s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/07 21:38:54    411s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/07 21:38:54    411s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/07 21:38:54    411s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/07 21:38:54    411s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/07 21:38:54    411s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/07 21:38:54    411s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/07 21:38:54    411s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/07 21:38:54    411s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/07 21:38:54    411s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/07 21:38:54    411s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/07 21:38:54    411s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/07 21:38:54    411s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/07 21:38:54    411s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/07 21:38:54    411s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/07 21:38:54    411s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:38:54    411s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/07 21:38:54    411s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/07 21:38:54    411s] (I)      +-----+----+---------+---------+--------+-------+
[12/07 21:38:54    411s] (I)      Started Import and model ( Curr Mem: 2775.77 MB )
[12/07 21:38:54    411s] (I)      Default pattern map key = torus_bp_D_W32_default.
[12/07 21:38:54    411s] (I)      == Non-default Options ==
[12/07 21:38:54    411s] (I)      Build term to term wires                           : false
[12/07 21:38:54    411s] (I)      Maximum routing layer                              : 10
[12/07 21:38:54    411s] (I)      Number of threads                                  : 1
[12/07 21:38:54    411s] (I)      Method to set GCell size                           : row
[12/07 21:38:54    411s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/07 21:38:54    411s] (I)      Use row-based GCell size
[12/07 21:38:54    411s] (I)      Use row-based GCell align
[12/07 21:38:54    411s] (I)      layer 0 area = 168000
[12/07 21:38:54    411s] (I)      layer 1 area = 208000
[12/07 21:38:54    411s] (I)      layer 2 area = 208000
[12/07 21:38:54    411s] (I)      layer 3 area = 208000
[12/07 21:38:54    411s] (I)      layer 4 area = 208000
[12/07 21:38:54    411s] (I)      layer 5 area = 208000
[12/07 21:38:54    411s] (I)      layer 6 area = 208000
[12/07 21:38:54    411s] (I)      layer 7 area = 2259999
[12/07 21:38:54    411s] (I)      layer 8 area = 2259999
[12/07 21:38:54    411s] (I)      layer 9 area = 0
[12/07 21:38:54    411s] (I)      GCell unit size   : 3600
[12/07 21:38:54    411s] (I)      GCell multiplier  : 1
[12/07 21:38:54    411s] (I)      GCell row height  : 3600
[12/07 21:38:54    411s] (I)      Actual row height : 3600
[12/07 21:38:54    411s] (I)      GCell align ref   : 4000 4000
[12/07 21:38:54    411s] [NR-eGR] Track table information for default rule: 
[12/07 21:38:54    411s] [NR-eGR] M1 has single uniform track structure
[12/07 21:38:54    411s] [NR-eGR] M2 has single uniform track structure
[12/07 21:38:54    411s] [NR-eGR] M3 has single uniform track structure
[12/07 21:38:54    411s] [NR-eGR] M4 has single uniform track structure
[12/07 21:38:54    411s] [NR-eGR] M5 has single uniform track structure
[12/07 21:38:54    411s] [NR-eGR] M6 has single uniform track structure
[12/07 21:38:54    411s] [NR-eGR] M7 has single uniform track structure
[12/07 21:38:54    411s] [NR-eGR] M8 has single uniform track structure
[12/07 21:38:54    411s] [NR-eGR] M9 has single uniform track structure
[12/07 21:38:54    411s] [NR-eGR] AP has single uniform track structure
[12/07 21:38:54    411s] (I)      ================= Default via =================
[12/07 21:38:54    411s] (I)      +---+--------------------+--------------------+
[12/07 21:38:54    411s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/07 21:38:54    411s] (I)      +---+--------------------+--------------------+
[12/07 21:38:54    411s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/07 21:38:54    411s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/07 21:38:54    411s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/07 21:38:54    411s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/07 21:38:54    411s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/07 21:38:54    411s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/07 21:38:54    411s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/07 21:38:54    411s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/07 21:38:54    411s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/07 21:38:54    411s] (I)      +---+--------------------+--------------------+
[12/07 21:38:54    411s] (I)      2506 nets have been assigned with the same min and max preferred routing layer. We relaxed the assignment.
[12/07 21:38:55    411s] [NR-eGR] Read 2100180 PG shapes
[12/07 21:38:55    411s] [NR-eGR] Read 0 clock shapes
[12/07 21:38:55    411s] [NR-eGR] Read 0 other shapes
[12/07 21:38:55    411s] [NR-eGR] #Routing Blockages  : 0
[12/07 21:38:55    411s] [NR-eGR] #Instance Blockages : 3600
[12/07 21:38:55    411s] [NR-eGR] #PG Blockages       : 2100180
[12/07 21:38:55    411s] [NR-eGR] #Halo Blockages     : 0
[12/07 21:38:55    411s] [NR-eGR] #Boundary Blockages : 0
[12/07 21:38:55    411s] [NR-eGR] #Clock Blockages    : 0
[12/07 21:38:55    411s] [NR-eGR] #Other Blockages    : 0
[12/07 21:38:55    411s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/07 21:38:55    411s] [NR-eGR] Num Prerouted Nets = 123  Num Prerouted Wires = 8527
[12/07 21:38:55    411s] [NR-eGR] Read 13288 nets ( ignored 123 )
[12/07 21:38:55    411s] (I)      early_global_route_priority property id does not exist.
[12/07 21:38:55    411s] (I)      Read Num Blocks=2103780  Num Prerouted Wires=8527  Num CS=0
[12/07 21:38:55    411s] (I)      Layer 1 (V) : #blockages 501136 : #preroutes 3821
[12/07 21:38:55    411s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 4095
[12/07 21:38:55    412s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 595
[12/07 21:38:55    412s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 6
[12/07 21:38:55    412s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 7
[12/07 21:38:55    412s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 3
[12/07 21:38:55    412s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/07 21:38:55    412s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/07 21:38:55    412s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/07 21:38:55    412s] (I)      Number of ignored nets                =    123
[12/07 21:38:55    412s] (I)      Number of connected nets              =      0
[12/07 21:38:55    412s] (I)      Number of fixed nets                  =    123.  Ignored: Yes
[12/07 21:38:55    412s] (I)      Number of clock nets                  =    123.  Ignored: No
[12/07 21:38:55    412s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/07 21:38:55    412s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/07 21:38:55    412s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/07 21:38:55    412s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/07 21:38:55    412s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/07 21:38:55    412s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/07 21:38:55    412s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/07 21:38:55    412s] (I)      Ndr track 0 does not exist
[12/07 21:38:55    412s] (I)      ---------------------Grid Graph Info--------------------
[12/07 21:38:55    412s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/07 21:38:55    412s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/07 21:38:55    412s] (I)      Site width          :   400  (dbu)
[12/07 21:38:55    412s] (I)      Row height          :  3600  (dbu)
[12/07 21:38:55    412s] (I)      GCell row height    :  3600  (dbu)
[12/07 21:38:55    412s] (I)      GCell width         :  3600  (dbu)
[12/07 21:38:55    412s] (I)      GCell height        :  3600  (dbu)
[12/07 21:38:55    412s] (I)      Grid                :   834   834    10
[12/07 21:38:55    412s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/07 21:38:55    412s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/07 21:38:55    412s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/07 21:38:55    412s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/07 21:38:55    412s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/07 21:38:55    412s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/07 21:38:55    412s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/07 21:38:55    412s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/07 21:38:55    412s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/07 21:38:55    412s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/07 21:38:55    412s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/07 21:38:55    412s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/07 21:38:55    412s] (I)      --------------------------------------------------------
[12/07 21:38:55    412s] 
[12/07 21:38:55    412s] [NR-eGR] ============ Routing rule table ============
[12/07 21:38:55    412s] [NR-eGR] Rule id: 0  Nets: 13165
[12/07 21:38:55    412s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/07 21:38:55    412s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/07 21:38:55    412s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/07 21:38:55    412s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:38:55    412s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/07 21:38:55    412s] [NR-eGR] ========================================
[12/07 21:38:55    412s] [NR-eGR] 
[12/07 21:38:55    412s] (I)      =============== Blocked Tracks ===============
[12/07 21:38:55    412s] (I)      +-------+---------+----------+---------------+
[12/07 21:38:55    412s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/07 21:38:55    412s] (I)      +-------+---------+----------+---------------+
[12/07 21:38:55    412s] (I)      |     1 |       0 |        0 |         0.00% |
[12/07 21:38:55    412s] (I)      |     2 | 6255000 |  1878414 |        30.03% |
[12/07 21:38:55    412s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/07 21:38:55    412s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/07 21:38:55    412s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/07 21:38:55    412s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/07 21:38:55    412s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/07 21:38:55    412s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/07 21:38:55    412s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/07 21:38:55    412s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/07 21:38:55    412s] (I)      +-------+---------+----------+---------------+
[12/07 21:38:55    412s] (I)      Finished Import and model ( CPU: 0.78 sec, Real: 0.79 sec, Curr Mem: 2871.45 MB )
[12/07 21:38:55    412s] (I)      Reset routing kernel
[12/07 21:38:55    412s] (I)      Started Global Routing ( Curr Mem: 2871.45 MB )
[12/07 21:38:55    412s] (I)      totalPins=37129  totalGlobalPin=35074 (94.47%)
[12/07 21:38:55    412s] (I)      total 2D Cap : 7817916 = (6254166 H, 1563750 V)
[12/07 21:38:55    412s] [NR-eGR] Layer group 1: route 1528 net(s) in layer range [7, 8]
[12/07 21:38:55    412s] (I)      
[12/07 21:38:55    412s] (I)      ============  Phase 1a Route ============
[12/07 21:38:55    412s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:38:55    412s] (I)      Usage: 201208 = (10882 H, 190326 V) = (0.17% H, 12.17% V) = (1.959e+04um H, 3.426e+05um V)
[12/07 21:38:55    412s] (I)      
[12/07 21:38:55    412s] (I)      ============  Phase 1b Route ============
[12/07 21:38:55    412s] (I)      Usage: 201208 = (10882 H, 190326 V) = (0.17% H, 12.17% V) = (1.959e+04um H, 3.426e+05um V)
[12/07 21:38:55    412s] (I)      Overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 3.621744e+05um
[12/07 21:38:55    412s] (I)      
[12/07 21:38:55    412s] (I)      ============  Phase 1c Route ============
[12/07 21:38:55    412s] (I)      Level2 Grid: 167 x 167
[12/07 21:38:55    412s] (I)      Usage: 201268 = (10942 H, 190326 V) = (0.17% H, 12.17% V) = (1.970e+04um H, 3.426e+05um V)
[12/07 21:38:55    412s] (I)      
[12/07 21:38:55    412s] (I)      ============  Phase 1d Route ============
[12/07 21:38:55    412s] (I)      Usage: 201268 = (10942 H, 190326 V) = (0.17% H, 12.17% V) = (1.970e+04um H, 3.426e+05um V)
[12/07 21:38:55    412s] (I)      
[12/07 21:38:55    412s] (I)      ============  Phase 1e Route ============
[12/07 21:38:55    412s] (I)      Usage: 201268 = (10942 H, 190326 V) = (0.17% H, 12.17% V) = (1.970e+04um H, 3.426e+05um V)
[12/07 21:38:55    412s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.622824e+05um
[12/07 21:38:55    412s] (I)      
[12/07 21:38:55    412s] (I)      ============  Phase 1l Route ============
[12/07 21:38:55    412s] (I)      total 2D Cap : 10261864 = (6254166 H, 4007698 V)
[12/07 21:38:55    412s] [NR-eGR] Layer group 2: route 978 net(s) in layer range [6, 7]
[12/07 21:38:55    412s] (I)      
[12/07 21:38:55    412s] (I)      ============  Phase 1a Route ============
[12/07 21:38:55    412s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 6
[12/07 21:38:55    412s] (I)      Usage: 331076 = (134266 H, 196810 V) = (2.15% H, 4.91% V) = (2.417e+05um H, 3.543e+05um V)
[12/07 21:38:55    412s] (I)      
[12/07 21:38:55    412s] (I)      ============  Phase 1b Route ============
[12/07 21:38:55    412s] (I)      Usage: 331074 = (134266 H, 196808 V) = (2.15% H, 4.91% V) = (2.417e+05um H, 3.543e+05um V)
[12/07 21:38:55    412s] (I)      Overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.959332e+05um
[12/07 21:38:55    412s] (I)      
[12/07 21:38:55    412s] (I)      ============  Phase 1c Route ============
[12/07 21:38:55    412s] (I)      Level2 Grid: 167 x 167
[12/07 21:38:55    412s] (I)      Usage: 331075 = (134267 H, 196808 V) = (2.15% H, 4.91% V) = (2.417e+05um H, 3.543e+05um V)
[12/07 21:38:55    412s] (I)      
[12/07 21:38:55    412s] (I)      ============  Phase 1d Route ============
[12/07 21:38:56    412s] (I)      Usage: 331090 = (134268 H, 196822 V) = (2.15% H, 4.91% V) = (2.417e+05um H, 3.543e+05um V)
[12/07 21:38:56    412s] (I)      
[12/07 21:38:56    412s] (I)      ============  Phase 1e Route ============
[12/07 21:38:56    412s] (I)      Usage: 331090 = (134268 H, 196822 V) = (2.15% H, 4.91% V) = (2.417e+05um H, 3.543e+05um V)
[12/07 21:38:56    412s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.959620e+05um
[12/07 21:38:56    412s] (I)      
[12/07 21:38:56    412s] (I)      ============  Phase 1l Route ============
[12/07 21:38:56    412s] (I)      total 2D Cap : 34341259 = (17412463 H, 16928796 V)
[12/07 21:38:56    412s] [NR-eGR] Layer group 3: route 10659 net(s) in layer range [2, 10]
[12/07 21:38:56    412s] (I)      
[12/07 21:38:56    412s] (I)      ============  Phase 1a Route ============
[12/07 21:38:56    412s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/07 21:38:56    412s] (I)      Usage: 524447 = (228542 H, 295905 V) = (1.31% H, 1.75% V) = (4.114e+05um H, 5.326e+05um V)
[12/07 21:38:56    412s] (I)      
[12/07 21:38:56    412s] (I)      ============  Phase 1b Route ============
[12/07 21:38:56    412s] (I)      Usage: 524448 = (228543 H, 295905 V) = (1.31% H, 1.75% V) = (4.114e+05um H, 5.326e+05um V)
[12/07 21:38:56    412s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.440064e+05um
[12/07 21:38:56    412s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/07 21:38:56    412s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/07 21:38:56    412s] (I)      
[12/07 21:38:56    412s] (I)      ============  Phase 1c Route ============
[12/07 21:38:56    412s] (I)      Level2 Grid: 167 x 167
[12/07 21:38:56    412s] (I)      Usage: 524448 = (228543 H, 295905 V) = (1.31% H, 1.75% V) = (4.114e+05um H, 5.326e+05um V)
[12/07 21:38:56    412s] (I)      
[12/07 21:38:56    412s] (I)      ============  Phase 1d Route ============
[12/07 21:38:56    412s] (I)      Usage: 524448 = (228543 H, 295905 V) = (1.31% H, 1.75% V) = (4.114e+05um H, 5.326e+05um V)
[12/07 21:38:56    412s] (I)      
[12/07 21:38:56    412s] (I)      ============  Phase 1e Route ============
[12/07 21:38:56    412s] (I)      Usage: 524448 = (228543 H, 295905 V) = (1.31% H, 1.75% V) = (4.114e+05um H, 5.326e+05um V)
[12/07 21:38:56    412s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.440064e+05um
[12/07 21:38:56    412s] (I)      
[12/07 21:38:56    412s] (I)      ============  Phase 1l Route ============
[12/07 21:38:56    413s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/07 21:38:56    413s] (I)      Layer  2:    5557406     80366         1       64800     6187698    ( 1.04%) 
[12/07 21:38:56    413s] (I)      Layer  3:    5717469    107936         3           0     6252498    ( 0.00%) 
[12/07 21:38:56    413s] (I)      Layer  4:    5655432     61653         0           0     6252498    ( 0.00%) 
[12/07 21:38:56    413s] (I)      Layer  5:    4127728      9639        94           0     6252498    ( 0.00%) 
[12/07 21:38:56    413s] (I)      Layer  6:    4332235     13578        27           0     6252498    ( 0.00%) 
[12/07 21:38:56    413s] (I)      Layer  7:    6246667    152332         3           0     6252498    ( 0.00%) 
[12/07 21:38:56    413s] (I)      Layer  8:    1561875    190779       163           0     1563124    ( 0.00%) 
[12/07 21:38:56    413s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/07 21:38:56    413s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/07 21:38:56    413s] (I)      Total:      34952277    616283       291      204128    40629491    ( 0.50%) 
[12/07 21:38:56    413s] (I)      
[12/07 21:38:56    413s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/07 21:38:56    413s] [NR-eGR]                        OverCon           OverCon            
[12/07 21:38:56    413s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/07 21:38:56    413s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[12/07 21:38:56    413s] [NR-eGR] ---------------------------------------------------------------
[12/07 21:38:56    413s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:38:56    413s] [NR-eGR]      M2 ( 2)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:38:56    413s] [NR-eGR]      M3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:38:56    413s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:38:56    413s] [NR-eGR]      M5 ( 5)        94( 0.01%)         0( 0.00%)   ( 0.01%) 
[12/07 21:38:56    413s] [NR-eGR]      M6 ( 6)        27( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:38:56    413s] [NR-eGR]      M7 ( 7)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/07 21:38:56    413s] [NR-eGR]      M8 ( 8)       156( 0.02%)         0( 0.00%)   ( 0.02%) 
[12/07 21:38:56    413s] [NR-eGR]      M9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:38:56    413s] [NR-eGR]      AP (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/07 21:38:56    413s] [NR-eGR] ---------------------------------------------------------------
[12/07 21:38:56    413s] [NR-eGR]        Total       281( 0.00%)         1( 0.00%)   ( 0.00%) 
[12/07 21:38:56    413s] [NR-eGR] 
[12/07 21:38:56    413s] (I)      Finished Global Routing ( CPU: 0.84 sec, Real: 0.85 sec, Curr Mem: 2879.45 MB )
[12/07 21:38:56    413s] (I)      total 2D Cap : 35028265 = (17696835 H, 17331430 V)
[12/07 21:38:56    413s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/07 21:38:56    413s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.84 sec, Real: 1.84 sec, Curr Mem: 2879.45 MB )
[12/07 21:38:56    413s] (I)      ======================================== Runtime Summary ========================================
[12/07 21:38:56    413s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/07 21:38:56    413s] (I)      -------------------------------------------------------------------------------------------------
[12/07 21:38:56    413s] (I)       Early Global Route kernel                   100.00%  305.93 sec  307.77 sec  1.84 sec  1.84 sec 
[12/07 21:38:56    413s] (I)       +-Import and model                           42.62%  305.93 sec  306.72 sec  0.79 sec  0.78 sec 
[12/07 21:38:56    413s] (I)       | +-Create place DB                           1.86%  305.93 sec  305.97 sec  0.03 sec  0.03 sec 
[12/07 21:38:56    413s] (I)       | | +-Import place data                       1.85%  305.93 sec  305.97 sec  0.03 sec  0.03 sec 
[12/07 21:38:56    413s] (I)       | | | +-Read instances and placement          0.59%  305.93 sec  305.94 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | | +-Read nets                             1.26%  305.94 sec  305.97 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)       | +-Create route DB                          37.71%  305.97 sec  306.66 sec  0.70 sec  0.69 sec 
[12/07 21:38:56    413s] (I)       | | +-Import route data (1T)                 37.70%  305.97 sec  306.66 sec  0.69 sec  0.69 sec 
[12/07 21:38:56    413s] (I)       | | | +-Read blockages ( Layer 2-10 )        11.00%  305.97 sec  306.17 sec  0.20 sec  0.20 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Read routing blockages              0.00%  305.97 sec  305.97 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Read instance blockages             0.13%  305.97 sec  305.97 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Read PG blockages                  10.81%  305.97 sec  306.17 sec  0.20 sec  0.20 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Read clock blockages                0.00%  306.17 sec  306.17 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Read other blockages                0.00%  306.17 sec  306.17 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Read halo blockages                 0.04%  306.17 sec  306.17 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Read boundary cut boxes             0.00%  306.17 sec  306.17 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | +-Read blackboxes                       0.00%  306.17 sec  306.17 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | +-Read prerouted                        0.42%  306.17 sec  306.18 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | | +-Read unlegalized nets                 0.11%  306.18 sec  306.18 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | +-Read nets                             0.18%  306.18 sec  306.19 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | +-Set up via pillars                    0.00%  306.19 sec  306.19 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | +-Initialize 3D grid graph              1.04%  306.19 sec  306.21 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)       | | | +-Model blockage capacity              24.57%  306.21 sec  306.66 sec  0.45 sec  0.45 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Initialize 3D capacity             23.27%  306.21 sec  306.64 sec  0.43 sec  0.43 sec 
[12/07 21:38:56    413s] (I)       | +-Read aux data                             0.00%  306.66 sec  306.66 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | +-Others data preparation                   0.14%  306.66 sec  306.66 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | +-Create route kernel                       2.81%  306.66 sec  306.72 sec  0.05 sec  0.05 sec 
[12/07 21:38:56    413s] (I)       +-Global Routing                             45.86%  306.72 sec  307.56 sec  0.85 sec  0.84 sec 
[12/07 21:38:56    413s] (I)       | +-Initialization                            0.49%  306.72 sec  306.73 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | +-Net group 1                               7.81%  306.73 sec  306.87 sec  0.14 sec  0.14 sec 
[12/07 21:38:56    413s] (I)       | | +-Generate topology                       0.01%  306.73 sec  306.73 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1a                                1.11%  306.76 sec  306.78 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)       | | | +-Pattern routing (1T)                  0.68%  306.76 sec  306.77 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.43%  306.77 sec  306.78 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1b                                0.78%  306.78 sec  306.79 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | | +-Monotonic routing (1T)                0.67%  306.78 sec  306.79 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1c                                1.28%  306.79 sec  306.81 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)       | | | +-Two level Routing                     1.28%  306.79 sec  306.81 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Two Level Routing (Regular)         0.83%  306.80 sec  306.81 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Two Level Routing (Strong)          0.17%  306.81 sec  306.81 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1d                                0.47%  306.82 sec  306.82 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | | +-Detoured routing (1T)                 0.46%  306.82 sec  306.82 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1e                                0.11%  306.82 sec  306.83 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | +-Route legalization                    0.00%  306.82 sec  306.82 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1l                                2.48%  306.83 sec  306.87 sec  0.05 sec  0.05 sec 
[12/07 21:38:56    413s] (I)       | | | +-Layer assignment (1T)                 2.48%  306.83 sec  306.87 sec  0.05 sec  0.05 sec 
[12/07 21:38:56    413s] (I)       | +-Net group 2                               9.24%  306.87 sec  307.04 sec  0.17 sec  0.17 sec 
[12/07 21:38:56    413s] (I)       | | +-Generate topology                       0.05%  306.87 sec  306.87 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1a                                1.70%  306.90 sec  306.94 sec  0.03 sec  0.03 sec 
[12/07 21:38:56    413s] (I)       | | | +-Pattern routing (1T)                  1.27%  306.90 sec  306.93 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.42%  306.93 sec  306.94 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1b                                0.87%  306.94 sec  306.95 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)       | | | +-Monotonic routing (1T)                0.76%  306.94 sec  306.95 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1c                                0.94%  306.95 sec  306.97 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)       | | | +-Two level Routing                     0.93%  306.95 sec  306.97 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Two Level Routing (Regular)         0.46%  306.96 sec  306.97 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Two Level Routing (Strong)          0.21%  306.97 sec  306.97 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1d                                1.08%  306.97 sec  306.99 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)       | | | +-Detoured routing (1T)                 1.07%  306.97 sec  306.99 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1e                                0.16%  306.99 sec  306.99 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | +-Route legalization                    0.05%  306.99 sec  306.99 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Legalize Blockage Violations        0.05%  306.99 sec  306.99 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1l                                2.69%  306.99 sec  307.04 sec  0.05 sec  0.05 sec 
[12/07 21:38:56    413s] (I)       | | | +-Layer assignment (1T)                 2.68%  306.99 sec  307.04 sec  0.05 sec  0.05 sec 
[12/07 21:38:56    413s] (I)       | +-Net group 3                              20.82%  307.04 sec  307.43 sec  0.38 sec  0.38 sec 
[12/07 21:38:56    413s] (I)       | | +-Generate topology                       0.46%  307.04 sec  307.05 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1a                                3.23%  307.12 sec  307.18 sec  0.06 sec  0.06 sec 
[12/07 21:38:56    413s] (I)       | | | +-Pattern routing (1T)                  2.04%  307.12 sec  307.16 sec  0.04 sec  0.04 sec 
[12/07 21:38:56    413s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.64%  307.16 sec  307.17 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | | +-Add via demand to 2D                  0.53%  307.17 sec  307.18 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1b                                0.67%  307.18 sec  307.19 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | | +-Monotonic routing (1T)                0.56%  307.18 sec  307.19 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1c                                0.75%  307.19 sec  307.21 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | | +-Two level Routing                     0.75%  307.19 sec  307.21 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Two Level Routing (Regular)         0.30%  307.20 sec  307.20 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | | | +-Two Level Routing (Strong)          0.18%  307.20 sec  307.21 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1d                                0.56%  307.21 sec  307.22 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | | +-Detoured routing (1T)                 0.56%  307.21 sec  307.22 sec  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1e                                0.11%  307.22 sec  307.22 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | | +-Route legalization                    0.00%  307.22 sec  307.22 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       | | +-Phase 1l                               11.29%  307.22 sec  307.43 sec  0.21 sec  0.21 sec 
[12/07 21:38:56    413s] (I)       | | | +-Layer assignment (1T)                 8.16%  307.28 sec  307.43 sec  0.15 sec  0.15 sec 
[12/07 21:38:56    413s] (I)       | +-Clean cong LA                             0.00%  307.43 sec  307.43 sec  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)       +-Export 3D cong map                         11.22%  307.56 sec  307.77 sec  0.21 sec  0.21 sec 
[12/07 21:38:56    413s] (I)       | +-Export 2D cong map                        0.99%  307.75 sec  307.77 sec  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)      ======================= Summary by functions ========================
[12/07 21:38:56    413s] (I)       Lv  Step                                      %      Real       CPU 
[12/07 21:38:56    413s] (I)      ---------------------------------------------------------------------
[12/07 21:38:56    413s] (I)        0  Early Global Route kernel           100.00%  1.84 sec  1.84 sec 
[12/07 21:38:56    413s] (I)        1  Global Routing                       45.86%  0.85 sec  0.84 sec 
[12/07 21:38:56    413s] (I)        1  Import and model                     42.62%  0.79 sec  0.78 sec 
[12/07 21:38:56    413s] (I)        1  Export 3D cong map                   11.22%  0.21 sec  0.21 sec 
[12/07 21:38:56    413s] (I)        2  Create route DB                      37.71%  0.70 sec  0.69 sec 
[12/07 21:38:56    413s] (I)        2  Net group 3                          20.82%  0.38 sec  0.38 sec 
[12/07 21:38:56    413s] (I)        2  Net group 2                           9.24%  0.17 sec  0.17 sec 
[12/07 21:38:56    413s] (I)        2  Net group 1                           7.81%  0.14 sec  0.14 sec 
[12/07 21:38:56    413s] (I)        2  Create route kernel                   2.81%  0.05 sec  0.05 sec 
[12/07 21:38:56    413s] (I)        2  Create place DB                       1.86%  0.03 sec  0.03 sec 
[12/07 21:38:56    413s] (I)        2  Export 2D cong map                    0.99%  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)        2  Initialization                        0.49%  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)        2  Others data preparation               0.14%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        3  Import route data (1T)               37.70%  0.69 sec  0.69 sec 
[12/07 21:38:56    413s] (I)        3  Phase 1l                             16.46%  0.30 sec  0.30 sec 
[12/07 21:38:56    413s] (I)        3  Phase 1a                              6.04%  0.11 sec  0.11 sec 
[12/07 21:38:56    413s] (I)        3  Phase 1c                              2.97%  0.05 sec  0.05 sec 
[12/07 21:38:56    413s] (I)        3  Phase 1b                              2.33%  0.04 sec  0.04 sec 
[12/07 21:38:56    413s] (I)        3  Phase 1d                              2.11%  0.04 sec  0.04 sec 
[12/07 21:38:56    413s] (I)        3  Import place data                     1.85%  0.03 sec  0.03 sec 
[12/07 21:38:56    413s] (I)        3  Generate topology                     0.53%  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)        3  Phase 1e                              0.38%  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)        4  Model blockage capacity              24.57%  0.45 sec  0.45 sec 
[12/07 21:38:56    413s] (I)        4  Layer assignment (1T)                13.32%  0.25 sec  0.24 sec 
[12/07 21:38:56    413s] (I)        4  Read blockages ( Layer 2-10 )        11.00%  0.20 sec  0.20 sec 
[12/07 21:38:56    413s] (I)        4  Pattern routing (1T)                  3.98%  0.07 sec  0.07 sec 
[12/07 21:38:56    413s] (I)        4  Two level Routing                     2.96%  0.05 sec  0.05 sec 
[12/07 21:38:56    413s] (I)        4  Detoured routing (1T)                 2.09%  0.04 sec  0.04 sec 
[12/07 21:38:56    413s] (I)        4  Monotonic routing (1T)                1.99%  0.04 sec  0.04 sec 
[12/07 21:38:56    413s] (I)        4  Pattern Routing Avoiding Blockages    1.48%  0.03 sec  0.03 sec 
[12/07 21:38:56    413s] (I)        4  Read nets                             1.44%  0.03 sec  0.03 sec 
[12/07 21:38:56    413s] (I)        4  Initialize 3D grid graph              1.04%  0.02 sec  0.02 sec 
[12/07 21:38:56    413s] (I)        4  Read instances and placement          0.59%  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)        4  Add via demand to 2D                  0.53%  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)        4  Read prerouted                        0.42%  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)        4  Read unlegalized nets                 0.11%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        4  Route legalization                    0.05%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        5  Initialize 3D capacity               23.27%  0.43 sec  0.43 sec 
[12/07 21:38:56    413s] (I)        5  Read PG blockages                    10.81%  0.20 sec  0.20 sec 
[12/07 21:38:56    413s] (I)        5  Two Level Routing (Regular)           1.59%  0.03 sec  0.03 sec 
[12/07 21:38:56    413s] (I)        5  Two Level Routing (Strong)            0.56%  0.01 sec  0.01 sec 
[12/07 21:38:56    413s] (I)        5  Read instance blockages               0.13%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        5  Legalize Blockage Violations          0.05%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/07 21:38:56    413s] OPERPROF: Starting HotSpotCal at level 1, MEM:2879.4M, EPOCH TIME: 1733625536.794420
[12/07 21:38:56    413s] [hotspot] +------------+---------------+---------------+
[12/07 21:38:56    413s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 21:38:56    413s] [hotspot] +------------+---------------+---------------+
[12/07 21:38:56    413s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 21:38:56    413s] [hotspot] +------------+---------------+---------------+
[12/07 21:38:56    413s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:38:56    413s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 21:38:56    413s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.031, MEM:2895.4M, EPOCH TIME: 1733625536.825553
[12/07 21:38:56    413s] [hotspot] Hotspot report including placement blocked areas
[12/07 21:38:56    413s] OPERPROF: Starting HotSpotCal at level 1, MEM:2895.4M, EPOCH TIME: 1733625536.825788
[12/07 21:38:56    413s] [hotspot] +------------+---------------+---------------+
[12/07 21:38:56    413s] [hotspot] |            |   max hotspot | total hotspot |
[12/07 21:38:56    413s] [hotspot] +------------+---------------+---------------+
[12/07 21:38:56    413s] [hotspot] | normalized |          0.00 |          0.00 |
[12/07 21:38:56    413s] [hotspot] +------------+---------------+---------------+
[12/07 21:38:56    413s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:38:56    413s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 21:38:56    413s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.021, REAL:0.021, MEM:2895.4M, EPOCH TIME: 1733625536.846370
[12/07 21:38:56    413s] Reported timing to dir ./timingReports
[12/07 21:38:56    413s] **optDesign ... cpu = 0:02:58, real = 0:02:58, mem = 2424.1M, totSessionCpu=0:06:53 **
[12/07 21:38:56    413s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2759.4M, EPOCH TIME: 1733625536.875483
[12/07 21:38:56    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:56    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:38:56    413s] 
[12/07 21:38:56    413s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:38:56    413s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.072, REAL:0.072, MEM:2759.4M, EPOCH TIME: 1733625536.947894
[12/07 21:38:57    413s] 
[12/07 21:38:57    413s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:38:57    413s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    414s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.908  |  2.908  |  5.174  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6433   |  4544   |  3168   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   1219 (1854)    |   -5.389   |   1219 (2396)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2759.6M, EPOCH TIME: 1733625540.260092
[12/07 21:39:00    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    414s] 
[12/07 21:39:00    414s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:39:00    414s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.075, REAL:0.076, MEM:2759.6M, EPOCH TIME: 1733625540.335687
[12/07 21:39:00    414s] 
[12/07 21:39:00    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:39:00    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    414s] Density: 6.032%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[12/07 21:39:00    414s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2759.6M, EPOCH TIME: 1733625540.417814
[12/07 21:39:00    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    414s] 
[12/07 21:39:00    414s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:39:00    414s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.104, REAL:0.068, MEM:2759.6M, EPOCH TIME: 1733625540.485793
[12/07 21:39:00    414s] 
[12/07 21:39:00    414s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:123).
[12/07 21:39:00    414s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    414s] **optDesign ... cpu = 0:02:59, real = 0:03:02, mem = 2429.9M, totSessionCpu=0:06:55 **
[12/07 21:39:00    414s] 
[12/07 21:39:00    414s] TimeStamp Deleting Cell Server Begin ...
[12/07 21:39:00    414s] Deleting Lib Analyzer.
[12/07 21:39:00    414s] 
[12/07 21:39:00    414s] TimeStamp Deleting Cell Server End ...
[12/07 21:39:00    414s] *** Finished optDesign ***
[12/07 21:39:00    414s] 
[12/07 21:39:00    414s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:20 real=  0:04:23)
[12/07 21:39:00    414s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[12/07 21:39:00    414s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:08.2 real=0:00:08.2)
[12/07 21:39:00    414s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:38.1 real=0:00:38.3)
[12/07 21:39:00    414s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/07 21:39:00    414s] Info: Destroy the CCOpt slew target map.
[12/07 21:39:00    414s] clean pInstBBox. size 0
[12/07 21:39:00    415s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/07 21:39:00    415s] Set place::cacheFPlanSiteMark to 0
[12/07 21:39:00    415s] All LLGs are deleted
[12/07 21:39:00    415s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    415s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    415s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2759.6M, EPOCH TIME: 1733625540.682021
[12/07 21:39:00    415s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2729.2M, EPOCH TIME: 1733625540.682377
[12/07 21:39:00    415s] Info: pop threads available for lower-level modules during optimization.
[12/07 21:39:00    415s] 
[12/07 21:39:00    415s] *** Summary of all messages that are not suppressed in this session:
[12/07 21:39:00    415s] Severity  ID               Count  Summary                                  
[12/07 21:39:00    415s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/07 21:39:00    415s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/07 21:39:00    415s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/07 21:39:00    415s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/07 21:39:00    415s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/07 21:39:00    415s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/07 21:39:00    415s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/07 21:39:00    415s] WARNING   IMPCCOPT-2220        1  CCOpt/PRO cannot construct a Route/RC gr...
[12/07 21:39:00    415s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[12/07 21:39:00    415s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/07 21:39:00    415s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[12/07 21:39:00    415s] WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
[12/07 21:39:00    415s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/07 21:39:00    415s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/07 21:39:00    415s] *** Message Summary: 57 warning(s), 0 error(s)
[12/07 21:39:00    415s] 
[12/07 21:39:00    415s] *** ccopt_design #1 [finish] : cpu/real = 0:04:14.1/0:04:16.9 (1.0), totSession cpu/real = 0:06:55.0/0:07:00.3 (1.0), mem = 2729.2M
[12/07 21:39:00    415s] 
[12/07 21:39:00    415s] =============================================================================================
[12/07 21:39:00    415s]  Final TAT Report : ccopt_design #1                                             21.17-s075_1
[12/07 21:39:00    415s] =============================================================================================
[12/07 21:39:00    415s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/07 21:39:00    415s] ---------------------------------------------------------------------------------------------
[12/07 21:39:00    415s] [ InitOpt                ]      1   0:00:04.6  (   1.8 % )     0:00:12.4 /  0:00:12.4    1.0
[12/07 21:39:00    415s] [ GlobalOpt              ]      1   0:00:02.5  (   1.0 % )     0:00:02.5 /  0:00:02.6    1.0
[12/07 21:39:00    415s] [ DrvOpt                 ]      4   0:01:56.8  (  45.5 % )     0:02:00.9 /  0:02:00.6    1.0
[12/07 21:39:00    415s] [ SimplifyNetlist        ]      1   0:00:02.3  (   0.9 % )     0:00:02.3 /  0:00:02.3    1.0
[12/07 21:39:00    415s] [ AreaOpt                ]      1   0:00:06.5  (   2.5 % )     0:00:07.6 /  0:00:07.6    1.0
[12/07 21:39:00    415s] [ ViewPruning            ]      8   0:00:00.9  (   0.4 % )     0:00:02.0 /  0:00:02.0    1.0
[12/07 21:39:00    415s] [ OptSummaryReport       ]      3   0:00:03.0  (   1.1 % )     0:00:12.3 /  0:00:10.0    0.8
[12/07 21:39:00    415s] [ DrvReport              ]      3   0:00:03.1  (   1.2 % )     0:00:03.1 /  0:00:00.9    0.3
[12/07 21:39:00    415s] [ CongRefineRouteType    ]      2   0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[12/07 21:39:00    415s] [ SlackTraversorInit     ]      4   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/07 21:39:00    415s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:39:00    415s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/07 21:39:00    415s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/07 21:39:00    415s] [ ReportCapViolation     ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:39:00    415s] [ IncrReplace            ]      1   0:00:02.2  (   0.9 % )     0:00:02.2 /  0:00:02.2    1.0
[12/07 21:39:00    415s] [ RefinePlace            ]      4   0:00:15.1  (   5.9 % )     0:00:15.2 /  0:00:15.1    1.0
[12/07 21:39:00    415s] [ CTS                    ]      1   0:00:56.5  (  22.0 % )     0:01:13.5 /  0:01:13.4    1.0
[12/07 21:39:00    415s] [ EarlyGlobalRoute       ]      7   0:00:16.0  (   6.2 % )     0:00:16.0 /  0:00:16.0    1.0
[12/07 21:39:00    415s] [ ExtractRC              ]      5   0:00:01.9  (   0.8 % )     0:00:01.9 /  0:00:01.9    1.0
[12/07 21:39:00    415s] [ TimingUpdate           ]     33   0:00:03.2  (   1.3 % )     0:00:10.3 /  0:00:10.3    1.0
[12/07 21:39:00    415s] [ FullDelayCalc          ]      5   0:00:13.4  (   5.2 % )     0:00:13.4 /  0:00:13.4    1.0
[12/07 21:39:00    415s] [ TimingReport           ]      3   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/07 21:39:00    415s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/07 21:39:00    415s] [ MISC                   ]          0:00:06.5  (   2.5 % )     0:00:06.5 /  0:00:06.5    1.0
[12/07 21:39:00    415s] ---------------------------------------------------------------------------------------------
[12/07 21:39:00    415s]  ccopt_design #1 TOTAL              0:04:16.9  ( 100.0 % )     0:04:16.9 /  0:04:14.1    1.0
[12/07 21:39:00    415s] ---------------------------------------------------------------------------------------------
[12/07 21:39:00    415s] 
[12/07 21:39:00    415s] #% End ccopt_design (date=12/07 21:39:00, total cpu=0:04:14, real=0:04:17, peak res=2585.3M, current mem=2294.1M)
[12/07 21:39:00    415s] <CMD> routeDesign
[12/07 21:39:00    415s] #% Begin routeDesign (date=12/07 21:39:00, mem=2294.1M)
[12/07 21:39:00    415s] ### Time Record (routeDesign) is installed.
[12/07 21:39:00    415s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2294.14 (MB), peak = 2585.34 (MB)
[12/07 21:39:00    415s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/07 21:39:00    415s] #**INFO: setDesignMode -flowEffort standard
[12/07 21:39:00    415s] #**INFO: setDesignMode -powerEffort none
[12/07 21:39:00    415s] **INFO: User settings:
[12/07 21:39:00    415s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/07 21:39:00    415s] setNanoRouteMode -grouteExpTdStdDelay          13.6
[12/07 21:39:00    415s] setExtractRCMode -engine                       preRoute
[12/07 21:39:00    415s] setDelayCalMode -enable_high_fanout            true
[12/07 21:39:00    415s] setDelayCalMode -engine                        aae
[12/07 21:39:00    415s] setDelayCalMode -ignoreNetLoad                 false
[12/07 21:39:00    415s] setDelayCalMode -socv_accuracy_mode            low
[12/07 21:39:00    415s] setSIMode -separate_delta_delay_on_data        true
[12/07 21:39:00    415s] 
[12/07 21:39:00    415s] #rc_corner has no qx tech file defined
[12/07 21:39:00    415s] #No active RC corner or QRC tech file is missing.
[12/07 21:39:00    415s] #**INFO: multi-cut via swapping will be performed after routing.
[12/07 21:39:00    415s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/07 21:39:00    415s] OPERPROF: Starting checkPlace at level 1, MEM:2643.2M, EPOCH TIME: 1733625540.774620
[12/07 21:39:00    415s] Processing tracks to init pin-track alignment.
[12/07 21:39:00    415s] z: 2, totalTracks: 1
[12/07 21:39:00    415s] z: 4, totalTracks: 1
[12/07 21:39:00    415s] z: 6, totalTracks: 1
[12/07 21:39:00    415s] z: 8, totalTracks: 1
[12/07 21:39:00    415s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:39:00    415s] All LLGs are deleted
[12/07 21:39:00    415s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    415s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    415s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2643.2M, EPOCH TIME: 1733625540.786387
[12/07 21:39:00    415s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2643.2M, EPOCH TIME: 1733625540.786736
[12/07 21:39:00    415s] # Building torus_bp_D_W32 llgBox search-tree.
[12/07 21:39:00    415s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:39:00    415s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2643.2M, EPOCH TIME: 1733625540.787175
[12/07 21:39:00    415s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    415s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:00    415s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2643.2M, EPOCH TIME: 1733625540.787750
[12/07 21:39:00    415s] Max number of tech site patterns supported in site array is 256.
[12/07 21:39:00    415s] Core basic site is core
[12/07 21:39:00    415s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2643.2M, EPOCH TIME: 1733625540.788540
[12/07 21:39:00    415s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 21:39:00    415s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/07 21:39:00    415s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.159, REAL:0.160, MEM:2643.2M, EPOCH TIME: 1733625540.948046
[12/07 21:39:00    415s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:39:00    415s] SiteArray: use 31,911,936 bytes
[12/07 21:39:00    415s] SiteArray: current memory after site array memory allocation 2673.6M
[12/07 21:39:00    415s] SiteArray: FP blocked sites are writable
[12/07 21:39:01    415s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:39:01    415s] Atter site array init, number of instance map data is 0.
[12/07 21:39:01    415s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.273, REAL:0.274, MEM:2673.6M, EPOCH TIME: 1733625541.062019
[12/07 21:39:01    415s] 
[12/07 21:39:01    415s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:39:01    415s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.300, REAL:0.301, MEM:2673.6M, EPOCH TIME: 1733625541.088200
[12/07 21:39:01    415s] Begin checking placement ... (start mem=2643.2M, init mem=2673.6M)
[12/07 21:39:01    415s] Begin checking exclusive groups violation ...
[12/07 21:39:01    415s] There are 0 groups to check, max #box is 0, total #box is 0
[12/07 21:39:01    415s] Finished checking exclusive groups violations. Found 0 Vio.
[12/07 21:39:01    415s] 
[12/07 21:39:01    415s] Running CheckPlace using 1 thread in normal mode...
[12/07 21:39:01    415s] 
[12/07 21:39:01    415s] ...checkPlace normal is done!
[12/07 21:39:01    415s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2673.6M, EPOCH TIME: 1733625541.193370
[12/07 21:39:01    415s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.007, REAL:0.007, MEM:2673.6M, EPOCH TIME: 1733625541.200022
[12/07 21:39:01    415s] *info: Placed = 12633          (Fixed = 123)
[12/07 21:39:01    415s] *info: Unplaced = 0           
[12/07 21:39:01    415s] Placement Density:6.03%(134983/2237717)
[12/07 21:39:01    415s] Placement Density (including fixed std cells):6.03%(134983/2237717)
[12/07 21:39:01    415s] All LLGs are deleted
[12/07 21:39:01    415s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:14409).
[12/07 21:39:01    415s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:01    415s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2673.6M, EPOCH TIME: 1733625541.213681
[12/07 21:39:01    415s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2673.6M, EPOCH TIME: 1733625541.214154
[12/07 21:39:01    415s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:01    415s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:39:01    415s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2673.6M)
[12/07 21:39:01    415s] OPERPROF: Finished checkPlace at level 1, CPU:0.441, REAL:0.442, MEM:2673.6M, EPOCH TIME: 1733625541.217048
[12/07 21:39:01    415s] 
[12/07 21:39:01    415s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/07 21:39:01    415s] *** Changed status on (123) nets in Clock.
[12/07 21:39:01    415s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2673.6M) ***
[12/07 21:39:01    415s] #Start route 124 clock and analog nets...
[12/07 21:39:01    415s] % Begin globalDetailRoute (date=12/07 21:39:01, mem=2325.5M)
[12/07 21:39:01    415s] 
[12/07 21:39:01    415s] globalDetailRoute
[12/07 21:39:01    415s] 
[12/07 21:39:01    415s] #Start globalDetailRoute on Sat Dec  7 21:39:01 2024
[12/07 21:39:01    415s] #
[12/07 21:39:01    415s] ### Time Record (globalDetailRoute) is installed.
[12/07 21:39:01    415s] ### Time Record (Pre Callback) is installed.
[12/07 21:39:01    415s] ### Time Record (Pre Callback) is uninstalled.
[12/07 21:39:01    415s] ### Time Record (DB Import) is installed.
[12/07 21:39:01    415s] ### Time Record (Timing Data Generation) is installed.
[12/07 21:39:01    415s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 21:39:01    415s] 
[12/07 21:39:01    415s] Trim Metal Layers:
[12/07 21:39:01    415s] LayerId::1 widthSet size::4
[12/07 21:39:01    415s] LayerId::2 widthSet size::4
[12/07 21:39:01    415s] LayerId::3 widthSet size::4
[12/07 21:39:01    415s] LayerId::4 widthSet size::4
[12/07 21:39:01    415s] LayerId::5 widthSet size::4
[12/07 21:39:01    415s] LayerId::6 widthSet size::4
[12/07 21:39:01    415s] LayerId::7 widthSet size::4
[12/07 21:39:01    415s] LayerId::8 widthSet size::4
[12/07 21:39:01    415s] LayerId::9 widthSet size::4
[12/07 21:39:01    415s] LayerId::10 widthSet size::2
[12/07 21:39:01    415s] Skipped RC grid update for preRoute extraction.
[12/07 21:39:01    415s] eee: pegSigSF::1.070000
[12/07 21:39:01    415s] Initializing multi-corner capacitance tables ... 
[12/07 21:39:01    415s] Initializing multi-corner resistance tables ...
[12/07 21:39:01    415s] eee: l::1 avDens::0.110520 usedTrk::70005.733360 availTrk::633423.495310 sigTrk::70005.733360
[12/07 21:39:01    415s] eee: l::2 avDens::0.042651 usedTrk::6226.689170 availTrk::145992.070000 sigTrk::6226.689170
[12/07 21:39:01    415s] eee: l::3 avDens::0.045995 usedTrk::8779.890387 availTrk::190890.000000 sigTrk::8779.890387
[12/07 21:39:01    415s] eee: l::4 avDens::0.031887 usedTrk::4086.674440 availTrk::128160.000000 sigTrk::4086.674440
[12/07 21:39:01    415s] eee: l::5 avDens::0.002454 usedTrk::1558.161148 availTrk::635040.000000 sigTrk::1558.161148
[12/07 21:39:01    415s] eee: l::6 avDens::0.003250 usedTrk::2063.923648 availTrk::635040.000000 sigTrk::2063.923648
[12/07 21:39:01    415s] eee: l::7 avDens::0.049593 usedTrk::14354.166673 availTrk::289440.000000 sigTrk::14354.166673
[12/07 21:39:01    415s] eee: l::8 avDens::0.282013 usedTrk::19061.244446 availTrk::67590.000000 sigTrk::19061.244446
[12/07 21:39:01    415s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:39:01    415s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:39:01    415s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:39:01    415s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.372555 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.810300 pMod=83 wcR=0.693800 newSi=0.181100 wHLS=3.102021 siPrev=0 viaL=0.000000 crit=0.911681 shortMod=4.558403 fMod=0.227920 
[12/07 21:39:01    415s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/07 21:39:01    416s] ### Net info: total nets: 13392
[12/07 21:39:01    416s] ### Net info: dirty nets: 57
[12/07 21:39:01    416s] ### Net info: marked as disconnected nets: 0
[12/07 21:39:01    416s] #WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1500.00000 1500.00000 ).
[12/07 21:39:01    416s] #WARNING (NRDB-856)   around ( 653.79800 614.98500 ) of NET clk on LAYER M3 is off X minimum feature grid (0.00500).
[12/07 21:39:01    416s] #WARNING (NRDB-856)   around ( 653.79800 614.98500 ) of NET clk on LAYER M2 is off X minimum feature grid (0.00500).
[12/07 21:39:01    416s] #WARNING (NRDB-856)   around ( 653.79800 614.98500 ) of NET clk on LAYER M1 is off X minimum feature grid (0.00500).
[12/07 21:39:01    416s] #num needed restored net=13268
[12/07 21:39:01    416s] #need_extraction net=0 (total=13392)
[12/07 21:39:01    416s] ### Net info: fully routed nets: 124
[12/07 21:39:01    416s] ### Net info: trivial (< 2 pins) nets: 103
[12/07 21:39:01    416s] ### Net info: unrouted nets: 13165
[12/07 21:39:01    416s] ### Net info: re-extraction nets: 0
[12/07 21:39:01    416s] ### Net info: ignored nets: 0
[12/07 21:39:01    416s] ### Net info: skip routing nets: 13268
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:01    416s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[12/07 21:39:01    416s] #To increase the message display limit, refer to the product command reference manual.
[12/07 21:39:01    416s] ### import design signature (12): route=906463660 fixed_route=449072797 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1775058431 dirty_area=0 del_dirty_area=0 cell=1492369961 placement=846784215 pin_access=1849220581 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:39:01    416s] ### Time Record (DB Import) is uninstalled.
[12/07 21:39:01    416s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/07 21:39:01    416s] #RTESIG:78da9592414bc33014c73def533cb21d2a6c33efa549daabb0abca50af23dab42b742934
[12/07 21:39:01    416s] #       e9c16f6f441026b5b1b9be1fbfff3fc95b6f5e0f4760847bd43bcfb53c213c1c4970c18b
[12/07 21:39:01    416s] #       1d0999df119ee2e8e59eadd69bc7a7675d406d3a6f217bebfb6e0bd5873397f61d2a5b9b
[12/07 21:39:01    416s] #       b10be06d08ad6b6ebf69122548c85a176c63872d8cde0ebf10c1f912a328348461fca127
[12/07 21:39:01    416s] #       8cb922e0f3a1654e4b4291235ef3134e44a1aeaa259c287119bec81eff2fdd586a0928f6
[12/07 21:39:01    416s] #       8a7f1dc8eaae37619a549c52cf8e0aff11a97499867429819ddbe6cc20f361889369ae88
[12/07 21:39:01    416s] #       cbc07c30ae32431559ebc6cb5f6401ccf5cece5184c453b7a4a84a33a50236df3d32c945
[12/07 21:39:01    416s] #       26e2737d6e3e0100e027ae
[12/07 21:39:01    416s] #
[12/07 21:39:01    416s] #Skip comparing routing design signature in db-snapshot flow
[12/07 21:39:01    416s] ### Time Record (Data Preparation) is installed.
[12/07 21:39:01    416s] #RTESIG:78da9592c14ac43010863dfb1443760f1576d7cca4499aabe0556551af4bd6a6dd423785
[12/07 21:39:01    416s] #       263df8f6560561a53636d7f9f8bf9fc9acd6aff77b60843bd4dbc0b53c203cec4970c18b
[12/07 21:39:01    416s] #       2d0999df121ec6d1cb1dbb5ead1f9f9e7501956d8383ecd875ed06ca776fcfcd1b94aeb2
[12/07 21:39:01    416s] #       431b21b8181b5fdf7cd3240c48c81a1f5dedfa0d0cc1f5bf10c1f99244516888fdf0434f
[12/07 21:39:01    416s] #       24e68a80cf4b4d4e4ba4c8112ff9894c44a12eaa253251e2327c51faf87fe9c6524b40b1
[12/07 21:39:01    416s] #       53fcf34156b59d8dd3a4e2945a3b2afc8752699386b491c04e4d7d629085d88f9369ae18
[12/07 21:39:01    416s] #       8f8185687d69fb72649d1fce7f910530df79374b1941c0bedacd8b0989a7d641a333cd18
[12/07 21:39:01    416s] #       052ce532c98b27e2737dae3e006a173461
[12/07 21:39:01    416s] #
[12/07 21:39:01    416s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:39:01    416s] ### Time Record (Global Routing) is installed.
[12/07 21:39:01    416s] ### Time Record (Global Routing) is uninstalled.
[12/07 21:39:01    416s] #Total number of trivial nets (e.g. < 2 pins) = 104 (skipped).
[12/07 21:39:01    416s] #Total number of nets with skipped attribute = 13165 (skipped).
[12/07 21:39:01    416s] #Total number of routable nets = 123.
[12/07 21:39:01    416s] #Total number of nets in the design = 13392.
[12/07 21:39:01    416s] #89 routable nets do not have any wires.
[12/07 21:39:01    416s] #34 routable nets have routed wires.
[12/07 21:39:01    416s] #13165 skipped nets have only detail routed wires.
[12/07 21:39:01    416s] #89 nets will be global routed.
[12/07 21:39:01    416s] #89 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:39:01    416s] #34 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:39:01    416s] ### Time Record (Data Preparation) is installed.
[12/07 21:39:01    416s] #Start routing data preparation on Sat Dec  7 21:39:01 2024
[12/07 21:39:01    416s] #
[12/07 21:39:02    416s] #Minimum voltage of a net in the design = 0.000.
[12/07 21:39:02    416s] #Maximum voltage of a net in the design = 1.100.
[12/07 21:39:02    416s] #Voltage range [0.000 - 1.100] has 13390 nets.
[12/07 21:39:02    416s] #Voltage range [0.900 - 1.100] has 1 net.
[12/07 21:39:02    416s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 21:39:02    416s] #Build and mark too close pins for the same net.
[12/07 21:39:02    416s] ### Time Record (Cell Pin Access) is installed.
[12/07 21:39:02    416s] #Rebuild pin access data for design.
[12/07 21:39:02    416s] #Initial pin access analysis.
[12/07 21:39:07    421s] #Detail pin access analysis.
[12/07 21:39:07    421s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 21:39:07    421s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/07 21:39:07    421s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:39:07    421s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:39:07    421s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:39:07    421s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:39:07    421s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:39:07    421s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:39:07    421s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 21:39:07    421s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 21:39:07    421s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/07 21:39:07    421s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/07 21:39:07    421s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/07 21:39:07    421s] #pin_access_rlayer=2(M2)
[12/07 21:39:07    421s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/07 21:39:07    421s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 21:39:07    422s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2333.53 (MB), peak = 2585.34 (MB)
[12/07 21:39:07    422s] #Regenerating Ggrids automatically.
[12/07 21:39:07    422s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/07 21:39:07    422s] #Using automatically generated G-grids.
[12/07 21:39:08    423s] #Done routing data preparation.
[12/07 21:39:08    423s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2337.71 (MB), peak = 2585.34 (MB)
[12/07 21:39:08    423s] #
[12/07 21:39:08    423s] #Finished routing data preparation on Sat Dec  7 21:39:08 2024
[12/07 21:39:08    423s] #
[12/07 21:39:08    423s] #Cpu time = 00:00:07
[12/07 21:39:08    423s] #Elapsed time = 00:00:07
[12/07 21:39:08    423s] #Increased memory = 12.17 (MB)
[12/07 21:39:08    423s] #Total memory = 2337.71 (MB)
[12/07 21:39:08    423s] #Peak memory = 2585.34 (MB)
[12/07 21:39:08    423s] #
[12/07 21:39:08    423s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:39:08    423s] ### Time Record (Global Routing) is installed.
[12/07 21:39:08    423s] #
[12/07 21:39:08    423s] #Start global routing on Sat Dec  7 21:39:08 2024
[12/07 21:39:08    423s] #
[12/07 21:39:08    423s] #
[12/07 21:39:08    423s] #Start global routing initialization on Sat Dec  7 21:39:08 2024
[12/07 21:39:08    423s] #
[12/07 21:39:08    423s] #Number of eco nets is 90
[12/07 21:39:08    423s] #
[12/07 21:39:08    423s] #Start global routing data preparation on Sat Dec  7 21:39:08 2024
[12/07 21:39:08    423s] #
[12/07 21:39:08    423s] ### build_merged_routing_blockage_rect_list starts on Sat Dec  7 21:39:08 2024 with memory = 2338.48 (MB), peak = 2585.34 (MB)
[12/07 21:39:08    423s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:08    423s] #Start routing resource analysis on Sat Dec  7 21:39:08 2024
[12/07 21:39:08    423s] #
[12/07 21:39:08    423s] ### init_is_bin_blocked starts on Sat Dec  7 21:39:08 2024 with memory = 2338.48 (MB), peak = 2585.34 (MB)
[12/07 21:39:08    423s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:08    423s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Dec  7 21:39:08 2024 with memory = 2370.98 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] ### adjust_flow_cap starts on Sat Dec  7 21:39:10 2024 with memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] ### adjust_flow_per_partial_route_obs starts on Sat Dec  7 21:39:10 2024 with memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] ### set_via_blocked starts on Sat Dec  7 21:39:10 2024 with memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] ### copy_flow starts on Sat Dec  7 21:39:10 2024 with memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] #Routing resource analysis is done on Sat Dec  7 21:39:10 2024
[12/07 21:39:10    424s] #
[12/07 21:39:10    424s] ### report_flow_cap starts on Sat Dec  7 21:39:10 2024 with memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] #  Resource Analysis:
[12/07 21:39:10    424s] #
[12/07 21:39:10    424s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/07 21:39:10    424s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/07 21:39:10    424s] #  --------------------------------------------------------------
[12/07 21:39:10    424s] #  M1             H        4658        2841      250000     1.95%
[12/07 21:39:10    424s] #  M2             V        5302        2198      250000     1.12%
[12/07 21:39:10    424s] #  M3             H        6004        1495      250000     0.00%
[12/07 21:39:10    424s] #  M4             V        5408        2092      250000     0.00%
[12/07 21:39:10    424s] #  M5             H        1514        5985      250000    79.68%
[12/07 21:39:10    424s] #  M6             V        1514        5986      250000    79.68%
[12/07 21:39:10    424s] #  M7             H        7498           1      250000     0.00%
[12/07 21:39:10    424s] #  M8             V        1875           0      250000     0.00%
[12/07 21:39:10    424s] #  M9             H        1875           0      250000     0.00%
[12/07 21:39:10    424s] #  AP             V         230           0      250000    54.00%
[12/07 21:39:10    424s] #  --------------------------------------------------------------
[12/07 21:39:10    424s] #  Total                  35879      27.46%     2500000    21.64%
[12/07 21:39:10    424s] #
[12/07 21:39:10    424s] #  124 nets (0.93%) with 1 preferred extra spacing.
[12/07 21:39:10    424s] #
[12/07 21:39:10    424s] #
[12/07 21:39:10    424s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] ### analyze_m2_tracks starts on Sat Dec  7 21:39:10 2024 with memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] ### report_initial_resource starts on Sat Dec  7 21:39:10 2024 with memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] ### mark_pg_pins_accessibility starts on Sat Dec  7 21:39:10 2024 with memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] ### set_net_region starts on Sat Dec  7 21:39:10 2024 with memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] #
[12/07 21:39:10    424s] #Global routing data preparation is done on Sat Dec  7 21:39:10 2024
[12/07 21:39:10    424s] #
[12/07 21:39:10    424s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] #
[12/07 21:39:10    424s] ### prepare_level starts on Sat Dec  7 21:39:10 2024 with memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### init level 1 starts on Sat Dec  7 21:39:10 2024 with memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] ### Level 1 hgrid = 500 X 500
[12/07 21:39:10    424s] ### init level 2 starts on Sat Dec  7 21:39:10 2024 with memory = 2371.09 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] ### Level 2 hgrid = 125 X 125
[12/07 21:39:10    424s] ### prepare_level_flow starts on Sat Dec  7 21:39:10 2024 with memory = 2377.37 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] #
[12/07 21:39:10    424s] #Global routing initialization is done on Sat Dec  7 21:39:10 2024
[12/07 21:39:10    424s] #
[12/07 21:39:10    424s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2377.37 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] #
[12/07 21:39:10    424s] #start global routing iteration 1...
[12/07 21:39:10    424s] ### init_flow_edge starts on Sat Dec  7 21:39:10 2024 with memory = 2377.37 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    424s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    424s] ### Uniform Hboxes (7x7)
[12/07 21:39:10    424s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 21:39:10    425s] ### measure_qor starts on Sat Dec  7 21:39:10 2024 with memory = 2383.54 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    425s] ### measure_congestion starts on Sat Dec  7 21:39:10 2024 with memory = 2383.54 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    425s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    425s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2381.83 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    425s] #
[12/07 21:39:10    425s] #start global routing iteration 2...
[12/07 21:39:10    425s] ### init_flow_edge starts on Sat Dec  7 21:39:10 2024 with memory = 2381.83 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    425s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    425s] ### routing at level 2 (topmost level) iter 0
[12/07 21:39:10    425s] ### measure_qor starts on Sat Dec  7 21:39:10 2024 with memory = 2381.83 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    425s] ### measure_congestion starts on Sat Dec  7 21:39:10 2024 with memory = 2381.83 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    425s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    425s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    425s] ### routing at level 2 (topmost level) iter 1
[12/07 21:39:10    425s] ### measure_qor starts on Sat Dec  7 21:39:10 2024 with memory = 2381.83 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    425s] ### measure_congestion starts on Sat Dec  7 21:39:10 2024 with memory = 2381.83 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    425s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    425s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:10    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2381.83 (MB), peak = 2585.34 (MB)
[12/07 21:39:10    425s] #
[12/07 21:39:10    425s] #start global routing iteration 3...
[12/07 21:39:10    425s] ### Uniform Hboxes (7x7)
[12/07 21:39:10    425s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 21:39:11    425s] ### measure_qor starts on Sat Dec  7 21:39:11 2024 with memory = 2390.14 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### measure_congestion starts on Sat Dec  7 21:39:11 2024 with memory = 2390.14 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### measure_congestion starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### Uniform Hboxes (7x7)
[12/07 21:39:11    425s] ### routing at level 1 iter 1 for 0 hboxes
[12/07 21:39:11    425s] ### measure_qor starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### measure_congestion starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] ### route_end starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] #Total number of trivial nets (e.g. < 2 pins) = 104 (skipped).
[12/07 21:39:11    425s] #Total number of nets with skipped attribute = 13165 (skipped).
[12/07 21:39:11    425s] #Total number of routable nets = 123.
[12/07 21:39:11    425s] #Total number of nets in the design = 13392.
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] #123 routable nets have routed wires.
[12/07 21:39:11    425s] #13165 skipped nets have only detail routed wires.
[12/07 21:39:11    425s] #89 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:39:11    425s] #34 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] #Routed net constraints summary:
[12/07 21:39:11    425s] #------------------------------------------------
[12/07 21:39:11    425s] #        Rules   Pref Extra Space   Unconstrained  
[12/07 21:39:11    425s] #------------------------------------------------
[12/07 21:39:11    425s] #      Default                 89               0  
[12/07 21:39:11    425s] #------------------------------------------------
[12/07 21:39:11    425s] #        Total                 89               0  
[12/07 21:39:11    425s] #------------------------------------------------
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] #Routing constraints summary of the whole design:
[12/07 21:39:11    425s] #-------------------------------------------------------------
[12/07 21:39:11    425s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[12/07 21:39:11    425s] #-------------------------------------------------------------
[12/07 21:39:11    425s] #      Default                123         2506           10659  
[12/07 21:39:11    425s] #-------------------------------------------------------------
[12/07 21:39:11    425s] #        Total                123         2506           10659  
[12/07 21:39:11    425s] #-------------------------------------------------------------
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] ### adjust_flow_per_partial_route_obs starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### cal_base_flow starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### init_flow_edge starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### cal_flow starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### report_overcon starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] #                 OverCon          
[12/07 21:39:11    425s] #                  #Gcell    %Gcell
[12/07 21:39:11    425s] #     Layer           (1)   OverCon  Flow/Cap
[12/07 21:39:11    425s] #  ----------------------------------------------
[12/07 21:39:11    425s] #  M1            0(0.00%)   (0.00%)     0.37  
[12/07 21:39:11    425s] #  M2            4(0.00%)   (0.00%)     0.29  
[12/07 21:39:11    425s] #  M3            0(0.00%)   (0.00%)     0.20  
[12/07 21:39:11    425s] #  M4            0(0.00%)   (0.00%)     0.28  
[12/07 21:39:11    425s] #  M5            0(0.00%)   (0.00%)     0.80  
[12/07 21:39:11    425s] #  M6            0(0.00%)   (0.00%)     0.80  
[12/07 21:39:11    425s] #  M7            0(0.00%)   (0.00%)     0.00  
[12/07 21:39:11    425s] #  M8            0(0.00%)   (0.00%)     0.00  
[12/07 21:39:11    425s] #  M9            0(0.00%)   (0.00%)     0.00  
[12/07 21:39:11    425s] #  AP            0(0.00%)   (0.00%)     0.00  
[12/07 21:39:11    425s] #  ----------------------------------------------
[12/07 21:39:11    425s] #     Total      4(0.00%)   (0.00%)
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/07 21:39:11    425s] #  Overflow after GR: 0.00% H + 0.00% V
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### cal_base_flow starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### init_flow_edge starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### cal_flow starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### generate_cong_map_content starts on Sat Dec  7 21:39:11 2024 with memory = 2386.74 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### update starts on Sat Dec  7 21:39:11 2024 with memory = 2371.42 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] #Complete Global Routing.
[12/07 21:39:11    425s] #Total number of nets with non-default rule or having extra spacing = 124
[12/07 21:39:11    425s] #Total wire length = 24925 um.
[12/07 21:39:11    425s] #Total half perimeter of net bounding box = 17944 um.
[12/07 21:39:11    425s] #Total wire length on LAYER M1 = 12 um.
[12/07 21:39:11    425s] #Total wire length on LAYER M2 = 1260 um.
[12/07 21:39:11    425s] #Total wire length on LAYER M3 = 12228 um.
[12/07 21:39:11    425s] #Total wire length on LAYER M4 = 11270 um.
[12/07 21:39:11    425s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:39:11    425s] #Total wire length on LAYER M6 = 1 um.
[12/07 21:39:11    425s] #Total wire length on LAYER M7 = 155 um.
[12/07 21:39:11    425s] #Total wire length on LAYER M8 = 0 um.
[12/07 21:39:11    425s] #Total wire length on LAYER M9 = 0 um.
[12/07 21:39:11    425s] #Total wire length on LAYER AP = 0 um.
[12/07 21:39:11    425s] #Total number of vias = 8746
[12/07 21:39:11    425s] #Total number of multi-cut vias = 111 (  1.3%)
[12/07 21:39:11    425s] #Total number of single cut vias = 8635 ( 98.7%)
[12/07 21:39:11    425s] #Up-Via Summary (total 8746):
[12/07 21:39:11    425s] #                   single-cut          multi-cut      Total
[12/07 21:39:11    425s] #-----------------------------------------------------------
[12/07 21:39:11    425s] # M1              3159 ( 96.6%)       111 (  3.4%)       3270
[12/07 21:39:11    425s] # M2              3048 (100.0%)         0 (  0.0%)       3048
[12/07 21:39:11    425s] # M3              2410 (100.0%)         0 (  0.0%)       2410
[12/07 21:39:11    425s] # M4                 6 (100.0%)         0 (  0.0%)          6
[12/07 21:39:11    425s] # M5                 6 (100.0%)         0 (  0.0%)          6
[12/07 21:39:11    425s] # M6                 6 (100.0%)         0 (  0.0%)          6
[12/07 21:39:11    425s] #-----------------------------------------------------------
[12/07 21:39:11    425s] #                 8635 ( 98.7%)       111 (  1.3%)       8746 
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] #Total number of involved priority nets 89
[12/07 21:39:11    425s] #Maximum src to sink distance for priority net 486.5
[12/07 21:39:11    425s] #Average of max src_to_sink distance for priority net 98.2
[12/07 21:39:11    425s] #Average of ave src_to_sink distance for priority net 56.7
[12/07 21:39:11    425s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### report_overcon starts on Sat Dec  7 21:39:11 2024 with memory = 2371.42 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### report_overcon starts on Sat Dec  7 21:39:11 2024 with memory = 2371.42 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] #Max overcon = 1 tracks.
[12/07 21:39:11    425s] #Total overcon = 0.00%.
[12/07 21:39:11    425s] #Worst layer Gcell overcon rate = 0.00%.
[12/07 21:39:11    425s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### global_route design signature (15): route=73739853 net_attr=1653663627
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] #Global routing statistics:
[12/07 21:39:11    425s] #Cpu time = 00:00:03
[12/07 21:39:11    425s] #Elapsed time = 00:00:03
[12/07 21:39:11    425s] #Increased memory = 23.09 (MB)
[12/07 21:39:11    425s] #Total memory = 2360.81 (MB)
[12/07 21:39:11    425s] #Peak memory = 2585.34 (MB)
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] #Finished global routing on Sat Dec  7 21:39:11 2024
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] #
[12/07 21:39:11    425s] ### Time Record (Global Routing) is uninstalled.
[12/07 21:39:11    425s] ### Time Record (Data Preparation) is installed.
[12/07 21:39:11    425s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:39:11    425s] ### track-assign external-init starts on Sat Dec  7 21:39:11 2024 with memory = 2328.30 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### Time Record (Track Assignment) is installed.
[12/07 21:39:11    425s] ### Time Record (Track Assignment) is uninstalled.
[12/07 21:39:11    425s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2328.30 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### track-assign engine-init starts on Sat Dec  7 21:39:11 2024 with memory = 2328.30 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] ### Time Record (Track Assignment) is installed.
[12/07 21:39:11    425s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:11    425s] ### track-assign core-engine starts on Sat Dec  7 21:39:11 2024 with memory = 2328.30 (MB), peak = 2585.34 (MB)
[12/07 21:39:11    425s] #Start Track Assignment.
[12/07 21:39:12    426s] #Done with 176 horizontal wires in 16 hboxes and 23 vertical wires in 16 hboxes.
[12/07 21:39:12    427s] #Done with 0 horizontal wires in 16 hboxes and 0 vertical wires in 16 hboxes.
[12/07 21:39:12    427s] #Complete Track Assignment.
[12/07 21:39:12    427s] #Total number of nets with non-default rule or having extra spacing = 124
[12/07 21:39:12    427s] #Total wire length = 24920 um.
[12/07 21:39:12    427s] #Total half perimeter of net bounding box = 17944 um.
[12/07 21:39:12    427s] #Total wire length on LAYER M1 = 12 um.
[12/07 21:39:12    427s] #Total wire length on LAYER M2 = 1260 um.
[12/07 21:39:12    427s] #Total wire length on LAYER M3 = 12222 um.
[12/07 21:39:12    427s] #Total wire length on LAYER M4 = 11272 um.
[12/07 21:39:12    427s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:39:12    427s] #Total wire length on LAYER M6 = 1 um.
[12/07 21:39:12    427s] #Total wire length on LAYER M7 = 155 um.
[12/07 21:39:12    427s] #Total wire length on LAYER M8 = 0 um.
[12/07 21:39:12    427s] #Total wire length on LAYER M9 = 0 um.
[12/07 21:39:12    427s] #Total wire length on LAYER AP = 0 um.
[12/07 21:39:12    427s] #Total number of vias = 8746
[12/07 21:39:12    427s] #Total number of multi-cut vias = 111 (  1.3%)
[12/07 21:39:12    427s] #Total number of single cut vias = 8635 ( 98.7%)
[12/07 21:39:12    427s] #Up-Via Summary (total 8746):
[12/07 21:39:12    427s] #                   single-cut          multi-cut      Total
[12/07 21:39:12    427s] #-----------------------------------------------------------
[12/07 21:39:12    427s] # M1              3159 ( 96.6%)       111 (  3.4%)       3270
[12/07 21:39:12    427s] # M2              3048 (100.0%)         0 (  0.0%)       3048
[12/07 21:39:12    427s] # M3              2410 (100.0%)         0 (  0.0%)       2410
[12/07 21:39:12    427s] # M4                 6 (100.0%)         0 (  0.0%)          6
[12/07 21:39:12    427s] # M5                 6 (100.0%)         0 (  0.0%)          6
[12/07 21:39:12    427s] # M6                 6 (100.0%)         0 (  0.0%)          6
[12/07 21:39:12    427s] #-----------------------------------------------------------
[12/07 21:39:12    427s] #                 8635 ( 98.7%)       111 (  1.3%)       8746 
[12/07 21:39:12    427s] #
[12/07 21:39:12    427s] ### track_assign design signature (18): route=683835750
[12/07 21:39:12    427s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:12    427s] ### Time Record (Track Assignment) is uninstalled.
[12/07 21:39:12    427s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2323.22 (MB), peak = 2585.34 (MB)
[12/07 21:39:12    427s] #
[12/07 21:39:12    427s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/07 21:39:12    427s] #Cpu time = 00:00:11
[12/07 21:39:12    427s] #Elapsed time = 00:00:11
[12/07 21:39:12    427s] #Increased memory = -2.25 (MB)
[12/07 21:39:12    427s] #Total memory = 2323.29 (MB)
[12/07 21:39:12    427s] #Peak memory = 2585.34 (MB)
[12/07 21:39:12    427s] ### Time Record (Detail Routing) is installed.
[12/07 21:39:13    427s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:39:13    427s] #
[12/07 21:39:13    427s] #Start Detail Routing..
[12/07 21:39:13    427s] #start initial detail routing ...
[12/07 21:39:13    427s] ### Design has 124 dirty nets, 10304 dirty-areas)
[12/07 21:39:14    428s] #   Improving pin accessing ...
[12/07 21:39:14    428s] #    elapsed time = 00:00:01, memory = 2346.89 (MB)
[12/07 21:39:16    431s] #   Improving pin accessing ...
[12/07 21:39:16    431s] #    elapsed time = 00:00:04, memory = 2369.84 (MB)
[12/07 21:39:17    432s] #    completing 30% with 2 violations
[12/07 21:39:17    432s] #    elapsed time = 00:00:05, memory = 2375.91 (MB)
[12/07 21:39:19    434s] #    completing 40% with 2 violations
[12/07 21:39:19    434s] #    elapsed time = 00:00:07, memory = 2364.51 (MB)
[12/07 21:39:21    436s] #    completing 50% with 2 violations
[12/07 21:39:21    436s] #    elapsed time = 00:00:09, memory = 2365.25 (MB)
[12/07 21:39:23    437s] #    completing 60% with 2 violations
[12/07 21:39:23    437s] #    elapsed time = 00:00:10, memory = 2369.84 (MB)
[12/07 21:39:25    439s] #    completing 70% with 2 violations
[12/07 21:39:25    439s] #    elapsed time = 00:00:12, memory = 2366.93 (MB)
[12/07 21:39:26    440s] #   Improving pin accessing ...
[12/07 21:39:26    440s] #    elapsed time = 00:00:13, memory = 2375.25 (MB)
[12/07 21:39:28    442s] #   Improving pin accessing ...
[12/07 21:39:28    442s] #    elapsed time = 00:00:15, memory = 2365.18 (MB)
[12/07 21:39:30    444s] #    completing 100% with 5 violations
[12/07 21:39:30    444s] #    elapsed time = 00:00:17, memory = 2364.34 (MB)
[12/07 21:39:30    444s] # ECO: 11.34% of the total area was rechecked for DRC, and 4.94% required routing.
[12/07 21:39:30    444s] #   number of violations = 5
[12/07 21:39:30    444s] #
[12/07 21:39:30    444s] #    By Layer and Type :
[12/07 21:39:30    444s] #	         MetSpc    Short   Totals
[12/07 21:39:30    444s] #	M1            3        2        5
[12/07 21:39:30    444s] #	Totals        3        2        5
[12/07 21:39:30    444s] #8512 out of 12633 instances (67.4%) need to be verified(marked ipoed), dirty area = 2.0%.
[12/07 21:39:35    449s] ### Routing stats: routing = 5.78% drc-check-only = 12.00% dirty-area = 6.26%
[12/07 21:39:35    449s] #   number of violations = 5
[12/07 21:39:35    449s] #
[12/07 21:39:35    449s] #    By Layer and Type :
[12/07 21:39:35    449s] #	         MetSpc    Short   Totals
[12/07 21:39:35    449s] #	M1            3        2        5
[12/07 21:39:35    449s] #	Totals        3        2        5
[12/07 21:39:35    449s] #cpu time = 00:00:22, elapsed time = 00:00:23, memory = 2326.00 (MB), peak = 2585.34 (MB)
[12/07 21:39:35    450s] #start 1st optimization iteration ...
[12/07 21:39:35    450s] ### Routing stats: routing = 5.78% drc-check-only = 11.99% dirty-area = 6.26%
[12/07 21:39:35    450s] #   number of violations = 0
[12/07 21:39:35    450s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2326.90 (MB), peak = 2585.34 (MB)
[12/07 21:39:35    450s] #Complete Detail Routing.
[12/07 21:39:35    450s] #Total number of nets with non-default rule or having extra spacing = 124
[12/07 21:39:35    450s] #Total wire length = 25200 um.
[12/07 21:39:35    450s] #Total half perimeter of net bounding box = 17944 um.
[12/07 21:39:35    450s] #Total wire length on LAYER M1 = 30 um.
[12/07 21:39:35    450s] #Total wire length on LAYER M2 = 1358 um.
[12/07 21:39:35    450s] #Total wire length on LAYER M3 = 12288 um.
[12/07 21:39:35    450s] #Total wire length on LAYER M4 = 11368 um.
[12/07 21:39:35    450s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:39:35    450s] #Total wire length on LAYER M6 = 1 um.
[12/07 21:39:35    450s] #Total wire length on LAYER M7 = 155 um.
[12/07 21:39:35    450s] #Total wire length on LAYER M8 = 0 um.
[12/07 21:39:35    450s] #Total wire length on LAYER M9 = 0 um.
[12/07 21:39:35    450s] #Total wire length on LAYER AP = 0 um.
[12/07 21:39:35    450s] #Total number of vias = 9105
[12/07 21:39:35    450s] #Total number of multi-cut vias = 113 (  1.2%)
[12/07 21:39:35    450s] #Total number of single cut vias = 8992 ( 98.8%)
[12/07 21:39:35    450s] #Up-Via Summary (total 9105):
[12/07 21:39:35    450s] #                   single-cut          multi-cut      Total
[12/07 21:39:35    450s] #-----------------------------------------------------------
[12/07 21:39:35    450s] # M1              3237 ( 96.6%)       113 (  3.4%)       3350
[12/07 21:39:35    450s] # M2              3180 (100.0%)         0 (  0.0%)       3180
[12/07 21:39:35    450s] # M3              2557 (100.0%)         0 (  0.0%)       2557
[12/07 21:39:35    450s] # M4                 6 (100.0%)         0 (  0.0%)          6
[12/07 21:39:35    450s] # M5                 6 (100.0%)         0 (  0.0%)          6
[12/07 21:39:35    450s] # M6                 6 (100.0%)         0 (  0.0%)          6
[12/07 21:39:35    450s] #-----------------------------------------------------------
[12/07 21:39:35    450s] #                 8992 ( 98.8%)       113 (  1.2%)       9105 
[12/07 21:39:35    450s] #
[12/07 21:39:35    450s] #Total number of DRC violations = 0
[12/07 21:39:35    450s] ### Time Record (Detail Routing) is uninstalled.
[12/07 21:39:35    450s] #Cpu time = 00:00:23
[12/07 21:39:35    450s] #Elapsed time = 00:00:23
[12/07 21:39:35    450s] #Increased memory = 3.61 (MB)
[12/07 21:39:35    450s] #Total memory = 2326.90 (MB)
[12/07 21:39:35    450s] #Peak memory = 2585.34 (MB)
[12/07 21:39:35    450s] #detailRoute Statistics:
[12/07 21:39:35    450s] #Cpu time = 00:00:23
[12/07 21:39:35    450s] #Elapsed time = 00:00:23
[12/07 21:39:35    450s] #Increased memory = 3.61 (MB)
[12/07 21:39:35    450s] #Total memory = 2326.90 (MB)
[12/07 21:39:35    450s] #Peak memory = 2585.34 (MB)
[12/07 21:39:35    450s] #Skip updating routing design signature in db-snapshot flow
[12/07 21:39:35    450s] ### global_detail_route design signature (28): route=4148087 flt_obj=0 vio=1905142130 shield_wire=1
[12/07 21:39:35    450s] ### Time Record (DB Export) is installed.
[12/07 21:39:35    450s] ### export design design signature (29): route=4148087 fixed_route=449072797 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1282837558 dirty_area=0 del_dirty_area=0 cell=1492369961 placement=846784215 pin_access=1878449965 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:39:35    450s] ### Time Record (DB Export) is uninstalled.
[12/07 21:39:35    450s] ### Time Record (Post Callback) is installed.
[12/07 21:39:36    450s] ### Time Record (Post Callback) is uninstalled.
[12/07 21:39:36    450s] #
[12/07 21:39:36    450s] #globalDetailRoute statistics:
[12/07 21:39:36    450s] #Cpu time = 00:00:35
[12/07 21:39:36    450s] #Elapsed time = 00:00:35
[12/07 21:39:36    450s] #Increased memory = -50.52 (MB)
[12/07 21:39:36    450s] #Total memory = 2275.00 (MB)
[12/07 21:39:36    450s] #Peak memory = 2585.34 (MB)
[12/07 21:39:36    450s] #Number of warnings = 26
[12/07 21:39:36    450s] #Total number of warnings = 27
[12/07 21:39:36    450s] #Number of fails = 0
[12/07 21:39:36    450s] #Total number of fails = 0
[12/07 21:39:36    450s] #Complete globalDetailRoute on Sat Dec  7 21:39:36 2024
[12/07 21:39:36    450s] #
[12/07 21:39:36    450s] ### import design signature (30): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1878449965 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:39:36    450s] ### Time Record (globalDetailRoute) is uninstalled.
[12/07 21:39:36    450s] % End globalDetailRoute (date=12/07 21:39:36, total cpu=0:00:34.8, real=0:00:35.0, peak res=2358.5M, current mem=2274.5M)
[12/07 21:39:36    450s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[12/07 21:39:36    450s] % Begin globalDetailRoute (date=12/07 21:39:36, mem=2274.5M)
[12/07 21:39:36    450s] 
[12/07 21:39:36    450s] globalDetailRoute
[12/07 21:39:36    450s] 
[12/07 21:39:36    450s] #Start globalDetailRoute on Sat Dec  7 21:39:36 2024
[12/07 21:39:36    450s] #
[12/07 21:39:36    450s] ### Time Record (globalDetailRoute) is installed.
[12/07 21:39:36    450s] ### Time Record (Pre Callback) is installed.
[12/07 21:39:36    450s] Saved RC grid cleaned up.
[12/07 21:39:36    450s] ### Time Record (Pre Callback) is uninstalled.
[12/07 21:39:36    450s] ### Time Record (DB Import) is installed.
[12/07 21:39:36    450s] ### Time Record (Timing Data Generation) is installed.
[12/07 21:39:36    450s] #Generating timing data, please wait...
[12/07 21:39:36    450s] #13306 total nets, 123 already routed, 123 will ignore in trialRoute
[12/07 21:39:36    450s] ### run_trial_route starts on Sat Dec  7 21:39:36 2024 with memory = 2274.07 (MB), peak = 2585.34 (MB)
[12/07 21:39:38    452s] ### run_trial_route cpu:00:00:02, real:00:00:02, mem:2.2 GB, peak:2.5 GB
[12/07 21:39:38    452s] ### dump_timing_file starts on Sat Dec  7 21:39:38 2024 with memory = 2289.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:38    452s] ### extractRC starts on Sat Dec  7 21:39:38 2024 with memory = 2289.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:38    452s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:39:38    453s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:39:38    453s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:39:38    453s] #Dump tif for version 2.1
[12/07 21:39:39    453s] End AAE Lib Interpolated Model. (MEM=2670.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:39:40    454s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:39:40    454s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:39:40    454s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:39:40    454s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:39:40    454s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:39:40    454s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:39:40    454s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:39:40    454s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:39:40    454s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:39:40    454s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:39:41    455s] Total number of fetched objects 13390
[12/07 21:39:41    455s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:39:41    455s] End delay calculation. (MEM=2706.36 CPU=0:00:01.6 REAL=0:00:02.0)
[12/07 21:39:42    456s] #Generating timing data took: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2286.58 (MB), peak = 2585.34 (MB)
[12/07 21:39:42    456s] ### dump_timing_file cpu:00:00:04, real:00:00:04, mem:2.2 GB, peak:2.5 GB
[12/07 21:39:42    456s] #Done generating timing data.
[12/07 21:39:42    456s] ### Time Record (Timing Data Generation) is uninstalled.
[12/07 21:39:42    456s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/07 21:39:42    457s] ### Net info: total nets: 13392
[12/07 21:39:42    457s] ### Net info: dirty nets: 49
[12/07 21:39:42    457s] ### Net info: marked as disconnected nets: 0
[12/07 21:39:42    457s] #num needed restored net=0
[12/07 21:39:42    457s] #need_extraction net=0 (total=13392)
[12/07 21:39:42    457s] ### Net info: fully routed nets: 123
[12/07 21:39:42    457s] ### Net info: trivial (< 2 pins) nets: 104
[12/07 21:39:42    457s] ### Net info: unrouted nets: 13165
[12/07 21:39:42    457s] ### Net info: re-extraction nets: 0
[12/07 21:39:42    457s] ### Net info: ignored nets: 0
[12/07 21:39:42    457s] ### Net info: skip routing nets: 0
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[35].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[34].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[33].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[32].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[31].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[30].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[29].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[28].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[27].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[26].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[25].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[24].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[23].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[22].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[21].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[20].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[19].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[18].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[17].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (NRDB-629) NanoRoute cannot route PIN VDD of INST ys[3].xs[3].torus_switch_xy/xbar_gen[16].xbar_inst for NET VDD. The PIN does not have physical geometries. NR will ignore the PIN as if it does not exist in the NET. To fix the problem, add physical geometries to the PIN in the library.
[12/07 21:39:42    457s] #WARNING (EMS-27) Message (NRDB-629) has exceeded the current message display limit of 20.
[12/07 21:39:42    457s] #To increase the message display limit, refer to the product command reference manual.
[12/07 21:39:42    457s] #Start reading timing information from file .timing_file_3529754.tif.gz ...
[12/07 21:39:43    457s] #Read in timing information for 36 ports, 12633 instances from timing file .timing_file_3529754.tif.gz.
[12/07 21:39:43    457s] ### import design signature (31): route=829068653 fixed_route=449072797 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1559709154 dirty_area=0 del_dirty_area=0 cell=1492369961 placement=846784215 pin_access=1878449965 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:39:43    457s] ### Time Record (DB Import) is uninstalled.
[12/07 21:39:43    457s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/07 21:39:43    457s] #RTESIG:78da95d1c14ec3300c0660ce3c8595ed50a46dd84e93b45710574013ec3a059a7695da54
[12/07 21:39:43    457s] #       6ad2036f4f11a7a1b2aeb9facb6fc759ad0f4f7b104c3b32db80461d099ef72c5162b665
[12/07 21:39:43    457s] #       a9d27ba6e3587a7f10b7abf5cbeb9bc9a0b44d70907c745db381e2cbdbb6fe84c2957668
[12/07 21:39:43    457s] #       22041763edabbb5f2d1197f054332024b58fae72fd0686e0fa3fc46006a21dafd68f4314
[12/07 21:39:43    457s] #       9084d88fc5499aa7bca43921d1b99fc824921a623f5c9b498a96f145e9ca2820b9d3f873
[12/07 21:39:43    457s] #       20299bcec6e9b135f2fcdbb4c9e791c91588535d9d2e2f9fb2cc8008d1fac2f6c5689d1f
[12/07 21:39:43    457s] #       daffe4f8a5bef3ee9262623c5bcda491f29ad998720d62d698d97e8c9766baf9065c9309
[12/07 21:39:43    457s] #       fc
[12/07 21:39:43    457s] #
[12/07 21:39:43    457s] ### Time Record (Data Preparation) is installed.
[12/07 21:39:43    457s] #RTESIG:78da95d1bd4ec330100060669ee2e47608525beeceb19dac20564015b056863869a4d491
[12/07 21:39:43    457s] #       6267e0ed09301585a4f17adffd7ab57e7bd88360da91d90634ea40f0b8678912b32d4b95
[12/07 21:39:43    457s] #       de321d86d0eb9db85ead9f9e5f4c06a56d8283e4bd6d9b0d149fde9eea0f285c69fb2642
[12/07 21:39:43    457s] #       7031d6bebaf9d51271094f35034252fbe82ad76da00faefb430c66204e436a7ddf470149
[12/07 21:39:43    457s] #       88dd101ca579ca4b9a13129dfb919a445243ecfa4b6b92a2657c5175651490dc69fc7e90
[12/07 21:39:43    457s] #       944d6be3f8d81a797e376df279647205e25857c7e9e353961910215a5fd8ae18acf3fde9
[12/07 21:39:43    457s] #       3f397ca96fbd9b54b964103fd34d3766623cbbe1a891f2922598720d62d698d97e8c5333
[12/07 21:39:43    457s] #       5d7d010d0b16af
[12/07 21:39:43    457s] #
[12/07 21:39:43    457s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:39:43    457s] ### Time Record (Global Routing) is installed.
[12/07 21:39:43    457s] ### Time Record (Global Routing) is uninstalled.
[12/07 21:39:43    457s] #Total number of trivial nets (e.g. < 2 pins) = 104 (skipped).
[12/07 21:39:43    457s] #Total number of routable nets = 13288.
[12/07 21:39:43    457s] #Total number of nets in the design = 13392.
[12/07 21:39:43    457s] #13165 routable nets do not have any wires.
[12/07 21:39:43    457s] #123 routable nets have routed wires.
[12/07 21:39:43    457s] #13165 nets will be global routed.
[12/07 21:39:43    457s] #2506 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:39:43    457s] #123 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:39:43    457s] ### Time Record (Data Preparation) is installed.
[12/07 21:39:43    457s] #Start routing data preparation on Sat Dec  7 21:39:43 2024
[12/07 21:39:43    457s] #
[12/07 21:39:43    457s] #Minimum voltage of a net in the design = 0.000.
[12/07 21:39:43    457s] #Maximum voltage of a net in the design = 1.100.
[12/07 21:39:43    457s] #Voltage range [0.000 - 1.100] has 13390 nets.
[12/07 21:39:43    457s] #Voltage range [0.900 - 1.100] has 1 net.
[12/07 21:39:43    457s] #Voltage range [0.000 - 0.000] has 1 net.
[12/07 21:39:43    457s] #Build and mark too close pins for the same net.
[12/07 21:39:43    457s] ### Time Record (Cell Pin Access) is installed.
[12/07 21:39:43    457s] #Initial pin access analysis.
[12/07 21:39:43    457s] #Detail pin access analysis.
[12/07 21:39:43    457s] ### Time Record (Cell Pin Access) is uninstalled.
[12/07 21:39:43    458s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/07 21:39:43    458s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:39:43    458s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:39:43    458s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:39:43    458s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:39:43    458s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:39:43    458s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/07 21:39:43    458s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 21:39:43    458s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/07 21:39:43    458s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/07 21:39:43    458s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/07 21:39:43    458s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/07 21:39:43    458s] #pin_access_rlayer=2(M2)
[12/07 21:39:43    458s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/07 21:39:43    458s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/07 21:39:44    458s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2294.12 (MB), peak = 2585.34 (MB)
[12/07 21:39:44    458s] #Regenerating Ggrids automatically.
[12/07 21:39:44    458s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/07 21:39:44    458s] #Using automatically generated G-grids.
[12/07 21:39:45    459s] #Done routing data preparation.
[12/07 21:39:45    459s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2300.39 (MB), peak = 2585.34 (MB)
[12/07 21:39:45    459s] #
[12/07 21:39:45    459s] #Finished routing data preparation on Sat Dec  7 21:39:45 2024
[12/07 21:39:45    459s] #
[12/07 21:39:45    459s] #Cpu time = 00:00:02
[12/07 21:39:45    459s] #Elapsed time = 00:00:02
[12/07 21:39:45    459s] #Increased memory = 12.12 (MB)
[12/07 21:39:45    459s] #Total memory = 2300.39 (MB)
[12/07 21:39:45    459s] #Peak memory = 2585.34 (MB)
[12/07 21:39:45    459s] #
[12/07 21:39:45    459s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:39:45    459s] ### Time Record (Global Routing) is installed.
[12/07 21:39:45    459s] #
[12/07 21:39:45    459s] #Start global routing on Sat Dec  7 21:39:45 2024
[12/07 21:39:45    459s] #
[12/07 21:39:45    459s] #
[12/07 21:39:45    459s] #Start global routing initialization on Sat Dec  7 21:39:45 2024
[12/07 21:39:45    459s] #
[12/07 21:39:45    459s] #Number of eco nets is 0
[12/07 21:39:45    459s] #
[12/07 21:39:45    459s] #Start global routing data preparation on Sat Dec  7 21:39:45 2024
[12/07 21:39:45    459s] #
[12/07 21:39:45    459s] ### build_merged_routing_blockage_rect_list starts on Sat Dec  7 21:39:45 2024 with memory = 2300.64 (MB), peak = 2585.34 (MB)
[12/07 21:39:45    459s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:39:45    459s] #Start routing resource analysis on Sat Dec  7 21:39:45 2024
[12/07 21:39:45    459s] #
[12/07 21:39:45    459s] ### init_is_bin_blocked starts on Sat Dec  7 21:39:45 2024 with memory = 2300.64 (MB), peak = 2585.34 (MB)
[12/07 21:39:45    459s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:39:45    459s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Dec  7 21:39:45 2024 with memory = 2333.11 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### adjust_flow_cap starts on Sat Dec  7 21:39:47 2024 with memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### adjust_flow_per_partial_route_obs starts on Sat Dec  7 21:39:47 2024 with memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### set_via_blocked starts on Sat Dec  7 21:39:47 2024 with memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### copy_flow starts on Sat Dec  7 21:39:47 2024 with memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] #Routing resource analysis is done on Sat Dec  7 21:39:47 2024
[12/07 21:39:47    461s] #
[12/07 21:39:47    461s] ### report_flow_cap starts on Sat Dec  7 21:39:47 2024 with memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] #  Resource Analysis:
[12/07 21:39:47    461s] #
[12/07 21:39:47    461s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/07 21:39:47    461s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/07 21:39:47    461s] #  --------------------------------------------------------------
[12/07 21:39:47    461s] #  M1             H        4658        2841      250000     1.95%
[12/07 21:39:47    461s] #  M2             V        5297        2203      250000     1.12%
[12/07 21:39:47    461s] #  M3             H        5994        1505      250000     0.00%
[12/07 21:39:47    461s] #  M4             V        5402        2098      250000     0.00%
[12/07 21:39:47    461s] #  M5             H        1514        5985      250000    79.68%
[12/07 21:39:47    461s] #  M6             V        1514        5986      250000    79.68%
[12/07 21:39:47    461s] #  M7             H        7498           1      250000     0.00%
[12/07 21:39:47    461s] #  M8             V        1875           0      250000     0.00%
[12/07 21:39:47    461s] #  M9             H        1875           0      250000     0.00%
[12/07 21:39:47    461s] #  AP             V         230           0      250000    54.00%
[12/07 21:39:47    461s] #  --------------------------------------------------------------
[12/07 21:39:47    461s] #  Total                  35858      27.49%     2500000    21.64%
[12/07 21:39:47    461s] #
[12/07 21:39:47    461s] #  124 nets (0.93%) with 1 preferred extra spacing.
[12/07 21:39:47    461s] #
[12/07 21:39:47    461s] #
[12/07 21:39:47    461s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### analyze_m2_tracks starts on Sat Dec  7 21:39:47 2024 with memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### report_initial_resource starts on Sat Dec  7 21:39:47 2024 with memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### mark_pg_pins_accessibility starts on Sat Dec  7 21:39:47 2024 with memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### set_net_region starts on Sat Dec  7 21:39:47 2024 with memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] #
[12/07 21:39:47    461s] #Global routing data preparation is done on Sat Dec  7 21:39:47 2024
[12/07 21:39:47    461s] #
[12/07 21:39:47    461s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] #
[12/07 21:39:47    461s] ### prepare_level starts on Sat Dec  7 21:39:47 2024 with memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### init level 1 starts on Sat Dec  7 21:39:47 2024 with memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### Level 1 hgrid = 500 X 500
[12/07 21:39:47    461s] ### init level 2 starts on Sat Dec  7 21:39:47 2024 with memory = 2333.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### Level 2 hgrid = 125 X 125
[12/07 21:39:47    461s] ### init level 3 starts on Sat Dec  7 21:39:47 2024 with memory = 2339.43 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### Level 3 hgrid = 32 X 32  (large_net only)
[12/07 21:39:47    461s] ### prepare_level_flow starts on Sat Dec  7 21:39:47 2024 with memory = 2339.68 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### init_flow_edge starts on Sat Dec  7 21:39:47 2024 with memory = 2339.68 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### init_flow_edge starts on Sat Dec  7 21:39:47 2024 with memory = 2340.45 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### init_flow_edge starts on Sat Dec  7 21:39:47 2024 with memory = 2340.45 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] #
[12/07 21:39:47    461s] #Global routing initialization is done on Sat Dec  7 21:39:47 2024
[12/07 21:39:47    461s] #
[12/07 21:39:47    461s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2340.45 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] #
[12/07 21:39:47    461s] ### routing large nets 
[12/07 21:39:47    461s] #start global routing iteration 1...
[12/07 21:39:47    461s] ### init_flow_edge starts on Sat Dec  7 21:39:47 2024 with memory = 2340.45 (MB), peak = 2585.34 (MB)
[12/07 21:39:47    461s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:47    461s] ### routing at level 3 (topmost level) iter 0
[12/07 21:39:47    461s] ### Uniform Hboxes (8x8)
[12/07 21:39:47    461s] ### routing at level 2 iter 0 for 0 hboxes
[12/07 21:39:47    461s] ### Uniform Hboxes (31x31)
[12/07 21:39:47    461s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 21:39:48    462s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2337.07 (MB), peak = 2585.34 (MB)
[12/07 21:39:48    462s] #
[12/07 21:39:48    462s] #start global routing iteration 2...
[12/07 21:39:48    462s] ### init_flow_edge starts on Sat Dec  7 21:39:48 2024 with memory = 2337.07 (MB), peak = 2585.34 (MB)
[12/07 21:39:48    462s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:48    462s] ### cal_flow starts on Sat Dec  7 21:39:48 2024 with memory = 2336.71 (MB), peak = 2585.34 (MB)
[12/07 21:39:48    462s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:48    462s] ### Uniform Hboxes (7x7)
[12/07 21:39:48    462s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 21:39:49    464s] ### measure_qor starts on Sat Dec  7 21:39:49 2024 with memory = 2362.90 (MB), peak = 2585.34 (MB)
[12/07 21:39:49    464s] ### measure_congestion starts on Sat Dec  7 21:39:49 2024 with memory = 2362.90 (MB), peak = 2585.34 (MB)
[12/07 21:39:50    464s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:50    464s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:50    464s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2339.75 (MB), peak = 2585.34 (MB)
[12/07 21:39:50    464s] #
[12/07 21:39:50    464s] #start global routing iteration 3...
[12/07 21:39:50    464s] ### init_flow_edge starts on Sat Dec  7 21:39:50 2024 with memory = 2339.75 (MB), peak = 2585.34 (MB)
[12/07 21:39:50    464s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:50    464s] ### cal_flow starts on Sat Dec  7 21:39:50 2024 with memory = 2339.75 (MB), peak = 2585.34 (MB)
[12/07 21:39:50    464s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:50    464s] ### routing at level 2 (topmost level) iter 0
[12/07 21:39:51    466s] ### measure_qor starts on Sat Dec  7 21:39:51 2024 with memory = 2340.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:51    466s] ### measure_congestion starts on Sat Dec  7 21:39:51 2024 with memory = 2340.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:51    466s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:51    466s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:51    466s] ### routing at level 2 (topmost level) iter 1
[12/07 21:39:52    467s] ### measure_qor starts on Sat Dec  7 21:39:52 2024 with memory = 2340.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:52    467s] ### measure_congestion starts on Sat Dec  7 21:39:52 2024 with memory = 2340.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:52    467s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:52    467s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:52    467s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2340.26 (MB), peak = 2585.34 (MB)
[12/07 21:39:52    467s] #
[12/07 21:39:52    467s] #start global routing iteration 4...
[12/07 21:39:52    467s] ### Uniform Hboxes (7x7)
[12/07 21:39:52    467s] ### routing at level 1 iter 0 for 0 hboxes
[12/07 21:39:57    471s] ### measure_qor starts on Sat Dec  7 21:39:57 2024 with memory = 2357.47 (MB), peak = 2585.34 (MB)
[12/07 21:39:57    471s] ### measure_congestion starts on Sat Dec  7 21:39:57 2024 with memory = 2357.47 (MB), peak = 2585.34 (MB)
[12/07 21:39:57    472s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:57    472s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:57    472s] ### measure_congestion starts on Sat Dec  7 21:39:57 2024 with memory = 2338.73 (MB), peak = 2585.34 (MB)
[12/07 21:39:57    472s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:39:57    472s] ### Uniform Hboxes (7x7)
[12/07 21:39:57    472s] ### routing at level 1 iter 1 for 0 hboxes
[12/07 21:40:07    481s] ### measure_qor starts on Sat Dec  7 21:40:07 2024 with memory = 2368.99 (MB), peak = 2585.34 (MB)
[12/07 21:40:07    481s] ### measure_congestion starts on Sat Dec  7 21:40:07 2024 with memory = 2368.99 (MB), peak = 2585.34 (MB)
[12/07 21:40:07    482s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:07    482s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:07    482s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2340.24 (MB), peak = 2585.34 (MB)
[12/07 21:40:07    482s] #
[12/07 21:40:07    482s] ### route_end starts on Sat Dec  7 21:40:07 2024 with memory = 2340.24 (MB), peak = 2585.34 (MB)
[12/07 21:40:07    482s] #
[12/07 21:40:07    482s] #Total number of trivial nets (e.g. < 2 pins) = 104 (skipped).
[12/07 21:40:07    482s] #Total number of routable nets = 13288.
[12/07 21:40:07    482s] #Total number of nets in the design = 13392.
[12/07 21:40:07    482s] #
[12/07 21:40:07    482s] #13288 routable nets have routed wires.
[12/07 21:40:07    482s] #2506 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:40:07    482s] #123 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/07 21:40:07    482s] #
[12/07 21:40:07    482s] #Routed nets constraints summary:
[12/07 21:40:07    482s] #------------------------------------------
[12/07 21:40:07    482s] #        Rules   Pref Layer   Unconstrained  
[12/07 21:40:07    482s] #------------------------------------------
[12/07 21:40:07    482s] #      Default         2506           10659  
[12/07 21:40:07    482s] #------------------------------------------
[12/07 21:40:07    482s] #        Total         2506           10659  
[12/07 21:40:07    482s] #------------------------------------------
[12/07 21:40:07    482s] #
[12/07 21:40:07    482s] #Routing constraints summary of the whole design:
[12/07 21:40:07    482s] #-------------------------------------------------------------
[12/07 21:40:07    482s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[12/07 21:40:07    482s] #-------------------------------------------------------------
[12/07 21:40:07    482s] #      Default                123         2506           10659  
[12/07 21:40:07    482s] #-------------------------------------------------------------
[12/07 21:40:07    482s] #        Total                123         2506           10659  
[12/07 21:40:07    482s] #-------------------------------------------------------------
[12/07 21:40:07    482s] #
[12/07 21:40:07    482s] ### adjust_flow_per_partial_route_obs starts on Sat Dec  7 21:40:07 2024 with memory = 2340.24 (MB), peak = 2585.34 (MB)
[12/07 21:40:07    482s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:07    482s] ### cal_base_flow starts on Sat Dec  7 21:40:07 2024 with memory = 2340.24 (MB), peak = 2585.34 (MB)
[12/07 21:40:07    482s] ### init_flow_edge starts on Sat Dec  7 21:40:07 2024 with memory = 2340.24 (MB), peak = 2585.34 (MB)
[12/07 21:40:07    482s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:07    482s] ### cal_flow starts on Sat Dec  7 21:40:07 2024 with memory = 2340.24 (MB), peak = 2585.34 (MB)
[12/07 21:40:07    482s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:07    482s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:07    482s] ### report_overcon starts on Sat Dec  7 21:40:07 2024 with memory = 2340.24 (MB), peak = 2585.34 (MB)
[12/07 21:40:07    482s] #
[12/07 21:40:07    482s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/07 21:40:07    482s] #
[12/07 21:40:07    482s] #                 OverCon       OverCon       OverCon          
[12/07 21:40:07    482s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/07 21:40:07    482s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[12/07 21:40:07    482s] #  --------------------------------------------------------------------------
[12/07 21:40:07    482s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.37  
[12/07 21:40:07    482s] #  M2           80(0.03%)     14(0.01%)      2(0.00%)   (0.04%)     0.31  
[12/07 21:40:07    482s] #  M3            2(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.22  
[12/07 21:40:07    482s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.29  
[12/07 21:40:07    482s] #  M5         1245(0.50%)      0(0.00%)      0(0.00%)   (0.50%)     0.80  
[12/07 21:40:07    482s] #  M6         1241(0.50%)      0(0.00%)      0(0.00%)   (0.50%)     0.80  
[12/07 21:40:07    482s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[12/07 21:40:07    482s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.13  
[12/07 21:40:07    482s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[12/07 21:40:07    482s] #  AP            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/07 21:40:07    482s] #  --------------------------------------------------------------------------
[12/07 21:40:07    482s] #     Total   2568(0.11%)     14(0.00%)      2(0.00%)   (0.11%)
[12/07 21:40:07    482s] #
[12/07 21:40:07    482s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[12/07 21:40:07    482s] #  Overflow after GR: 0.05% H + 0.06% V
[12/07 21:40:07    482s] #
[12/07 21:40:07    482s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:07    482s] ### cal_base_flow starts on Sat Dec  7 21:40:07 2024 with memory = 2340.24 (MB), peak = 2585.34 (MB)
[12/07 21:40:07    482s] ### init_flow_edge starts on Sat Dec  7 21:40:07 2024 with memory = 2340.24 (MB), peak = 2585.34 (MB)
[12/07 21:40:07    482s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:07    482s] ### cal_flow starts on Sat Dec  7 21:40:07 2024 with memory = 2340.24 (MB), peak = 2585.34 (MB)
[12/07 21:40:08    482s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:08    482s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:08    482s] ### generate_cong_map_content starts on Sat Dec  7 21:40:08 2024 with memory = 2340.24 (MB), peak = 2585.34 (MB)
[12/07 21:40:08    482s] ### Sync with Inovus CongMap starts on Sat Dec  7 21:40:08 2024 with memory = 2347.27 (MB), peak = 2585.34 (MB)
[12/07 21:40:08    482s] #Hotspot report including placement blocked areas
[12/07 21:40:08    482s] OPERPROF: Starting HotSpotCal at level 1, MEM:2701.8M, EPOCH TIME: 1733625608.062305
[12/07 21:40:08    482s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 21:40:08    482s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[12/07 21:40:08    482s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 21:40:08    482s] [hotspot] |   M1(H)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:40:08    482s] [hotspot] |   M2(V)    |          0.52 |          8.39 |  1296.00   590.39  1324.80   619.20 |
[12/07 21:40:08    482s] [hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:40:08    482s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:40:08    482s] [hotspot] |   M5(H)    |         58.16 |       4967.02 |  1324.80   331.19  1353.60   360.00 |
[12/07 21:40:08    482s] [hotspot] |   M6(V)    |         57.57 |       4981.18 |  1339.19   705.60  1368.00   734.39 |
[12/07 21:40:08    482s] [hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:40:08    482s] [hotspot] |   M8(V)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:40:08    482s] [hotspot] |   M9(H)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:40:08    482s] [hotspot] |   AP(V)    |          0.00 |          0.00 |   (none)                            |
[12/07 21:40:08    482s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 21:40:08    482s] [hotspot] |   worst    | (M5)    58.16 | (M6)  4981.18 |                                     |
[12/07 21:40:08    482s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 21:40:08    482s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[12/07 21:40:08    482s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/07 21:40:08    482s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:40:08    482s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/07 21:40:08    482s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/07 21:40:08    482s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.419, REAL:0.421, MEM:2717.8M, EPOCH TIME: 1733625608.483183
[12/07 21:40:08    482s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:08    482s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:08    482s] ### update starts on Sat Dec  7 21:40:08 2024 with memory = 2327.03 (MB), peak = 2585.34 (MB)
[12/07 21:40:08    482s] #Complete Global Routing.
[12/07 21:40:08    482s] #Total number of nets with non-default rule or having extra spacing = 124
[12/07 21:40:08    482s] #Total wire length = 991007 um.
[12/07 21:40:08    482s] #Total half perimeter of net bounding box = 960777 um.
[12/07 21:40:08    482s] #Total wire length on LAYER M1 = 7797 um.
[12/07 21:40:08    482s] #Total wire length on LAYER M2 = 111002 um.
[12/07 21:40:08    482s] #Total wire length on LAYER M3 = 183672 um.
[12/07 21:40:08    482s] #Total wire length on LAYER M4 = 90827 um.
[12/07 21:40:08    482s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:40:08    482s] #Total wire length on LAYER M6 = 1 um.
[12/07 21:40:08    482s] #Total wire length on LAYER M7 = 223220 um.
[12/07 21:40:08    482s] #Total wire length on LAYER M8 = 352771 um.
[12/07 21:40:08    482s] #Total wire length on LAYER M9 = 21717 um.
[12/07 21:40:08    482s] #Total wire length on LAYER AP = 0 um.
[12/07 21:40:08    482s] #Total number of vias = 102512
[12/07 21:40:08    482s] #Total number of multi-cut vias = 113 (  0.1%)
[12/07 21:40:08    482s] #Total number of single cut vias = 102399 ( 99.9%)
[12/07 21:40:08    482s] #Up-Via Summary (total 102512):
[12/07 21:40:08    482s] #                   single-cut          multi-cut      Total
[12/07 21:40:08    482s] #-----------------------------------------------------------
[12/07 21:40:08    482s] # M1             39136 ( 99.7%)       113 (  0.3%)      39249
[12/07 21:40:08    482s] # M2             29924 (100.0%)         0 (  0.0%)      29924
[12/07 21:40:08    482s] # M3             12336 (100.0%)         0 (  0.0%)      12336
[12/07 21:40:08    482s] # M4              4452 (100.0%)         0 (  0.0%)       4452
[12/07 21:40:08    482s] # M5              4452 (100.0%)         0 (  0.0%)       4452
[12/07 21:40:08    482s] # M6              4452 (100.0%)         0 (  0.0%)       4452
[12/07 21:40:08    482s] # M7              4431 (100.0%)         0 (  0.0%)       4431
[12/07 21:40:08    482s] # M8              3216 (100.0%)         0 (  0.0%)       3216
[12/07 21:40:08    482s] #-----------------------------------------------------------
[12/07 21:40:08    482s] #               102399 ( 99.9%)       113 (  0.1%)     102512 
[12/07 21:40:08    482s] #
[12/07 21:40:08    482s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:08    482s] ### report_overcon starts on Sat Dec  7 21:40:08 2024 with memory = 2327.03 (MB), peak = 2585.34 (MB)
[12/07 21:40:08    482s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:08    482s] ### report_overcon starts on Sat Dec  7 21:40:08 2024 with memory = 2327.03 (MB), peak = 2585.34 (MB)
[12/07 21:40:08    482s] #Max overcon = 6 tracks.
[12/07 21:40:08    482s] #Total overcon = 0.11%.
[12/07 21:40:08    482s] #Worst layer Gcell overcon rate = 0.50%.
[12/07 21:40:08    482s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:08    482s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:08    482s] ### global_route design signature (34): route=1115362422 net_attr=2091768066
[12/07 21:40:08    482s] #
[12/07 21:40:08    482s] #Global routing statistics:
[12/07 21:40:08    482s] #Cpu time = 00:00:23
[12/07 21:40:08    482s] #Elapsed time = 00:00:23
[12/07 21:40:08    482s] #Increased memory = 19.36 (MB)
[12/07 21:40:08    482s] #Total memory = 2319.76 (MB)
[12/07 21:40:08    482s] #Peak memory = 2585.34 (MB)
[12/07 21:40:08    482s] #
[12/07 21:40:08    482s] #Finished global routing on Sat Dec  7 21:40:08 2024
[12/07 21:40:08    482s] #
[12/07 21:40:08    482s] #
[12/07 21:40:08    482s] ### Time Record (Global Routing) is uninstalled.
[12/07 21:40:08    482s] ### Time Record (Data Preparation) is installed.
[12/07 21:40:08    482s] ### Time Record (Data Preparation) is uninstalled.
[12/07 21:40:08    482s] ### track-assign external-init starts on Sat Dec  7 21:40:08 2024 with memory = 2287.25 (MB), peak = 2585.34 (MB)
[12/07 21:40:08    482s] ### Time Record (Track Assignment) is installed.
[12/07 21:40:08    482s] ### Time Record (Track Assignment) is uninstalled.
[12/07 21:40:08    482s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:40:08    482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2287.25 (MB), peak = 2585.34 (MB)
[12/07 21:40:08    482s] ### track-assign engine-init starts on Sat Dec  7 21:40:08 2024 with memory = 2287.25 (MB), peak = 2585.34 (MB)
[12/07 21:40:08    482s] ### Time Record (Track Assignment) is installed.
[12/07 21:40:08    482s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/07 21:40:08    482s] ### track-assign core-engine starts on Sat Dec  7 21:40:08 2024 with memory = 2287.25 (MB), peak = 2585.34 (MB)
[12/07 21:40:08    482s] #Start Track Assignment.
[12/07 21:40:11    485s] #Done with 20423 horizontal wires in 16 hboxes and 22281 vertical wires in 16 hboxes.
[12/07 21:40:13    488s] #Done with 3256 horizontal wires in 16 hboxes and 2981 vertical wires in 16 hboxes.
[12/07 21:40:15    489s] #Done with 16 horizontal wires in 16 hboxes and 16 vertical wires in 16 hboxes.
[12/07 21:40:15    489s] #
[12/07 21:40:15    489s] #Track assignment summary:
[12/07 21:40:15    489s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/07 21:40:15    489s] #------------------------------------------------------------------------
[12/07 21:40:15    489s] # M1          7692.10 	  0.01%  	  0.00% 	  0.01%
[12/07 21:40:15    489s] # M2        109761.51 	  0.04%  	  0.00% 	  0.02%
[12/07 21:40:15    489s] # M3        169287.61 	  0.05%  	  0.00% 	  0.01%
[12/07 21:40:15    489s] # M4         78629.55 	  0.01%  	  0.00% 	  0.00%
[12/07 21:40:15    489s] # M5             0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 21:40:15    489s] # M6             0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 21:40:15    489s] # M7        222747.21 	  0.00%  	  0.00% 	  0.00%
[12/07 21:40:15    489s] # M8        352331.97 	  0.03%  	  0.00% 	  0.00%
[12/07 21:40:15    489s] # M9         21942.80 	  0.00%  	  0.00% 	  0.00%
[12/07 21:40:15    489s] # AP             0.00 	  0.00%  	  0.00% 	  0.00%
[12/07 21:40:15    489s] #------------------------------------------------------------------------
[12/07 21:40:15    489s] # All      962392.75  	  0.02% 	  0.00% 	  0.00%
[12/07 21:40:15    489s] #Complete Track Assignment.
[12/07 21:40:15    489s] #Total number of nets with non-default rule or having extra spacing = 124
[12/07 21:40:15    489s] #Total wire length = 983377 um.
[12/07 21:40:15    489s] #Total half perimeter of net bounding box = 960777 um.
[12/07 21:40:15    489s] #Total wire length on LAYER M1 = 7698 um.
[12/07 21:40:15    489s] #Total wire length on LAYER M2 = 110362 um.
[12/07 21:40:15    489s] #Total wire length on LAYER M3 = 180684 um.
[12/07 21:40:15    489s] #Total wire length on LAYER M4 = 89555 um.
[12/07 21:40:15    489s] #Total wire length on LAYER M5 = 0 um.
[12/07 21:40:15    489s] #Total wire length on LAYER M6 = 1 um.
[12/07 21:40:15    489s] #Total wire length on LAYER M7 = 222719 um.
[12/07 21:40:15    489s] #Total wire length on LAYER M8 = 351059 um.
[12/07 21:40:15    489s] #Total wire length on LAYER M9 = 21300 um.
[12/07 21:40:15    489s] #Total wire length on LAYER AP = 0 um.
[12/07 21:40:15    489s] #Total number of vias = 102512
[12/07 21:40:15    489s] #Total number of multi-cut vias = 113 (  0.1%)
[12/07 21:40:15    489s] #Total number of single cut vias = 102399 ( 99.9%)
[12/07 21:40:15    489s] #Up-Via Summary (total 102512):
[12/07 21:40:15    489s] #                   single-cut          multi-cut      Total
[12/07 21:40:15    489s] #-----------------------------------------------------------
[12/07 21:40:15    489s] # M1             39136 ( 99.7%)       113 (  0.3%)      39249
[12/07 21:40:15    489s] # M2             29924 (100.0%)         0 (  0.0%)      29924
[12/07 21:40:15    489s] # M3             12336 (100.0%)         0 (  0.0%)      12336
[12/07 21:40:15    489s] # M4              4452 (100.0%)         0 (  0.0%)       4452
[12/07 21:40:15    489s] # M5              4452 (100.0%)         0 (  0.0%)       4452
[12/07 21:40:15    489s] # M6              4452 (100.0%)         0 (  0.0%)       4452
[12/07 21:40:15    489s] # M7              4431 (100.0%)         0 (  0.0%)       4431
[12/07 21:40:15    489s] # M8              3216 (100.0%)         0 (  0.0%)       3216
[12/07 21:40:15    489s] #-----------------------------------------------------------
[12/07 21:40:15    489s] #               102399 ( 99.9%)       113 (  0.1%)     102512 
[12/07 21:40:15    489s] #
[12/07 21:40:15    489s] ### track_assign design signature (37): route=939590008
[12/07 21:40:15    489s] ### track-assign core-engine cpu:00:00:07, real:00:00:07, mem:2.3 GB, peak:2.5 GB
[12/07 21:40:15    489s] ### Time Record (Track Assignment) is uninstalled.
[12/07 21:40:15    489s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 2349.02 (MB), peak = 2585.34 (MB)
[12/07 21:40:15    489s] #
[12/07 21:40:15    489s] #number of short segments in preferred routing layers
[12/07 21:40:15    489s] #	M7        M8        Total 
[12/07 21:40:15    489s] #	353       221       574       
[12/07 21:40:15    489s] #
[12/07 21:40:15    490s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/07 21:40:15    490s] #Cpu time = 00:00:33
[12/07 21:40:15    490s] #Elapsed time = 00:00:33
[12/07 21:40:15    490s] #Increased memory = 61.05 (MB)
[12/07 21:40:15    490s] #Total memory = 2349.33 (MB)
[12/07 21:40:15    490s] #Peak memory = 2585.34 (MB)
[12/07 21:40:15    490s] ### Time Record (Detail Routing) is installed.
[12/07 21:40:15    490s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:40:15    490s] #
[12/07 21:40:15    490s] #Start Detail Routing..
[12/07 21:40:16    490s] #start initial detail routing ...
[12/07 21:40:16    490s] ### Design has 0 dirty nets, 16099 dirty-areas)
[12/07 21:40:26    501s] #    completing 10% with 25 violations
[12/07 21:40:26    501s] #    elapsed time = 00:00:11, memory = 2443.40 (MB)
[12/07 21:40:47    521s] #    completing 20% with 65 violations
[12/07 21:40:47    521s] #    elapsed time = 00:00:31, memory = 2465.42 (MB)
[12/07 21:40:58    532s] #    completing 30% with 88 violations
[12/07 21:40:58    532s] #    elapsed time = 00:00:42, memory = 2501.40 (MB)
[12/07 21:41:16    550s] #    completing 40% with 85 violations
[12/07 21:41:16    550s] #    elapsed time = 00:01:00, memory = 2487.81 (MB)
[12/07 21:41:35    569s] #    completing 50% with 86 violations
[12/07 21:41:35    569s] #    elapsed time = 00:01:19, memory = 2499.72 (MB)
[12/07 21:41:47    581s] #    completing 60% with 102 violations
[12/07 21:41:47    581s] #    elapsed time = 00:01:31, memory = 2500.79 (MB)
[12/07 21:42:06    600s] #    completing 70% with 101 violations
[12/07 21:42:06    600s] #    elapsed time = 00:01:50, memory = 2503.66 (MB)
[12/07 21:42:18    612s] #    completing 80% with 96 violations
[12/07 21:42:18    612s] #    elapsed time = 00:02:03, memory = 2507.63 (MB)
[12/07 21:42:35    629s] #    completing 90% with 75 violations
[12/07 21:42:35    629s] #    elapsed time = 00:02:19, memory = 2497.98 (MB)
[12/07 21:42:54    648s] #    completing 100% with 71 violations
[12/07 21:42:54    648s] #    elapsed time = 00:02:39, memory = 2506.61 (MB)
[12/07 21:42:55    648s] ### Routing stats: routing = 38.26% drc-check-only = 30.85% dirty-area = 51.89%
[12/07 21:42:55    648s] #   number of violations = 71
[12/07 21:42:55    648s] #
[12/07 21:42:55    648s] #    By Layer and Type :
[12/07 21:42:55    648s] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[12/07 21:42:55    648s] #	M1            0        7        0       10       17
[12/07 21:42:55    648s] #	M2           12        6       34        0       52
[12/07 21:42:55    648s] #	M3            0        0        0        0        0
[12/07 21:42:55    648s] #	M4            0        0        0        0        0
[12/07 21:42:55    648s] #	M5            0        0        0        0        0
[12/07 21:42:55    648s] #	M6            0        0        0        0        0
[12/07 21:42:55    648s] #	M7            0        0        0        0        0
[12/07 21:42:55    648s] #	M8            0        0        2        0        2
[12/07 21:42:55    648s] #	Totals       12       13       36       10       71
[12/07 21:42:55    648s] #cpu time = 00:02:39, elapsed time = 00:02:39, memory = 2365.99 (MB), peak = 2585.34 (MB)
[12/07 21:42:55    649s] #start 1st optimization iteration ...
[12/07 21:42:57    651s] ### Routing stats: routing = 38.26% drc-check-only = 30.85% dirty-area = 51.89%
[12/07 21:42:57    651s] #   number of violations = 42
[12/07 21:42:57    651s] #
[12/07 21:42:57    651s] #    By Layer and Type :
[12/07 21:42:57    651s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[12/07 21:42:57    651s] #	M1            0        2        0        0        2
[12/07 21:42:57    651s] #	M2            4        4       31        1       40
[12/07 21:42:57    651s] #	Totals        4        6       31        1       42
[12/07 21:42:57    651s] #    number of process antenna violations = 40
[12/07 21:42:57    651s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2361.86 (MB), peak = 2585.34 (MB)
[12/07 21:42:57    651s] #start 2nd optimization iteration ...
[12/07 21:42:58    652s] ### Routing stats: routing = 38.26% drc-check-only = 30.85% dirty-area = 51.89%
[12/07 21:42:58    652s] #   number of violations = 46
[12/07 21:42:58    652s] #
[12/07 21:42:58    652s] #    By Layer and Type :
[12/07 21:42:58    652s] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[12/07 21:42:58    652s] #	M1            0       11        0        0       11
[12/07 21:42:58    652s] #	M2            5        3       26        1       35
[12/07 21:42:58    652s] #	Totals        5       14       26        1       46
[12/07 21:42:58    652s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2360.36 (MB), peak = 2585.34 (MB)
[12/07 21:42:58    652s] #start 3rd optimization iteration ...
[12/07 21:43:00    653s] ### Routing stats: routing = 38.26% drc-check-only = 30.85% dirty-area = 51.89%
[12/07 21:43:00    653s] #   number of violations = 3
[12/07 21:43:00    653s] #
[12/07 21:43:00    653s] #    By Layer and Type :
[12/07 21:43:00    653s] #	         MetSpc   EOLSpc    Short   Totals
[12/07 21:43:00    653s] #	M1            0        0        0        0
[12/07 21:43:00    653s] #	M2            1        1        1        3
[12/07 21:43:00    653s] #	Totals        1        1        1        3
[12/07 21:43:00    653s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2358.12 (MB), peak = 2585.34 (MB)
[12/07 21:43:00    653s] #start 4th optimization iteration ...
[12/07 21:43:00    653s] ### Routing stats: routing = 38.26% drc-check-only = 30.85% dirty-area = 51.89%
[12/07 21:43:00    653s] #   number of violations = 0
[12/07 21:43:00    653s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2358.31 (MB), peak = 2585.34 (MB)
[12/07 21:43:00    654s] #Complete Detail Routing.
[12/07 21:43:00    654s] #Total number of nets with non-default rule or having extra spacing = 124
[12/07 21:43:00    654s] #Total wire length = 987757 um.
[12/07 21:43:00    654s] #Total half perimeter of net bounding box = 960777 um.
[12/07 21:43:00    654s] #Total wire length on LAYER M1 = 17788 um.
[12/07 21:43:00    654s] #Total wire length on LAYER M2 = 121664 um.
[12/07 21:43:00    654s] #Total wire length on LAYER M3 = 170004 um.
[12/07 21:43:00    654s] #Total wire length on LAYER M4 = 87654 um.
[12/07 21:43:00    654s] #Total wire length on LAYER M5 = 466 um.
[12/07 21:43:00    654s] #Total wire length on LAYER M6 = 458 um.
[12/07 21:43:00    654s] #Total wire length on LAYER M7 = 224952 um.
[12/07 21:43:00    654s] #Total wire length on LAYER M8 = 346809 um.
[12/07 21:43:00    654s] #Total wire length on LAYER M9 = 17961 um.
[12/07 21:43:00    654s] #Total wire length on LAYER AP = 0 um.
[12/07 21:43:00    654s] #Total number of vias = 100504
[12/07 21:43:00    654s] #Total number of multi-cut vias = 1998 (  2.0%)
[12/07 21:43:00    654s] #Total number of single cut vias = 98506 ( 98.0%)
[12/07 21:43:00    654s] #Up-Via Summary (total 100504):
[12/07 21:43:00    654s] #                   single-cut          multi-cut      Total
[12/07 21:43:00    654s] #-----------------------------------------------------------
[12/07 21:43:00    654s] # M1             41203 ( 99.4%)       229 (  0.6%)      41432
[12/07 21:43:00    654s] # M2             29161 (100.0%)         0 (  0.0%)      29161
[12/07 21:43:00    654s] # M3             11679 (100.0%)         0 (  0.0%)      11679
[12/07 21:43:00    654s] # M4              4421 (100.0%)         0 (  0.0%)       4421
[12/07 21:43:00    654s] # M5              4409 (100.0%)         0 (  0.0%)       4409
[12/07 21:43:00    654s] # M6              2646 ( 59.9%)      1769 ( 40.1%)       4415
[12/07 21:43:00    654s] # M7              3393 (100.0%)         0 (  0.0%)       3393
[12/07 21:43:00    654s] # M8              1594 (100.0%)         0 (  0.0%)       1594
[12/07 21:43:00    654s] #-----------------------------------------------------------
[12/07 21:43:00    654s] #                98506 ( 98.0%)      1998 (  2.0%)     100504 
[12/07 21:43:00    654s] #
[12/07 21:43:00    654s] #Total number of DRC violations = 0
[12/07 21:43:00    654s] ### Time Record (Detail Routing) is uninstalled.
[12/07 21:43:00    654s] #Cpu time = 00:02:44
[12/07 21:43:00    654s] #Elapsed time = 00:02:44
[12/07 21:43:00    654s] #Increased memory = 9.05 (MB)
[12/07 21:43:00    654s] #Total memory = 2358.38 (MB)
[12/07 21:43:00    654s] #Peak memory = 2585.34 (MB)
[12/07 21:43:00    654s] ### Time Record (Antenna Fixing) is installed.
[12/07 21:43:00    654s] #
[12/07 21:43:00    654s] #start routing for process antenna violation fix ...
[12/07 21:43:00    654s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:43:01    655s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2360.12 (MB), peak = 2585.34 (MB)
[12/07 21:43:01    655s] #
[12/07 21:43:01    655s] #Total number of nets with non-default rule or having extra spacing = 124
[12/07 21:43:01    655s] #Total wire length = 987777 um.
[12/07 21:43:01    655s] #Total half perimeter of net bounding box = 960777 um.
[12/07 21:43:01    655s] #Total wire length on LAYER M1 = 17788 um.
[12/07 21:43:01    655s] #Total wire length on LAYER M2 = 121659 um.
[12/07 21:43:01    655s] #Total wire length on LAYER M3 = 170004 um.
[12/07 21:43:01    655s] #Total wire length on LAYER M4 = 87660 um.
[12/07 21:43:01    655s] #Total wire length on LAYER M5 = 467 um.
[12/07 21:43:01    655s] #Total wire length on LAYER M6 = 458 um.
[12/07 21:43:01    655s] #Total wire length on LAYER M7 = 224950 um.
[12/07 21:43:01    655s] #Total wire length on LAYER M8 = 346810 um.
[12/07 21:43:01    655s] #Total wire length on LAYER M9 = 17982 um.
[12/07 21:43:01    655s] #Total wire length on LAYER AP = 0 um.
[12/07 21:43:01    655s] #Total number of vias = 100574
[12/07 21:43:01    655s] #Total number of multi-cut vias = 1998 (  2.0%)
[12/07 21:43:01    655s] #Total number of single cut vias = 98576 ( 98.0%)
[12/07 21:43:01    655s] #Up-Via Summary (total 100574):
[12/07 21:43:01    655s] #                   single-cut          multi-cut      Total
[12/07 21:43:01    655s] #-----------------------------------------------------------
[12/07 21:43:01    655s] # M1             41203 ( 99.4%)       229 (  0.6%)      41432
[12/07 21:43:01    655s] # M2             29163 (100.0%)         0 (  0.0%)      29163
[12/07 21:43:01    655s] # M3             11685 (100.0%)         0 (  0.0%)      11685
[12/07 21:43:01    655s] # M4              4429 (100.0%)         0 (  0.0%)       4429
[12/07 21:43:01    655s] # M5              4409 (100.0%)         0 (  0.0%)       4409
[12/07 21:43:01    655s] # M6              2646 ( 59.9%)      1769 ( 40.1%)       4415
[12/07 21:43:01    655s] # M7              3399 (100.0%)         0 (  0.0%)       3399
[12/07 21:43:01    655s] # M8              1642 (100.0%)         0 (  0.0%)       1642
[12/07 21:43:01    655s] #-----------------------------------------------------------
[12/07 21:43:01    655s] #                98576 ( 98.0%)      1998 (  2.0%)     100574 
[12/07 21:43:01    655s] #
[12/07 21:43:01    655s] #Total number of DRC violations = 0
[12/07 21:43:01    655s] #Total number of process antenna violations = 0
[12/07 21:43:01    655s] #Total number of net violated process antenna rule = 0
[12/07 21:43:01    655s] #
[12/07 21:43:02    656s] #
[12/07 21:43:02    656s] #Total number of nets with non-default rule or having extra spacing = 124
[12/07 21:43:02    656s] #Total wire length = 987777 um.
[12/07 21:43:02    656s] #Total half perimeter of net bounding box = 960777 um.
[12/07 21:43:02    656s] #Total wire length on LAYER M1 = 17788 um.
[12/07 21:43:02    656s] #Total wire length on LAYER M2 = 121659 um.
[12/07 21:43:02    656s] #Total wire length on LAYER M3 = 170004 um.
[12/07 21:43:02    656s] #Total wire length on LAYER M4 = 87660 um.
[12/07 21:43:02    656s] #Total wire length on LAYER M5 = 467 um.
[12/07 21:43:02    656s] #Total wire length on LAYER M6 = 458 um.
[12/07 21:43:02    656s] #Total wire length on LAYER M7 = 224950 um.
[12/07 21:43:02    656s] #Total wire length on LAYER M8 = 346810 um.
[12/07 21:43:02    656s] #Total wire length on LAYER M9 = 17982 um.
[12/07 21:43:02    656s] #Total wire length on LAYER AP = 0 um.
[12/07 21:43:02    656s] #Total number of vias = 100574
[12/07 21:43:02    656s] #Total number of multi-cut vias = 1998 (  2.0%)
[12/07 21:43:02    656s] #Total number of single cut vias = 98576 ( 98.0%)
[12/07 21:43:02    656s] #Up-Via Summary (total 100574):
[12/07 21:43:02    656s] #                   single-cut          multi-cut      Total
[12/07 21:43:02    656s] #-----------------------------------------------------------
[12/07 21:43:02    656s] # M1             41203 ( 99.4%)       229 (  0.6%)      41432
[12/07 21:43:02    656s] # M2             29163 (100.0%)         0 (  0.0%)      29163
[12/07 21:43:02    656s] # M3             11685 (100.0%)         0 (  0.0%)      11685
[12/07 21:43:02    656s] # M4              4429 (100.0%)         0 (  0.0%)       4429
[12/07 21:43:02    656s] # M5              4409 (100.0%)         0 (  0.0%)       4409
[12/07 21:43:02    656s] # M6              2646 ( 59.9%)      1769 ( 40.1%)       4415
[12/07 21:43:02    656s] # M7              3399 (100.0%)         0 (  0.0%)       3399
[12/07 21:43:02    656s] # M8              1642 (100.0%)         0 (  0.0%)       1642
[12/07 21:43:02    656s] #-----------------------------------------------------------
[12/07 21:43:02    656s] #                98576 ( 98.0%)      1998 (  2.0%)     100574 
[12/07 21:43:02    656s] #
[12/07 21:43:02    656s] #Total number of DRC violations = 0
[12/07 21:43:02    656s] #Total number of process antenna violations = 0
[12/07 21:43:02    656s] #Total number of net violated process antenna rule = 0
[12/07 21:43:02    656s] #
[12/07 21:43:02    656s] ### Time Record (Antenna Fixing) is uninstalled.
[12/07 21:43:02    656s] ### Time Record (Post Route Via Swapping) is installed.
[12/07 21:43:02    656s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:43:02    656s] #
[12/07 21:43:02    656s] #Start Post Route via swapping...
[12/07 21:43:02    656s] #38.26% of area are rerouted by ECO routing.
[12/07 21:43:19    672s] #   number of violations = 0
[12/07 21:43:19    672s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2358.23 (MB), peak = 2585.34 (MB)
[12/07 21:43:19    672s] #CELL_VIEW torus_bp_D_W32,init has no DRC violation.
[12/07 21:43:19    672s] #Total number of DRC violations = 0
[12/07 21:43:19    672s] #Total number of process antenna violations = 0
[12/07 21:43:19    672s] #Total number of net violated process antenna rule = 0
[12/07 21:43:19    672s] #Post Route via swapping is done.
[12/07 21:43:19    672s] ### Time Record (Post Route Via Swapping) is uninstalled.
[12/07 21:43:19    672s] #Total number of nets with non-default rule or having extra spacing = 124
[12/07 21:43:19    672s] #Total wire length = 987777 um.
[12/07 21:43:19    672s] #Total half perimeter of net bounding box = 960777 um.
[12/07 21:43:19    672s] #Total wire length on LAYER M1 = 17788 um.
[12/07 21:43:19    672s] #Total wire length on LAYER M2 = 121659 um.
[12/07 21:43:19    672s] #Total wire length on LAYER M3 = 170004 um.
[12/07 21:43:19    672s] #Total wire length on LAYER M4 = 87660 um.
[12/07 21:43:19    672s] #Total wire length on LAYER M5 = 467 um.
[12/07 21:43:19    672s] #Total wire length on LAYER M6 = 458 um.
[12/07 21:43:19    672s] #Total wire length on LAYER M7 = 224950 um.
[12/07 21:43:19    672s] #Total wire length on LAYER M8 = 346810 um.
[12/07 21:43:19    672s] #Total wire length on LAYER M9 = 17982 um.
[12/07 21:43:19    672s] #Total wire length on LAYER AP = 0 um.
[12/07 21:43:19    672s] #Total number of vias = 100574
[12/07 21:43:19    672s] #Total number of multi-cut vias = 91094 ( 90.6%)
[12/07 21:43:19    672s] #Total number of single cut vias = 9480 (  9.4%)
[12/07 21:43:19    672s] #Up-Via Summary (total 100574):
[12/07 21:43:19    672s] #                   single-cut          multi-cut      Total
[12/07 21:43:19    672s] #-----------------------------------------------------------
[12/07 21:43:19    672s] # M1              9299 ( 22.4%)     32133 ( 77.6%)      41432
[12/07 21:43:19    672s] # M2               115 (  0.4%)     29048 ( 99.6%)      29163
[12/07 21:43:19    672s] # M3                17 (  0.1%)     11668 ( 99.9%)      11685
[12/07 21:43:19    672s] # M4                 0 (  0.0%)      4429 (100.0%)       4429
[12/07 21:43:19    672s] # M5                 3 (  0.1%)      4406 ( 99.9%)       4409
[12/07 21:43:19    672s] # M6                 0 (  0.0%)      4415 (100.0%)       4415
[12/07 21:43:19    672s] # M7                23 (  0.7%)      3376 ( 99.3%)       3399
[12/07 21:43:19    672s] # M8                23 (  1.4%)      1619 ( 98.6%)       1642
[12/07 21:43:19    672s] #-----------------------------------------------------------
[12/07 21:43:19    672s] #                 9480 (  9.4%)     91094 ( 90.6%)     100574 
[12/07 21:43:19    672s] #
[12/07 21:43:19    673s] ### Time Record (Post Route Wire Spreading) is installed.
[12/07 21:43:19    673s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:43:19    673s] #
[12/07 21:43:19    673s] #Start Post Route wire spreading..
[12/07 21:43:19    673s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:43:19    673s] #
[12/07 21:43:19    673s] #Start DRC checking..
[12/07 21:43:52    705s] #   number of violations = 0
[12/07 21:43:52    705s] #cpu time = 00:00:33, elapsed time = 00:00:33, memory = 2361.04 (MB), peak = 2585.34 (MB)
[12/07 21:43:52    705s] #CELL_VIEW torus_bp_D_W32,init has no DRC violation.
[12/07 21:43:52    705s] #Total number of DRC violations = 0
[12/07 21:43:52    705s] #Total number of process antenna violations = 0
[12/07 21:43:52    705s] #Total number of net violated process antenna rule = 0
[12/07 21:43:52    705s] #
[12/07 21:43:52    705s] #Start data preparation for wire spreading...
[12/07 21:43:52    705s] #
[12/07 21:43:52    705s] #Data preparation is done on Sat Dec  7 21:43:52 2024
[12/07 21:43:52    705s] #
[12/07 21:43:52    705s] ### track-assign engine-init starts on Sat Dec  7 21:43:52 2024 with memory = 2361.04 (MB), peak = 2585.34 (MB)
[12/07 21:43:52    705s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/07 21:43:52    705s] #
[12/07 21:43:52    705s] #Start Post Route Wire Spread.
[12/07 21:43:57    711s] #Done with 2924 horizontal wires in 31 hboxes and 3411 vertical wires in 31 hboxes.
[12/07 21:43:57    711s] #Complete Post Route Wire Spread.
[12/07 21:43:57    711s] #
[12/07 21:43:57    711s] #Total number of nets with non-default rule or having extra spacing = 124
[12/07 21:43:57    711s] #Total wire length = 991960 um.
[12/07 21:43:57    711s] #Total half perimeter of net bounding box = 960777 um.
[12/07 21:43:57    711s] #Total wire length on LAYER M1 = 17957 um.
[12/07 21:43:57    711s] #Total wire length on LAYER M2 = 122303 um.
[12/07 21:43:57    711s] #Total wire length on LAYER M3 = 171032 um.
[12/07 21:43:57    711s] #Total wire length on LAYER M4 = 88192 um.
[12/07 21:43:57    711s] #Total wire length on LAYER M5 = 467 um.
[12/07 21:43:57    711s] #Total wire length on LAYER M6 = 458 um.
[12/07 21:43:57    711s] #Total wire length on LAYER M7 = 225121 um.
[12/07 21:43:57    711s] #Total wire length on LAYER M8 = 348375 um.
[12/07 21:43:57    711s] #Total wire length on LAYER M9 = 18056 um.
[12/07 21:43:57    711s] #Total wire length on LAYER AP = 0 um.
[12/07 21:43:57    711s] #Total number of vias = 100574
[12/07 21:43:57    711s] #Total number of multi-cut vias = 91094 ( 90.6%)
[12/07 21:43:57    711s] #Total number of single cut vias = 9480 (  9.4%)
[12/07 21:43:57    711s] #Up-Via Summary (total 100574):
[12/07 21:43:57    711s] #                   single-cut          multi-cut      Total
[12/07 21:43:57    711s] #-----------------------------------------------------------
[12/07 21:43:57    711s] # M1              9299 ( 22.4%)     32133 ( 77.6%)      41432
[12/07 21:43:57    711s] # M2               115 (  0.4%)     29048 ( 99.6%)      29163
[12/07 21:43:57    711s] # M3                17 (  0.1%)     11668 ( 99.9%)      11685
[12/07 21:43:57    711s] # M4                 0 (  0.0%)      4429 (100.0%)       4429
[12/07 21:43:57    711s] # M5                 3 (  0.1%)      4406 ( 99.9%)       4409
[12/07 21:43:57    711s] # M6                 0 (  0.0%)      4415 (100.0%)       4415
[12/07 21:43:57    711s] # M7                23 (  0.7%)      3376 ( 99.3%)       3399
[12/07 21:43:57    711s] # M8                23 (  1.4%)      1619 ( 98.6%)       1642
[12/07 21:43:57    711s] #-----------------------------------------------------------
[12/07 21:43:57    711s] #                 9480 (  9.4%)     91094 ( 90.6%)     100574 
[12/07 21:43:57    711s] #
[12/07 21:43:57    711s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/07 21:43:57    711s] #
[12/07 21:43:57    711s] #Start DRC checking..
[12/07 21:44:30    744s] #   number of violations = 0
[12/07 21:44:30    744s] #cpu time = 00:00:33, elapsed time = 00:00:33, memory = 2361.76 (MB), peak = 2585.34 (MB)
[12/07 21:44:30    744s] #CELL_VIEW torus_bp_D_W32,init has no DRC violation.
[12/07 21:44:30    744s] #Total number of DRC violations = 0
[12/07 21:44:30    744s] #Total number of process antenna violations = 0
[12/07 21:44:30    744s] #Total number of net violated process antenna rule = 0
[12/07 21:44:31    745s] #   number of violations = 0
[12/07 21:44:31    745s] #cpu time = 00:00:39, elapsed time = 00:00:40, memory = 2362.45 (MB), peak = 2585.34 (MB)
[12/07 21:44:31    745s] #CELL_VIEW torus_bp_D_W32,init has no DRC violation.
[12/07 21:44:31    745s] #Total number of DRC violations = 0
[12/07 21:44:31    745s] #Total number of process antenna violations = 0
[12/07 21:44:31    745s] #Total number of net violated process antenna rule = 0
[12/07 21:44:31    745s] #Post Route wire spread is done.
[12/07 21:44:31    745s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/07 21:44:31    745s] #Total number of nets with non-default rule or having extra spacing = 124
[12/07 21:44:31    745s] #Total wire length = 991960 um.
[12/07 21:44:31    745s] #Total half perimeter of net bounding box = 960777 um.
[12/07 21:44:31    745s] #Total wire length on LAYER M1 = 17957 um.
[12/07 21:44:31    745s] #Total wire length on LAYER M2 = 122303 um.
[12/07 21:44:31    745s] #Total wire length on LAYER M3 = 171032 um.
[12/07 21:44:31    745s] #Total wire length on LAYER M4 = 88192 um.
[12/07 21:44:31    745s] #Total wire length on LAYER M5 = 467 um.
[12/07 21:44:31    745s] #Total wire length on LAYER M6 = 458 um.
[12/07 21:44:31    745s] #Total wire length on LAYER M7 = 225121 um.
[12/07 21:44:31    745s] #Total wire length on LAYER M8 = 348375 um.
[12/07 21:44:31    745s] #Total wire length on LAYER M9 = 18056 um.
[12/07 21:44:31    745s] #Total wire length on LAYER AP = 0 um.
[12/07 21:44:31    745s] #Total number of vias = 100574
[12/07 21:44:31    745s] #Total number of multi-cut vias = 91094 ( 90.6%)
[12/07 21:44:31    745s] #Total number of single cut vias = 9480 (  9.4%)
[12/07 21:44:31    745s] #Up-Via Summary (total 100574):
[12/07 21:44:31    745s] #                   single-cut          multi-cut      Total
[12/07 21:44:31    745s] #-----------------------------------------------------------
[12/07 21:44:31    745s] # M1              9299 ( 22.4%)     32133 ( 77.6%)      41432
[12/07 21:44:31    745s] # M2               115 (  0.4%)     29048 ( 99.6%)      29163
[12/07 21:44:31    745s] # M3                17 (  0.1%)     11668 ( 99.9%)      11685
[12/07 21:44:31    745s] # M4                 0 (  0.0%)      4429 (100.0%)       4429
[12/07 21:44:31    745s] # M5                 3 (  0.1%)      4406 ( 99.9%)       4409
[12/07 21:44:31    745s] # M6                 0 (  0.0%)      4415 (100.0%)       4415
[12/07 21:44:31    745s] # M7                23 (  0.7%)      3376 ( 99.3%)       3399
[12/07 21:44:31    745s] # M8                23 (  1.4%)      1619 ( 98.6%)       1642
[12/07 21:44:31    745s] #-----------------------------------------------------------
[12/07 21:44:31    745s] #                 9480 (  9.4%)     91094 ( 90.6%)     100574 
[12/07 21:44:31    745s] #
[12/07 21:44:31    745s] #detailRoute Statistics:
[12/07 21:44:31    745s] #Cpu time = 00:04:15
[12/07 21:44:31    745s] #Elapsed time = 00:04:16
[12/07 21:44:31    745s] #Increased memory = 13.12 (MB)
[12/07 21:44:31    745s] #Total memory = 2362.45 (MB)
[12/07 21:44:31    745s] #Peak memory = 2585.34 (MB)
[12/07 21:44:31    745s] ### global_detail_route design signature (70): route=18614336 flt_obj=0 vio=1905142130 shield_wire=1
[12/07 21:44:31    745s] ### Time Record (DB Export) is installed.
[12/07 21:44:31    745s] ### export design design signature (71): route=18614336 fixed_route=449072797 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1557428824 dirty_area=0 del_dirty_area=0 cell=1492369961 placement=846784215 pin_access=1878449965 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:44:32    745s] ### Time Record (DB Export) is uninstalled.
[12/07 21:44:32    745s] ### Time Record (Post Callback) is installed.
[12/07 21:44:32    745s] ### Time Record (Post Callback) is uninstalled.
[12/07 21:44:32    745s] #
[12/07 21:44:32    745s] #globalDetailRoute statistics:
[12/07 21:44:32    745s] #Cpu time = 00:04:55
[12/07 21:44:32    745s] #Elapsed time = 00:04:56
[12/07 21:44:32    745s] #Increased memory = 75.38 (MB)
[12/07 21:44:32    745s] #Total memory = 2349.86 (MB)
[12/07 21:44:32    745s] #Peak memory = 2585.34 (MB)
[12/07 21:44:32    745s] #Number of warnings = 22
[12/07 21:44:32    745s] #Total number of warnings = 50
[12/07 21:44:32    745s] #Number of fails = 0
[12/07 21:44:32    745s] #Total number of fails = 0
[12/07 21:44:32    745s] #Complete globalDetailRoute on Sat Dec  7 21:44:32 2024
[12/07 21:44:32    745s] #
[12/07 21:44:32    745s] ### import design signature (72): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1878449965 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/07 21:44:32    745s] ### Time Record (globalDetailRoute) is uninstalled.
[12/07 21:44:32    745s] % End globalDetailRoute (date=12/07 21:44:32, total cpu=0:04:55, real=0:04:56, peak res=2509.1M, current mem=2347.1M)
[12/07 21:44:32    745s] #Default setup view is reset to view_functional_wcl_slow.
[12/07 21:44:32    745s] #Default setup view is reset to view_functional_wcl_slow.
[12/07 21:44:32    745s] AAE_INFO: Post Route call back at the end of routeDesign
[12/07 21:44:32    745s] #routeDesign: cpu time = 00:05:31, elapsed time = 00:05:32, memory = 2320.78 (MB), peak = 2585.34 (MB)
[12/07 21:44:32    745s] 
[12/07 21:44:32    745s] *** Summary of all messages that are not suppressed in this session:
[12/07 21:44:32    745s] Severity  ID               Count  Summary                                  
[12/07 21:44:32    745s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/07 21:44:32    745s] WARNING   IMPESI-3014         10  The RC network is incomplete for net %s....
[12/07 21:44:32    745s] WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
[12/07 21:44:32    745s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/07 21:44:32    745s] *** Message Summary: 588 warning(s), 0 error(s)
[12/07 21:44:32    745s] 
[12/07 21:44:32    745s] ### Time Record (routeDesign) is uninstalled.
[12/07 21:44:32    745s] ### 
[12/07 21:44:32    745s] ###   Scalability Statistics
[12/07 21:44:32    745s] ### 
[12/07 21:44:32    745s] ### --------------------------------+----------------+----------------+----------------+
[12/07 21:44:32    745s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/07 21:44:32    745s] ### --------------------------------+----------------+----------------+----------------+
[12/07 21:44:32    745s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/07 21:44:32    745s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/07 21:44:32    745s] ###   Timing Data Generation        |        00:00:07|        00:00:07|             1.0|
[12/07 21:44:32    745s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[12/07 21:44:32    745s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/07 21:44:32    745s] ###   Cell Pin Access               |        00:00:05|        00:00:05|             1.0|
[12/07 21:44:32    745s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.0|
[12/07 21:44:32    745s] ###   Global Routing                |        00:00:26|        00:00:26|             1.0|
[12/07 21:44:32    745s] ###   Track Assignment              |        00:00:08|        00:00:09|             1.0|
[12/07 21:44:32    745s] ###   Detail Routing                |        00:03:07|        00:03:07|             1.0|
[12/07 21:44:32    745s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             1.0|
[12/07 21:44:32    745s] ###   Post Route Via Swapping       |        00:00:17|        00:00:17|             1.0|
[12/07 21:44:32    745s] ###   Post Route Wire Spreading     |        00:01:12|        00:01:12|             1.0|
[12/07 21:44:32    745s] ###   Entire Command                |        00:05:31|        00:05:32|             1.0|
[12/07 21:44:32    745s] ### --------------------------------+----------------+----------------+----------------+
[12/07 21:44:32    745s] ### 
[12/07 21:44:32    745s] #% End routeDesign (date=12/07 21:44:32, total cpu=0:05:31, real=0:05:32, peak res=2509.1M, current mem=2320.8M)
[12/07 21:44:32    745s] <CMD> setFillerMode -corePrefix FILL -core {FILL1 FILL2 FILL4}
[12/07 21:44:32    745s] <CMD> addFiller
[12/07 21:44:32    745s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/07 21:44:32    745s] Type 'man IMPSP-5217' for more detail.
[12/07 21:44:32    745s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2623.4M, EPOCH TIME: 1733625872.365439
[12/07 21:44:32    745s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2623.4M, EPOCH TIME: 1733625872.366252
[12/07 21:44:32    745s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2623.4M, EPOCH TIME: 1733625872.366311
[12/07 21:44:32    745s] Processing tracks to init pin-track alignment.
[12/07 21:44:32    745s] z: 2, totalTracks: 1
[12/07 21:44:32    745s] z: 4, totalTracks: 1
[12/07 21:44:32    745s] z: 6, totalTracks: 1
[12/07 21:44:32    745s] z: 8, totalTracks: 1
[12/07 21:44:32    745s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/07 21:44:32    745s] All LLGs are deleted
[12/07 21:44:32    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:44:32    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:44:32    745s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2623.4M, EPOCH TIME: 1733625872.380776
[12/07 21:44:32    745s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2623.4M, EPOCH TIME: 1733625872.381083
[12/07 21:44:32    745s] # Floorplan has 32 instGroups (with no HInst) out of 64 Groups
[12/07 21:44:32    745s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2623.4M, EPOCH TIME: 1733625872.381685
[12/07 21:44:32    745s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:44:32    745s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:44:32    745s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2623.4M, EPOCH TIME: 1733625872.381918
[12/07 21:44:32    745s] Max number of tech site patterns supported in site array is 256.
[12/07 21:44:32    745s] Core basic site is core
[12/07 21:44:32    745s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[12/07 21:44:32    745s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2623.4M, EPOCH TIME: 1733625872.397219
[12/07 21:44:32    746s] After signature check, allow fast init is false, keep pre-filter is true.
[12/07 21:44:32    746s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/07 21:44:32    746s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.218, REAL:0.218, MEM:2623.4M, EPOCH TIME: 1733625872.615411
[12/07 21:44:32    746s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/07 21:44:32    746s] SiteArray: use 31,911,936 bytes
[12/07 21:44:32    746s] SiteArray: current memory after site array memory allocation 2623.4M
[12/07 21:44:32    746s] SiteArray: FP blocked sites are writable
[12/07 21:44:32    746s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/07 21:44:32    746s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2623.4M, EPOCH TIME: 1733625872.680841
[12/07 21:44:34    747s] Process 1432467 wires and vias for routing blockage and capacity analysis
[12/07 21:44:34    747s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:1.692, REAL:1.695, MEM:2623.4M, EPOCH TIME: 1733625874.376204
[12/07 21:44:34    747s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/07 21:44:34    747s] Atter site array init, number of instance map data is 0.
[12/07 21:44:34    747s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:2.045, REAL:2.049, MEM:2623.4M, EPOCH TIME: 1733625874.431216
[12/07 21:44:34    748s] 
[12/07 21:44:34    748s]  Pre_CCE_Colorizing is not ON! (0:0:858:0)
[12/07 21:44:34    748s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:2.089, REAL:2.093, MEM:2623.4M, EPOCH TIME: 1733625874.474889
[12/07 21:44:34    748s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2623.4M, EPOCH TIME: 1733625874.474944
[12/07 21:44:34    748s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:2623.4M, EPOCH TIME: 1733625874.475531
[12/07 21:44:34    748s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=2623.4MB).
[12/07 21:44:34    748s] OPERPROF:     Finished DPlace-Init at level 3, CPU:2.107, REAL:2.111, MEM:2623.4M, EPOCH TIME: 1733625874.477443
[12/07 21:44:34    748s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:2.107, REAL:2.111, MEM:2623.4M, EPOCH TIME: 1733625874.477469
[12/07 21:44:34    748s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2623.4M, EPOCH TIME: 1733625874.477504
[12/07 21:44:34    748s]   Signal wire search tree: 256565 elements. (cpu=0:00:00.1, mem=0.0M)
[12/07 21:44:34    748s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.076, REAL:0.076, MEM:2623.4M, EPOCH TIME: 1733625874.553526
[12/07 21:44:34    748s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2623.4M, EPOCH TIME: 1733625874.602767
[12/07 21:44:34    748s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2623.4M, EPOCH TIME: 1733625874.602850
[12/07 21:44:34    748s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2623.4M, EPOCH TIME: 1733625874.603118
[12/07 21:44:34    748s] *INFO: Adding fillers to module ys[0].xs[0].torus_switch_xy.
[12/07 21:44:34    748s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2623.4M, EPOCH TIME: 1733625874.603521
[12/07 21:44:34    748s] AddFiller init all instances time CPU:0.003, REAL:0.003
[12/07 21:44:35    748s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:35    748s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:35    748s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:35    748s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:35    748s] AddFiller main function time CPU:0.407, REAL:0.427
[12/07 21:44:35    748s] Filler instance commit time CPU:0.123, REAL:0.123
[12/07 21:44:35    748s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.440, REAL:0.430, MEM:2591.4M, EPOCH TIME: 1733625875.033649
[12/07 21:44:35    748s] *INFO:   Added 17307 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:35    748s] *INFO:   Added 236 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:35    748s] *INFO:   Added 214 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:35    748s] *INFO: Adding fillers to module ys[0].xs[0].client_xy.
[12/07 21:44:35    748s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2591.4M, EPOCH TIME: 1733625875.033853
[12/07 21:44:35    748s] AddFiller init all instances time CPU:0.004, REAL:0.004
[12/07 21:44:35    749s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:35    749s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:35    749s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:35    749s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:35    749s] AddFiller main function time CPU:0.581, REAL:0.596
[12/07 21:44:35    749s] Filler instance commit time CPU:0.260, REAL:0.259
[12/07 21:44:35    749s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.608, REAL:0.603, MEM:2591.4M, EPOCH TIME: 1733625875.636839
[12/07 21:44:35    749s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2591.4M, EPOCH TIME: 1733625875.636925
[12/07 21:44:35    749s] AddFiller init all instances time CPU:0.006, REAL:0.006
[12/07 21:44:35    749s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:35    749s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:36    749s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:36    749s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:36    749s] AddFiller main function time CPU:0.344, REAL:0.359
[12/07 21:44:36    749s] Filler instance commit time CPU:0.150, REAL:0.150
[12/07 21:44:36    749s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.376, REAL:0.371, MEM:2591.4M, EPOCH TIME: 1733625876.007965
[12/07 21:44:36    749s] *INFO:   Added 65700 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:36    749s] *INFO:   Added 155 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:36    749s] *INFO:   Added 180 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:36    749s] *INFO: Adding fillers to module ys[1].xs[0].torus_switch_xy.
[12/07 21:44:36    749s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2591.4M, EPOCH TIME: 1733625876.008266
[12/07 21:44:36    749s] AddFiller init all instances time CPU:0.008, REAL:0.008
[12/07 21:44:36    749s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:36    749s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:36    749s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:36    749s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:36    749s] AddFiller main function time CPU:0.357, REAL:0.371
[12/07 21:44:36    749s] Filler instance commit time CPU:0.116, REAL:0.116
[12/07 21:44:36    749s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.393, REAL:0.387, MEM:2591.4M, EPOCH TIME: 1733625876.395045
[12/07 21:44:36    749s] *INFO:   Added 17200 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:36    749s] *INFO:   Added 197 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:36    749s] *INFO:   Added 176 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:36    749s] *INFO: Adding fillers to module ys[1].xs[0].client_xy.
[12/07 21:44:36    749s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2591.4M, EPOCH TIME: 1733625876.395212
[12/07 21:44:36    749s] AddFiller init all instances time CPU:0.008, REAL:0.008
[12/07 21:44:37    750s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:37    750s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:37    750s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:37    750s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:37    750s] AddFiller main function time CPU:0.693, REAL:0.709
[12/07 21:44:37    750s] Filler instance commit time CPU:0.270, REAL:0.269
[12/07 21:44:37    750s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.729, REAL:0.725, MEM:2591.4M, EPOCH TIME: 1733625877.120699
[12/07 21:44:37    750s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2591.4M, EPOCH TIME: 1733625877.120781
[12/07 21:44:37    750s] AddFiller init all instances time CPU:0.011, REAL:0.011
[12/07 21:44:37    751s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:37    751s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:37    751s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:37    751s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:37    751s] AddFiller main function time CPU:0.351, REAL:0.365
[12/07 21:44:37    751s] Filler instance commit time CPU:0.156, REAL:0.156
[12/07 21:44:37    751s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.392, REAL:0.387, MEM:2591.4M, EPOCH TIME: 1733625877.508228
[12/07 21:44:37    751s] *INFO:   Added 65037 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:37    751s] *INFO:   Added 187 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:37    751s] *INFO:   Added 190 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:37    751s] *INFO: Adding fillers to module ys[2].xs[0].torus_switch_xy.
[12/07 21:44:37    751s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2591.4M, EPOCH TIME: 1733625877.508432
[12/07 21:44:37    751s] AddFiller init all instances time CPU:0.013, REAL:0.013
[12/07 21:44:37    751s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:37    751s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:37    751s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:37    751s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:37    751s] AddFiller main function time CPU:0.369, REAL:0.384
[12/07 21:44:37    751s] Filler instance commit time CPU:0.115, REAL:0.114
[12/07 21:44:37    751s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.413, REAL:0.408, MEM:2591.4M, EPOCH TIME: 1733625877.916840
[12/07 21:44:37    751s] *INFO:   Added 16300 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:37    751s] *INFO:   Added 252 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:37    751s] *INFO:   Added 201 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:37    751s] *INFO: Adding fillers to module ys[2].xs[0].client_xy.
[12/07 21:44:37    751s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2591.4M, EPOCH TIME: 1733625877.917143
[12/07 21:44:37    751s] AddFiller init all instances time CPU:0.014, REAL:0.014
[12/07 21:44:38    752s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:38    752s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:38    752s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:38    752s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:38    752s] AddFiller main function time CPU:0.739, REAL:0.754
[12/07 21:44:38    752s] Filler instance commit time CPU:0.284, REAL:0.284
[12/07 21:44:38    752s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.787, REAL:0.781, MEM:2591.4M, EPOCH TIME: 1733625878.698636
[12/07 21:44:38    752s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2591.4M, EPOCH TIME: 1733625878.698731
[12/07 21:44:38    752s] AddFiller init all instances time CPU:0.017, REAL:0.017
[12/07 21:44:39    752s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:39    752s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:39    752s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:39    752s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:39    752s] AddFiller main function time CPU:0.351, REAL:0.365
[12/07 21:44:39    752s] Filler instance commit time CPU:0.153, REAL:0.153
[12/07 21:44:39    752s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.402, REAL:0.397, MEM:2591.4M, EPOCH TIME: 1733625879.095481
[12/07 21:44:39    752s] *INFO:   Added 66812 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:39    752s] *INFO:   Added 158 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:39    752s] *INFO:   Added 159 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:39    752s] *INFO: Adding fillers to module ys[3].xs[0].torus_switch_xy.
[12/07 21:44:39    752s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2591.4M, EPOCH TIME: 1733625879.095730
[12/07 21:44:39    752s] AddFiller init all instances time CPU:0.018, REAL:0.018
[12/07 21:44:39    753s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:39    753s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:39    753s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:39    753s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:39    753s] AddFiller main function time CPU:0.400, REAL:0.415
[12/07 21:44:39    753s] Filler instance commit time CPU:0.121, REAL:0.121
[12/07 21:44:39    753s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.455, REAL:0.449, MEM:2591.4M, EPOCH TIME: 1733625879.544637
[12/07 21:44:39    753s] *INFO:   Added 17106 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:39    753s] *INFO:   Added 233 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:39    753s] *INFO:   Added 211 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:39    753s] *INFO: Adding fillers to module ys[3].xs[0].client_xy.
[12/07 21:44:39    753s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2591.4M, EPOCH TIME: 1733625879.544804
[12/07 21:44:39    753s] AddFiller init all instances time CPU:0.019, REAL:0.019
[12/07 21:44:40    753s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:40    753s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:40    753s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:40    753s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:40    753s] AddFiller main function time CPU:0.721, REAL:0.736
[12/07 21:44:40    753s] Filler instance commit time CPU:0.288, REAL:0.287
[12/07 21:44:40    753s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.776, REAL:0.772, MEM:2591.4M, EPOCH TIME: 1733625880.316789
[12/07 21:44:40    753s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2591.4M, EPOCH TIME: 1733625880.316905
[12/07 21:44:40    753s] AddFiller init all instances time CPU:0.022, REAL:0.022
[12/07 21:44:40    754s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:40    754s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:40    754s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:40    754s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:40    754s] AddFiller main function time CPU:0.357, REAL:0.371
[12/07 21:44:40    754s] Filler instance commit time CPU:0.157, REAL:0.157
[12/07 21:44:40    754s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.416, REAL:0.412, MEM:2591.4M, EPOCH TIME: 1733625880.728940
[12/07 21:44:40    754s] *INFO:   Added 67023 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:40    754s] *INFO:   Added 152 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:40    754s] *INFO:   Added 146 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:40    754s] *INFO: Adding fillers to module ys[0].xs[1].torus_switch_xy.
[12/07 21:44:40    754s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2591.4M, EPOCH TIME: 1733625880.729156
[12/07 21:44:40    754s] AddFiller init all instances time CPU:0.024, REAL:0.024
[12/07 21:44:41    754s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:41    754s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:41    754s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:41    754s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:41    754s] AddFiller main function time CPU:0.444, REAL:0.458
[12/07 21:44:41    754s] Filler instance commit time CPU:0.121, REAL:0.120
[12/07 21:44:41    754s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.508, REAL:0.502, MEM:2593.4M, EPOCH TIME: 1733625881.231384
[12/07 21:44:41    754s] *INFO:   Added 16939 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:41    754s] *INFO:   Added 203 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:41    754s] *INFO:   Added 209 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:41    754s] *INFO: Adding fillers to module ys[0].xs[1].client_xy.
[12/07 21:44:41    754s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2593.4M, EPOCH TIME: 1733625881.231569
[12/07 21:44:41    754s] AddFiller init all instances time CPU:0.025, REAL:0.025
[12/07 21:44:41    755s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:41    755s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:41    755s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:41    755s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:41    755s] AddFiller main function time CPU:0.634, REAL:0.659
[12/07 21:44:41    755s] Filler instance commit time CPU:0.286, REAL:0.291
[12/07 21:44:41    755s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.701, REAL:0.704, MEM:2609.4M, EPOCH TIME: 1733625881.936033
[12/07 21:44:41    755s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2609.4M, EPOCH TIME: 1733625881.936124
[12/07 21:44:41    755s] AddFiller init all instances time CPU:0.028, REAL:0.028
[12/07 21:44:42    756s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:42    756s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:42    756s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:42    756s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:42    756s] AddFiller main function time CPU:0.423, REAL:0.437
[12/07 21:44:42    756s] Filler instance commit time CPU:0.156, REAL:0.156
[12/07 21:44:42    756s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.495, REAL:0.489, MEM:2622.4M, EPOCH TIME: 1733625882.425261
[12/07 21:44:42    756s] *INFO:   Added 66477 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:42    756s] *INFO:   Added 149 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:42    756s] *INFO:   Added 171 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:42    756s] *INFO: Adding fillers to module ys[1].xs[1].torus_switch_xy.
[12/07 21:44:42    756s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2622.4M, EPOCH TIME: 1733625882.425473
[12/07 21:44:42    756s] AddFiller init all instances time CPU:0.029, REAL:0.029
[12/07 21:44:42    756s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:42    756s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:42    756s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:42    756s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:42    756s] AddFiller main function time CPU:0.439, REAL:0.455
[12/07 21:44:42    756s] Filler instance commit time CPU:0.123, REAL:0.123
[12/07 21:44:42    756s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.514, REAL:0.509, MEM:2632.4M, EPOCH TIME: 1733625882.934305
[12/07 21:44:42    756s] *INFO:   Added 17193 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:42    756s] *INFO:   Added 163 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:42    756s] *INFO:   Added 172 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:42    756s] *INFO: Adding fillers to module ys[1].xs[1].client_xy.
[12/07 21:44:42    756s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2632.4M, EPOCH TIME: 1733625882.934617
[12/07 21:44:42    756s] AddFiller init all instances time CPU:0.031, REAL:0.031
[12/07 21:44:43    757s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:43    757s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:43    757s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:43    757s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:43    757s] AddFiller main function time CPU:0.723, REAL:0.739
[12/07 21:44:43    757s] Filler instance commit time CPU:0.274, REAL:0.274
[12/07 21:44:43    757s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.802, REAL:0.796, MEM:2655.4M, EPOCH TIME: 1733625883.730745
[12/07 21:44:43    757s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2655.4M, EPOCH TIME: 1733625883.730882
[12/07 21:44:43    757s] AddFiller init all instances time CPU:0.033, REAL:0.033
[12/07 21:44:44    757s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:44    757s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:44    757s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:44    757s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:44    757s] AddFiller main function time CPU:0.427, REAL:0.443
[12/07 21:44:44    757s] Filler instance commit time CPU:0.159, REAL:0.159
[12/07 21:44:44    757s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.511, REAL:0.505, MEM:2668.4M, EPOCH TIME: 1733625884.235735
[12/07 21:44:44    757s] *INFO:   Added 65186 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:44    757s] *INFO:   Added 138 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:44    757s] *INFO:   Added 196 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:44    757s] *INFO: Adding fillers to module ys[2].xs[1].torus_switch_xy.
[12/07 21:44:44    757s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2668.4M, EPOCH TIME: 1733625884.236024
[12/07 21:44:44    757s] AddFiller init all instances time CPU:0.035, REAL:0.035
[12/07 21:44:44    758s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:44    758s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:44    758s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:44    758s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:44    758s] AddFiller main function time CPU:0.421, REAL:0.435
[12/07 21:44:44    758s] Filler instance commit time CPU:0.116, REAL:0.116
[12/07 21:44:44    758s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.504, REAL:0.499, MEM:2677.4M, EPOCH TIME: 1733625884.735496
[12/07 21:44:44    758s] *INFO:   Added 16331 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:44    758s] *INFO:   Added 215 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:44    758s] *INFO:   Added 196 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:44    758s] *INFO: Adding fillers to module ys[2].xs[1].client_xy.
[12/07 21:44:44    758s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2677.4M, EPOCH TIME: 1733625884.735714
[12/07 21:44:44    758s] AddFiller init all instances time CPU:0.036, REAL:0.036
[12/07 21:44:45    759s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:45    759s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:45    759s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:45    759s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:45    759s] AddFiller main function time CPU:0.775, REAL:0.790
[12/07 21:44:45    759s] Filler instance commit time CPU:0.290, REAL:0.289
[12/07 21:44:45    759s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.861, REAL:0.856, MEM:2702.4M, EPOCH TIME: 1733625885.591667
[12/07 21:44:45    759s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2702.4M, EPOCH TIME: 1733625885.591750
[12/07 21:44:45    759s] AddFiller init all instances time CPU:0.039, REAL:0.039
[12/07 21:44:46    759s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:46    759s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:46    759s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:46    759s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:46    759s] AddFiller main function time CPU:0.419, REAL:0.434
[12/07 21:44:46    759s] Filler instance commit time CPU:0.156, REAL:0.156
[12/07 21:44:46    759s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.510, REAL:0.504, MEM:2715.4M, EPOCH TIME: 1733625886.096032
[12/07 21:44:46    759s] *INFO:   Added 67343 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:46    759s] *INFO:   Added 120 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:46    759s] *INFO:   Added 149 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:46    759s] *INFO: Adding fillers to module ys[3].xs[1].torus_switch_xy.
[12/07 21:44:46    759s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2715.4M, EPOCH TIME: 1733625886.096196
[12/07 21:44:46    759s] AddFiller init all instances time CPU:0.041, REAL:0.041
[12/07 21:44:46    760s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:46    760s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:46    760s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:46    760s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:46    760s] AddFiller main function time CPU:0.470, REAL:0.485
[12/07 21:44:46    760s] Filler instance commit time CPU:0.124, REAL:0.123
[12/07 21:44:46    760s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.564, REAL:0.558, MEM:2725.4M, EPOCH TIME: 1733625886.654211
[12/07 21:44:46    760s] *INFO:   Added 17147 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:46    760s] *INFO:   Added 196 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:46    760s] *INFO:   Added 195 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:46    760s] *INFO: Adding fillers to module ys[3].xs[1].client_xy.
[12/07 21:44:46    760s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2725.4M, EPOCH TIME: 1733625886.654405
[12/07 21:44:46    760s] AddFiller init all instances time CPU:0.042, REAL:0.042
[12/07 21:44:47    761s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:47    761s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:47    761s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:47    761s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:47    761s] AddFiller main function time CPU:0.832, REAL:0.848
[12/07 21:44:47    761s] Filler instance commit time CPU:0.295, REAL:0.295
[12/07 21:44:47    761s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.928, REAL:0.923, MEM:2750.4M, EPOCH TIME: 1733625887.577488
[12/07 21:44:47    761s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2750.4M, EPOCH TIME: 1733625887.577620
[12/07 21:44:47    761s] AddFiller init all instances time CPU:0.044, REAL:0.044
[12/07 21:44:48    761s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:48    761s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:48    761s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:48    761s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:48    761s] AddFiller main function time CPU:0.428, REAL:0.442
[12/07 21:44:48    761s] Filler instance commit time CPU:0.160, REAL:0.160
[12/07 21:44:48    761s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.526, REAL:0.523, MEM:2764.4M, EPOCH TIME: 1733625888.100323
[12/07 21:44:48    761s] *INFO:   Added 67495 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:48    761s] *INFO:   Added 146 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:48    761s] *INFO:   Added 151 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:48    761s] *INFO: Adding fillers to module ys[0].xs[2].torus_switch_xy.
[12/07 21:44:48    761s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2764.4M, EPOCH TIME: 1733625888.100548
[12/07 21:44:48    761s] AddFiller init all instances time CPU:0.046, REAL:0.046
[12/07 21:44:48    762s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:48    762s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:48    762s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:48    762s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:48    762s] AddFiller main function time CPU:0.364, REAL:0.378
[12/07 21:44:48    762s] Filler instance commit time CPU:0.114, REAL:0.114
[12/07 21:44:48    762s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.465, REAL:0.460, MEM:2773.4M, EPOCH TIME: 1733625888.561017
[12/07 21:44:48    762s] *INFO:   Added 16040 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:48    762s] *INFO:   Added 175 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:48    762s] *INFO:   Added 186 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:48    762s] *INFO: Adding fillers to module ys[0].xs[2].client_xy.
[12/07 21:44:48    762s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2773.4M, EPOCH TIME: 1733625888.561185
[12/07 21:44:48    762s] AddFiller init all instances time CPU:0.047, REAL:0.047
[12/07 21:44:49    762s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:49    762s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:49    762s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:49    762s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:49    762s] AddFiller main function time CPU:0.638, REAL:0.653
[12/07 21:44:49    762s] Filler instance commit time CPU:0.284, REAL:0.284
[12/07 21:44:49    762s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.744, REAL:0.738, MEM:2798.4M, EPOCH TIME: 1733625889.298993
[12/07 21:44:49    762s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2798.4M, EPOCH TIME: 1733625889.299084
[12/07 21:44:49    763s] AddFiller init all instances time CPU:0.050, REAL:0.050
[12/07 21:44:49    763s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:49    763s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:49    763s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:49    763s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:49    763s] AddFiller main function time CPU:0.464, REAL:0.478
[12/07 21:44:49    763s] Filler instance commit time CPU:0.149, REAL:0.149
[12/07 21:44:49    763s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.572, REAL:0.568, MEM:2811.4M, EPOCH TIME: 1733625889.866602
[12/07 21:44:49    763s] *INFO:   Added 64318 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:49    763s] *INFO:   Added 87 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:49    763s] *INFO:   Added 205 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:49    763s] *INFO: Adding fillers to module ys[1].xs[2].torus_switch_xy.
[12/07 21:44:49    763s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2811.4M, EPOCH TIME: 1733625889.866823
[12/07 21:44:49    763s] AddFiller init all instances time CPU:0.051, REAL:0.051
[12/07 21:44:50    763s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:50    763s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:50    763s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:50    763s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:50    764s] AddFiller main function time CPU:0.340, REAL:0.354
[12/07 21:44:50    764s] Filler instance commit time CPU:0.109, REAL:0.109
[12/07 21:44:50    764s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.450, REAL:0.446, MEM:2821.4M, EPOCH TIME: 1733625890.313096
[12/07 21:44:50    764s] *INFO:   Added 15836 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:50    764s] *INFO:   Added 130 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:50    764s] *INFO:   Added 148 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:50    764s] *INFO: Adding fillers to module ys[1].xs[2].client_xy.
[12/07 21:44:50    764s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2821.4M, EPOCH TIME: 1733625890.313348
[12/07 21:44:50    764s] AddFiller init all instances time CPU:0.053, REAL:0.053
[12/07 21:44:51    764s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:51    764s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:51    764s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:51    764s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:51    764s] AddFiller main function time CPU:0.752, REAL:0.767
[12/07 21:44:51    764s] Filler instance commit time CPU:0.277, REAL:0.277
[12/07 21:44:51    764s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.866, REAL:0.862, MEM:2844.4M, EPOCH TIME: 1733625891.175736
[12/07 21:44:51    764s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2844.4M, EPOCH TIME: 1733625891.175817
[12/07 21:44:51    764s] AddFiller init all instances time CPU:0.055, REAL:0.055
[12/07 21:44:51    765s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:51    765s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:51    765s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:51    765s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:51    765s] AddFiller main function time CPU:0.484, REAL:0.499
[12/07 21:44:51    765s] Filler instance commit time CPU:0.152, REAL:0.152
[12/07 21:44:51    765s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.603, REAL:0.598, MEM:2858.4M, EPOCH TIME: 1733625891.774191
[12/07 21:44:51    765s] *INFO:   Added 63707 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:51    765s] *INFO:   Added 96 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:51    765s] *INFO:   Added 238 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:51    765s] *INFO: Adding fillers to module ys[2].xs[2].torus_switch_xy.
[12/07 21:44:51    765s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2858.4M, EPOCH TIME: 1733625891.774386
[12/07 21:44:51    765s] AddFiller init all instances time CPU:0.057, REAL:0.057
[12/07 21:44:52    765s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:52    765s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:52    765s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:52    765s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:52    765s] AddFiller main function time CPU:0.351, REAL:0.371
[12/07 21:44:52    765s] Filler instance commit time CPU:0.108, REAL:0.112
[12/07 21:44:52    765s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.472, REAL:0.473, MEM:2867.4M, EPOCH TIME: 1733625892.247429
[12/07 21:44:52    765s] *INFO:   Added 15055 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:52    765s] *INFO:   Added 197 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:52    765s] *INFO:   Added 171 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:52    765s] *INFO: Adding fillers to module ys[2].xs[2].client_xy.
[12/07 21:44:52    765s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2867.4M, EPOCH TIME: 1733625892.247600
[12/07 21:44:52    766s] AddFiller init all instances time CPU:0.058, REAL:0.058
[12/07 21:44:53    766s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:53    766s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:53    766s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:53    766s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:53    766s] AddFiller main function time CPU:0.803, REAL:0.818
[12/07 21:44:53    766s] Filler instance commit time CPU:0.292, REAL:0.292
[12/07 21:44:53    766s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.925, REAL:0.921, MEM:2892.4M, EPOCH TIME: 1733625893.168651
[12/07 21:44:53    766s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2892.4M, EPOCH TIME: 1733625893.168747
[12/07 21:44:53    766s] AddFiller init all instances time CPU:0.061, REAL:0.061
[12/07 21:44:53    767s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:53    767s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:53    767s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:53    767s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:53    767s] AddFiller main function time CPU:0.450, REAL:0.465
[12/07 21:44:53    767s] Filler instance commit time CPU:0.151, REAL:0.151
[12/07 21:44:53    767s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.580, REAL:0.574, MEM:2906.4M, EPOCH TIME: 1733625893.742709
[12/07 21:44:53    767s] *INFO:   Added 65724 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:53    767s] *INFO:   Added 94 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:53    767s] *INFO:   Added 199 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:53    767s] *INFO: Adding fillers to module ys[3].xs[2].torus_switch_xy.
[12/07 21:44:53    767s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2906.4M, EPOCH TIME: 1733625893.742893
[12/07 21:44:53    767s] AddFiller init all instances time CPU:0.062, REAL:0.063
[12/07 21:44:54    767s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:54    767s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:54    767s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:54    767s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:54    767s] AddFiller main function time CPU:0.357, REAL:0.372
[12/07 21:44:54    767s] Filler instance commit time CPU:0.111, REAL:0.111
[12/07 21:44:54    767s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.488, REAL:0.484, MEM:2915.4M, EPOCH TIME: 1733625894.226512
[12/07 21:44:54    767s] *INFO:   Added 15825 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:54    767s] *INFO:   Added 204 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:54    767s] *INFO:   Added 197 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:54    767s] *INFO: Adding fillers to module ys[3].xs[2].client_xy.
[12/07 21:44:54    767s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2915.4M, EPOCH TIME: 1733625894.226670
[12/07 21:44:54    768s] AddFiller init all instances time CPU:0.064, REAL:0.064
[12/07 21:44:55    768s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:55    768s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:55    768s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:55    768s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:55    768s] AddFiller main function time CPU:0.798, REAL:0.815
[12/07 21:44:55    768s] Filler instance commit time CPU:0.294, REAL:0.293
[12/07 21:44:55    768s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.932, REAL:0.928, MEM:2940.4M, EPOCH TIME: 1733625895.154732
[12/07 21:44:55    768s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2940.4M, EPOCH TIME: 1733625895.154873
[12/07 21:44:55    768s] AddFiller init all instances time CPU:0.066, REAL:0.066
[12/07 21:44:55    769s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:55    769s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:55    769s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:55    769s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:55    769s] AddFiller main function time CPU:0.463, REAL:0.478
[12/07 21:44:55    769s] Filler instance commit time CPU:0.154, REAL:0.154
[12/07 21:44:55    769s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.601, REAL:0.597, MEM:2954.4M, EPOCH TIME: 1733625895.751688
[12/07 21:44:55    769s] *INFO:   Added 65925 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:55    769s] *INFO:   Added 59 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:55    769s] *INFO:   Added 219 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:55    769s] *INFO: Adding fillers to module ys[0].xs[3].torus_switch_xy.
[12/07 21:44:55    769s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2954.4M, EPOCH TIME: 1733625895.751859
[12/07 21:44:55    769s] AddFiller init all instances time CPU:0.067, REAL:0.068
[12/07 21:44:56    770s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:56    770s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:56    770s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:56    770s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:56    770s] AddFiller main function time CPU:0.418, REAL:0.433
[12/07 21:44:56    770s] Filler instance commit time CPU:0.116, REAL:0.116
[12/07 21:44:56    770s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.560, REAL:0.554, MEM:2963.4M, EPOCH TIME: 1733625896.305883
[12/07 21:44:56    770s] *INFO:   Added 16195 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:56    770s] *INFO:   Added 204 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:56    770s] *INFO:   Added 221 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:56    770s] *INFO: Adding fillers to module ys[0].xs[3].client_xy.
[12/07 21:44:56    770s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2963.4M, EPOCH TIME: 1733625896.306175
[12/07 21:44:56    770s] AddFiller init all instances time CPU:0.069, REAL:0.069
[12/07 21:44:57    770s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:57    770s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:57    770s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:57    770s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:57    770s] AddFiller main function time CPU:0.652, REAL:0.667
[12/07 21:44:57    770s] Filler instance commit time CPU:0.282, REAL:0.282
[12/07 21:44:57    770s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.795, REAL:0.791, MEM:2988.4M, EPOCH TIME: 1733625897.096998
[12/07 21:44:57    770s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2988.4M, EPOCH TIME: 1733625897.097084
[12/07 21:44:57    770s] AddFiller init all instances time CPU:0.072, REAL:0.072
[12/07 21:44:57    771s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:57    771s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:57    771s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:57    771s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:57    771s] AddFiller main function time CPU:0.453, REAL:0.468
[12/07 21:44:57    771s] Filler instance commit time CPU:0.155, REAL:0.155
[12/07 21:44:57    771s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.600, REAL:0.596, MEM:3001.4M, EPOCH TIME: 1733625897.693144
[12/07 21:44:57    771s] *INFO:   Added 64813 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:57    771s] *INFO:   Added 159 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:57    771s] *INFO:   Added 149 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:57    771s] *INFO: Adding fillers to module ys[1].xs[3].torus_switch_xy.
[12/07 21:44:57    771s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3001.4M, EPOCH TIME: 1733625897.693329
[12/07 21:44:57    771s] AddFiller init all instances time CPU:0.073, REAL:0.074
[12/07 21:44:58    771s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:58    771s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:58    771s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:58    771s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:58    772s] AddFiller main function time CPU:0.424, REAL:0.440
[12/07 21:44:58    772s] Filler instance commit time CPU:0.116, REAL:0.116
[12/07 21:44:58    772s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.578, REAL:0.572, MEM:3011.4M, EPOCH TIME: 1733625898.265455
[12/07 21:44:58    772s] *INFO:   Added 16117 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:58    772s] *INFO:   Added 210 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:58    772s] *INFO:   Added 203 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:58    772s] *INFO: Adding fillers to module ys[1].xs[3].client_xy.
[12/07 21:44:58    772s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3011.4M, EPOCH TIME: 1733625898.265767
[12/07 21:44:58    772s] AddFiller init all instances time CPU:0.075, REAL:0.075
[12/07 21:44:59    772s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:59    772s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:59    772s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:59    772s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:59    772s] AddFiller main function time CPU:0.750, REAL:0.768
[12/07 21:44:59    772s] Filler instance commit time CPU:0.278, REAL:0.279
[12/07 21:44:59    772s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.905, REAL:0.901, MEM:3035.4M, EPOCH TIME: 1733625899.166972
[12/07 21:44:59    772s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3035.4M, EPOCH TIME: 1733625899.167056
[12/07 21:44:59    773s] AddFiller init all instances time CPU:0.077, REAL:0.077
[12/07 21:44:59    773s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:59    773s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:59    773s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:44:59    773s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:44:59    773s] AddFiller main function time CPU:0.466, REAL:0.480
[12/07 21:44:59    773s] Filler instance commit time CPU:0.157, REAL:0.157
[12/07 21:44:59    773s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.623, REAL:0.617, MEM:3048.4M, EPOCH TIME: 1733625899.783969
[12/07 21:44:59    773s] *INFO:   Added 63201 filler insts (cell FILL4 / prefix FILL).
[12/07 21:44:59    773s] *INFO:   Added 184 filler insts (cell FILL2 / prefix FILL).
[12/07 21:44:59    773s] *INFO:   Added 215 filler insts (cell FILL1 / prefix FILL).
[12/07 21:44:59    773s] *INFO: Adding fillers to module ys[2].xs[3].torus_switch_xy.
[12/07 21:44:59    773s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3048.4M, EPOCH TIME: 1733625899.784158
[12/07 21:44:59    773s] AddFiller init all instances time CPU:0.079, REAL:0.079
[12/07 21:45:00    774s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:00    774s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:00    774s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:00    774s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:00    774s] AddFiller main function time CPU:0.408, REAL:0.423
[12/07 21:45:00    774s] Filler instance commit time CPU:0.108, REAL:0.108
[12/07 21:45:00    774s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.567, REAL:0.564, MEM:3056.4M, EPOCH TIME: 1733625900.347849
[12/07 21:45:00    774s] *INFO:   Added 15023 filler insts (cell FILL4 / prefix FILL).
[12/07 21:45:00    774s] *INFO:   Added 223 filler insts (cell FILL2 / prefix FILL).
[12/07 21:45:00    774s] *INFO:   Added 210 filler insts (cell FILL1 / prefix FILL).
[12/07 21:45:00    774s] *INFO: Adding fillers to module ys[2].xs[3].client_xy.
[12/07 21:45:00    774s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3056.4M, EPOCH TIME: 1733625900.348009
[12/07 21:45:00    774s] AddFiller init all instances time CPU:0.080, REAL:0.080
[12/07 21:45:01    775s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:01    775s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:01    775s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:01    775s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:01    775s] AddFiller main function time CPU:0.831, REAL:0.848
[12/07 21:45:01    775s] Filler instance commit time CPU:0.309, REAL:0.308
[12/07 21:45:01    775s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.032, REAL:0.990, MEM:3083.4M, EPOCH TIME: 1733625901.338274
[12/07 21:45:01    775s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3083.4M, EPOCH TIME: 1733625901.338366
[12/07 21:45:01    775s] AddFiller init all instances time CPU:0.083, REAL:0.083
[12/07 21:45:01    775s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:01    775s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:01    775s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:01    775s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:01    775s] AddFiller main function time CPU:0.471, REAL:0.486
[12/07 21:45:01    775s] Filler instance commit time CPU:0.155, REAL:0.155
[12/07 21:45:01    775s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.649, REAL:0.645, MEM:3096.4M, EPOCH TIME: 1733625901.982949
[12/07 21:45:01    775s] *INFO:   Added 65855 filler insts (cell FILL4 / prefix FILL).
[12/07 21:45:01    775s] *INFO:   Added 149 filler insts (cell FILL2 / prefix FILL).
[12/07 21:45:01    775s] *INFO:   Added 149 filler insts (cell FILL1 / prefix FILL).
[12/07 21:45:01    775s] *INFO: Adding fillers to module ys[3].xs[3].torus_switch_xy.
[12/07 21:45:01    775s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3096.4M, EPOCH TIME: 1733625901.983261
[12/07 21:45:02    775s] AddFiller init all instances time CPU:0.085, REAL:0.085
[12/07 21:45:02    776s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:02    776s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:02    776s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:02    776s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:02    776s] AddFiller main function time CPU:0.463, REAL:0.484
[12/07 21:45:02    776s] Filler instance commit time CPU:0.122, REAL:0.128
[12/07 21:45:02    776s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.634, REAL:0.636, MEM:3106.4M, EPOCH TIME: 1733625902.619470
[12/07 21:45:02    776s] *INFO:   Added 16312 filler insts (cell FILL4 / prefix FILL).
[12/07 21:45:02    776s] *INFO:   Added 198 filler insts (cell FILL2 / prefix FILL).
[12/07 21:45:02    776s] *INFO:   Added 209 filler insts (cell FILL1 / prefix FILL).
[12/07 21:45:02    776s] *INFO: Adding fillers to module ys[3].xs[3].client_xy.
[12/07 21:45:02    776s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3106.4M, EPOCH TIME: 1733625902.619822
[12/07 21:45:02    776s] AddFiller init all instances time CPU:0.086, REAL:0.086
[12/07 21:45:03    777s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:03    777s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:03    777s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:03    777s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:03    777s] AddFiller main function time CPU:0.824, REAL:0.840
[12/07 21:45:03    777s] Filler instance commit time CPU:0.297, REAL:0.297
[12/07 21:45:03    777s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.995, REAL:0.992, MEM:3131.4M, EPOCH TIME: 1733625903.611718
[12/07 21:45:03    777s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3131.4M, EPOCH TIME: 1733625903.611806
[12/07 21:45:03    777s] AddFiller init all instances time CPU:0.090, REAL:0.090
[12/07 21:45:04    778s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:04    778s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:04    778s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:04    778s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:04    778s] AddFiller main function time CPU:0.517, REAL:0.532
[12/07 21:45:04    778s] Filler instance commit time CPU:0.173, REAL:0.173
[12/07 21:45:04    778s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.695, REAL:0.690, MEM:3145.4M, EPOCH TIME: 1733625904.302038
[12/07 21:45:04    778s] *INFO:   Added 66014 filler insts (cell FILL4 / prefix FILL).
[12/07 21:45:04    778s] *INFO:   Added 162 filler insts (cell FILL2 / prefix FILL).
[12/07 21:45:04    778s] *INFO:   Added 136 filler insts (cell FILL1 / prefix FILL).
[12/07 21:45:04    778s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3145.4M, EPOCH TIME: 1733625904.310748
[12/07 21:45:04    778s] AddFiller init all instances time CPU:0.091, REAL:0.091
[12/07 21:45:06    780s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:06    780s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:06    780s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7fb23265d988.
[12/07 21:45:06    780s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/07 21:45:06    780s] AddFiller main function time CPU:2.321, REAL:2.342
[12/07 21:45:06    780s] Filler instance commit time CPU:0.677, REAL:0.677
[12/07 21:45:06    780s] *INFO: Adding fillers to top-module.
[12/07 21:45:06    780s] *INFO:   Added 99213 filler insts (cell FILL4 / prefix FILL).
[12/07 21:45:06    780s] *INFO:   Added 2142 filler insts (cell FILL2 / prefix FILL).
[12/07 21:45:06    780s] *INFO:   Added 4550 filler insts (cell FILL1 / prefix FILL).
[12/07 21:45:06    780s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:2.501, REAL:2.500, MEM:3206.4M, EPOCH TIME: 1733625906.810985
[12/07 21:45:06    780s] *INFO: Total 1429863 filler insts added - prefix FILL (CPU: 0:00:34.7).
[12/07 21:45:06    780s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:32.459, REAL:32.208, MEM:3206.4M, EPOCH TIME: 1733625906.811158
[12/07 21:45:06    780s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3206.4M, EPOCH TIME: 1733625906.811232
[12/07 21:45:07    781s] For 1429863 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:1.151, REAL:1.153, MEM:3223.4M, EPOCH TIME: 1733625907.964010
[12/07 21:45:07    781s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:33.610, REAL:33.361, MEM:3223.4M, EPOCH TIME: 1733625907.964087
[12/07 21:45:07    781s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:33.610, REAL:33.361, MEM:3223.4M, EPOCH TIME: 1733625907.964116
[12/07 21:45:07    781s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3223.4M, EPOCH TIME: 1733625907.964764
[12/07 21:45:07    781s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1444272).
[12/07 21:45:08    782s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:45:08    782s] All LLGs are deleted
[12/07 21:45:08    782s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:45:08    782s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/07 21:45:08    782s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3223.4M, EPOCH TIME: 1733625908.355780
[12/07 21:45:08    782s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3192.9M, EPOCH TIME: 1733625908.356595
[12/07 21:45:08    782s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.412, REAL:0.414, MEM:3192.9M, EPOCH TIME: 1733625908.378322
[12/07 21:45:08    782s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:36.256, REAL:36.013, MEM:3192.9M, EPOCH TIME: 1733625908.378383
[12/07 21:45:08    782s] <CMD> verifyConnectivity
[12/07 21:45:08    782s] VERIFY_CONNECTIVITY use new engine.
[12/07 21:45:08    782s] 
[12/07 21:45:08    782s] ******** Start: VERIFY CONNECTIVITY ********
[12/07 21:45:08    782s] Start Time: Sat Dec  7 21:45:08 2024
[12/07 21:45:08    782s] 
[12/07 21:45:08    782s] Design Name: torus_bp_D_W32
[12/07 21:45:08    782s] Database Units: 2000
[12/07 21:45:08    782s] Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
[12/07 21:45:08    782s] Error Limit = 1000; Warning Limit = 50
[12/07 21:45:08    782s] Check all nets
[12/07 21:45:08    782s] **** 21:45:08 **** Processed 5000 nets.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out_v of net out_v has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[31] of net out[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[30] of net out[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[29] of net out[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[28] of net out[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[27] of net out[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[26] of net out[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[25] of net out[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[24] of net out[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[23] of net out[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[22] of net out[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[21] of net out[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[20] of net out[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[19] of net out[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[18] of net out[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[17] of net out[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[16] of net out[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (IMPVFC-97):	IO pin out[15] of net out[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/07 21:45:08    782s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[12/07 21:45:08    782s] To increase the message display limit, refer to the product command reference manual.
[12/07 21:45:08    782s] **** 21:45:08 **** Processed 10000 nets.
[12/07 21:45:09    782s] *** 21:45:09 *** Building data for Net VDD
[12/07 21:45:09    783s] *** 21:45:09 *** Building data for Net VDD
[12/07 21:45:12    786s] Net VDD: has special routes with opens, dangling Wire.
[12/07 21:45:13    786s] *** 21:45:13 *** Building data for Net VSS
[12/07 21:45:13    787s] *** 21:45:13 *** Building data for Net VSS
[12/07 21:45:16    790s] Net VSS: has special routes with opens, dangling Wire.
[12/07 21:45:16    790s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[12/07 21:45:16    790s] Type 'man IMPVFC-3' for more detail.
[12/07 21:45:16    790s] 
[12/07 21:45:16    790s] Begin Summary 
[12/07 21:45:16    790s]     6 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/07 21:45:16    790s]     994 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[12/07 21:45:16    790s]     1000 total info(s) created.
[12/07 21:45:16    790s] End Summary
[12/07 21:45:16    790s] 
[12/07 21:45:16    790s] End Time: Sat Dec  7 21:45:16 2024
[12/07 21:45:16    790s] Time Elapsed: 0:00:08.0
[12/07 21:45:16    790s] 
[12/07 21:45:16    790s] ******** End: VERIFY CONNECTIVITY ********
[12/07 21:45:16    790s]   Verification Complete : 1000 Viols.  0 Wrngs.
[12/07 21:45:16    790s]   (CPU Time: 0:00:08.4  MEM: 360.055M)
[12/07 21:45:16    790s] 
[12/07 21:45:16    790s] <CMD> verify_drc
[12/07 21:45:16    790s] #-check_same_via_cell true               # bool, default=false, user setting
[12/07 21:45:16    790s]  *** Starting Verify DRC (MEM: 3553.9) ***
[12/07 21:45:16    790s] 
[12/07 21:45:16    790s]   VERIFY DRC ...... Starting Verification
[12/07 21:45:16    790s]   VERIFY DRC ...... Initializing
[12/07 21:45:16    790s]   VERIFY DRC ...... Deleting Existing Violations
[12/07 21:45:16    790s]   VERIFY DRC ...... Creating Sub-Areas
[12/07 21:45:16    790s]   VERIFY DRC ...... Using new threading
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 83.520 83.520} 1 of 324
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area: {83.520 0.000 167.040 83.520} 2 of 324
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area: {167.040 0.000 250.560 83.520} 3 of 324
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area: {250.560 0.000 334.080 83.520} 4 of 324
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area: {334.080 0.000 417.600 83.520} 5 of 324
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area: {417.600 0.000 501.120 83.520} 6 of 324
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/07 21:45:17    790s]   VERIFY DRC ...... Sub-Area: {501.120 0.000 584.640 83.520} 7 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {584.640 0.000 668.160 83.520} 8 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {668.160 0.000 751.680 83.520} 9 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {751.680 0.000 835.200 83.520} 10 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {835.200 0.000 918.720 83.520} 11 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {918.720 0.000 1002.240 83.520} 12 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {1002.240 0.000 1085.760 83.520} 13 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {1085.760 0.000 1169.280 83.520} 14 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {1169.280 0.000 1252.800 83.520} 15 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {1252.800 0.000 1336.320 83.520} 16 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {1336.320 0.000 1419.840 83.520} 17 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {1419.840 0.000 1500.000 83.520} 18 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {0.000 83.520 83.520 167.040} 19 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {83.520 83.520 167.040 167.040} 20 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {167.040 83.520 250.560 167.040} 21 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 21 complete 6 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {250.560 83.520 334.080 167.040} 22 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 22 complete 6 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {334.080 83.520 417.600 167.040} 23 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 23 complete 4 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {417.600 83.520 501.120 167.040} 24 of 324
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/07 21:45:17    791s]   VERIFY DRC ...... Sub-Area: {501.120 83.520 584.640 167.040} 25 of 324
[12/07 21:45:18    791s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/07 21:45:18    791s]   VERIFY DRC ...... Sub-Area: {584.640 83.520 668.160 167.040} 26 of 324
[12/07 21:45:18    791s]   VERIFY DRC ...... Sub-Area : 26 complete 9 Viols.
[12/07 21:45:18    791s]   VERIFY DRC ...... Sub-Area: {668.160 83.520 751.680 167.040} 27 of 324
[12/07 21:45:18    791s]   VERIFY DRC ...... Sub-Area : 27 complete 4 Viols.
[12/07 21:45:18    791s]   VERIFY DRC ...... Sub-Area: {751.680 83.520 835.200 167.040} 28 of 324
[12/07 21:45:18    791s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/07 21:45:18    791s]   VERIFY DRC ...... Sub-Area: {835.200 83.520 918.720 167.040} 29 of 324
[12/07 21:45:18    791s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/07 21:45:18    791s]   VERIFY DRC ...... Sub-Area: {918.720 83.520 1002.240 167.040} 30 of 324
[12/07 21:45:18    791s]   VERIFY DRC ...... Sub-Area : 30 complete 1 Viols.
[12/07 21:45:18    791s]   VERIFY DRC ...... Sub-Area: {1002.240 83.520 1085.760 167.040} 31 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {1085.760 83.520 1169.280 167.040} 32 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 32 complete 11 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {1169.280 83.520 1252.800 167.040} 33 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {1252.800 83.520 1336.320 167.040} 34 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {1336.320 83.520 1419.840 167.040} 35 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 35 complete 11 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {1419.840 83.520 1500.000 167.040} 36 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 36 complete 6 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {0.000 167.040 83.520 250.560} 37 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {83.520 167.040 167.040 250.560} 38 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {167.040 167.040 250.560 250.560} 39 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 39 complete 18 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {250.560 167.040 334.080 250.560} 40 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 40 complete 64 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {334.080 167.040 417.600 250.560} 41 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 41 complete 42 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {417.600 167.040 501.120 250.560} 42 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {501.120 167.040 584.640 250.560} 43 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 43 complete 29 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {584.640 167.040 668.160 250.560} 44 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 44 complete 51 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {668.160 167.040 751.680 250.560} 45 of 324
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area : 45 complete 39 Viols.
[12/07 21:45:18    792s]   VERIFY DRC ...... Sub-Area: {751.680 167.040 835.200 250.560} 46 of 324
[12/07 21:45:19    792s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/07 21:45:19    792s]   VERIFY DRC ...... Sub-Area: {835.200 167.040 918.720 250.560} 47 of 324
[12/07 21:45:19    792s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/07 21:45:19    792s]   VERIFY DRC ...... Sub-Area: {918.720 167.040 1002.240 250.560} 48 of 324
[12/07 21:45:19    792s]   VERIFY DRC ...... Sub-Area : 48 complete 15 Viols.
[12/07 21:45:19    792s]   VERIFY DRC ...... Sub-Area: {1002.240 167.040 1085.760 250.560} 49 of 324
[12/07 21:45:19    792s]   VERIFY DRC ...... Sub-Area : 49 complete 73 Viols.
[12/07 21:45:19    792s]   VERIFY DRC ...... Sub-Area: {1085.760 167.040 1169.280 250.560} 50 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 50 complete 37 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {1169.280 167.040 1252.800 250.560} 51 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {1252.800 167.040 1336.320 250.560} 52 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 52 complete 49 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {1336.320 167.040 1419.840 250.560} 53 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 53 complete 33 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {1419.840 167.040 1500.000 250.560} 54 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 54 complete 20 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {0.000 250.560 83.520 334.080} 55 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {83.520 250.560 167.040 334.080} 56 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {167.040 250.560 250.560 334.080} 57 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {250.560 250.560 334.080 334.080} 58 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 58 complete 18 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {334.080 250.560 417.600 334.080} 59 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 59 complete 37 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {417.600 250.560 501.120 334.080} 60 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {501.120 250.560 584.640 334.080} 61 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 61 complete 43 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {584.640 250.560 668.160 334.080} 62 of 324
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area : 62 complete 12 Viols.
[12/07 21:45:19    793s]   VERIFY DRC ...... Sub-Area: {668.160 250.560 751.680 334.080} 63 of 324
[12/07 21:45:20    793s]   VERIFY DRC ...... Sub-Area : 63 complete 6 Viols.
[12/07 21:45:20    793s]   VERIFY DRC ...... Sub-Area: {751.680 250.560 835.200 334.080} 64 of 324
[12/07 21:45:20    793s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/07 21:45:20    793s]   VERIFY DRC ...... Sub-Area: {835.200 250.560 918.720 334.080} 65 of 324
[12/07 21:45:20    793s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/07 21:45:20    793s]   VERIFY DRC ...... Sub-Area: {918.720 250.560 1002.240 334.080} 66 of 324
[12/07 21:45:20    793s]   VERIFY DRC ...... Sub-Area : 66 complete 32 Viols.
[12/07 21:45:20    793s]   VERIFY DRC ...... Sub-Area: {1002.240 250.560 1085.760 334.080} 67 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 67 complete 2 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {1085.760 250.560 1169.280 334.080} 68 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 68 complete 25 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {1169.280 250.560 1252.800 334.080} 69 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {1252.800 250.560 1336.320 334.080} 70 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 70 complete 53 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {1336.320 250.560 1419.840 334.080} 71 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 71 complete 5 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {1419.840 250.560 1500.000 334.080} 72 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {0.000 334.080 83.520 417.600} 73 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {83.520 334.080 167.040 417.600} 74 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {167.040 334.080 250.560 417.600} 75 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {250.560 334.080 334.080 417.600} 76 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 76 complete 1 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {334.080 334.080 417.600 417.600} 77 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 77 complete 13 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {417.600 334.080 501.120 417.600} 78 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {501.120 334.080 584.640 417.600} 79 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 79 complete 15 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {584.640 334.080 668.160 417.600} 80 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 80 complete 2 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {668.160 334.080 751.680 417.600} 81 of 324
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area : 81 complete 1 Viols.
[12/07 21:45:20    794s]   VERIFY DRC ...... Sub-Area: {751.680 334.080 835.200 417.600} 82 of 324
[12/07 21:45:21    794s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/07 21:45:21    794s]   VERIFY DRC ...... Sub-Area: {835.200 334.080 918.720 417.600} 83 of 324
[12/07 21:45:21    794s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/07 21:45:21    794s]   VERIFY DRC ...... Sub-Area: {918.720 334.080 1002.240 417.600} 84 of 324
[12/07 21:45:21    794s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/07 21:45:21    794s]   VERIFY DRC ...... Sub-Area: {1002.240 334.080 1085.760 417.600} 85 of 324
[12/07 21:45:21    794s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/07 21:45:21    794s]   VERIFY DRC ...... Sub-Area: {1085.760 334.080 1169.280 417.600} 86 of 324
[12/07 21:45:21    794s]   VERIFY DRC ...... Sub-Area : 86 complete 15 Viols.
[12/07 21:45:21    794s]   VERIFY DRC ...... Sub-Area: {1169.280 334.080 1252.800 417.600} 87 of 324
[12/07 21:45:21    794s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/07 21:45:21    794s]   VERIFY DRC ...... Sub-Area: {1252.800 334.080 1336.320 417.600} 88 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 88 complete 25 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {1336.320 334.080 1419.840 417.600} 89 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {1419.840 334.080 1500.000 417.600} 90 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {0.000 417.600 83.520 501.120} 91 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {83.520 417.600 167.040 501.120} 92 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {167.040 417.600 250.560 501.120} 93 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {250.560 417.600 334.080 501.120} 94 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {334.080 417.600 417.600 501.120} 95 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {417.600 417.600 501.120 501.120} 96 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {501.120 417.600 584.640 501.120} 97 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {584.640 417.600 668.160 501.120} 98 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {668.160 417.600 751.680 501.120} 99 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {751.680 417.600 835.200 501.120} 100 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {835.200 417.600 918.720 501.120} 101 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {918.720 417.600 1002.240 501.120} 102 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {1002.240 417.600 1085.760 501.120} 103 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {1085.760 417.600 1169.280 501.120} 104 of 324
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/07 21:45:21    795s]   VERIFY DRC ...... Sub-Area: {1169.280 417.600 1252.800 501.120} 105 of 324
[12/07 21:45:22    795s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/07 21:45:22    795s]   VERIFY DRC ...... Sub-Area: {1252.800 417.600 1336.320 501.120} 106 of 324
[12/07 21:45:22    795s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/07 21:45:22    795s]   VERIFY DRC ...... Sub-Area: {1336.320 417.600 1419.840 501.120} 107 of 324
[12/07 21:45:22    795s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/07 21:45:22    795s]   VERIFY DRC ...... Sub-Area: {1419.840 417.600 1500.000 501.120} 108 of 324
[12/07 21:45:22    795s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/07 21:45:22    795s]   VERIFY DRC ...... Sub-Area: {0.000 501.120 83.520 584.640} 109 of 324
[12/07 21:45:22    795s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/07 21:45:22    795s]   VERIFY DRC ...... Sub-Area: {83.520 501.120 167.040 584.640} 110 of 324
[12/07 21:45:22    795s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/07 21:45:22    795s]   VERIFY DRC ...... Sub-Area: {167.040 501.120 250.560 584.640} 111 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {250.560 501.120 334.080 584.640} 112 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {334.080 501.120 417.600 584.640} 113 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 113 complete 13 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {417.600 501.120 501.120 584.640} 114 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {501.120 501.120 584.640 584.640} 115 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 115 complete 17 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {584.640 501.120 668.160 584.640} 116 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 116 complete 4 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {668.160 501.120 751.680 584.640} 117 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 117 complete 1 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {751.680 501.120 835.200 584.640} 118 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {835.200 501.120 918.720 584.640} 119 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {918.720 501.120 1002.240 584.640} 120 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 120 complete 2 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {1002.240 501.120 1085.760 584.640} 121 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {1085.760 501.120 1169.280 584.640} 122 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 122 complete 15 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {1169.280 501.120 1252.800 584.640} 123 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {1252.800 501.120 1336.320 584.640} 124 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 124 complete 13 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {1336.320 501.120 1419.840 584.640} 125 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 125 complete 1 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {1419.840 501.120 1500.000 584.640} 126 of 324
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/07 21:45:22    796s]   VERIFY DRC ...... Sub-Area: {0.000 584.640 83.520 668.160} 127 of 324
[12/07 21:45:23    796s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/07 21:45:23    796s]   VERIFY DRC ...... Sub-Area: {83.520 584.640 167.040 668.160} 128 of 324
[12/07 21:45:23    796s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/07 21:45:23    796s]   VERIFY DRC ...... Sub-Area: {167.040 584.640 250.560 668.160} 129 of 324
[12/07 21:45:23    796s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/07 21:45:23    796s]   VERIFY DRC ...... Sub-Area: {250.560 584.640 334.080 668.160} 130 of 324
[12/07 21:45:23    796s]   VERIFY DRC ...... Sub-Area : 130 complete 30 Viols.
[12/07 21:45:23    796s]   VERIFY DRC ...... Sub-Area: {334.080 584.640 417.600 668.160} 131 of 324
[12/07 21:45:23    796s]   VERIFY DRC ...... Sub-Area : 131 complete 34 Viols.
[12/07 21:45:23    796s]   VERIFY DRC ...... Sub-Area: {417.600 584.640 501.120 668.160} 132 of 324
[12/07 21:45:23    797s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/07 21:45:23    797s]   VERIFY DRC ...... Sub-Area: {501.120 584.640 584.640 668.160} 133 of 324
[12/07 21:45:23    797s]   VERIFY DRC ...... Sub-Area : 133 complete 36 Viols.
[12/07 21:45:23    797s]   VERIFY DRC ...... Sub-Area: {584.640 584.640 668.160 668.160} 134 of 324
[12/07 21:45:23    797s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[12/07 21:45:23    797s] 
[12/07 21:45:23    797s]   Verification Complete : 1000 Viols.
[12/07 21:45:23    797s] 
[12/07 21:45:23    797s]  Violation Summary By Layer and Type:
[12/07 21:45:23    797s] 
[12/07 21:45:23    797s] 	          Short   MetSpc   Totals
[12/07 21:45:23    797s] 	M1          705      295     1000
[12/07 21:45:23    797s] 	Totals      705      295     1000
[12/07 21:45:23    797s] 
[12/07 21:45:23    797s]  *** End Verify DRC (CPU: 0:00:06.5  ELAPSED TIME: 7.00  MEM: 256.1M) ***
[12/07 21:45:23    797s] 
[12/07 21:45:23    797s] <CMD> saveNetlist asic-post-par.torus_bp.32.v
[12/07 21:45:23    797s] Writing Netlist "asic-post-par.torus_bp.32.v" ...
[12/07 21:45:23    797s] <CMD> extractRC
[12/07 21:45:23    797s] Extraction called for design 'torus_bp_D_W32' of instances=1442496 and nets=13392 using extraction engine 'preRoute' .
[12/07 21:45:23    797s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/07 21:45:23    797s] Type 'man IMPEXT-3530' for more detail.
[12/07 21:45:23    797s] PreRoute RC Extraction called for design torus_bp_D_W32.
[12/07 21:45:23    797s] RC Extraction called in multi-corner(1) mode.
[12/07 21:45:23    797s] RCMode: PreRoute
[12/07 21:45:23    797s]       RC Corner Indexes            0   
[12/07 21:45:23    797s] Capacitance Scaling Factor   : 1.00000 
[12/07 21:45:23    797s] Resistance Scaling Factor    : 1.00000 
[12/07 21:45:23    797s] Clock Cap. Scaling Factor    : 1.00000 
[12/07 21:45:23    797s] Clock Res. Scaling Factor    : 1.00000 
[12/07 21:45:23    797s] Shrink Factor                : 1.00000
[12/07 21:45:23    797s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/07 21:45:23    797s] Using capacitance table file ...
[12/07 21:45:23    797s] 
[12/07 21:45:23    797s] Trim Metal Layers:
[12/07 21:45:23    797s] LayerId::1 widthSet size::4
[12/07 21:45:23    797s] LayerId::2 widthSet size::4
[12/07 21:45:23    797s] LayerId::3 widthSet size::4
[12/07 21:45:23    797s] LayerId::4 widthSet size::4
[12/07 21:45:23    797s] LayerId::5 widthSet size::4
[12/07 21:45:23    797s] LayerId::6 widthSet size::4
[12/07 21:45:23    797s] LayerId::7 widthSet size::4
[12/07 21:45:23    797s] LayerId::8 widthSet size::4
[12/07 21:45:23    797s] LayerId::9 widthSet size::4
[12/07 21:45:23    797s] LayerId::10 widthSet size::2
[12/07 21:45:23    797s] Updating RC grid for preRoute extraction ...
[12/07 21:45:23    797s] eee: pegSigSF::1.070000
[12/07 21:45:23    797s] Initializing multi-corner capacitance tables ... 
[12/07 21:45:23    797s] Initializing multi-corner resistance tables ...
[12/07 21:45:23    797s] eee: l::1 avDens::0.112094 usedTrk::71003.004485 availTrk::633423.495310 sigTrk::71003.004485
[12/07 21:45:23    797s] eee: l::2 avDens::0.040158 usedTrk::6797.312781 availTrk::169264.932820 sigTrk::6797.312781
[12/07 21:45:23    797s] eee: l::3 avDens::0.046381 usedTrk::9517.355560 availTrk::205200.000000 sigTrk::9517.355560
[12/07 21:45:23    797s] eee: l::4 avDens::0.029516 usedTrk::4901.166677 availTrk::166050.000000 sigTrk::4901.166677
[12/07 21:45:23    797s] eee: l::5 avDens::0.001858 usedTrk::1179.900038 availTrk::635040.000000 sigTrk::1179.900038
[12/07 21:45:23    797s] eee: l::6 avDens::0.001857 usedTrk::1179.133372 availTrk::635040.000000 sigTrk::1179.133372
[12/07 21:45:23    797s] eee: l::7 avDens::0.044898 usedTrk::12534.611114 availTrk::279180.000000 sigTrk::12534.611114
[12/07 21:45:23    797s] eee: l::8 avDens::0.258637 usedTrk::19366.722228 availTrk::74880.000000 sigTrk::19366.722228
[12/07 21:45:23    797s] eee: l::9 avDens::0.043743 usedTrk::1017.688888 availTrk::23265.000000 sigTrk::1017.688888
[12/07 21:45:23    797s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/07 21:45:23    797s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/07 21:45:23    797s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.358752 uaWl=0.372704 uaWlH=0.073045 aWlH=0.615910 lMod=0 pMax=0.808900 pMod=83 wcR=0.693800 newSi=0.168600 wHLS=3.066102 siPrev=0 viaL=0.000000 crit=0.887734 shortMod=4.438672 fMod=0.221934 
[12/07 21:45:24    797s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3386.016M)
[12/07 21:45:24    797s] <CMD> write_sdf post-par.sdf -interconn all -setuphold split
[12/07 21:45:24    797s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/07 21:45:24    797s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/07 21:45:24    797s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/07 21:45:24    797s] AAE DB initialization (MEM=3393.55 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/07 21:45:24    797s] #################################################################################
[12/07 21:45:24    797s] # Design Stage: PostRoute
[12/07 21:45:24    797s] # Design Name: torus_bp_D_W32
[12/07 21:45:24    797s] # Design Mode: 90nm
[12/07 21:45:24    797s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:45:24    797s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:45:24    797s] # Signoff Settings: SI Off 
[12/07 21:45:24    797s] #################################################################################
[12/07 21:45:25    798s] Topological Sorting (REAL = 0:00:01.0, MEM = 3405.1M, InitMEM = 3405.1M)
[12/07 21:45:25    798s] Start delay calculation (fullDC) (1 T). (MEM=3405.1)
[12/07 21:45:25    798s] siFlow : Timing analysis mode is single, using late cdB files
[12/07 21:45:25    798s] Start AAE Lib Loading. (MEM=3411.88)
[12/07 21:45:25    798s] End AAE Lib Loading. (MEM=3440.49 CPU=0:00:00.1 Real=0:00:00.0)
[12/07 21:45:25    798s] End AAE Lib Interpolated Model. (MEM=3440.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:45:25    799s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:25    799s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:25    799s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:25    799s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:25    799s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:25    799s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:25    799s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:26    799s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:26    799s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:26    799s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:27    801s] Total number of fetched objects 13390
[12/07 21:45:27    801s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/07 21:45:27    801s] End delay calculation. (MEM=3564.78 CPU=0:00:02.3 REAL=0:00:02.0)
[12/07 21:45:28    801s] End delay calculation (fullDC). (MEM=3564.78 CPU=0:00:03.0 REAL=0:00:03.0)
[12/07 21:45:28    801s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 3564.8M) ***
[12/07 21:45:28    802s] <CMD> streamOut post-par.torus_bp.32.gds -merge {/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds torus_xbar_1b.gds low_swing_tx.gds low_swing_rx.gds}
[12/07 21:45:28    802s] Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5
[12/07 21:45:28    802s] Merge file: torus_xbar_1b.gds has version number: 5
[12/07 21:45:28    802s] Merge file: low_swing_tx.gds has version number: 5
[12/07 21:45:28    802s] Merge file: low_swing_rx.gds has version number: 5
[12/07 21:45:28    802s] Parse flat map file...
[12/07 21:45:28    802s] Writing GDSII file ...
[12/07 21:45:28    802s] 	****** db unit per micron = 2000 ******
[12/07 21:45:28    802s] 	****** output gds2 file unit per micron = 2000 ******
[12/07 21:45:28    802s] 	****** unit scaling factor = 1 ******
[12/07 21:45:28    802s] Output for instance
[12/07 21:45:31    804s] Output for bump
[12/07 21:45:31    805s] Output for physical terminals
[12/07 21:45:31    805s] Output for logical terminals
[12/07 21:45:31    805s] Output for regular nets
[12/07 21:45:31    805s] Output for special nets and metal fills
[12/07 21:45:31    805s] Output for via structure generation total number 58
[12/07 21:45:31    805s] Statistics for GDS generated (version 5)
[12/07 21:45:31    805s] ----------------------------------------
[12/07 21:45:31    805s] Stream Out Layer Mapping Information:
[12/07 21:45:31    805s] GDS Layer Number          GDS Layer Name
[12/07 21:45:31    805s] ----------------------------------------
[12/07 21:45:31    805s]     212                             COMP
[12/07 21:45:31    805s]     213                          DIEAREA
[12/07 21:45:31    805s]     202                               AP
[12/07 21:45:31    805s]     200                               AP
[12/07 21:45:31    805s]     199                               AP
[12/07 21:45:31    805s]     198                               AP
[12/07 21:45:31    805s]     197                               AP
[12/07 21:45:31    805s]     196                               RV
[12/07 21:45:31    805s]     195                               RV
[12/07 21:45:31    805s]     191                               RV
[12/07 21:45:31    805s]     181                               M9
[12/07 21:45:31    805s]     179                               M9
[12/07 21:45:31    805s]     178                               M9
[12/07 21:45:31    805s]     177                               M9
[12/07 21:45:31    805s]     176                               M9
[12/07 21:45:31    805s]     175                             VIA8
[12/07 21:45:31    805s]     174                             VIA8
[12/07 21:45:31    805s]     170                             VIA8
[12/07 21:45:31    805s]     160                               M8
[12/07 21:45:31    805s]     158                               M8
[12/07 21:45:31    805s]     157                               M8
[12/07 21:45:31    805s]     156                               M8
[12/07 21:45:31    805s]     155                               M8
[12/07 21:45:31    805s]     154                             VIA7
[12/07 21:45:31    805s]     153                             VIA7
[12/07 21:45:31    805s]     149                             VIA7
[12/07 21:45:31    805s]     139                               M7
[12/07 21:45:31    805s]     137                               M7
[12/07 21:45:31    805s]     136                               M7
[12/07 21:45:31    805s]     135                               M7
[12/07 21:45:31    805s]     134                               M7
[12/07 21:45:31    805s]     133                             VIA6
[12/07 21:45:31    805s]     132                             VIA6
[12/07 21:45:31    805s]     131                             VIA6
[12/07 21:45:31    805s]     130                             VIA6
[12/07 21:45:31    805s]     129                             VIA6
[12/07 21:45:31    805s]     128                             VIA6
[12/07 21:45:31    805s]     127                             VIA6
[12/07 21:45:31    805s]     122                               M6
[12/07 21:45:31    805s]     121                               M6
[12/07 21:45:31    805s]     120                               M6
[12/07 21:45:31    805s]     119                               M6
[12/07 21:45:31    805s]     118                               M6
[12/07 21:45:31    805s]     53                                M3
[12/07 21:45:31    805s]     52                                M3
[12/07 21:45:31    805s]     185                               M9
[12/07 21:45:31    805s]     48                              VIA2
[12/07 21:45:31    805s]     29                                M2
[12/07 21:45:31    805s]     180                               M9
[12/07 21:45:31    805s]     47                              VIA2
[12/07 21:45:31    805s]     182                               M9
[12/07 21:45:31    805s]     44                              VIA2
[12/07 21:45:31    805s]     43                              VIA2
[12/07 21:45:31    805s]     172                             VIA8
[12/07 21:45:31    805s]     38                                M2
[12/07 21:45:31    805s]     95                                M5
[12/07 21:45:31    805s]     36                                M2
[12/07 21:45:31    805s]     93                                M5
[12/07 21:45:31    805s]     112                             VIA5
[12/07 21:45:31    805s]     194                               RV
[12/07 21:45:31    805s]     55                                M3
[12/07 21:45:31    805s]     113                               M6
[12/07 21:45:31    805s]     32                                M2
[12/07 21:45:31    805s]     54                                M3
[12/07 21:45:31    805s]     31                                M2
[12/07 21:45:31    805s]     107                             VIA5
[12/07 21:45:31    805s]     30                                M2
[12/07 21:45:31    805s]     49                              VIA2
[12/07 21:45:31    805s]     106                             VIA5
[12/07 21:45:31    805s]     33                                M2
[12/07 21:45:31    805s]     109                             VIA5
[12/07 21:45:31    805s]     10                                M1
[12/07 21:45:31    805s]     86                              VIA4
[12/07 21:45:31    805s]     50                                M3
[12/07 21:45:31    805s]     206                               AP
[12/07 21:45:31    805s]     69                              VIA3
[12/07 21:45:31    805s]     143                               M7
[12/07 21:45:31    805s]     6                                 CO
[12/07 21:45:31    805s]     169                             VIA8
[12/07 21:45:31    805s]     35                                M2
[12/07 21:45:31    805s]     8                                 M1
[12/07 21:45:31    805s]     164                               M8
[12/07 21:45:31    805s]     27                              VIA1
[12/07 21:45:31    805s]     141                               M7
[12/07 21:45:31    805s]     3                                 CO
[12/07 21:45:31    805s]     51                                M3
[12/07 21:45:31    805s]     70                              VIA3
[12/07 21:45:31    805s]     7                                 CO
[12/07 21:45:31    805s]     64                              VIA3
[12/07 21:45:31    805s]     173                             VIA8
[12/07 21:45:31    805s]     34                                M2
[12/07 21:45:31    805s]     92                                M5
[12/07 21:45:31    805s]     111                             VIA5
[12/07 21:45:31    805s]     11                                M1
[12/07 21:45:31    805s]     142                               M7
[12/07 21:45:31    805s]     4                                 CO
[12/07 21:45:31    805s]     9                                 M1
[12/07 21:45:31    805s]     28                              VIA1
[12/07 21:45:31    805s]     85                              VIA4
[12/07 21:45:31    805s]     138                               M7
[12/07 21:45:31    805s]     5                                 CO
[12/07 21:45:31    805s]     12                                M1
[12/07 21:45:31    805s]     88                              VIA4
[12/07 21:45:31    805s]     183                               M9
[12/07 21:45:31    805s]     45                              VIA2
[12/07 21:45:31    805s]     22                              VIA1
[12/07 21:45:31    805s]     152                             VIA7
[12/07 21:45:31    805s]     13                                M1
[12/07 21:45:31    805s]     71                                M4
[12/07 21:45:31    805s]     90                              VIA4
[12/07 21:45:31    805s]     184                               M9
[12/07 21:45:31    805s]     46                              VIA2
[12/07 21:45:31    805s]     161                               M8
[12/07 21:45:31    805s]     23                              VIA1
[12/07 21:45:31    805s]     171                             VIA8
[12/07 21:45:31    805s]     37                                M2
[12/07 21:45:31    805s]     94                                M5
[12/07 21:45:31    805s]     148                             VIA7
[12/07 21:45:31    805s]     14                                M1
[12/07 21:45:31    805s]     15                                M1
[12/07 21:45:31    805s]     72                                M4
[12/07 21:45:31    805s]     91                              VIA4
[12/07 21:45:31    805s]     150                             VIA7
[12/07 21:45:31    805s]     16                                M1
[12/07 21:45:31    805s]     73                                M4
[12/07 21:45:31    805s]     159                               M8
[12/07 21:45:31    805s]     26                              VIA1
[12/07 21:45:31    805s]     151                             VIA7
[12/07 21:45:31    805s]     17                                M1
[12/07 21:45:31    805s]     74                                M4
[12/07 21:45:31    805s]     1                                 CO
[12/07 21:45:31    805s]     162                               M8
[12/07 21:45:31    805s]     24                              VIA1
[12/07 21:45:31    805s]     140                               M7
[12/07 21:45:31    805s]     2                                 CO
[12/07 21:45:31    805s]     163                               M8
[12/07 21:45:31    805s]     25                              VIA1
[12/07 21:45:31    805s]     190                               RV
[12/07 21:45:31    805s]     56                                M3
[12/07 21:45:31    805s]     57                                M3
[12/07 21:45:31    805s]     114                               M6
[12/07 21:45:31    805s]     192                               RV
[12/07 21:45:31    805s]     58                                M3
[12/07 21:45:31    805s]     115                               M6
[12/07 21:45:31    805s]     193                               RV
[12/07 21:45:31    805s]     59                                M3
[12/07 21:45:31    805s]     116                               M6
[12/07 21:45:31    805s]     203                               AP
[12/07 21:45:31    805s]     65                              VIA3
[12/07 21:45:31    805s]     204                               AP
[12/07 21:45:31    805s]     66                              VIA3
[12/07 21:45:31    805s]     205                               AP
[12/07 21:45:31    805s]     67                              VIA3
[12/07 21:45:31    805s]     201                               AP
[12/07 21:45:31    805s]     68                              VIA3
[12/07 21:45:31    805s]     75                                M4
[12/07 21:45:31    805s]     76                                M4
[12/07 21:45:31    805s]     77                                M4
[12/07 21:45:31    805s]     78                                M4
[12/07 21:45:31    805s]     79                                M4
[12/07 21:45:31    805s]     80                                M4
[12/07 21:45:31    805s]     87                              VIA4
[12/07 21:45:31    805s]     89                              VIA4
[12/07 21:45:31    805s]     96                                M5
[12/07 21:45:31    805s]     97                                M5
[12/07 21:45:31    805s]     98                                M5
[12/07 21:45:31    805s]     99                                M5
[12/07 21:45:31    805s]     100                               M5
[12/07 21:45:31    805s]     101                               M5
[12/07 21:45:31    805s]     108                             VIA5
[12/07 21:45:31    805s]     110                             VIA5
[12/07 21:45:31    805s]     117                               M6
[12/07 21:45:31    805s]     210                               AP
[12/07 21:45:31    805s]     209                               AP
[12/07 21:45:31    805s]     208                               AP
[12/07 21:45:31    805s]     207                               AP
[12/07 21:45:31    805s]     189                               M9
[12/07 21:45:31    805s]     188                               M9
[12/07 21:45:31    805s]     187                               M9
[12/07 21:45:31    805s]     186                               M9
[12/07 21:45:31    805s]     168                               M8
[12/07 21:45:31    805s]     167                               M8
[12/07 21:45:31    805s]     166                               M8
[12/07 21:45:31    805s]     165                               M8
[12/07 21:45:31    805s]     147                               M7
[12/07 21:45:31    805s]     146                               M7
[12/07 21:45:31    805s]     145                               M7
[12/07 21:45:31    805s]     144                               M7
[12/07 21:45:31    805s]     63                                M3
[12/07 21:45:31    805s]     62                                M3
[12/07 21:45:31    805s]     39                                M2
[12/07 21:45:31    805s]     105                               M5
[12/07 21:45:31    805s]     103                               M5
[12/07 21:45:31    805s]     123                               M6
[12/07 21:45:31    805s]     42                                M2
[12/07 21:45:31    805s]     41                                M2
[12/07 21:45:31    805s]     40                                M2
[12/07 21:45:31    805s]     20                                M1
[12/07 21:45:31    805s]     60                                M3
[12/07 21:45:31    805s]     18                                M1
[12/07 21:45:31    805s]     61                                M3
[12/07 21:45:31    805s]     102                               M5
[12/07 21:45:31    805s]     21                                M1
[12/07 21:45:31    805s]     19                                M1
[12/07 21:45:31    805s]     81                                M4
[12/07 21:45:31    805s]     104                               M5
[12/07 21:45:31    805s]     82                                M4
[12/07 21:45:31    805s]     83                                M4
[12/07 21:45:31    805s]     84                                M4
[12/07 21:45:31    805s]     124                               M6
[12/07 21:45:31    805s]     125                               M6
[12/07 21:45:31    805s]     126                               M6
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Stream Out Information Processed for GDS version 5:
[12/07 21:45:31    805s] Units: 2000 DBU
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Object                             Count
[12/07 21:45:31    805s] ----------------------------------------
[12/07 21:45:31    805s] Instances                        1442496
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Ports/Pins                             0
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Nets                              155985
[12/07 21:45:31    805s]     metal layer M1                  7474
[12/07 21:45:31    805s]     metal layer M2                 70094
[12/07 21:45:31    805s]     metal layer M3                 39189
[12/07 21:45:31    805s]     metal layer M4                 15599
[12/07 21:45:31    805s]     metal layer M5                  4924
[12/07 21:45:31    805s]     metal layer M6                  3056
[12/07 21:45:31    805s]     metal layer M7                  6379
[12/07 21:45:31    805s]     metal layer M8                  8164
[12/07 21:45:31    805s]     metal layer M9                  1106
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s]     Via Instances                 100580
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Special Nets                        2032
[12/07 21:45:31    805s]     metal layer M1                   832
[12/07 21:45:31    805s]     metal layer M5                   600
[12/07 21:45:31    805s]     metal layer M6                   600
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s]     Via Instances                1173874
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Metal Fills                            0
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s]     Via Instances                      0
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Metal FillOPCs                         0
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s]     Via Instances                      0
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Metal FillDRCs                         0
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s]     Via Instances                      0
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Text                               13326
[12/07 21:45:31    805s]     metal layer M1                  1817
[12/07 21:45:31    805s]     metal layer M2                  7166
[12/07 21:45:31    805s]     metal layer M3                  2628
[12/07 21:45:31    805s]     metal layer M4                   636
[12/07 21:45:31    805s]     metal layer M5                    84
[12/07 21:45:31    805s]     metal layer M6                    47
[12/07 21:45:31    805s]     metal layer M7                   418
[12/07 21:45:31    805s]     metal layer M8                   496
[12/07 21:45:31    805s]     metal layer M9                    34
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Blockages                              0
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Custom Text                            0
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Custom Box                             0
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Trim Metal                             0
[12/07 21:45:31    805s] 
[12/07 21:45:31    805s] Scanning GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds to register cell name ......
[12/07 21:45:32    805s] Scanning GDS file torus_xbar_1b.gds to register cell name ......
[12/07 21:45:32    805s] Scanning GDS file low_swing_tx.gds to register cell name ......
[12/07 21:45:32    805s] Scanning GDS file low_swing_rx.gds to register cell name ......
[12/07 21:45:32    805s] Merging GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds ......
[12/07 21:45:32    805s] 	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5.
[12/07 21:45:32    805s] 	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has units: 1000 per micron.
[12/07 21:45:32    805s] 	****** unit scaling factor = 2 ******
[12/07 21:45:32    805s] Merging GDS file torus_xbar_1b.gds ......
[12/07 21:45:32    805s] 	****** Merge file: torus_xbar_1b.gds has version number: 5.
[12/07 21:45:32    805s] 	****** Merge file: torus_xbar_1b.gds has units: 1000 per micron.
[12/07 21:45:32    805s] 	****** unit scaling factor = 2 ******
[12/07 21:45:32    805s] Merging GDS file low_swing_tx.gds ......
[12/07 21:45:32    805s] 	****** Merge file: low_swing_tx.gds has version number: 5.
[12/07 21:45:32    805s] 	****** Merge file: low_swing_tx.gds has units: 1000 per micron.
[12/07 21:45:32    805s] 	****** unit scaling factor = 2 ******
[12/07 21:45:32    805s] Merging GDS file low_swing_rx.gds ......
[12/07 21:45:32    805s] 	****** Merge file: low_swing_rx.gds has version number: 5.
[12/07 21:45:32    805s] 	****** Merge file: low_swing_rx.gds has units: 1000 per micron.
[12/07 21:45:32    805s] 	****** unit scaling factor = 2 ******
[12/07 21:45:32    806s] ######Streamout is finished!
[12/07 21:45:32    806s] <CMD> report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
[12/07 21:45:32    806s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/07 21:45:32    806s] #################################################################################
[12/07 21:45:32    806s] # Design Stage: PostRoute
[12/07 21:45:32    806s] # Design Name: torus_bp_D_W32
[12/07 21:45:32    806s] # Design Mode: 90nm
[12/07 21:45:32    806s] # Analysis Mode: MMMC Non-OCV 
[12/07 21:45:32    806s] # Parasitics Mode: No SPEF/RCDB 
[12/07 21:45:32    806s] # Signoff Settings: SI Off 
[12/07 21:45:32    806s] #################################################################################
[12/07 21:45:33    806s] Calculate delays in Single mode...
[12/07 21:45:33    806s] Topological Sorting (REAL = 0:00:00.0, MEM = 3550.0M, InitMEM = 3550.0M)
[12/07 21:45:33    806s] Start delay calculation (fullDC) (1 T). (MEM=3550.01)
[12/07 21:45:33    807s] End AAE Lib Interpolated Model. (MEM=3559.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/07 21:45:34    807s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:34    807s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:34    807s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:34    807s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:34    807s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:34    807s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:34    807s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:34    807s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:34    807s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:34    807s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/07 21:45:35    808s] Total number of fetched objects 13390
[12/07 21:45:35    809s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/07 21:45:35    809s] End delay calculation. (MEM=3559.8 CPU=0:00:01.7 REAL=0:00:02.0)
[12/07 21:45:35    809s] End delay calculation (fullDC). (MEM=3559.8 CPU=0:00:02.1 REAL=0:00:02.0)
[12/07 21:45:35    809s] *** CDM Built up (cpu=0:00:02.9  real=0:00:03.0  mem= 3559.8M) ***
[12/07 21:45:35    809s] <CMD> report_area > asic-post-par-area.torus_bp.32.rpt
[12/07 21:45:39    812s] <CMD> report_power -hierarchy all > asic-post-par-power.torus_bp.32.rpt
[12/07 21:45:39    812s] env CDS_WORKAREA is set to /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/customcell
[12/07 21:45:39    812s] 
[12/07 21:45:39    812s] Power Net Detected:
[12/07 21:45:39    812s]         Voltage	    Name
[12/07 21:45:39    812s]              0V	    VSS
[12/07 21:45:39    812s]            0.9V	    VDD
[12/07 21:45:39    812s] 
[12/07 21:45:39    812s] Begin Power Analysis
[12/07 21:45:39    812s] 
[12/07 21:45:39    812s]              0V	    VSS
[12/07 21:45:39    812s]            0.9V	    VDD
[12/07 21:45:39    812s] Begin Processing Timing Library for Power Calculation
[12/07 21:45:39    812s] 
[12/07 21:45:39    812s] Begin Processing Timing Library for Power Calculation
[12/07 21:45:39    812s] 
[12/07 21:45:39    812s] 
[12/07 21:45:39    812s] 
[12/07 21:45:39    812s] Begin Processing Power Net/Grid for Power Calculation
[12/07 21:45:39    812s] 
[12/07 21:45:39    812s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3206.40MB/4919.08MB/3355.16MB)
[12/07 21:45:39    812s] 
[12/07 21:45:39    812s] Begin Processing Timing Window Data for Power Calculation
[12/07 21:45:39    812s] 
[12/07 21:45:39    812s] ideal_clock(166.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3207.56MB/4919.08MB/3355.16MB)
[12/07 21:45:39    813s] 
[12/07 21:45:39    813s] Begin Processing User Attributes
[12/07 21:45:39    813s] 
[12/07 21:45:39    813s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3207.56MB/4919.08MB/3355.16MB)
[12/07 21:45:39    813s] 
[12/07 21:45:39    813s] Begin Processing Signal Activity
[12/07 21:45:39    813s] 
[12/07 21:45:40    813s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3208.37MB/4919.08MB/3355.16MB)
[12/07 21:45:40    813s] 
[12/07 21:45:40    813s] Begin Power Computation
[12/07 21:45:40    813s] 
[12/07 21:45:40    813s]       ----------------------------------------------------------
[12/07 21:45:40    813s]       # of cell(s) missing both power/leakage table: 0
[12/07 21:45:40    813s]       # of cell(s) missing power table: 1
[12/07 21:45:40    813s]       # of cell(s) missing leakage table: 0
[12/07 21:45:40    813s]       ----------------------------------------------------------
[12/07 21:45:40    813s] CellName                                  Missing Table(s)
[12/07 21:45:40    813s] TIEL                                      internal power, 
[12/07 21:45:40    813s] 
[12/07 21:45:40    813s] 
[12/07 21:45:41    815s]       # of MSMV cell(s) missing power_level: 0
[12/07 21:45:41    815s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3209.93MB/4927.08MB/3355.16MB)
[12/07 21:45:41    815s] 
[12/07 21:45:41    815s] Begin Processing User Attributes
[12/07 21:45:41    815s] 
[12/07 21:45:41    815s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3210.05MB/4927.08MB/3355.16MB)
[12/07 21:45:41    815s] 
[12/07 21:45:41    815s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3210.05MB/4927.08MB/3355.16MB)
[12/07 21:45:41    815s] 
[12/07 21:45:41    815s] *



[12/07 21:45:41    815s] Total Power
[12/07 21:45:41    815s] -----------------------------------------------------------------------------------------
[12/07 21:45:41    815s] Total Internal Power:        4.39435873 	   59.7418%
[12/07 21:45:41    815s] Total Switching Power:       2.57890634 	   35.0605%
[12/07 21:45:41    815s] Total Leakage Power:         0.38232429 	    5.1977%
[12/07 21:45:41    815s] Total Power:                 7.35558935
[12/07 21:45:41    815s] -----------------------------------------------------------------------------------------
[12/07 21:45:41    815s] Processing average sequential pin duty cycle 
[12/07 21:45:41    815s] 
[12/07 21:45:41    815s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/07 21:45:41    815s] Summary for sequential cells identification: 
[12/07 21:45:41    815s]   Identified SBFF number: 199
[12/07 21:45:41    815s]   Identified MBFF number: 0
[12/07 21:45:41    815s]   Identified SB Latch number: 0
[12/07 21:45:41    815s]   Identified MB Latch number: 0
[12/07 21:45:41    815s]   Not identified SBFF number: 0
[12/07 21:45:41    815s]   Not identified MBFF number: 0
[12/07 21:45:41    815s]   Not identified SB Latch number: 0
[12/07 21:45:41    815s]   Not identified MB Latch number: 0
[12/07 21:45:41    815s]   Number of sequential cells which are not FFs: 104
[12/07 21:45:41    815s]  Visiting view : view_functional_wcl_slow
[12/07 21:45:41    815s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:45:41    815s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:45:41    815s]  Visiting view : view_functional_wcl_slow
[12/07 21:45:41    815s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/07 21:45:41    815s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/07 21:45:41    815s] TLC MultiMap info (StdDelay):
[12/07 21:45:41    815s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/07 21:45:41    815s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/07 21:45:41    815s]  Setting StdDelay to: 13.6ps
[12/07 21:45:41    815s] 
[12/07 21:45:41    815s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/07 21:45:42    815s] 
[12/07 21:45:42    815s] *** Memory Usage v#1 (Current mem = 3468.805M, initial mem = 486.906M) ***
[12/07 21:45:42    815s] 
[12/07 21:45:42    815s] *** Summary of all messages that are not suppressed in this session:
[12/07 21:45:42    815s] Severity  ID               Count  Summary                                  
[12/07 21:45:42    815s] WARNING   IMPLF-200           11  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/07 21:45:42    815s] WARNING   IMPLF-201            4  Pin '%s' in macro '%s' has no ANTENNADIF...
[12/07 21:45:42    815s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/07 21:45:42    815s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/07 21:45:42    815s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[12/07 21:45:42    815s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/07 21:45:42    815s] WARNING   IMPESI-3014         30  The RC network is incomplete for net %s....
[12/07 21:45:42    815s] WARNING   IMPVFC-3             1  Verify Connectivity stopped: Number of e...
[12/07 21:45:42    815s] WARNING   IMPVFC-97           36  IO pin %s of net %s has not been assigne...
[12/07 21:45:42    815s] WARNING   IMPVFG-1103          1  VERIFY DRC did not complete:             
[12/07 21:45:42    815s] WARNING   IMPPP-532          117  ViaGen Warning: The top layer and bottom...
[12/07 21:45:42    815s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[12/07 21:45:42    815s] WARNING   IMPPP-220            1  The power planner does not create core r...
[12/07 21:45:42    815s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[12/07 21:45:42    815s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/07 21:45:42    815s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[12/07 21:45:42    815s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/07 21:45:42    815s] WARNING   IMPSP-266            3  Constraint box too small for instance '%...
[12/07 21:45:42    815s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/07 21:45:42    815s] ERROR     IMPSP-2021           1  Could not legalize <%d> instances in the...
[12/07 21:45:42    815s] WARNING   IMPSP-2020          19  Cannot find a legal location for instanc...
[12/07 21:45:42    815s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/07 21:45:42    815s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/07 21:45:42    815s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/07 21:45:42    815s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/07 21:45:42    815s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/07 21:45:42    815s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/07 21:45:42    815s] WARNING   IMPCCOPT-2220        1  CCOpt/PRO cannot construct a Route/RC gr...
[12/07 21:45:42    815s] WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
[12/07 21:45:42    815s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/07 21:45:42    815s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
[12/07 21:45:42    815s] WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
[12/07 21:45:42    815s] WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
[12/07 21:45:42    815s] WARNING   NRDB-629           576  NanoRoute cannot route PIN %s of INST %s...
[12/07 21:45:42    815s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[12/07 21:45:42    815s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/07 21:45:42    815s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/07 21:45:42    815s] WARNING   SDF-808              1  The software is currently operating in a...
[12/07 21:45:42    815s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/07 21:45:42    815s] WARNING   TECHLIB-606       3276  An inconsistency was found during interp...
[12/07 21:45:42    815s] ERROR     TECHLIB-1171        30  The attribute '%s' of group '%s' has one...
[12/07 21:45:42    815s] *** Message Summary: 4183 warning(s), 31 error(s)
[12/07 21:45:42    815s] 
[12/07 21:45:42    815s] --- Ending "Innovus" (totcpu=0:13:35, real=0:13:43, mem=3468.8M) ---
