Version 3.2 HI-TECH Software Intermediate Code
"7141 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic18f4520.h
[v _BRGH `Vb ~T0 @X0 0 e@32098 ]
"3600
[v _SPBRG `Vuc ~T0 @X0 0 e@4015 ]
"8389
[v _SYNC `Vb ~T0 @X0 0 e@32100 ]
"8326
[v _SPEN `Vb ~T0 @X0 0 e@32095 ]
"8632
[v _TRISC7 `Vb ~T0 @X0 0 e@31911 ]
"8629
[v _TRISC6 `Vb ~T0 @X0 0 e@31910 ]
"7291
[v _CREN `Vb ~T0 @X0 0 e@32092 ]
"8722
[v _TXEN `Vb ~T0 @X0 0 e@32101 ]
"8176
[v _RCIF `Vb ~T0 @X0 0 e@31989 ]
"7888
[v _OERR `Vb ~T0 @X0 0 e@32089 ]
"3588
[v _RCREG `Vuc ~T0 @X0 0 e@4014 ]
"7555
[v _IRCF2 `Vb ~T0 @X0 0 e@32414 ]
"7552
[v _IRCF1 `Vb ~T0 @X0 0 e@32413 ]
"7549
[v _IRCF0 `Vb ~T0 @X0 0 e@32412 ]
"1699
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"8398
[v _T08BIT `Vb ~T0 @X0 0 e@32430 ]
"8404
[v _T0CS `Vb ~T0 @X0 0 e@32429 ]
"8014
[v _PSA `Vb ~T0 @X0 0 e@32427 ]
"8173
[v _RCIE `Vb ~T0 @X0 0 e@31981 ]
"7411
[v _GIE `Vb ~T0 @X0 0 e@32663 ]
"8503
[v _TMR0ON `Vb ~T0 @X0 0 e@32431 ]
"6265
[v _TMR0H `Vuc ~T0 @X0 0 e@4055 ]
"6258
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
"8497
[v _TMR0IF `Vb ~T0 @X0 0 e@32658 ]
"271
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
[p mainexit ]
[; ;pic18f4520.h: 52: extern volatile unsigned char PORTA __at(0xF80);
"54 C:\Program Files (x86)\Microchip\xc8\v2.05\pic\include\pic18f4520.h
[; ;pic18f4520.h: 54: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4520.h: 57: typedef union {
[; ;pic18f4520.h: 58: struct {
[; ;pic18f4520.h: 59: unsigned RA0 :1;
[; ;pic18f4520.h: 60: unsigned RA1 :1;
[; ;pic18f4520.h: 61: unsigned RA2 :1;
[; ;pic18f4520.h: 62: unsigned RA3 :1;
[; ;pic18f4520.h: 63: unsigned RA4 :1;
[; ;pic18f4520.h: 64: unsigned RA5 :1;
[; ;pic18f4520.h: 65: unsigned RA6 :1;
[; ;pic18f4520.h: 66: unsigned RA7 :1;
[; ;pic18f4520.h: 67: };
[; ;pic18f4520.h: 68: struct {
[; ;pic18f4520.h: 69: unsigned AN0 :1;
[; ;pic18f4520.h: 70: unsigned AN1 :1;
[; ;pic18f4520.h: 71: unsigned AN2 :1;
[; ;pic18f4520.h: 72: unsigned AN3 :1;
[; ;pic18f4520.h: 73: unsigned T0CKI :1;
[; ;pic18f4520.h: 74: unsigned AN4 :1;
[; ;pic18f4520.h: 75: unsigned OSC2 :1;
[; ;pic18f4520.h: 76: unsigned OSC1 :1;
[; ;pic18f4520.h: 77: };
[; ;pic18f4520.h: 78: struct {
[; ;pic18f4520.h: 79: unsigned :2;
[; ;pic18f4520.h: 80: unsigned VREFN :1;
[; ;pic18f4520.h: 81: unsigned VREFP :1;
[; ;pic18f4520.h: 82: unsigned :1;
[; ;pic18f4520.h: 83: unsigned SS :1;
[; ;pic18f4520.h: 84: unsigned CLKO :1;
[; ;pic18f4520.h: 85: unsigned CLKI :1;
[; ;pic18f4520.h: 86: };
[; ;pic18f4520.h: 87: struct {
[; ;pic18f4520.h: 88: unsigned :5;
[; ;pic18f4520.h: 89: unsigned NOT_SS :1;
[; ;pic18f4520.h: 90: };
[; ;pic18f4520.h: 91: struct {
[; ;pic18f4520.h: 92: unsigned :2;
[; ;pic18f4520.h: 93: unsigned CVREF :1;
[; ;pic18f4520.h: 94: unsigned :2;
[; ;pic18f4520.h: 95: unsigned nSS :1;
[; ;pic18f4520.h: 96: };
[; ;pic18f4520.h: 97: struct {
[; ;pic18f4520.h: 98: unsigned :5;
[; ;pic18f4520.h: 99: unsigned LVDIN :1;
[; ;pic18f4520.h: 100: };
[; ;pic18f4520.h: 101: struct {
[; ;pic18f4520.h: 102: unsigned :5;
[; ;pic18f4520.h: 103: unsigned HLVDIN :1;
[; ;pic18f4520.h: 104: };
[; ;pic18f4520.h: 105: struct {
[; ;pic18f4520.h: 106: unsigned :4;
[; ;pic18f4520.h: 107: unsigned C1OUT :1;
[; ;pic18f4520.h: 108: unsigned C2OUT :1;
[; ;pic18f4520.h: 109: };
[; ;pic18f4520.h: 110: struct {
[; ;pic18f4520.h: 111: unsigned ULPWUIN :1;
[; ;pic18f4520.h: 112: unsigned :6;
[; ;pic18f4520.h: 113: unsigned RJPU :1;
[; ;pic18f4520.h: 114: };
[; ;pic18f4520.h: 115: } PORTAbits_t;
[; ;pic18f4520.h: 116: extern volatile PORTAbits_t PORTAbits __at(0xF80);
[; ;pic18f4520.h: 271: extern volatile unsigned char PORTB __at(0xF81);
"273
[; ;pic18f4520.h: 273: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4520.h: 276: typedef union {
[; ;pic18f4520.h: 277: struct {
[; ;pic18f4520.h: 278: unsigned RB0 :1;
[; ;pic18f4520.h: 279: unsigned RB1 :1;
[; ;pic18f4520.h: 280: unsigned RB2 :1;
[; ;pic18f4520.h: 281: unsigned RB3 :1;
[; ;pic18f4520.h: 282: unsigned RB4 :1;
[; ;pic18f4520.h: 283: unsigned RB5 :1;
[; ;pic18f4520.h: 284: unsigned RB6 :1;
[; ;pic18f4520.h: 285: unsigned RB7 :1;
[; ;pic18f4520.h: 286: };
[; ;pic18f4520.h: 287: struct {
[; ;pic18f4520.h: 288: unsigned INT0 :1;
[; ;pic18f4520.h: 289: unsigned INT1 :1;
[; ;pic18f4520.h: 290: unsigned INT2 :1;
[; ;pic18f4520.h: 291: unsigned CCP2 :1;
[; ;pic18f4520.h: 292: unsigned KBI0 :1;
[; ;pic18f4520.h: 293: unsigned KBI1 :1;
[; ;pic18f4520.h: 294: unsigned KBI2 :1;
[; ;pic18f4520.h: 295: unsigned KBI3 :1;
[; ;pic18f4520.h: 296: };
[; ;pic18f4520.h: 297: struct {
[; ;pic18f4520.h: 298: unsigned AN12 :1;
[; ;pic18f4520.h: 299: unsigned AN10 :1;
[; ;pic18f4520.h: 300: unsigned AN8 :1;
[; ;pic18f4520.h: 301: unsigned AN9 :1;
[; ;pic18f4520.h: 302: unsigned AN11 :1;
[; ;pic18f4520.h: 303: unsigned PGM :1;
[; ;pic18f4520.h: 304: unsigned PGC :1;
[; ;pic18f4520.h: 305: unsigned PGD :1;
[; ;pic18f4520.h: 306: };
[; ;pic18f4520.h: 307: struct {
[; ;pic18f4520.h: 308: unsigned FLT0 :1;
[; ;pic18f4520.h: 309: };
[; ;pic18f4520.h: 310: struct {
[; ;pic18f4520.h: 311: unsigned :3;
[; ;pic18f4520.h: 312: unsigned CCP2_PA2 :1;
[; ;pic18f4520.h: 313: };
[; ;pic18f4520.h: 314: } PORTBbits_t;
[; ;pic18f4520.h: 315: extern volatile PORTBbits_t PORTBbits __at(0xF81);
[; ;pic18f4520.h: 450: extern volatile unsigned char PORTC __at(0xF82);
"452
[; ;pic18f4520.h: 452: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4520.h: 455: typedef union {
[; ;pic18f4520.h: 456: struct {
[; ;pic18f4520.h: 457: unsigned RC0 :1;
[; ;pic18f4520.h: 458: unsigned RC1 :1;
[; ;pic18f4520.h: 459: unsigned RC2 :1;
[; ;pic18f4520.h: 460: unsigned RC3 :1;
[; ;pic18f4520.h: 461: unsigned RC4 :1;
[; ;pic18f4520.h: 462: unsigned RC5 :1;
[; ;pic18f4520.h: 463: unsigned RC6 :1;
[; ;pic18f4520.h: 464: unsigned RC7 :1;
[; ;pic18f4520.h: 465: };
[; ;pic18f4520.h: 466: struct {
[; ;pic18f4520.h: 467: unsigned T1OSO :1;
[; ;pic18f4520.h: 468: unsigned T1OSI :1;
[; ;pic18f4520.h: 469: unsigned CCP1 :1;
[; ;pic18f4520.h: 470: unsigned SCK :1;
[; ;pic18f4520.h: 471: unsigned SDI :1;
[; ;pic18f4520.h: 472: unsigned SDO :1;
[; ;pic18f4520.h: 473: unsigned TX :1;
[; ;pic18f4520.h: 474: unsigned RX :1;
[; ;pic18f4520.h: 475: };
[; ;pic18f4520.h: 476: struct {
[; ;pic18f4520.h: 477: unsigned T13CKI :1;
[; ;pic18f4520.h: 478: unsigned CCP2 :1;
[; ;pic18f4520.h: 479: unsigned :1;
[; ;pic18f4520.h: 480: unsigned SCL :1;
[; ;pic18f4520.h: 481: unsigned SDA :1;
[; ;pic18f4520.h: 482: unsigned :1;
[; ;pic18f4520.h: 483: unsigned CK :1;
[; ;pic18f4520.h: 484: unsigned DT :1;
[; ;pic18f4520.h: 485: };
[; ;pic18f4520.h: 486: struct {
[; ;pic18f4520.h: 487: unsigned T1CKI :1;
[; ;pic18f4520.h: 488: unsigned :1;
[; ;pic18f4520.h: 489: unsigned P1A :1;
[; ;pic18f4520.h: 490: };
[; ;pic18f4520.h: 491: struct {
[; ;pic18f4520.h: 492: unsigned :1;
[; ;pic18f4520.h: 493: unsigned PA2 :1;
[; ;pic18f4520.h: 494: unsigned PA1 :1;
[; ;pic18f4520.h: 495: };
[; ;pic18f4520.h: 496: } PORTCbits_t;
[; ;pic18f4520.h: 497: extern volatile PORTCbits_t PORTCbits __at(0xF82);
[; ;pic18f4520.h: 632: extern volatile unsigned char PORTD __at(0xF83);
"634
[; ;pic18f4520.h: 634: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4520.h: 637: typedef union {
[; ;pic18f4520.h: 638: struct {
[; ;pic18f4520.h: 639: unsigned RD0 :1;
[; ;pic18f4520.h: 640: unsigned RD1 :1;
[; ;pic18f4520.h: 641: unsigned RD2 :1;
[; ;pic18f4520.h: 642: unsigned RD3 :1;
[; ;pic18f4520.h: 643: unsigned RD4 :1;
[; ;pic18f4520.h: 644: unsigned RD5 :1;
[; ;pic18f4520.h: 645: unsigned RD6 :1;
[; ;pic18f4520.h: 646: unsigned RD7 :1;
[; ;pic18f4520.h: 647: };
[; ;pic18f4520.h: 648: struct {
[; ;pic18f4520.h: 649: unsigned PSP0 :1;
[; ;pic18f4520.h: 650: unsigned PSP1 :1;
[; ;pic18f4520.h: 651: unsigned PSP2 :1;
[; ;pic18f4520.h: 652: unsigned PSP3 :1;
[; ;pic18f4520.h: 653: unsigned PSP4 :1;
[; ;pic18f4520.h: 654: unsigned PSP5 :1;
[; ;pic18f4520.h: 655: unsigned PSP6 :1;
[; ;pic18f4520.h: 656: unsigned PSP7 :1;
[; ;pic18f4520.h: 657: };
[; ;pic18f4520.h: 658: struct {
[; ;pic18f4520.h: 659: unsigned :5;
[; ;pic18f4520.h: 660: unsigned P1B :1;
[; ;pic18f4520.h: 661: unsigned P1C :1;
[; ;pic18f4520.h: 662: unsigned P1D :1;
[; ;pic18f4520.h: 663: };
[; ;pic18f4520.h: 664: struct {
[; ;pic18f4520.h: 665: unsigned :7;
[; ;pic18f4520.h: 666: unsigned SS2 :1;
[; ;pic18f4520.h: 667: };
[; ;pic18f4520.h: 668: } PORTDbits_t;
[; ;pic18f4520.h: 669: extern volatile PORTDbits_t PORTDbits __at(0xF83);
[; ;pic18f4520.h: 774: extern volatile unsigned char PORTE __at(0xF84);
"776
[; ;pic18f4520.h: 776: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4520.h: 779: typedef union {
[; ;pic18f4520.h: 780: struct {
[; ;pic18f4520.h: 781: unsigned RE0 :1;
[; ;pic18f4520.h: 782: unsigned RE1 :1;
[; ;pic18f4520.h: 783: unsigned RE2 :1;
[; ;pic18f4520.h: 784: unsigned RE3 :1;
[; ;pic18f4520.h: 785: };
[; ;pic18f4520.h: 786: struct {
[; ;pic18f4520.h: 787: unsigned RD :1;
[; ;pic18f4520.h: 788: unsigned WR :1;
[; ;pic18f4520.h: 789: unsigned CS :1;
[; ;pic18f4520.h: 790: unsigned MCLR :1;
[; ;pic18f4520.h: 791: };
[; ;pic18f4520.h: 792: struct {
[; ;pic18f4520.h: 793: unsigned NOT_RD :1;
[; ;pic18f4520.h: 794: };
[; ;pic18f4520.h: 795: struct {
[; ;pic18f4520.h: 796: unsigned :1;
[; ;pic18f4520.h: 797: unsigned NOT_WR :1;
[; ;pic18f4520.h: 798: };
[; ;pic18f4520.h: 799: struct {
[; ;pic18f4520.h: 800: unsigned :2;
[; ;pic18f4520.h: 801: unsigned NOT_CS :1;
[; ;pic18f4520.h: 802: };
[; ;pic18f4520.h: 803: struct {
[; ;pic18f4520.h: 804: unsigned :3;
[; ;pic18f4520.h: 805: unsigned NOT_MCLR :1;
[; ;pic18f4520.h: 806: };
[; ;pic18f4520.h: 807: struct {
[; ;pic18f4520.h: 808: unsigned nRD :1;
[; ;pic18f4520.h: 809: unsigned nWR :1;
[; ;pic18f4520.h: 810: unsigned nCS :1;
[; ;pic18f4520.h: 811: unsigned nMCLR :1;
[; ;pic18f4520.h: 812: };
[; ;pic18f4520.h: 813: struct {
[; ;pic18f4520.h: 814: unsigned AN5 :1;
[; ;pic18f4520.h: 815: unsigned AN6 :1;
[; ;pic18f4520.h: 816: unsigned AN7 :1;
[; ;pic18f4520.h: 817: unsigned VPP :1;
[; ;pic18f4520.h: 818: };
[; ;pic18f4520.h: 819: struct {
[; ;pic18f4520.h: 820: unsigned PD2 :1;
[; ;pic18f4520.h: 821: unsigned PC2 :1;
[; ;pic18f4520.h: 822: unsigned CCP10 :1;
[; ;pic18f4520.h: 823: unsigned CCP9E :1;
[; ;pic18f4520.h: 824: };
[; ;pic18f4520.h: 825: struct {
[; ;pic18f4520.h: 826: unsigned RDE :1;
[; ;pic18f4520.h: 827: unsigned WRE :1;
[; ;pic18f4520.h: 828: unsigned PB2 :1;
[; ;pic18f4520.h: 829: unsigned PC3E :1;
[; ;pic18f4520.h: 830: };
[; ;pic18f4520.h: 831: } PORTEbits_t;
[; ;pic18f4520.h: 832: extern volatile PORTEbits_t PORTEbits __at(0xF84);
[; ;pic18f4520.h: 977: extern volatile unsigned char LATA __at(0xF89);
"979
[; ;pic18f4520.h: 979: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4520.h: 982: typedef union {
[; ;pic18f4520.h: 983: struct {
[; ;pic18f4520.h: 984: unsigned LATA0 :1;
[; ;pic18f4520.h: 985: unsigned LATA1 :1;
[; ;pic18f4520.h: 986: unsigned LATA2 :1;
[; ;pic18f4520.h: 987: unsigned LATA3 :1;
[; ;pic18f4520.h: 988: unsigned LATA4 :1;
[; ;pic18f4520.h: 989: unsigned LATA5 :1;
[; ;pic18f4520.h: 990: unsigned LATA6 :1;
[; ;pic18f4520.h: 991: unsigned LATA7 :1;
[; ;pic18f4520.h: 992: };
[; ;pic18f4520.h: 993: struct {
[; ;pic18f4520.h: 994: unsigned LA0 :1;
[; ;pic18f4520.h: 995: unsigned LA1 :1;
[; ;pic18f4520.h: 996: unsigned LA2 :1;
[; ;pic18f4520.h: 997: unsigned LA3 :1;
[; ;pic18f4520.h: 998: unsigned LA4 :1;
[; ;pic18f4520.h: 999: unsigned LA5 :1;
[; ;pic18f4520.h: 1000: unsigned LA6 :1;
[; ;pic18f4520.h: 1001: unsigned LA7 :1;
[; ;pic18f4520.h: 1002: };
[; ;pic18f4520.h: 1003: } LATAbits_t;
[; ;pic18f4520.h: 1004: extern volatile LATAbits_t LATAbits __at(0xF89);
[; ;pic18f4520.h: 1089: extern volatile unsigned char LATB __at(0xF8A);
"1091
[; ;pic18f4520.h: 1091: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4520.h: 1094: typedef union {
[; ;pic18f4520.h: 1095: struct {
[; ;pic18f4520.h: 1096: unsigned LATB0 :1;
[; ;pic18f4520.h: 1097: unsigned LATB1 :1;
[; ;pic18f4520.h: 1098: unsigned LATB2 :1;
[; ;pic18f4520.h: 1099: unsigned LATB3 :1;
[; ;pic18f4520.h: 1100: unsigned LATB4 :1;
[; ;pic18f4520.h: 1101: unsigned LATB5 :1;
[; ;pic18f4520.h: 1102: unsigned LATB6 :1;
[; ;pic18f4520.h: 1103: unsigned LATB7 :1;
[; ;pic18f4520.h: 1104: };
[; ;pic18f4520.h: 1105: struct {
[; ;pic18f4520.h: 1106: unsigned LB0 :1;
[; ;pic18f4520.h: 1107: unsigned LB1 :1;
[; ;pic18f4520.h: 1108: unsigned LB2 :1;
[; ;pic18f4520.h: 1109: unsigned LB3 :1;
[; ;pic18f4520.h: 1110: unsigned LB4 :1;
[; ;pic18f4520.h: 1111: unsigned LB5 :1;
[; ;pic18f4520.h: 1112: unsigned LB6 :1;
[; ;pic18f4520.h: 1113: unsigned LB7 :1;
[; ;pic18f4520.h: 1114: };
[; ;pic18f4520.h: 1115: } LATBbits_t;
[; ;pic18f4520.h: 1116: extern volatile LATBbits_t LATBbits __at(0xF8A);
[; ;pic18f4520.h: 1201: extern volatile unsigned char LATC __at(0xF8B);
"1203
[; ;pic18f4520.h: 1203: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4520.h: 1206: typedef union {
[; ;pic18f4520.h: 1207: struct {
[; ;pic18f4520.h: 1208: unsigned LATC0 :1;
[; ;pic18f4520.h: 1209: unsigned LATC1 :1;
[; ;pic18f4520.h: 1210: unsigned LATC2 :1;
[; ;pic18f4520.h: 1211: unsigned LATC3 :1;
[; ;pic18f4520.h: 1212: unsigned LATC4 :1;
[; ;pic18f4520.h: 1213: unsigned LATC5 :1;
[; ;pic18f4520.h: 1214: unsigned LATC6 :1;
[; ;pic18f4520.h: 1215: unsigned LATC7 :1;
[; ;pic18f4520.h: 1216: };
[; ;pic18f4520.h: 1217: struct {
[; ;pic18f4520.h: 1218: unsigned LC0 :1;
[; ;pic18f4520.h: 1219: unsigned LC1 :1;
[; ;pic18f4520.h: 1220: unsigned LC2 :1;
[; ;pic18f4520.h: 1221: unsigned LC3 :1;
[; ;pic18f4520.h: 1222: unsigned LC4 :1;
[; ;pic18f4520.h: 1223: unsigned LC5 :1;
[; ;pic18f4520.h: 1224: unsigned LC6 :1;
[; ;pic18f4520.h: 1225: unsigned LC7 :1;
[; ;pic18f4520.h: 1226: };
[; ;pic18f4520.h: 1227: } LATCbits_t;
[; ;pic18f4520.h: 1228: extern volatile LATCbits_t LATCbits __at(0xF8B);
[; ;pic18f4520.h: 1313: extern volatile unsigned char LATD __at(0xF8C);
"1315
[; ;pic18f4520.h: 1315: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4520.h: 1318: typedef union {
[; ;pic18f4520.h: 1319: struct {
[; ;pic18f4520.h: 1320: unsigned LATD0 :1;
[; ;pic18f4520.h: 1321: unsigned LATD1 :1;
[; ;pic18f4520.h: 1322: unsigned LATD2 :1;
[; ;pic18f4520.h: 1323: unsigned LATD3 :1;
[; ;pic18f4520.h: 1324: unsigned LATD4 :1;
[; ;pic18f4520.h: 1325: unsigned LATD5 :1;
[; ;pic18f4520.h: 1326: unsigned LATD6 :1;
[; ;pic18f4520.h: 1327: unsigned LATD7 :1;
[; ;pic18f4520.h: 1328: };
[; ;pic18f4520.h: 1329: struct {
[; ;pic18f4520.h: 1330: unsigned LD0 :1;
[; ;pic18f4520.h: 1331: unsigned LD1 :1;
[; ;pic18f4520.h: 1332: unsigned LD2 :1;
[; ;pic18f4520.h: 1333: unsigned LD3 :1;
[; ;pic18f4520.h: 1334: unsigned LD4 :1;
[; ;pic18f4520.h: 1335: unsigned LD5 :1;
[; ;pic18f4520.h: 1336: unsigned LD6 :1;
[; ;pic18f4520.h: 1337: unsigned LD7 :1;
[; ;pic18f4520.h: 1338: };
[; ;pic18f4520.h: 1339: } LATDbits_t;
[; ;pic18f4520.h: 1340: extern volatile LATDbits_t LATDbits __at(0xF8C);
[; ;pic18f4520.h: 1425: extern volatile unsigned char LATE __at(0xF8D);
"1427
[; ;pic18f4520.h: 1427: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4520.h: 1430: typedef union {
[; ;pic18f4520.h: 1431: struct {
[; ;pic18f4520.h: 1432: unsigned LATE0 :1;
[; ;pic18f4520.h: 1433: unsigned LATE1 :1;
[; ;pic18f4520.h: 1434: unsigned LATE2 :1;
[; ;pic18f4520.h: 1435: };
[; ;pic18f4520.h: 1436: struct {
[; ;pic18f4520.h: 1437: unsigned LE0 :1;
[; ;pic18f4520.h: 1438: unsigned LE1 :1;
[; ;pic18f4520.h: 1439: unsigned LE2 :1;
[; ;pic18f4520.h: 1440: };
[; ;pic18f4520.h: 1441: } LATEbits_t;
[; ;pic18f4520.h: 1442: extern volatile LATEbits_t LATEbits __at(0xF8D);
[; ;pic18f4520.h: 1477: extern volatile unsigned char TRISA __at(0xF92);
"1479
[; ;pic18f4520.h: 1479: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4520.h: 1482: extern volatile unsigned char DDRA __at(0xF92);
"1484
[; ;pic18f4520.h: 1484: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4520.h: 1487: typedef union {
[; ;pic18f4520.h: 1488: struct {
[; ;pic18f4520.h: 1489: unsigned TRISA0 :1;
[; ;pic18f4520.h: 1490: unsigned TRISA1 :1;
[; ;pic18f4520.h: 1491: unsigned TRISA2 :1;
[; ;pic18f4520.h: 1492: unsigned TRISA3 :1;
[; ;pic18f4520.h: 1493: unsigned TRISA4 :1;
[; ;pic18f4520.h: 1494: unsigned TRISA5 :1;
[; ;pic18f4520.h: 1495: unsigned TRISA6 :1;
[; ;pic18f4520.h: 1496: unsigned TRISA7 :1;
[; ;pic18f4520.h: 1497: };
[; ;pic18f4520.h: 1498: struct {
[; ;pic18f4520.h: 1499: unsigned RA0 :1;
[; ;pic18f4520.h: 1500: unsigned RA1 :1;
[; ;pic18f4520.h: 1501: unsigned RA2 :1;
[; ;pic18f4520.h: 1502: unsigned RA3 :1;
[; ;pic18f4520.h: 1503: unsigned RA4 :1;
[; ;pic18f4520.h: 1504: unsigned RA5 :1;
[; ;pic18f4520.h: 1505: unsigned RA6 :1;
[; ;pic18f4520.h: 1506: unsigned RA7 :1;
[; ;pic18f4520.h: 1507: };
[; ;pic18f4520.h: 1508: } TRISAbits_t;
[; ;pic18f4520.h: 1509: extern volatile TRISAbits_t TRISAbits __at(0xF92);
[; ;pic18f4520.h: 1592: typedef union {
[; ;pic18f4520.h: 1593: struct {
[; ;pic18f4520.h: 1594: unsigned TRISA0 :1;
[; ;pic18f4520.h: 1595: unsigned TRISA1 :1;
[; ;pic18f4520.h: 1596: unsigned TRISA2 :1;
[; ;pic18f4520.h: 1597: unsigned TRISA3 :1;
[; ;pic18f4520.h: 1598: unsigned TRISA4 :1;
[; ;pic18f4520.h: 1599: unsigned TRISA5 :1;
[; ;pic18f4520.h: 1600: unsigned TRISA6 :1;
[; ;pic18f4520.h: 1601: unsigned TRISA7 :1;
[; ;pic18f4520.h: 1602: };
[; ;pic18f4520.h: 1603: struct {
[; ;pic18f4520.h: 1604: unsigned RA0 :1;
[; ;pic18f4520.h: 1605: unsigned RA1 :1;
[; ;pic18f4520.h: 1606: unsigned RA2 :1;
[; ;pic18f4520.h: 1607: unsigned RA3 :1;
[; ;pic18f4520.h: 1608: unsigned RA4 :1;
[; ;pic18f4520.h: 1609: unsigned RA5 :1;
[; ;pic18f4520.h: 1610: unsigned RA6 :1;
[; ;pic18f4520.h: 1611: unsigned RA7 :1;
[; ;pic18f4520.h: 1612: };
[; ;pic18f4520.h: 1613: } DDRAbits_t;
[; ;pic18f4520.h: 1614: extern volatile DDRAbits_t DDRAbits __at(0xF92);
[; ;pic18f4520.h: 1699: extern volatile unsigned char TRISB __at(0xF93);
"1701
[; ;pic18f4520.h: 1701: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4520.h: 1704: extern volatile unsigned char DDRB __at(0xF93);
"1706
[; ;pic18f4520.h: 1706: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4520.h: 1709: typedef union {
[; ;pic18f4520.h: 1710: struct {
[; ;pic18f4520.h: 1711: unsigned TRISB0 :1;
[; ;pic18f4520.h: 1712: unsigned TRISB1 :1;
[; ;pic18f4520.h: 1713: unsigned TRISB2 :1;
[; ;pic18f4520.h: 1714: unsigned TRISB3 :1;
[; ;pic18f4520.h: 1715: unsigned TRISB4 :1;
[; ;pic18f4520.h: 1716: unsigned TRISB5 :1;
[; ;pic18f4520.h: 1717: unsigned TRISB6 :1;
[; ;pic18f4520.h: 1718: unsigned TRISB7 :1;
[; ;pic18f4520.h: 1719: };
[; ;pic18f4520.h: 1720: struct {
[; ;pic18f4520.h: 1721: unsigned RB0 :1;
[; ;pic18f4520.h: 1722: unsigned RB1 :1;
[; ;pic18f4520.h: 1723: unsigned RB2 :1;
[; ;pic18f4520.h: 1724: unsigned RB3 :1;
[; ;pic18f4520.h: 1725: unsigned RB4 :1;
[; ;pic18f4520.h: 1726: unsigned RB5 :1;
[; ;pic18f4520.h: 1727: unsigned RB6 :1;
[; ;pic18f4520.h: 1728: unsigned RB7 :1;
[; ;pic18f4520.h: 1729: };
[; ;pic18f4520.h: 1730: } TRISBbits_t;
[; ;pic18f4520.h: 1731: extern volatile TRISBbits_t TRISBbits __at(0xF93);
[; ;pic18f4520.h: 1814: typedef union {
[; ;pic18f4520.h: 1815: struct {
[; ;pic18f4520.h: 1816: unsigned TRISB0 :1;
[; ;pic18f4520.h: 1817: unsigned TRISB1 :1;
[; ;pic18f4520.h: 1818: unsigned TRISB2 :1;
[; ;pic18f4520.h: 1819: unsigned TRISB3 :1;
[; ;pic18f4520.h: 1820: unsigned TRISB4 :1;
[; ;pic18f4520.h: 1821: unsigned TRISB5 :1;
[; ;pic18f4520.h: 1822: unsigned TRISB6 :1;
[; ;pic18f4520.h: 1823: unsigned TRISB7 :1;
[; ;pic18f4520.h: 1824: };
[; ;pic18f4520.h: 1825: struct {
[; ;pic18f4520.h: 1826: unsigned RB0 :1;
[; ;pic18f4520.h: 1827: unsigned RB1 :1;
[; ;pic18f4520.h: 1828: unsigned RB2 :1;
[; ;pic18f4520.h: 1829: unsigned RB3 :1;
[; ;pic18f4520.h: 1830: unsigned RB4 :1;
[; ;pic18f4520.h: 1831: unsigned RB5 :1;
[; ;pic18f4520.h: 1832: unsigned RB6 :1;
[; ;pic18f4520.h: 1833: unsigned RB7 :1;
[; ;pic18f4520.h: 1834: };
[; ;pic18f4520.h: 1835: } DDRBbits_t;
[; ;pic18f4520.h: 1836: extern volatile DDRBbits_t DDRBbits __at(0xF93);
[; ;pic18f4520.h: 1921: extern volatile unsigned char TRISC __at(0xF94);
"1923
[; ;pic18f4520.h: 1923: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4520.h: 1926: extern volatile unsigned char DDRC __at(0xF94);
"1928
[; ;pic18f4520.h: 1928: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4520.h: 1931: typedef union {
[; ;pic18f4520.h: 1932: struct {
[; ;pic18f4520.h: 1933: unsigned TRISC0 :1;
[; ;pic18f4520.h: 1934: unsigned TRISC1 :1;
[; ;pic18f4520.h: 1935: unsigned TRISC2 :1;
[; ;pic18f4520.h: 1936: unsigned TRISC3 :1;
[; ;pic18f4520.h: 1937: unsigned TRISC4 :1;
[; ;pic18f4520.h: 1938: unsigned TRISC5 :1;
[; ;pic18f4520.h: 1939: unsigned TRISC6 :1;
[; ;pic18f4520.h: 1940: unsigned TRISC7 :1;
[; ;pic18f4520.h: 1941: };
[; ;pic18f4520.h: 1942: struct {
[; ;pic18f4520.h: 1943: unsigned RC0 :1;
[; ;pic18f4520.h: 1944: unsigned RC1 :1;
[; ;pic18f4520.h: 1945: unsigned RC2 :1;
[; ;pic18f4520.h: 1946: unsigned RC3 :1;
[; ;pic18f4520.h: 1947: unsigned RC4 :1;
[; ;pic18f4520.h: 1948: unsigned RC5 :1;
[; ;pic18f4520.h: 1949: unsigned RC6 :1;
[; ;pic18f4520.h: 1950: unsigned RC7 :1;
[; ;pic18f4520.h: 1951: };
[; ;pic18f4520.h: 1952: } TRISCbits_t;
[; ;pic18f4520.h: 1953: extern volatile TRISCbits_t TRISCbits __at(0xF94);
[; ;pic18f4520.h: 2036: typedef union {
[; ;pic18f4520.h: 2037: struct {
[; ;pic18f4520.h: 2038: unsigned TRISC0 :1;
[; ;pic18f4520.h: 2039: unsigned TRISC1 :1;
[; ;pic18f4520.h: 2040: unsigned TRISC2 :1;
[; ;pic18f4520.h: 2041: unsigned TRISC3 :1;
[; ;pic18f4520.h: 2042: unsigned TRISC4 :1;
[; ;pic18f4520.h: 2043: unsigned TRISC5 :1;
[; ;pic18f4520.h: 2044: unsigned TRISC6 :1;
[; ;pic18f4520.h: 2045: unsigned TRISC7 :1;
[; ;pic18f4520.h: 2046: };
[; ;pic18f4520.h: 2047: struct {
[; ;pic18f4520.h: 2048: unsigned RC0 :1;
[; ;pic18f4520.h: 2049: unsigned RC1 :1;
[; ;pic18f4520.h: 2050: unsigned RC2 :1;
[; ;pic18f4520.h: 2051: unsigned RC3 :1;
[; ;pic18f4520.h: 2052: unsigned RC4 :1;
[; ;pic18f4520.h: 2053: unsigned RC5 :1;
[; ;pic18f4520.h: 2054: unsigned RC6 :1;
[; ;pic18f4520.h: 2055: unsigned RC7 :1;
[; ;pic18f4520.h: 2056: };
[; ;pic18f4520.h: 2057: } DDRCbits_t;
[; ;pic18f4520.h: 2058: extern volatile DDRCbits_t DDRCbits __at(0xF94);
[; ;pic18f4520.h: 2143: extern volatile unsigned char TRISD __at(0xF95);
"2145
[; ;pic18f4520.h: 2145: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4520.h: 2148: extern volatile unsigned char DDRD __at(0xF95);
"2150
[; ;pic18f4520.h: 2150: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4520.h: 2153: typedef union {
[; ;pic18f4520.h: 2154: struct {
[; ;pic18f4520.h: 2155: unsigned TRISD0 :1;
[; ;pic18f4520.h: 2156: unsigned TRISD1 :1;
[; ;pic18f4520.h: 2157: unsigned TRISD2 :1;
[; ;pic18f4520.h: 2158: unsigned TRISD3 :1;
[; ;pic18f4520.h: 2159: unsigned TRISD4 :1;
[; ;pic18f4520.h: 2160: unsigned TRISD5 :1;
[; ;pic18f4520.h: 2161: unsigned TRISD6 :1;
[; ;pic18f4520.h: 2162: unsigned TRISD7 :1;
[; ;pic18f4520.h: 2163: };
[; ;pic18f4520.h: 2164: struct {
[; ;pic18f4520.h: 2165: unsigned RD0 :1;
[; ;pic18f4520.h: 2166: unsigned RD1 :1;
[; ;pic18f4520.h: 2167: unsigned RD2 :1;
[; ;pic18f4520.h: 2168: unsigned RD3 :1;
[; ;pic18f4520.h: 2169: unsigned RD4 :1;
[; ;pic18f4520.h: 2170: unsigned RD5 :1;
[; ;pic18f4520.h: 2171: unsigned RD6 :1;
[; ;pic18f4520.h: 2172: unsigned RD7 :1;
[; ;pic18f4520.h: 2173: };
[; ;pic18f4520.h: 2174: } TRISDbits_t;
[; ;pic18f4520.h: 2175: extern volatile TRISDbits_t TRISDbits __at(0xF95);
[; ;pic18f4520.h: 2258: typedef union {
[; ;pic18f4520.h: 2259: struct {
[; ;pic18f4520.h: 2260: unsigned TRISD0 :1;
[; ;pic18f4520.h: 2261: unsigned TRISD1 :1;
[; ;pic18f4520.h: 2262: unsigned TRISD2 :1;
[; ;pic18f4520.h: 2263: unsigned TRISD3 :1;
[; ;pic18f4520.h: 2264: unsigned TRISD4 :1;
[; ;pic18f4520.h: 2265: unsigned TRISD5 :1;
[; ;pic18f4520.h: 2266: unsigned TRISD6 :1;
[; ;pic18f4520.h: 2267: unsigned TRISD7 :1;
[; ;pic18f4520.h: 2268: };
[; ;pic18f4520.h: 2269: struct {
[; ;pic18f4520.h: 2270: unsigned RD0 :1;
[; ;pic18f4520.h: 2271: unsigned RD1 :1;
[; ;pic18f4520.h: 2272: unsigned RD2 :1;
[; ;pic18f4520.h: 2273: unsigned RD3 :1;
[; ;pic18f4520.h: 2274: unsigned RD4 :1;
[; ;pic18f4520.h: 2275: unsigned RD5 :1;
[; ;pic18f4520.h: 2276: unsigned RD6 :1;
[; ;pic18f4520.h: 2277: unsigned RD7 :1;
[; ;pic18f4520.h: 2278: };
[; ;pic18f4520.h: 2279: } DDRDbits_t;
[; ;pic18f4520.h: 2280: extern volatile DDRDbits_t DDRDbits __at(0xF95);
[; ;pic18f4520.h: 2365: extern volatile unsigned char TRISE __at(0xF96);
"2367
[; ;pic18f4520.h: 2367: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4520.h: 2370: extern volatile unsigned char DDRE __at(0xF96);
"2372
[; ;pic18f4520.h: 2372: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4520.h: 2375: typedef union {
[; ;pic18f4520.h: 2376: struct {
[; ;pic18f4520.h: 2377: unsigned TRISE0 :1;
[; ;pic18f4520.h: 2378: unsigned TRISE1 :1;
[; ;pic18f4520.h: 2379: unsigned TRISE2 :1;
[; ;pic18f4520.h: 2380: unsigned :1;
[; ;pic18f4520.h: 2381: unsigned PSPMODE :1;
[; ;pic18f4520.h: 2382: unsigned IBOV :1;
[; ;pic18f4520.h: 2383: unsigned OBF :1;
[; ;pic18f4520.h: 2384: unsigned IBF :1;
[; ;pic18f4520.h: 2385: };
[; ;pic18f4520.h: 2386: struct {
[; ;pic18f4520.h: 2387: unsigned RE0 :1;
[; ;pic18f4520.h: 2388: unsigned RE1 :1;
[; ;pic18f4520.h: 2389: unsigned RE2 :1;
[; ;pic18f4520.h: 2390: unsigned RE3 :1;
[; ;pic18f4520.h: 2391: };
[; ;pic18f4520.h: 2392: } TRISEbits_t;
[; ;pic18f4520.h: 2393: extern volatile TRISEbits_t TRISEbits __at(0xF96);
[; ;pic18f4520.h: 2451: typedef union {
[; ;pic18f4520.h: 2452: struct {
[; ;pic18f4520.h: 2453: unsigned TRISE0 :1;
[; ;pic18f4520.h: 2454: unsigned TRISE1 :1;
[; ;pic18f4520.h: 2455: unsigned TRISE2 :1;
[; ;pic18f4520.h: 2456: unsigned :1;
[; ;pic18f4520.h: 2457: unsigned PSPMODE :1;
[; ;pic18f4520.h: 2458: unsigned IBOV :1;
[; ;pic18f4520.h: 2459: unsigned OBF :1;
[; ;pic18f4520.h: 2460: unsigned IBF :1;
[; ;pic18f4520.h: 2461: };
[; ;pic18f4520.h: 2462: struct {
[; ;pic18f4520.h: 2463: unsigned RE0 :1;
[; ;pic18f4520.h: 2464: unsigned RE1 :1;
[; ;pic18f4520.h: 2465: unsigned RE2 :1;
[; ;pic18f4520.h: 2466: unsigned RE3 :1;
[; ;pic18f4520.h: 2467: };
[; ;pic18f4520.h: 2468: } DDREbits_t;
[; ;pic18f4520.h: 2469: extern volatile DDREbits_t DDREbits __at(0xF96);
[; ;pic18f4520.h: 2529: extern volatile unsigned char OSCTUNE __at(0xF9B);
"2531
[; ;pic18f4520.h: 2531: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4520.h: 2534: typedef union {
[; ;pic18f4520.h: 2535: struct {
[; ;pic18f4520.h: 2536: unsigned TUN :5;
[; ;pic18f4520.h: 2537: unsigned :1;
[; ;pic18f4520.h: 2538: unsigned PLLEN :1;
[; ;pic18f4520.h: 2539: unsigned INTSRC :1;
[; ;pic18f4520.h: 2540: };
[; ;pic18f4520.h: 2541: struct {
[; ;pic18f4520.h: 2542: unsigned TUN0 :1;
[; ;pic18f4520.h: 2543: unsigned TUN1 :1;
[; ;pic18f4520.h: 2544: unsigned TUN2 :1;
[; ;pic18f4520.h: 2545: unsigned TUN3 :1;
[; ;pic18f4520.h: 2546: unsigned TUN4 :1;
[; ;pic18f4520.h: 2547: };
[; ;pic18f4520.h: 2548: } OSCTUNEbits_t;
[; ;pic18f4520.h: 2549: extern volatile OSCTUNEbits_t OSCTUNEbits __at(0xF9B);
[; ;pic18f4520.h: 2594: extern volatile unsigned char PIE1 __at(0xF9D);
"2596
[; ;pic18f4520.h: 2596: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4520.h: 2599: typedef union {
[; ;pic18f4520.h: 2600: struct {
[; ;pic18f4520.h: 2601: unsigned TMR1IE :1;
[; ;pic18f4520.h: 2602: unsigned TMR2IE :1;
[; ;pic18f4520.h: 2603: unsigned CCP1IE :1;
[; ;pic18f4520.h: 2604: unsigned SSPIE :1;
[; ;pic18f4520.h: 2605: unsigned TXIE :1;
[; ;pic18f4520.h: 2606: unsigned RCIE :1;
[; ;pic18f4520.h: 2607: unsigned ADIE :1;
[; ;pic18f4520.h: 2608: unsigned PSPIE :1;
[; ;pic18f4520.h: 2609: };
[; ;pic18f4520.h: 2610: struct {
[; ;pic18f4520.h: 2611: unsigned :4;
[; ;pic18f4520.h: 2612: unsigned TX1IE :1;
[; ;pic18f4520.h: 2613: unsigned RC1IE :1;
[; ;pic18f4520.h: 2614: };
[; ;pic18f4520.h: 2615: } PIE1bits_t;
[; ;pic18f4520.h: 2616: extern volatile PIE1bits_t PIE1bits __at(0xF9D);
[; ;pic18f4520.h: 2671: extern volatile unsigned char PIR1 __at(0xF9E);
"2673
[; ;pic18f4520.h: 2673: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4520.h: 2676: typedef union {
[; ;pic18f4520.h: 2677: struct {
[; ;pic18f4520.h: 2678: unsigned TMR1IF :1;
[; ;pic18f4520.h: 2679: unsigned TMR2IF :1;
[; ;pic18f4520.h: 2680: unsigned CCP1IF :1;
[; ;pic18f4520.h: 2681: unsigned SSPIF :1;
[; ;pic18f4520.h: 2682: unsigned TXIF :1;
[; ;pic18f4520.h: 2683: unsigned RCIF :1;
[; ;pic18f4520.h: 2684: unsigned ADIF :1;
[; ;pic18f4520.h: 2685: unsigned PSPIF :1;
[; ;pic18f4520.h: 2686: };
[; ;pic18f4520.h: 2687: struct {
[; ;pic18f4520.h: 2688: unsigned :4;
[; ;pic18f4520.h: 2689: unsigned TX1IF :1;
[; ;pic18f4520.h: 2690: unsigned RC1IF :1;
[; ;pic18f4520.h: 2691: };
[; ;pic18f4520.h: 2692: } PIR1bits_t;
[; ;pic18f4520.h: 2693: extern volatile PIR1bits_t PIR1bits __at(0xF9E);
[; ;pic18f4520.h: 2748: extern volatile unsigned char IPR1 __at(0xF9F);
"2750
[; ;pic18f4520.h: 2750: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4520.h: 2753: typedef union {
[; ;pic18f4520.h: 2754: struct {
[; ;pic18f4520.h: 2755: unsigned TMR1IP :1;
[; ;pic18f4520.h: 2756: unsigned TMR2IP :1;
[; ;pic18f4520.h: 2757: unsigned CCP1IP :1;
[; ;pic18f4520.h: 2758: unsigned SSPIP :1;
[; ;pic18f4520.h: 2759: unsigned TXIP :1;
[; ;pic18f4520.h: 2760: unsigned RCIP :1;
[; ;pic18f4520.h: 2761: unsigned ADIP :1;
[; ;pic18f4520.h: 2762: unsigned PSPIP :1;
[; ;pic18f4520.h: 2763: };
[; ;pic18f4520.h: 2764: struct {
[; ;pic18f4520.h: 2765: unsigned :4;
[; ;pic18f4520.h: 2766: unsigned TX1IP :1;
[; ;pic18f4520.h: 2767: unsigned RC1IP :1;
[; ;pic18f4520.h: 2768: };
[; ;pic18f4520.h: 2769: } IPR1bits_t;
[; ;pic18f4520.h: 2770: extern volatile IPR1bits_t IPR1bits __at(0xF9F);
[; ;pic18f4520.h: 2825: extern volatile unsigned char PIE2 __at(0xFA0);
"2827
[; ;pic18f4520.h: 2827: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4520.h: 2830: typedef union {
[; ;pic18f4520.h: 2831: struct {
[; ;pic18f4520.h: 2832: unsigned CCP2IE :1;
[; ;pic18f4520.h: 2833: unsigned TMR3IE :1;
[; ;pic18f4520.h: 2834: unsigned HLVDIE :1;
[; ;pic18f4520.h: 2835: unsigned BCLIE :1;
[; ;pic18f4520.h: 2836: unsigned EEIE :1;
[; ;pic18f4520.h: 2837: unsigned :1;
[; ;pic18f4520.h: 2838: unsigned CMIE :1;
[; ;pic18f4520.h: 2839: unsigned OSCFIE :1;
[; ;pic18f4520.h: 2840: };
[; ;pic18f4520.h: 2841: struct {
[; ;pic18f4520.h: 2842: unsigned :2;
[; ;pic18f4520.h: 2843: unsigned LVDIE :1;
[; ;pic18f4520.h: 2844: };
[; ;pic18f4520.h: 2845: } PIE2bits_t;
[; ;pic18f4520.h: 2846: extern volatile PIE2bits_t PIE2bits __at(0xFA0);
[; ;pic18f4520.h: 2891: extern volatile unsigned char PIR2 __at(0xFA1);
"2893
[; ;pic18f4520.h: 2893: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4520.h: 2896: typedef union {
[; ;pic18f4520.h: 2897: struct {
[; ;pic18f4520.h: 2898: unsigned CCP2IF :1;
[; ;pic18f4520.h: 2899: unsigned TMR3IF :1;
[; ;pic18f4520.h: 2900: unsigned HLVDIF :1;
[; ;pic18f4520.h: 2901: unsigned BCLIF :1;
[; ;pic18f4520.h: 2902: unsigned EEIF :1;
[; ;pic18f4520.h: 2903: unsigned :1;
[; ;pic18f4520.h: 2904: unsigned CMIF :1;
[; ;pic18f4520.h: 2905: unsigned OSCFIF :1;
[; ;pic18f4520.h: 2906: };
[; ;pic18f4520.h: 2907: struct {
[; ;pic18f4520.h: 2908: unsigned :2;
[; ;pic18f4520.h: 2909: unsigned LVDIF :1;
[; ;pic18f4520.h: 2910: };
[; ;pic18f4520.h: 2911: } PIR2bits_t;
[; ;pic18f4520.h: 2912: extern volatile PIR2bits_t PIR2bits __at(0xFA1);
[; ;pic18f4520.h: 2957: extern volatile unsigned char IPR2 __at(0xFA2);
"2959
[; ;pic18f4520.h: 2959: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4520.h: 2962: typedef union {
[; ;pic18f4520.h: 2963: struct {
[; ;pic18f4520.h: 2964: unsigned CCP2IP :1;
[; ;pic18f4520.h: 2965: unsigned TMR3IP :1;
[; ;pic18f4520.h: 2966: unsigned HLVDIP :1;
[; ;pic18f4520.h: 2967: unsigned BCLIP :1;
[; ;pic18f4520.h: 2968: unsigned EEIP :1;
[; ;pic18f4520.h: 2969: unsigned :1;
[; ;pic18f4520.h: 2970: unsigned CMIP :1;
[; ;pic18f4520.h: 2971: unsigned OSCFIP :1;
[; ;pic18f4520.h: 2972: };
[; ;pic18f4520.h: 2973: struct {
[; ;pic18f4520.h: 2974: unsigned :2;
[; ;pic18f4520.h: 2975: unsigned LVDIP :1;
[; ;pic18f4520.h: 2976: };
[; ;pic18f4520.h: 2977: } IPR2bits_t;
[; ;pic18f4520.h: 2978: extern volatile IPR2bits_t IPR2bits __at(0xFA2);
[; ;pic18f4520.h: 3023: extern volatile unsigned char EECON1 __at(0xFA6);
"3025
[; ;pic18f4520.h: 3025: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4520.h: 3028: typedef union {
[; ;pic18f4520.h: 3029: struct {
[; ;pic18f4520.h: 3030: unsigned RD :1;
[; ;pic18f4520.h: 3031: unsigned WR :1;
[; ;pic18f4520.h: 3032: unsigned WREN :1;
[; ;pic18f4520.h: 3033: unsigned WRERR :1;
[; ;pic18f4520.h: 3034: unsigned FREE :1;
[; ;pic18f4520.h: 3035: unsigned :1;
[; ;pic18f4520.h: 3036: unsigned CFGS :1;
[; ;pic18f4520.h: 3037: unsigned EEPGD :1;
[; ;pic18f4520.h: 3038: };
[; ;pic18f4520.h: 3039: struct {
[; ;pic18f4520.h: 3040: unsigned :6;
[; ;pic18f4520.h: 3041: unsigned EEFS :1;
[; ;pic18f4520.h: 3042: };
[; ;pic18f4520.h: 3043: } EECON1bits_t;
[; ;pic18f4520.h: 3044: extern volatile EECON1bits_t EECON1bits __at(0xFA6);
[; ;pic18f4520.h: 3089: extern volatile unsigned char EECON2 __at(0xFA7);
"3091
[; ;pic18f4520.h: 3091: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4520.h: 3096: extern volatile unsigned char EEDATA __at(0xFA8);
"3098
[; ;pic18f4520.h: 3098: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4520.h: 3103: extern volatile unsigned char EEADR __at(0xFA9);
"3105
[; ;pic18f4520.h: 3105: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4520.h: 3110: extern volatile unsigned char RCSTA __at(0xFAB);
"3112
[; ;pic18f4520.h: 3112: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4520.h: 3115: extern volatile unsigned char RCSTA1 __at(0xFAB);
"3117
[; ;pic18f4520.h: 3117: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4520.h: 3120: typedef union {
[; ;pic18f4520.h: 3121: struct {
[; ;pic18f4520.h: 3122: unsigned RX9D :1;
[; ;pic18f4520.h: 3123: unsigned OERR :1;
[; ;pic18f4520.h: 3124: unsigned FERR :1;
[; ;pic18f4520.h: 3125: unsigned ADDEN :1;
[; ;pic18f4520.h: 3126: unsigned CREN :1;
[; ;pic18f4520.h: 3127: unsigned SREN :1;
[; ;pic18f4520.h: 3128: unsigned RX9 :1;
[; ;pic18f4520.h: 3129: unsigned SPEN :1;
[; ;pic18f4520.h: 3130: };
[; ;pic18f4520.h: 3131: struct {
[; ;pic18f4520.h: 3132: unsigned :3;
[; ;pic18f4520.h: 3133: unsigned ADEN :1;
[; ;pic18f4520.h: 3134: };
[; ;pic18f4520.h: 3135: struct {
[; ;pic18f4520.h: 3136: unsigned :5;
[; ;pic18f4520.h: 3137: unsigned SRENA :1;
[; ;pic18f4520.h: 3138: };
[; ;pic18f4520.h: 3139: struct {
[; ;pic18f4520.h: 3140: unsigned :6;
[; ;pic18f4520.h: 3141: unsigned RC8_9 :1;
[; ;pic18f4520.h: 3142: };
[; ;pic18f4520.h: 3143: struct {
[; ;pic18f4520.h: 3144: unsigned :6;
[; ;pic18f4520.h: 3145: unsigned RC9 :1;
[; ;pic18f4520.h: 3146: };
[; ;pic18f4520.h: 3147: struct {
[; ;pic18f4520.h: 3148: unsigned RCD8 :1;
[; ;pic18f4520.h: 3149: };
[; ;pic18f4520.h: 3150: } RCSTAbits_t;
[; ;pic18f4520.h: 3151: extern volatile RCSTAbits_t RCSTAbits __at(0xFAB);
[; ;pic18f4520.h: 3219: typedef union {
[; ;pic18f4520.h: 3220: struct {
[; ;pic18f4520.h: 3221: unsigned RX9D :1;
[; ;pic18f4520.h: 3222: unsigned OERR :1;
[; ;pic18f4520.h: 3223: unsigned FERR :1;
[; ;pic18f4520.h: 3224: unsigned ADDEN :1;
[; ;pic18f4520.h: 3225: unsigned CREN :1;
[; ;pic18f4520.h: 3226: unsigned SREN :1;
[; ;pic18f4520.h: 3227: unsigned RX9 :1;
[; ;pic18f4520.h: 3228: unsigned SPEN :1;
[; ;pic18f4520.h: 3229: };
[; ;pic18f4520.h: 3230: struct {
[; ;pic18f4520.h: 3231: unsigned :3;
[; ;pic18f4520.h: 3232: unsigned ADEN :1;
[; ;pic18f4520.h: 3233: };
[; ;pic18f4520.h: 3234: struct {
[; ;pic18f4520.h: 3235: unsigned :5;
[; ;pic18f4520.h: 3236: unsigned SRENA :1;
[; ;pic18f4520.h: 3237: };
[; ;pic18f4520.h: 3238: struct {
[; ;pic18f4520.h: 3239: unsigned :6;
[; ;pic18f4520.h: 3240: unsigned RC8_9 :1;
[; ;pic18f4520.h: 3241: };
[; ;pic18f4520.h: 3242: struct {
[; ;pic18f4520.h: 3243: unsigned :6;
[; ;pic18f4520.h: 3244: unsigned RC9 :1;
[; ;pic18f4520.h: 3245: };
[; ;pic18f4520.h: 3246: struct {
[; ;pic18f4520.h: 3247: unsigned RCD8 :1;
[; ;pic18f4520.h: 3248: };
[; ;pic18f4520.h: 3249: } RCSTA1bits_t;
[; ;pic18f4520.h: 3250: extern volatile RCSTA1bits_t RCSTA1bits __at(0xFAB);
[; ;pic18f4520.h: 3320: extern volatile unsigned char TXSTA __at(0xFAC);
"3322
[; ;pic18f4520.h: 3322: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4520.h: 3325: extern volatile unsigned char TXSTA1 __at(0xFAC);
"3327
[; ;pic18f4520.h: 3327: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4520.h: 3330: typedef union {
[; ;pic18f4520.h: 3331: struct {
[; ;pic18f4520.h: 3332: unsigned TX9D :1;
[; ;pic18f4520.h: 3333: unsigned TRMT :1;
[; ;pic18f4520.h: 3334: unsigned BRGH :1;
[; ;pic18f4520.h: 3335: unsigned SENDB :1;
[; ;pic18f4520.h: 3336: unsigned SYNC :1;
[; ;pic18f4520.h: 3337: unsigned TXEN :1;
[; ;pic18f4520.h: 3338: unsigned TX9 :1;
[; ;pic18f4520.h: 3339: unsigned CSRC :1;
[; ;pic18f4520.h: 3340: };
[; ;pic18f4520.h: 3341: struct {
[; ;pic18f4520.h: 3342: unsigned TX9D1 :1;
[; ;pic18f4520.h: 3343: unsigned TRMT1 :1;
[; ;pic18f4520.h: 3344: unsigned BRGH1 :1;
[; ;pic18f4520.h: 3345: unsigned SENDB1 :1;
[; ;pic18f4520.h: 3346: unsigned SYNC1 :1;
[; ;pic18f4520.h: 3347: unsigned TXEN1 :1;
[; ;pic18f4520.h: 3348: unsigned TX91 :1;
[; ;pic18f4520.h: 3349: unsigned CSRC1 :1;
[; ;pic18f4520.h: 3350: };
[; ;pic18f4520.h: 3351: struct {
[; ;pic18f4520.h: 3352: unsigned :6;
[; ;pic18f4520.h: 3353: unsigned TX8_9 :1;
[; ;pic18f4520.h: 3354: };
[; ;pic18f4520.h: 3355: struct {
[; ;pic18f4520.h: 3356: unsigned TXD8 :1;
[; ;pic18f4520.h: 3357: };
[; ;pic18f4520.h: 3358: } TXSTAbits_t;
[; ;pic18f4520.h: 3359: extern volatile TXSTAbits_t TXSTAbits __at(0xFAC);
[; ;pic18f4520.h: 3452: typedef union {
[; ;pic18f4520.h: 3453: struct {
[; ;pic18f4520.h: 3454: unsigned TX9D :1;
[; ;pic18f4520.h: 3455: unsigned TRMT :1;
[; ;pic18f4520.h: 3456: unsigned BRGH :1;
[; ;pic18f4520.h: 3457: unsigned SENDB :1;
[; ;pic18f4520.h: 3458: unsigned SYNC :1;
[; ;pic18f4520.h: 3459: unsigned TXEN :1;
[; ;pic18f4520.h: 3460: unsigned TX9 :1;
[; ;pic18f4520.h: 3461: unsigned CSRC :1;
[; ;pic18f4520.h: 3462: };
[; ;pic18f4520.h: 3463: struct {
[; ;pic18f4520.h: 3464: unsigned TX9D1 :1;
[; ;pic18f4520.h: 3465: unsigned TRMT1 :1;
[; ;pic18f4520.h: 3466: unsigned BRGH1 :1;
[; ;pic18f4520.h: 3467: unsigned SENDB1 :1;
[; ;pic18f4520.h: 3468: unsigned SYNC1 :1;
[; ;pic18f4520.h: 3469: unsigned TXEN1 :1;
[; ;pic18f4520.h: 3470: unsigned TX91 :1;
[; ;pic18f4520.h: 3471: unsigned CSRC1 :1;
[; ;pic18f4520.h: 3472: };
[; ;pic18f4520.h: 3473: struct {
[; ;pic18f4520.h: 3474: unsigned :6;
[; ;pic18f4520.h: 3475: unsigned TX8_9 :1;
[; ;pic18f4520.h: 3476: };
[; ;pic18f4520.h: 3477: struct {
[; ;pic18f4520.h: 3478: unsigned TXD8 :1;
[; ;pic18f4520.h: 3479: };
[; ;pic18f4520.h: 3480: } TXSTA1bits_t;
[; ;pic18f4520.h: 3481: extern volatile TXSTA1bits_t TXSTA1bits __at(0xFAC);
[; ;pic18f4520.h: 3576: extern volatile unsigned char TXREG __at(0xFAD);
"3578
[; ;pic18f4520.h: 3578: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4520.h: 3581: extern volatile unsigned char TXREG1 __at(0xFAD);
"3583
[; ;pic18f4520.h: 3583: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4520.h: 3588: extern volatile unsigned char RCREG __at(0xFAE);
"3590
[; ;pic18f4520.h: 3590: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4520.h: 3593: extern volatile unsigned char RCREG1 __at(0xFAE);
"3595
[; ;pic18f4520.h: 3595: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4520.h: 3600: extern volatile unsigned char SPBRG __at(0xFAF);
"3602
[; ;pic18f4520.h: 3602: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4520.h: 3605: extern volatile unsigned char SPBRG1 __at(0xFAF);
"3607
[; ;pic18f4520.h: 3607: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4520.h: 3612: extern volatile unsigned char SPBRGH __at(0xFB0);
"3614
[; ;pic18f4520.h: 3614: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4520.h: 3619: extern volatile unsigned char T3CON __at(0xFB1);
"3621
[; ;pic18f4520.h: 3621: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4520.h: 3624: typedef union {
[; ;pic18f4520.h: 3625: struct {
[; ;pic18f4520.h: 3626: unsigned :2;
[; ;pic18f4520.h: 3627: unsigned NOT_T3SYNC :1;
[; ;pic18f4520.h: 3628: };
[; ;pic18f4520.h: 3629: struct {
[; ;pic18f4520.h: 3630: unsigned TMR3ON :1;
[; ;pic18f4520.h: 3631: unsigned TMR3CS :1;
[; ;pic18f4520.h: 3632: unsigned nT3SYNC :1;
[; ;pic18f4520.h: 3633: unsigned T3CCP1 :1;
[; ;pic18f4520.h: 3634: unsigned T3CKPS :2;
[; ;pic18f4520.h: 3635: unsigned T3CCP2 :1;
[; ;pic18f4520.h: 3636: unsigned RD16 :1;
[; ;pic18f4520.h: 3637: };
[; ;pic18f4520.h: 3638: struct {
[; ;pic18f4520.h: 3639: unsigned :2;
[; ;pic18f4520.h: 3640: unsigned T3SYNC :1;
[; ;pic18f4520.h: 3641: unsigned :1;
[; ;pic18f4520.h: 3642: unsigned T3CKPS0 :1;
[; ;pic18f4520.h: 3643: unsigned T3CKPS1 :1;
[; ;pic18f4520.h: 3644: };
[; ;pic18f4520.h: 3645: struct {
[; ;pic18f4520.h: 3646: unsigned :3;
[; ;pic18f4520.h: 3647: unsigned SOSCEN3 :1;
[; ;pic18f4520.h: 3648: unsigned :3;
[; ;pic18f4520.h: 3649: unsigned RD163 :1;
[; ;pic18f4520.h: 3650: };
[; ;pic18f4520.h: 3651: struct {
[; ;pic18f4520.h: 3652: unsigned :7;
[; ;pic18f4520.h: 3653: unsigned T3RD16 :1;
[; ;pic18f4520.h: 3654: };
[; ;pic18f4520.h: 3655: } T3CONbits_t;
[; ;pic18f4520.h: 3656: extern volatile T3CONbits_t T3CONbits __at(0xFB1);
[; ;pic18f4520.h: 3731: extern volatile unsigned short TMR3 __at(0xFB2);
"3733
[; ;pic18f4520.h: 3733: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4520.h: 3738: extern volatile unsigned char TMR3L __at(0xFB2);
"3740
[; ;pic18f4520.h: 3740: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4520.h: 3745: extern volatile unsigned char TMR3H __at(0xFB3);
"3747
[; ;pic18f4520.h: 3747: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4520.h: 3752: extern volatile unsigned char CMCON __at(0xFB4);
"3754
[; ;pic18f4520.h: 3754: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4520.h: 3757: typedef union {
[; ;pic18f4520.h: 3758: struct {
[; ;pic18f4520.h: 3759: unsigned CM :3;
[; ;pic18f4520.h: 3760: unsigned CIS :1;
[; ;pic18f4520.h: 3761: unsigned C1INV :1;
[; ;pic18f4520.h: 3762: unsigned C2INV :1;
[; ;pic18f4520.h: 3763: unsigned C1OUT :1;
[; ;pic18f4520.h: 3764: unsigned C2OUT :1;
[; ;pic18f4520.h: 3765: };
[; ;pic18f4520.h: 3766: struct {
[; ;pic18f4520.h: 3767: unsigned CM0 :1;
[; ;pic18f4520.h: 3768: unsigned CM1 :1;
[; ;pic18f4520.h: 3769: unsigned CM2 :1;
[; ;pic18f4520.h: 3770: };
[; ;pic18f4520.h: 3771: struct {
[; ;pic18f4520.h: 3772: unsigned CMEN0 :1;
[; ;pic18f4520.h: 3773: unsigned CMEN1 :1;
[; ;pic18f4520.h: 3774: unsigned CMEN2 :1;
[; ;pic18f4520.h: 3775: };
[; ;pic18f4520.h: 3776: } CMCONbits_t;
[; ;pic18f4520.h: 3777: extern volatile CMCONbits_t CMCONbits __at(0xFB4);
[; ;pic18f4520.h: 3842: extern volatile unsigned char CVRCON __at(0xFB5);
"3844
[; ;pic18f4520.h: 3844: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4520.h: 3847: typedef union {
[; ;pic18f4520.h: 3848: struct {
[; ;pic18f4520.h: 3849: unsigned CVR :4;
[; ;pic18f4520.h: 3850: unsigned CVRSS :1;
[; ;pic18f4520.h: 3851: unsigned CVRR :1;
[; ;pic18f4520.h: 3852: unsigned CVROE :1;
[; ;pic18f4520.h: 3853: unsigned CVREN :1;
[; ;pic18f4520.h: 3854: };
[; ;pic18f4520.h: 3855: struct {
[; ;pic18f4520.h: 3856: unsigned CVR0 :1;
[; ;pic18f4520.h: 3857: unsigned CVR1 :1;
[; ;pic18f4520.h: 3858: unsigned CVR2 :1;
[; ;pic18f4520.h: 3859: unsigned CVR3 :1;
[; ;pic18f4520.h: 3860: };
[; ;pic18f4520.h: 3861: struct {
[; ;pic18f4520.h: 3862: unsigned :6;
[; ;pic18f4520.h: 3863: unsigned CVROEN :1;
[; ;pic18f4520.h: 3864: };
[; ;pic18f4520.h: 3865: } CVRCONbits_t;
[; ;pic18f4520.h: 3866: extern volatile CVRCONbits_t CVRCONbits __at(0xFB5);
[; ;pic18f4520.h: 3921: extern volatile unsigned char ECCP1AS __at(0xFB6);
"3923
[; ;pic18f4520.h: 3923: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4520.h: 3926: extern volatile unsigned char ECCPAS __at(0xFB6);
"3928
[; ;pic18f4520.h: 3928: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f4520.h: 3931: typedef union {
[; ;pic18f4520.h: 3932: struct {
[; ;pic18f4520.h: 3933: unsigned PSSBD :2;
[; ;pic18f4520.h: 3934: unsigned PSSAC :2;
[; ;pic18f4520.h: 3935: unsigned ECCPAS :3;
[; ;pic18f4520.h: 3936: unsigned ECCPASE :1;
[; ;pic18f4520.h: 3937: };
[; ;pic18f4520.h: 3938: struct {
[; ;pic18f4520.h: 3939: unsigned PSSBD0 :1;
[; ;pic18f4520.h: 3940: unsigned PSSBD1 :1;
[; ;pic18f4520.h: 3941: unsigned PSSAC0 :1;
[; ;pic18f4520.h: 3942: unsigned PSSAC1 :1;
[; ;pic18f4520.h: 3943: unsigned ECCPAS0 :1;
[; ;pic18f4520.h: 3944: unsigned ECCPAS1 :1;
[; ;pic18f4520.h: 3945: unsigned ECCPAS2 :1;
[; ;pic18f4520.h: 3946: };
[; ;pic18f4520.h: 3947: } ECCP1ASbits_t;
[; ;pic18f4520.h: 3948: extern volatile ECCP1ASbits_t ECCP1ASbits __at(0xFB6);
[; ;pic18f4520.h: 4006: typedef union {
[; ;pic18f4520.h: 4007: struct {
[; ;pic18f4520.h: 4008: unsigned PSSBD :2;
[; ;pic18f4520.h: 4009: unsigned PSSAC :2;
[; ;pic18f4520.h: 4010: unsigned ECCPAS :3;
[; ;pic18f4520.h: 4011: unsigned ECCPASE :1;
[; ;pic18f4520.h: 4012: };
[; ;pic18f4520.h: 4013: struct {
[; ;pic18f4520.h: 4014: unsigned PSSBD0 :1;
[; ;pic18f4520.h: 4015: unsigned PSSBD1 :1;
[; ;pic18f4520.h: 4016: unsigned PSSAC0 :1;
[; ;pic18f4520.h: 4017: unsigned PSSAC1 :1;
[; ;pic18f4520.h: 4018: unsigned ECCPAS0 :1;
[; ;pic18f4520.h: 4019: unsigned ECCPAS1 :1;
[; ;pic18f4520.h: 4020: unsigned ECCPAS2 :1;
[; ;pic18f4520.h: 4021: };
[; ;pic18f4520.h: 4022: } ECCPASbits_t;
[; ;pic18f4520.h: 4023: extern volatile ECCPASbits_t ECCPASbits __at(0xFB6);
[; ;pic18f4520.h: 4083: extern volatile unsigned char PWM1CON __at(0xFB7);
"4085
[; ;pic18f4520.h: 4085: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f4520.h: 4088: extern volatile unsigned char ECCP1DEL __at(0xFB7);
"4090
[; ;pic18f4520.h: 4090: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4520.h: 4093: typedef union {
[; ;pic18f4520.h: 4094: struct {
[; ;pic18f4520.h: 4095: unsigned PDC :7;
[; ;pic18f4520.h: 4096: unsigned PRSEN :1;
[; ;pic18f4520.h: 4097: };
[; ;pic18f4520.h: 4098: struct {
[; ;pic18f4520.h: 4099: unsigned PDC0 :1;
[; ;pic18f4520.h: 4100: unsigned PDC1 :1;
[; ;pic18f4520.h: 4101: unsigned PDC2 :1;
[; ;pic18f4520.h: 4102: unsigned PDC3 :1;
[; ;pic18f4520.h: 4103: unsigned PDC4 :1;
[; ;pic18f4520.h: 4104: unsigned PDC5 :1;
[; ;pic18f4520.h: 4105: unsigned PDC6 :1;
[; ;pic18f4520.h: 4106: };
[; ;pic18f4520.h: 4107: } PWM1CONbits_t;
[; ;pic18f4520.h: 4108: extern volatile PWM1CONbits_t PWM1CONbits __at(0xFB7);
[; ;pic18f4520.h: 4156: typedef union {
[; ;pic18f4520.h: 4157: struct {
[; ;pic18f4520.h: 4158: unsigned PDC :7;
[; ;pic18f4520.h: 4159: unsigned PRSEN :1;
[; ;pic18f4520.h: 4160: };
[; ;pic18f4520.h: 4161: struct {
[; ;pic18f4520.h: 4162: unsigned PDC0 :1;
[; ;pic18f4520.h: 4163: unsigned PDC1 :1;
[; ;pic18f4520.h: 4164: unsigned PDC2 :1;
[; ;pic18f4520.h: 4165: unsigned PDC3 :1;
[; ;pic18f4520.h: 4166: unsigned PDC4 :1;
[; ;pic18f4520.h: 4167: unsigned PDC5 :1;
[; ;pic18f4520.h: 4168: unsigned PDC6 :1;
[; ;pic18f4520.h: 4169: };
[; ;pic18f4520.h: 4170: } ECCP1DELbits_t;
[; ;pic18f4520.h: 4171: extern volatile ECCP1DELbits_t ECCP1DELbits __at(0xFB7);
[; ;pic18f4520.h: 4221: extern volatile unsigned char BAUDCON __at(0xFB8);
"4223
[; ;pic18f4520.h: 4223: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4520.h: 4226: extern volatile unsigned char BAUDCTL __at(0xFB8);
"4228
[; ;pic18f4520.h: 4228: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4520.h: 4231: typedef union {
[; ;pic18f4520.h: 4232: struct {
[; ;pic18f4520.h: 4233: unsigned ABDEN :1;
[; ;pic18f4520.h: 4234: unsigned WUE :1;
[; ;pic18f4520.h: 4235: unsigned :1;
[; ;pic18f4520.h: 4236: unsigned BRG16 :1;
[; ;pic18f4520.h: 4237: unsigned TXCKP :1;
[; ;pic18f4520.h: 4238: unsigned RXDTP :1;
[; ;pic18f4520.h: 4239: unsigned RCIDL :1;
[; ;pic18f4520.h: 4240: unsigned ABDOVF :1;
[; ;pic18f4520.h: 4241: };
[; ;pic18f4520.h: 4242: struct {
[; ;pic18f4520.h: 4243: unsigned :4;
[; ;pic18f4520.h: 4244: unsigned SCKP :1;
[; ;pic18f4520.h: 4245: unsigned :1;
[; ;pic18f4520.h: 4246: unsigned RCMT :1;
[; ;pic18f4520.h: 4247: };
[; ;pic18f4520.h: 4248: struct {
[; ;pic18f4520.h: 4249: unsigned :5;
[; ;pic18f4520.h: 4250: unsigned RXCKP :1;
[; ;pic18f4520.h: 4251: };
[; ;pic18f4520.h: 4252: struct {
[; ;pic18f4520.h: 4253: unsigned :1;
[; ;pic18f4520.h: 4254: unsigned W4E :1;
[; ;pic18f4520.h: 4255: };
[; ;pic18f4520.h: 4256: } BAUDCONbits_t;
[; ;pic18f4520.h: 4257: extern volatile BAUDCONbits_t BAUDCONbits __at(0xFB8);
[; ;pic18f4520.h: 4315: typedef union {
[; ;pic18f4520.h: 4316: struct {
[; ;pic18f4520.h: 4317: unsigned ABDEN :1;
[; ;pic18f4520.h: 4318: unsigned WUE :1;
[; ;pic18f4520.h: 4319: unsigned :1;
[; ;pic18f4520.h: 4320: unsigned BRG16 :1;
[; ;pic18f4520.h: 4321: unsigned TXCKP :1;
[; ;pic18f4520.h: 4322: unsigned RXDTP :1;
[; ;pic18f4520.h: 4323: unsigned RCIDL :1;
[; ;pic18f4520.h: 4324: unsigned ABDOVF :1;
[; ;pic18f4520.h: 4325: };
[; ;pic18f4520.h: 4326: struct {
[; ;pic18f4520.h: 4327: unsigned :4;
[; ;pic18f4520.h: 4328: unsigned SCKP :1;
[; ;pic18f4520.h: 4329: unsigned :1;
[; ;pic18f4520.h: 4330: unsigned RCMT :1;
[; ;pic18f4520.h: 4331: };
[; ;pic18f4520.h: 4332: struct {
[; ;pic18f4520.h: 4333: unsigned :5;
[; ;pic18f4520.h: 4334: unsigned RXCKP :1;
[; ;pic18f4520.h: 4335: };
[; ;pic18f4520.h: 4336: struct {
[; ;pic18f4520.h: 4337: unsigned :1;
[; ;pic18f4520.h: 4338: unsigned W4E :1;
[; ;pic18f4520.h: 4339: };
[; ;pic18f4520.h: 4340: } BAUDCTLbits_t;
[; ;pic18f4520.h: 4341: extern volatile BAUDCTLbits_t BAUDCTLbits __at(0xFB8);
[; ;pic18f4520.h: 4401: extern volatile unsigned char CCP2CON __at(0xFBA);
"4403
[; ;pic18f4520.h: 4403: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4520.h: 4406: typedef union {
[; ;pic18f4520.h: 4407: struct {
[; ;pic18f4520.h: 4408: unsigned CCP2M :4;
[; ;pic18f4520.h: 4409: unsigned DC2B :2;
[; ;pic18f4520.h: 4410: };
[; ;pic18f4520.h: 4411: struct {
[; ;pic18f4520.h: 4412: unsigned CCP2M0 :1;
[; ;pic18f4520.h: 4413: unsigned CCP2M1 :1;
[; ;pic18f4520.h: 4414: unsigned CCP2M2 :1;
[; ;pic18f4520.h: 4415: unsigned CCP2M3 :1;
[; ;pic18f4520.h: 4416: unsigned CCP2Y :1;
[; ;pic18f4520.h: 4417: unsigned CCP2X :1;
[; ;pic18f4520.h: 4418: };
[; ;pic18f4520.h: 4419: struct {
[; ;pic18f4520.h: 4420: unsigned :4;
[; ;pic18f4520.h: 4421: unsigned DC2B0 :1;
[; ;pic18f4520.h: 4422: unsigned DC2B1 :1;
[; ;pic18f4520.h: 4423: };
[; ;pic18f4520.h: 4424: } CCP2CONbits_t;
[; ;pic18f4520.h: 4425: extern volatile CCP2CONbits_t CCP2CONbits __at(0xFBA);
[; ;pic18f4520.h: 4480: extern volatile unsigned short CCPR2 __at(0xFBB);
"4482
[; ;pic18f4520.h: 4482: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4520.h: 4487: extern volatile unsigned char CCPR2L __at(0xFBB);
"4489
[; ;pic18f4520.h: 4489: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4520.h: 4494: extern volatile unsigned char CCPR2H __at(0xFBC);
"4496
[; ;pic18f4520.h: 4496: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4520.h: 4501: extern volatile unsigned char CCP1CON __at(0xFBD);
"4503
[; ;pic18f4520.h: 4503: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4520.h: 4506: typedef union {
[; ;pic18f4520.h: 4507: struct {
[; ;pic18f4520.h: 4508: unsigned CCP1M :4;
[; ;pic18f4520.h: 4509: unsigned DC1B :2;
[; ;pic18f4520.h: 4510: unsigned P1M :2;
[; ;pic18f4520.h: 4511: };
[; ;pic18f4520.h: 4512: struct {
[; ;pic18f4520.h: 4513: unsigned CCP1M0 :1;
[; ;pic18f4520.h: 4514: unsigned CCP1M1 :1;
[; ;pic18f4520.h: 4515: unsigned CCP1M2 :1;
[; ;pic18f4520.h: 4516: unsigned CCP1M3 :1;
[; ;pic18f4520.h: 4517: unsigned CCP1Y :1;
[; ;pic18f4520.h: 4518: unsigned CCP1X :1;
[; ;pic18f4520.h: 4519: unsigned P1M0 :1;
[; ;pic18f4520.h: 4520: unsigned P1M1 :1;
[; ;pic18f4520.h: 4521: };
[; ;pic18f4520.h: 4522: struct {
[; ;pic18f4520.h: 4523: unsigned :4;
[; ;pic18f4520.h: 4524: unsigned DC1B0 :1;
[; ;pic18f4520.h: 4525: unsigned DC1B1 :1;
[; ;pic18f4520.h: 4526: };
[; ;pic18f4520.h: 4527: } CCP1CONbits_t;
[; ;pic18f4520.h: 4528: extern volatile CCP1CONbits_t CCP1CONbits __at(0xFBD);
[; ;pic18f4520.h: 4598: extern volatile unsigned short CCPR1 __at(0xFBE);
"4600
[; ;pic18f4520.h: 4600: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4520.h: 4605: extern volatile unsigned char CCPR1L __at(0xFBE);
"4607
[; ;pic18f4520.h: 4607: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4520.h: 4612: extern volatile unsigned char CCPR1H __at(0xFBF);
"4614
[; ;pic18f4520.h: 4614: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4520.h: 4619: extern volatile unsigned char ADCON2 __at(0xFC0);
"4621
[; ;pic18f4520.h: 4621: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4520.h: 4624: typedef union {
[; ;pic18f4520.h: 4625: struct {
[; ;pic18f4520.h: 4626: unsigned ADCS :3;
[; ;pic18f4520.h: 4627: unsigned ACQT :3;
[; ;pic18f4520.h: 4628: unsigned :1;
[; ;pic18f4520.h: 4629: unsigned ADFM :1;
[; ;pic18f4520.h: 4630: };
[; ;pic18f4520.h: 4631: struct {
[; ;pic18f4520.h: 4632: unsigned ADCS0 :1;
[; ;pic18f4520.h: 4633: unsigned ADCS1 :1;
[; ;pic18f4520.h: 4634: unsigned ADCS2 :1;
[; ;pic18f4520.h: 4635: unsigned ACQT0 :1;
[; ;pic18f4520.h: 4636: unsigned ACQT1 :1;
[; ;pic18f4520.h: 4637: unsigned ACQT2 :1;
[; ;pic18f4520.h: 4638: };
[; ;pic18f4520.h: 4639: } ADCON2bits_t;
[; ;pic18f4520.h: 4640: extern volatile ADCON2bits_t ADCON2bits __at(0xFC0);
[; ;pic18f4520.h: 4690: extern volatile unsigned char ADCON1 __at(0xFC1);
"4692
[; ;pic18f4520.h: 4692: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4520.h: 4695: typedef union {
[; ;pic18f4520.h: 4696: struct {
[; ;pic18f4520.h: 4697: unsigned PCFG :4;
[; ;pic18f4520.h: 4698: unsigned VCFG :2;
[; ;pic18f4520.h: 4699: };
[; ;pic18f4520.h: 4700: struct {
[; ;pic18f4520.h: 4701: unsigned PCFG0 :1;
[; ;pic18f4520.h: 4702: unsigned PCFG1 :1;
[; ;pic18f4520.h: 4703: unsigned PCFG2 :1;
[; ;pic18f4520.h: 4704: unsigned PCFG3 :1;
[; ;pic18f4520.h: 4705: unsigned VCFG0 :1;
[; ;pic18f4520.h: 4706: unsigned VCFG1 :1;
[; ;pic18f4520.h: 4707: };
[; ;pic18f4520.h: 4708: struct {
[; ;pic18f4520.h: 4709: unsigned :3;
[; ;pic18f4520.h: 4710: unsigned CHSN3 :1;
[; ;pic18f4520.h: 4711: unsigned VCFG01 :1;
[; ;pic18f4520.h: 4712: unsigned VCFG11 :1;
[; ;pic18f4520.h: 4713: };
[; ;pic18f4520.h: 4714: } ADCON1bits_t;
[; ;pic18f4520.h: 4715: extern volatile ADCON1bits_t ADCON1bits __at(0xFC1);
[; ;pic18f4520.h: 4775: extern volatile unsigned char ADCON0 __at(0xFC2);
"4777
[; ;pic18f4520.h: 4777: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4520.h: 4780: typedef union {
[; ;pic18f4520.h: 4781: struct {
[; ;pic18f4520.h: 4782: unsigned :1;
[; ;pic18f4520.h: 4783: unsigned GO_NOT_DONE :1;
[; ;pic18f4520.h: 4784: };
[; ;pic18f4520.h: 4785: struct {
[; ;pic18f4520.h: 4786: unsigned ADON :1;
[; ;pic18f4520.h: 4787: unsigned GO_nDONE :1;
[; ;pic18f4520.h: 4788: unsigned CHS :4;
[; ;pic18f4520.h: 4789: };
[; ;pic18f4520.h: 4790: struct {
[; ;pic18f4520.h: 4791: unsigned :1;
[; ;pic18f4520.h: 4792: unsigned GO :1;
[; ;pic18f4520.h: 4793: unsigned CHS0 :1;
[; ;pic18f4520.h: 4794: unsigned CHS1 :1;
[; ;pic18f4520.h: 4795: unsigned CHS2 :1;
[; ;pic18f4520.h: 4796: unsigned CHS3 :1;
[; ;pic18f4520.h: 4797: };
[; ;pic18f4520.h: 4798: struct {
[; ;pic18f4520.h: 4799: unsigned :1;
[; ;pic18f4520.h: 4800: unsigned DONE :1;
[; ;pic18f4520.h: 4801: };
[; ;pic18f4520.h: 4802: struct {
[; ;pic18f4520.h: 4803: unsigned :1;
[; ;pic18f4520.h: 4804: unsigned NOT_DONE :1;
[; ;pic18f4520.h: 4805: };
[; ;pic18f4520.h: 4806: struct {
[; ;pic18f4520.h: 4807: unsigned :1;
[; ;pic18f4520.h: 4808: unsigned nDONE :1;
[; ;pic18f4520.h: 4809: };
[; ;pic18f4520.h: 4810: struct {
[; ;pic18f4520.h: 4811: unsigned :1;
[; ;pic18f4520.h: 4812: unsigned GO_DONE :1;
[; ;pic18f4520.h: 4813: };
[; ;pic18f4520.h: 4814: struct {
[; ;pic18f4520.h: 4815: unsigned :1;
[; ;pic18f4520.h: 4816: unsigned GODONE :1;
[; ;pic18f4520.h: 4817: };
[; ;pic18f4520.h: 4818: } ADCON0bits_t;
[; ;pic18f4520.h: 4819: extern volatile ADCON0bits_t ADCON0bits __at(0xFC2);
[; ;pic18f4520.h: 4894: extern volatile unsigned short ADRES __at(0xFC3);
"4896
[; ;pic18f4520.h: 4896: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4520.h: 4901: extern volatile unsigned char ADRESL __at(0xFC3);
"4903
[; ;pic18f4520.h: 4903: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4520.h: 4908: extern volatile unsigned char ADRESH __at(0xFC4);
"4910
[; ;pic18f4520.h: 4910: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4520.h: 4915: extern volatile unsigned char SSPCON2 __at(0xFC5);
"4917
[; ;pic18f4520.h: 4917: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4520.h: 4920: typedef union {
[; ;pic18f4520.h: 4921: struct {
[; ;pic18f4520.h: 4922: unsigned SEN :1;
[; ;pic18f4520.h: 4923: unsigned RSEN :1;
[; ;pic18f4520.h: 4924: unsigned PEN :1;
[; ;pic18f4520.h: 4925: unsigned RCEN :1;
[; ;pic18f4520.h: 4926: unsigned ACKEN :1;
[; ;pic18f4520.h: 4927: unsigned ACKDT :1;
[; ;pic18f4520.h: 4928: unsigned ACKSTAT :1;
[; ;pic18f4520.h: 4929: unsigned GCEN :1;
[; ;pic18f4520.h: 4930: };
[; ;pic18f4520.h: 4931: struct {
[; ;pic18f4520.h: 4932: unsigned :1;
[; ;pic18f4520.h: 4933: unsigned ADMSK1 :1;
[; ;pic18f4520.h: 4934: unsigned ADMSK2 :1;
[; ;pic18f4520.h: 4935: unsigned ADMSK3 :1;
[; ;pic18f4520.h: 4936: unsigned ADMSK4 :1;
[; ;pic18f4520.h: 4937: unsigned ADMSK5 :1;
[; ;pic18f4520.h: 4938: };
[; ;pic18f4520.h: 4939: } SSPCON2bits_t;
[; ;pic18f4520.h: 4940: extern volatile SSPCON2bits_t SSPCON2bits __at(0xFC5);
[; ;pic18f4520.h: 5010: extern volatile unsigned char SSPCON1 __at(0xFC6);
"5012
[; ;pic18f4520.h: 5012: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4520.h: 5015: typedef union {
[; ;pic18f4520.h: 5016: struct {
[; ;pic18f4520.h: 5017: unsigned SSPM :4;
[; ;pic18f4520.h: 5018: unsigned CKP :1;
[; ;pic18f4520.h: 5019: unsigned SSPEN :1;
[; ;pic18f4520.h: 5020: unsigned SSPOV :1;
[; ;pic18f4520.h: 5021: unsigned WCOL :1;
[; ;pic18f4520.h: 5022: };
[; ;pic18f4520.h: 5023: struct {
[; ;pic18f4520.h: 5024: unsigned SSPM0 :1;
[; ;pic18f4520.h: 5025: unsigned SSPM1 :1;
[; ;pic18f4520.h: 5026: unsigned SSPM2 :1;
[; ;pic18f4520.h: 5027: unsigned SSPM3 :1;
[; ;pic18f4520.h: 5028: };
[; ;pic18f4520.h: 5029: } SSPCON1bits_t;
[; ;pic18f4520.h: 5030: extern volatile SSPCON1bits_t SSPCON1bits __at(0xFC6);
[; ;pic18f4520.h: 5080: extern volatile unsigned char SSPSTAT __at(0xFC7);
"5082
[; ;pic18f4520.h: 5082: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4520.h: 5085: typedef union {
[; ;pic18f4520.h: 5086: struct {
[; ;pic18f4520.h: 5087: unsigned :2;
[; ;pic18f4520.h: 5088: unsigned R_NOT_W :1;
[; ;pic18f4520.h: 5089: };
[; ;pic18f4520.h: 5090: struct {
[; ;pic18f4520.h: 5091: unsigned :5;
[; ;pic18f4520.h: 5092: unsigned D_NOT_A :1;
[; ;pic18f4520.h: 5093: };
[; ;pic18f4520.h: 5094: struct {
[; ;pic18f4520.h: 5095: unsigned BF :1;
[; ;pic18f4520.h: 5096: unsigned UA :1;
[; ;pic18f4520.h: 5097: unsigned R_nW :1;
[; ;pic18f4520.h: 5098: unsigned S :1;
[; ;pic18f4520.h: 5099: unsigned P :1;
[; ;pic18f4520.h: 5100: unsigned D_nA :1;
[; ;pic18f4520.h: 5101: unsigned CKE :1;
[; ;pic18f4520.h: 5102: unsigned SMP :1;
[; ;pic18f4520.h: 5103: };
[; ;pic18f4520.h: 5104: struct {
[; ;pic18f4520.h: 5105: unsigned :2;
[; ;pic18f4520.h: 5106: unsigned R :1;
[; ;pic18f4520.h: 5107: unsigned :2;
[; ;pic18f4520.h: 5108: unsigned D :1;
[; ;pic18f4520.h: 5109: };
[; ;pic18f4520.h: 5110: struct {
[; ;pic18f4520.h: 5111: unsigned :2;
[; ;pic18f4520.h: 5112: unsigned W :1;
[; ;pic18f4520.h: 5113: unsigned :2;
[; ;pic18f4520.h: 5114: unsigned A :1;
[; ;pic18f4520.h: 5115: };
[; ;pic18f4520.h: 5116: struct {
[; ;pic18f4520.h: 5117: unsigned :2;
[; ;pic18f4520.h: 5118: unsigned nW :1;
[; ;pic18f4520.h: 5119: unsigned :2;
[; ;pic18f4520.h: 5120: unsigned nA :1;
[; ;pic18f4520.h: 5121: };
[; ;pic18f4520.h: 5122: struct {
[; ;pic18f4520.h: 5123: unsigned :2;
[; ;pic18f4520.h: 5124: unsigned R_W :1;
[; ;pic18f4520.h: 5125: unsigned :2;
[; ;pic18f4520.h: 5126: unsigned D_A :1;
[; ;pic18f4520.h: 5127: };
[; ;pic18f4520.h: 5128: struct {
[; ;pic18f4520.h: 5129: unsigned :2;
[; ;pic18f4520.h: 5130: unsigned NOT_WRITE :1;
[; ;pic18f4520.h: 5131: };
[; ;pic18f4520.h: 5132: struct {
[; ;pic18f4520.h: 5133: unsigned :5;
[; ;pic18f4520.h: 5134: unsigned NOT_ADDRESS :1;
[; ;pic18f4520.h: 5135: };
[; ;pic18f4520.h: 5136: struct {
[; ;pic18f4520.h: 5137: unsigned :2;
[; ;pic18f4520.h: 5138: unsigned nWRITE :1;
[; ;pic18f4520.h: 5139: unsigned :2;
[; ;pic18f4520.h: 5140: unsigned nADDRESS :1;
[; ;pic18f4520.h: 5141: };
[; ;pic18f4520.h: 5142: struct {
[; ;pic18f4520.h: 5143: unsigned :2;
[; ;pic18f4520.h: 5144: unsigned RW :1;
[; ;pic18f4520.h: 5145: unsigned START :1;
[; ;pic18f4520.h: 5146: unsigned STOP :1;
[; ;pic18f4520.h: 5147: unsigned DA :1;
[; ;pic18f4520.h: 5148: };
[; ;pic18f4520.h: 5149: struct {
[; ;pic18f4520.h: 5150: unsigned :2;
[; ;pic18f4520.h: 5151: unsigned NOT_W :1;
[; ;pic18f4520.h: 5152: unsigned :2;
[; ;pic18f4520.h: 5153: unsigned NOT_A :1;
[; ;pic18f4520.h: 5154: };
[; ;pic18f4520.h: 5155: } SSPSTATbits_t;
[; ;pic18f4520.h: 5156: extern volatile SSPSTATbits_t SSPSTATbits __at(0xFC7);
[; ;pic18f4520.h: 5301: extern volatile unsigned char SSPADD __at(0xFC8);
"5303
[; ;pic18f4520.h: 5303: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4520.h: 5308: extern volatile unsigned char SSPBUF __at(0xFC9);
"5310
[; ;pic18f4520.h: 5310: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4520.h: 5315: extern volatile unsigned char T2CON __at(0xFCA);
"5317
[; ;pic18f4520.h: 5317: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4520.h: 5320: typedef union {
[; ;pic18f4520.h: 5321: struct {
[; ;pic18f4520.h: 5322: unsigned T2CKPS :2;
[; ;pic18f4520.h: 5323: unsigned TMR2ON :1;
[; ;pic18f4520.h: 5324: unsigned T2OUTPS :4;
[; ;pic18f4520.h: 5325: };
[; ;pic18f4520.h: 5326: struct {
[; ;pic18f4520.h: 5327: unsigned T2CKPS0 :1;
[; ;pic18f4520.h: 5328: unsigned T2CKPS1 :1;
[; ;pic18f4520.h: 5329: unsigned :1;
[; ;pic18f4520.h: 5330: unsigned T2OUTPS0 :1;
[; ;pic18f4520.h: 5331: unsigned T2OUTPS1 :1;
[; ;pic18f4520.h: 5332: unsigned T2OUTPS2 :1;
[; ;pic18f4520.h: 5333: unsigned T2OUTPS3 :1;
[; ;pic18f4520.h: 5334: };
[; ;pic18f4520.h: 5335: struct {
[; ;pic18f4520.h: 5336: unsigned :3;
[; ;pic18f4520.h: 5337: unsigned TOUTPS0 :1;
[; ;pic18f4520.h: 5338: unsigned TOUTPS1 :1;
[; ;pic18f4520.h: 5339: unsigned TOUTPS2 :1;
[; ;pic18f4520.h: 5340: unsigned TOUTPS3 :1;
[; ;pic18f4520.h: 5341: };
[; ;pic18f4520.h: 5342: } T2CONbits_t;
[; ;pic18f4520.h: 5343: extern volatile T2CONbits_t T2CONbits __at(0xFCA);
[; ;pic18f4520.h: 5413: extern volatile unsigned char PR2 __at(0xFCB);
"5415
[; ;pic18f4520.h: 5415: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4520.h: 5418: extern volatile unsigned char MEMCON __at(0xFCB);
"5420
[; ;pic18f4520.h: 5420: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4520.h: 5423: typedef union {
[; ;pic18f4520.h: 5424: struct {
[; ;pic18f4520.h: 5425: unsigned :7;
[; ;pic18f4520.h: 5426: unsigned EBDIS :1;
[; ;pic18f4520.h: 5427: };
[; ;pic18f4520.h: 5428: struct {
[; ;pic18f4520.h: 5429: unsigned :4;
[; ;pic18f4520.h: 5430: unsigned WAIT0 :1;
[; ;pic18f4520.h: 5431: };
[; ;pic18f4520.h: 5432: struct {
[; ;pic18f4520.h: 5433: unsigned :5;
[; ;pic18f4520.h: 5434: unsigned WAIT1 :1;
[; ;pic18f4520.h: 5435: };
[; ;pic18f4520.h: 5436: struct {
[; ;pic18f4520.h: 5437: unsigned WM0 :1;
[; ;pic18f4520.h: 5438: };
[; ;pic18f4520.h: 5439: struct {
[; ;pic18f4520.h: 5440: unsigned :1;
[; ;pic18f4520.h: 5441: unsigned WM1 :1;
[; ;pic18f4520.h: 5442: };
[; ;pic18f4520.h: 5443: } PR2bits_t;
[; ;pic18f4520.h: 5444: extern volatile PR2bits_t PR2bits __at(0xFCB);
[; ;pic18f4520.h: 5472: typedef union {
[; ;pic18f4520.h: 5473: struct {
[; ;pic18f4520.h: 5474: unsigned :7;
[; ;pic18f4520.h: 5475: unsigned EBDIS :1;
[; ;pic18f4520.h: 5476: };
[; ;pic18f4520.h: 5477: struct {
[; ;pic18f4520.h: 5478: unsigned :4;
[; ;pic18f4520.h: 5479: unsigned WAIT0 :1;
[; ;pic18f4520.h: 5480: };
[; ;pic18f4520.h: 5481: struct {
[; ;pic18f4520.h: 5482: unsigned :5;
[; ;pic18f4520.h: 5483: unsigned WAIT1 :1;
[; ;pic18f4520.h: 5484: };
[; ;pic18f4520.h: 5485: struct {
[; ;pic18f4520.h: 5486: unsigned WM0 :1;
[; ;pic18f4520.h: 5487: };
[; ;pic18f4520.h: 5488: struct {
[; ;pic18f4520.h: 5489: unsigned :1;
[; ;pic18f4520.h: 5490: unsigned WM1 :1;
[; ;pic18f4520.h: 5491: };
[; ;pic18f4520.h: 5492: } MEMCONbits_t;
[; ;pic18f4520.h: 5493: extern volatile MEMCONbits_t MEMCONbits __at(0xFCB);
[; ;pic18f4520.h: 5523: extern volatile unsigned char TMR2 __at(0xFCC);
"5525
[; ;pic18f4520.h: 5525: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4520.h: 5530: extern volatile unsigned char T1CON __at(0xFCD);
"5532
[; ;pic18f4520.h: 5532: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4520.h: 5535: typedef union {
[; ;pic18f4520.h: 5536: struct {
[; ;pic18f4520.h: 5537: unsigned :2;
[; ;pic18f4520.h: 5538: unsigned NOT_T1SYNC :1;
[; ;pic18f4520.h: 5539: };
[; ;pic18f4520.h: 5540: struct {
[; ;pic18f4520.h: 5541: unsigned TMR1ON :1;
[; ;pic18f4520.h: 5542: unsigned TMR1CS :1;
[; ;pic18f4520.h: 5543: unsigned nT1SYNC :1;
[; ;pic18f4520.h: 5544: unsigned T1OSCEN :1;
[; ;pic18f4520.h: 5545: unsigned T1CKPS :2;
[; ;pic18f4520.h: 5546: unsigned T1RUN :1;
[; ;pic18f4520.h: 5547: unsigned RD16 :1;
[; ;pic18f4520.h: 5548: };
[; ;pic18f4520.h: 5549: struct {
[; ;pic18f4520.h: 5550: unsigned :2;
[; ;pic18f4520.h: 5551: unsigned T1SYNC :1;
[; ;pic18f4520.h: 5552: unsigned :1;
[; ;pic18f4520.h: 5553: unsigned T1CKPS0 :1;
[; ;pic18f4520.h: 5554: unsigned T1CKPS1 :1;
[; ;pic18f4520.h: 5555: };
[; ;pic18f4520.h: 5556: struct {
[; ;pic18f4520.h: 5557: unsigned :3;
[; ;pic18f4520.h: 5558: unsigned SOSCEN :1;
[; ;pic18f4520.h: 5559: unsigned :3;
[; ;pic18f4520.h: 5560: unsigned T1RD16 :1;
[; ;pic18f4520.h: 5561: };
[; ;pic18f4520.h: 5562: } T1CONbits_t;
[; ;pic18f4520.h: 5563: extern volatile T1CONbits_t T1CONbits __at(0xFCD);
[; ;pic18f4520.h: 5633: extern volatile unsigned short TMR1 __at(0xFCE);
"5635
[; ;pic18f4520.h: 5635: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4520.h: 5640: extern volatile unsigned char TMR1L __at(0xFCE);
"5642
[; ;pic18f4520.h: 5642: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4520.h: 5647: extern volatile unsigned char TMR1H __at(0xFCF);
"5649
[; ;pic18f4520.h: 5649: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4520.h: 5654: extern volatile unsigned char RCON __at(0xFD0);
"5656
[; ;pic18f4520.h: 5656: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4520.h: 5659: typedef union {
[; ;pic18f4520.h: 5660: struct {
[; ;pic18f4520.h: 5661: unsigned NOT_BOR :1;
[; ;pic18f4520.h: 5662: };
[; ;pic18f4520.h: 5663: struct {
[; ;pic18f4520.h: 5664: unsigned :1;
[; ;pic18f4520.h: 5665: unsigned NOT_POR :1;
[; ;pic18f4520.h: 5666: };
[; ;pic18f4520.h: 5667: struct {
[; ;pic18f4520.h: 5668: unsigned :2;
[; ;pic18f4520.h: 5669: unsigned NOT_PD :1;
[; ;pic18f4520.h: 5670: };
[; ;pic18f4520.h: 5671: struct {
[; ;pic18f4520.h: 5672: unsigned :3;
[; ;pic18f4520.h: 5673: unsigned NOT_TO :1;
[; ;pic18f4520.h: 5674: };
[; ;pic18f4520.h: 5675: struct {
[; ;pic18f4520.h: 5676: unsigned :4;
[; ;pic18f4520.h: 5677: unsigned NOT_RI :1;
[; ;pic18f4520.h: 5678: };
[; ;pic18f4520.h: 5679: struct {
[; ;pic18f4520.h: 5680: unsigned nBOR :1;
[; ;pic18f4520.h: 5681: unsigned nPOR :1;
[; ;pic18f4520.h: 5682: unsigned nPD :1;
[; ;pic18f4520.h: 5683: unsigned nTO :1;
[; ;pic18f4520.h: 5684: unsigned nRI :1;
[; ;pic18f4520.h: 5685: unsigned :1;
[; ;pic18f4520.h: 5686: unsigned SBOREN :1;
[; ;pic18f4520.h: 5687: unsigned IPEN :1;
[; ;pic18f4520.h: 5688: };
[; ;pic18f4520.h: 5689: struct {
[; ;pic18f4520.h: 5690: unsigned BOR :1;
[; ;pic18f4520.h: 5691: unsigned POR :1;
[; ;pic18f4520.h: 5692: unsigned PD :1;
[; ;pic18f4520.h: 5693: unsigned TO :1;
[; ;pic18f4520.h: 5694: unsigned RI :1;
[; ;pic18f4520.h: 5695: };
[; ;pic18f4520.h: 5696: } RCONbits_t;
[; ;pic18f4520.h: 5697: extern volatile RCONbits_t RCONbits __at(0xFD0);
[; ;pic18f4520.h: 5787: extern volatile unsigned char WDTCON __at(0xFD1);
"5789
[; ;pic18f4520.h: 5789: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4520.h: 5792: typedef union {
[; ;pic18f4520.h: 5793: struct {
[; ;pic18f4520.h: 5794: unsigned SWDTEN :1;
[; ;pic18f4520.h: 5795: };
[; ;pic18f4520.h: 5796: struct {
[; ;pic18f4520.h: 5797: unsigned SWDTE :1;
[; ;pic18f4520.h: 5798: };
[; ;pic18f4520.h: 5799: } WDTCONbits_t;
[; ;pic18f4520.h: 5800: extern volatile WDTCONbits_t WDTCONbits __at(0xFD1);
[; ;pic18f4520.h: 5815: extern volatile unsigned char HLVDCON __at(0xFD2);
"5817
[; ;pic18f4520.h: 5817: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4520.h: 5820: extern volatile unsigned char LVDCON __at(0xFD2);
"5822
[; ;pic18f4520.h: 5822: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4520.h: 5825: typedef union {
[; ;pic18f4520.h: 5826: struct {
[; ;pic18f4520.h: 5827: unsigned HLVDL :4;
[; ;pic18f4520.h: 5828: unsigned HLVDEN :1;
[; ;pic18f4520.h: 5829: unsigned IVRST :1;
[; ;pic18f4520.h: 5830: unsigned :1;
[; ;pic18f4520.h: 5831: unsigned VDIRMAG :1;
[; ;pic18f4520.h: 5832: };
[; ;pic18f4520.h: 5833: struct {
[; ;pic18f4520.h: 5834: unsigned HLVDL0 :1;
[; ;pic18f4520.h: 5835: unsigned HLVDL1 :1;
[; ;pic18f4520.h: 5836: unsigned HLVDL2 :1;
[; ;pic18f4520.h: 5837: unsigned HLVDL3 :1;
[; ;pic18f4520.h: 5838: };
[; ;pic18f4520.h: 5839: struct {
[; ;pic18f4520.h: 5840: unsigned LVDL0 :1;
[; ;pic18f4520.h: 5841: unsigned LVDL1 :1;
[; ;pic18f4520.h: 5842: unsigned LVDL2 :1;
[; ;pic18f4520.h: 5843: unsigned LVDL3 :1;
[; ;pic18f4520.h: 5844: unsigned LVDEN :1;
[; ;pic18f4520.h: 5845: unsigned IRVST :1;
[; ;pic18f4520.h: 5846: };
[; ;pic18f4520.h: 5847: struct {
[; ;pic18f4520.h: 5848: unsigned LVV0 :1;
[; ;pic18f4520.h: 5849: unsigned LVV1 :1;
[; ;pic18f4520.h: 5850: unsigned LVV2 :1;
[; ;pic18f4520.h: 5851: unsigned LVV3 :1;
[; ;pic18f4520.h: 5852: unsigned :1;
[; ;pic18f4520.h: 5853: unsigned BGST :1;
[; ;pic18f4520.h: 5854: };
[; ;pic18f4520.h: 5855: } HLVDCONbits_t;
[; ;pic18f4520.h: 5856: extern volatile HLVDCONbits_t HLVDCONbits __at(0xFD2);
[; ;pic18f4520.h: 5954: typedef union {
[; ;pic18f4520.h: 5955: struct {
[; ;pic18f4520.h: 5956: unsigned HLVDL :4;
[; ;pic18f4520.h: 5957: unsigned HLVDEN :1;
[; ;pic18f4520.h: 5958: unsigned IVRST :1;
[; ;pic18f4520.h: 5959: unsigned :1;
[; ;pic18f4520.h: 5960: unsigned VDIRMAG :1;
[; ;pic18f4520.h: 5961: };
[; ;pic18f4520.h: 5962: struct {
[; ;pic18f4520.h: 5963: unsigned HLVDL0 :1;
[; ;pic18f4520.h: 5964: unsigned HLVDL1 :1;
[; ;pic18f4520.h: 5965: unsigned HLVDL2 :1;
[; ;pic18f4520.h: 5966: unsigned HLVDL3 :1;
[; ;pic18f4520.h: 5967: };
[; ;pic18f4520.h: 5968: struct {
[; ;pic18f4520.h: 5969: unsigned LVDL0 :1;
[; ;pic18f4520.h: 5970: unsigned LVDL1 :1;
[; ;pic18f4520.h: 5971: unsigned LVDL2 :1;
[; ;pic18f4520.h: 5972: unsigned LVDL3 :1;
[; ;pic18f4520.h: 5973: unsigned LVDEN :1;
[; ;pic18f4520.h: 5974: unsigned IRVST :1;
[; ;pic18f4520.h: 5975: };
[; ;pic18f4520.h: 5976: struct {
[; ;pic18f4520.h: 5977: unsigned LVV0 :1;
[; ;pic18f4520.h: 5978: unsigned LVV1 :1;
[; ;pic18f4520.h: 5979: unsigned LVV2 :1;
[; ;pic18f4520.h: 5980: unsigned LVV3 :1;
[; ;pic18f4520.h: 5981: unsigned :1;
[; ;pic18f4520.h: 5982: unsigned BGST :1;
[; ;pic18f4520.h: 5983: };
[; ;pic18f4520.h: 5984: } LVDCONbits_t;
[; ;pic18f4520.h: 5985: extern volatile LVDCONbits_t LVDCONbits __at(0xFD2);
[; ;pic18f4520.h: 6085: extern volatile unsigned char OSCCON __at(0xFD3);
"6087
[; ;pic18f4520.h: 6087: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4520.h: 6090: typedef union {
[; ;pic18f4520.h: 6091: struct {
[; ;pic18f4520.h: 6092: unsigned SCS :2;
[; ;pic18f4520.h: 6093: unsigned IOFS :1;
[; ;pic18f4520.h: 6094: unsigned OSTS :1;
[; ;pic18f4520.h: 6095: unsigned IRCF :3;
[; ;pic18f4520.h: 6096: unsigned IDLEN :1;
[; ;pic18f4520.h: 6097: };
[; ;pic18f4520.h: 6098: struct {
[; ;pic18f4520.h: 6099: unsigned SCS0 :1;
[; ;pic18f4520.h: 6100: unsigned SCS1 :1;
[; ;pic18f4520.h: 6101: unsigned FLTS :1;
[; ;pic18f4520.h: 6102: unsigned :1;
[; ;pic18f4520.h: 6103: unsigned IRCF0 :1;
[; ;pic18f4520.h: 6104: unsigned IRCF1 :1;
[; ;pic18f4520.h: 6105: unsigned IRCF2 :1;
[; ;pic18f4520.h: 6106: };
[; ;pic18f4520.h: 6107: } OSCCONbits_t;
[; ;pic18f4520.h: 6108: extern volatile OSCCONbits_t OSCCONbits __at(0xFD3);
[; ;pic18f4520.h: 6168: extern volatile unsigned char T0CON __at(0xFD5);
"6170
[; ;pic18f4520.h: 6170: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4520.h: 6173: typedef union {
[; ;pic18f4520.h: 6174: struct {
[; ;pic18f4520.h: 6175: unsigned T0PS :3;
[; ;pic18f4520.h: 6176: unsigned PSA :1;
[; ;pic18f4520.h: 6177: unsigned T0SE :1;
[; ;pic18f4520.h: 6178: unsigned T0CS :1;
[; ;pic18f4520.h: 6179: unsigned T08BIT :1;
[; ;pic18f4520.h: 6180: unsigned TMR0ON :1;
[; ;pic18f4520.h: 6181: };
[; ;pic18f4520.h: 6182: struct {
[; ;pic18f4520.h: 6183: unsigned T0PS0 :1;
[; ;pic18f4520.h: 6184: unsigned T0PS1 :1;
[; ;pic18f4520.h: 6185: unsigned T0PS2 :1;
[; ;pic18f4520.h: 6186: unsigned T0PS3 :1;
[; ;pic18f4520.h: 6187: unsigned :2;
[; ;pic18f4520.h: 6188: unsigned T016BIT :1;
[; ;pic18f4520.h: 6189: };
[; ;pic18f4520.h: 6190: } T0CONbits_t;
[; ;pic18f4520.h: 6191: extern volatile T0CONbits_t T0CONbits __at(0xFD5);
[; ;pic18f4520.h: 6251: extern volatile unsigned short TMR0 __at(0xFD6);
"6253
[; ;pic18f4520.h: 6253: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4520.h: 6258: extern volatile unsigned char TMR0L __at(0xFD6);
"6260
[; ;pic18f4520.h: 6260: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4520.h: 6265: extern volatile unsigned char TMR0H __at(0xFD7);
"6267
[; ;pic18f4520.h: 6267: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4520.h: 6272: extern volatile unsigned char STATUS __at(0xFD8);
"6274
[; ;pic18f4520.h: 6274: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4520.h: 6277: typedef union {
[; ;pic18f4520.h: 6278: struct {
[; ;pic18f4520.h: 6279: unsigned C :1;
[; ;pic18f4520.h: 6280: unsigned DC :1;
[; ;pic18f4520.h: 6281: unsigned Z :1;
[; ;pic18f4520.h: 6282: unsigned OV :1;
[; ;pic18f4520.h: 6283: unsigned N :1;
[; ;pic18f4520.h: 6284: };
[; ;pic18f4520.h: 6285: struct {
[; ;pic18f4520.h: 6286: unsigned CARRY :1;
[; ;pic18f4520.h: 6287: unsigned :1;
[; ;pic18f4520.h: 6288: unsigned ZERO :1;
[; ;pic18f4520.h: 6289: unsigned OVERFLOW :1;
[; ;pic18f4520.h: 6290: unsigned NEGATIVE :1;
[; ;pic18f4520.h: 6291: };
[; ;pic18f4520.h: 6292: } STATUSbits_t;
[; ;pic18f4520.h: 6293: extern volatile STATUSbits_t STATUSbits __at(0xFD8);
[; ;pic18f4520.h: 6343: extern volatile unsigned short FSR2 __at(0xFD9);
"6345
[; ;pic18f4520.h: 6345: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4520.h: 6350: extern volatile unsigned char FSR2L __at(0xFD9);
"6352
[; ;pic18f4520.h: 6352: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4520.h: 6357: extern volatile unsigned char FSR2H __at(0xFDA);
"6359
[; ;pic18f4520.h: 6359: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4520.h: 6364: extern volatile unsigned char PLUSW2 __at(0xFDB);
"6366
[; ;pic18f4520.h: 6366: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4520.h: 6371: extern volatile unsigned char PREINC2 __at(0xFDC);
"6373
[; ;pic18f4520.h: 6373: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4520.h: 6378: extern volatile unsigned char POSTDEC2 __at(0xFDD);
"6380
[; ;pic18f4520.h: 6380: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4520.h: 6385: extern volatile unsigned char POSTINC2 __at(0xFDE);
"6387
[; ;pic18f4520.h: 6387: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4520.h: 6392: extern volatile unsigned char INDF2 __at(0xFDF);
"6394
[; ;pic18f4520.h: 6394: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4520.h: 6399: extern volatile unsigned char BSR __at(0xFE0);
"6401
[; ;pic18f4520.h: 6401: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4520.h: 6406: extern volatile unsigned short FSR1 __at(0xFE1);
"6408
[; ;pic18f4520.h: 6408: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4520.h: 6413: extern volatile unsigned char FSR1L __at(0xFE1);
"6415
[; ;pic18f4520.h: 6415: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4520.h: 6420: extern volatile unsigned char FSR1H __at(0xFE2);
"6422
[; ;pic18f4520.h: 6422: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4520.h: 6427: extern volatile unsigned char PLUSW1 __at(0xFE3);
"6429
[; ;pic18f4520.h: 6429: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4520.h: 6434: extern volatile unsigned char PREINC1 __at(0xFE4);
"6436
[; ;pic18f4520.h: 6436: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4520.h: 6441: extern volatile unsigned char POSTDEC1 __at(0xFE5);
"6443
[; ;pic18f4520.h: 6443: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4520.h: 6448: extern volatile unsigned char POSTINC1 __at(0xFE6);
"6450
[; ;pic18f4520.h: 6450: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4520.h: 6455: extern volatile unsigned char INDF1 __at(0xFE7);
"6457
[; ;pic18f4520.h: 6457: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4520.h: 6462: extern volatile unsigned char WREG __at(0xFE8);
"6464
[; ;pic18f4520.h: 6464: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4520.h: 6474: extern volatile unsigned short FSR0 __at(0xFE9);
"6476
[; ;pic18f4520.h: 6476: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4520.h: 6481: extern volatile unsigned char FSR0L __at(0xFE9);
"6483
[; ;pic18f4520.h: 6483: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4520.h: 6488: extern volatile unsigned char FSR0H __at(0xFEA);
"6490
[; ;pic18f4520.h: 6490: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4520.h: 6495: extern volatile unsigned char PLUSW0 __at(0xFEB);
"6497
[; ;pic18f4520.h: 6497: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4520.h: 6502: extern volatile unsigned char PREINC0 __at(0xFEC);
"6504
[; ;pic18f4520.h: 6504: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4520.h: 6509: extern volatile unsigned char POSTDEC0 __at(0xFED);
"6511
[; ;pic18f4520.h: 6511: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4520.h: 6516: extern volatile unsigned char POSTINC0 __at(0xFEE);
"6518
[; ;pic18f4520.h: 6518: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4520.h: 6523: extern volatile unsigned char INDF0 __at(0xFEF);
"6525
[; ;pic18f4520.h: 6525: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4520.h: 6530: extern volatile unsigned char INTCON3 __at(0xFF0);
"6532
[; ;pic18f4520.h: 6532: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4520.h: 6535: typedef union {
[; ;pic18f4520.h: 6536: struct {
[; ;pic18f4520.h: 6537: unsigned INT1IF :1;
[; ;pic18f4520.h: 6538: unsigned INT2IF :1;
[; ;pic18f4520.h: 6539: unsigned :1;
[; ;pic18f4520.h: 6540: unsigned INT1IE :1;
[; ;pic18f4520.h: 6541: unsigned INT2IE :1;
[; ;pic18f4520.h: 6542: unsigned :1;
[; ;pic18f4520.h: 6543: unsigned INT1IP :1;
[; ;pic18f4520.h: 6544: unsigned INT2IP :1;
[; ;pic18f4520.h: 6545: };
[; ;pic18f4520.h: 6546: struct {
[; ;pic18f4520.h: 6547: unsigned INT1F :1;
[; ;pic18f4520.h: 6548: unsigned INT2F :1;
[; ;pic18f4520.h: 6549: unsigned :1;
[; ;pic18f4520.h: 6550: unsigned INT1E :1;
[; ;pic18f4520.h: 6551: unsigned INT2E :1;
[; ;pic18f4520.h: 6552: unsigned :1;
[; ;pic18f4520.h: 6553: unsigned INT1P :1;
[; ;pic18f4520.h: 6554: unsigned INT2P :1;
[; ;pic18f4520.h: 6555: };
[; ;pic18f4520.h: 6556: } INTCON3bits_t;
[; ;pic18f4520.h: 6557: extern volatile INTCON3bits_t INTCON3bits __at(0xFF0);
[; ;pic18f4520.h: 6622: extern volatile unsigned char INTCON2 __at(0xFF1);
"6624
[; ;pic18f4520.h: 6624: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4520.h: 6627: typedef union {
[; ;pic18f4520.h: 6628: struct {
[; ;pic18f4520.h: 6629: unsigned :7;
[; ;pic18f4520.h: 6630: unsigned NOT_RBPU :1;
[; ;pic18f4520.h: 6631: };
[; ;pic18f4520.h: 6632: struct {
[; ;pic18f4520.h: 6633: unsigned RBIP :1;
[; ;pic18f4520.h: 6634: unsigned :1;
[; ;pic18f4520.h: 6635: unsigned TMR0IP :1;
[; ;pic18f4520.h: 6636: unsigned :1;
[; ;pic18f4520.h: 6637: unsigned INTEDG2 :1;
[; ;pic18f4520.h: 6638: unsigned INTEDG1 :1;
[; ;pic18f4520.h: 6639: unsigned INTEDG0 :1;
[; ;pic18f4520.h: 6640: unsigned nRBPU :1;
[; ;pic18f4520.h: 6641: };
[; ;pic18f4520.h: 6642: struct {
[; ;pic18f4520.h: 6643: unsigned :7;
[; ;pic18f4520.h: 6644: unsigned RBPU :1;
[; ;pic18f4520.h: 6645: };
[; ;pic18f4520.h: 6646: } INTCON2bits_t;
[; ;pic18f4520.h: 6647: extern volatile INTCON2bits_t INTCON2bits __at(0xFF1);
[; ;pic18f4520.h: 6692: extern volatile unsigned char INTCON __at(0xFF2);
"6694
[; ;pic18f4520.h: 6694: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4520.h: 6697: typedef union {
[; ;pic18f4520.h: 6698: struct {
[; ;pic18f4520.h: 6699: unsigned RBIF :1;
[; ;pic18f4520.h: 6700: unsigned INT0IF :1;
[; ;pic18f4520.h: 6701: unsigned TMR0IF :1;
[; ;pic18f4520.h: 6702: unsigned RBIE :1;
[; ;pic18f4520.h: 6703: unsigned INT0IE :1;
[; ;pic18f4520.h: 6704: unsigned TMR0IE :1;
[; ;pic18f4520.h: 6705: unsigned PEIE_GIEL :1;
[; ;pic18f4520.h: 6706: unsigned GIE_GIEH :1;
[; ;pic18f4520.h: 6707: };
[; ;pic18f4520.h: 6708: struct {
[; ;pic18f4520.h: 6709: unsigned :1;
[; ;pic18f4520.h: 6710: unsigned INT0F :1;
[; ;pic18f4520.h: 6711: unsigned T0IF :1;
[; ;pic18f4520.h: 6712: unsigned :1;
[; ;pic18f4520.h: 6713: unsigned INT0E :1;
[; ;pic18f4520.h: 6714: unsigned T0IE :1;
[; ;pic18f4520.h: 6715: unsigned PEIE :1;
[; ;pic18f4520.h: 6716: unsigned GIE :1;
[; ;pic18f4520.h: 6717: };
[; ;pic18f4520.h: 6718: struct {
[; ;pic18f4520.h: 6719: unsigned :6;
[; ;pic18f4520.h: 6720: unsigned GIEL :1;
[; ;pic18f4520.h: 6721: unsigned GIEH :1;
[; ;pic18f4520.h: 6722: };
[; ;pic18f4520.h: 6723: } INTCONbits_t;
[; ;pic18f4520.h: 6724: extern volatile INTCONbits_t INTCONbits __at(0xFF2);
[; ;pic18f4520.h: 6809: extern volatile unsigned short PROD __at(0xFF3);
"6811
[; ;pic18f4520.h: 6811: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4520.h: 6816: extern volatile unsigned char PRODL __at(0xFF3);
"6818
[; ;pic18f4520.h: 6818: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4520.h: 6823: extern volatile unsigned char PRODH __at(0xFF4);
"6825
[; ;pic18f4520.h: 6825: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4520.h: 6830: extern volatile unsigned char TABLAT __at(0xFF5);
"6832
[; ;pic18f4520.h: 6832: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4520.h: 6838: extern volatile __uint24 TBLPTR __at(0xFF6);
"6841
[; ;pic18f4520.h: 6841: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4520.h: 6846: extern volatile unsigned char TBLPTRL __at(0xFF6);
"6848
[; ;pic18f4520.h: 6848: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4520.h: 6853: extern volatile unsigned char TBLPTRH __at(0xFF7);
"6855
[; ;pic18f4520.h: 6855: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4520.h: 6860: extern volatile unsigned char TBLPTRU __at(0xFF8);
"6862
[; ;pic18f4520.h: 6862: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4520.h: 6868: extern volatile __uint24 PCLAT __at(0xFF9);
"6871
[; ;pic18f4520.h: 6871: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4520.h: 6875: extern volatile __uint24 PC __at(0xFF9);
"6878
[; ;pic18f4520.h: 6878: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4520.h: 6883: extern volatile unsigned char PCL __at(0xFF9);
"6885
[; ;pic18f4520.h: 6885: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4520.h: 6890: extern volatile unsigned char PCLATH __at(0xFFA);
"6892
[; ;pic18f4520.h: 6892: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4520.h: 6897: extern volatile unsigned char PCLATU __at(0xFFB);
"6899
[; ;pic18f4520.h: 6899: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4520.h: 6904: extern volatile unsigned char STKPTR __at(0xFFC);
"6906
[; ;pic18f4520.h: 6906: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4520.h: 6909: typedef union {
[; ;pic18f4520.h: 6910: struct {
[; ;pic18f4520.h: 6911: unsigned STKPTR :5;
[; ;pic18f4520.h: 6912: unsigned :1;
[; ;pic18f4520.h: 6913: unsigned STKUNF :1;
[; ;pic18f4520.h: 6914: unsigned STKFUL :1;
[; ;pic18f4520.h: 6915: };
[; ;pic18f4520.h: 6916: struct {
[; ;pic18f4520.h: 6917: unsigned SP0 :1;
[; ;pic18f4520.h: 6918: unsigned SP1 :1;
[; ;pic18f4520.h: 6919: unsigned SP2 :1;
[; ;pic18f4520.h: 6920: unsigned SP3 :1;
[; ;pic18f4520.h: 6921: unsigned SP4 :1;
[; ;pic18f4520.h: 6922: unsigned :2;
[; ;pic18f4520.h: 6923: unsigned STKOVF :1;
[; ;pic18f4520.h: 6924: };
[; ;pic18f4520.h: 6925: } STKPTRbits_t;
[; ;pic18f4520.h: 6926: extern volatile STKPTRbits_t STKPTRbits __at(0xFFC);
[; ;pic18f4520.h: 6977: extern volatile __uint24 TOS __at(0xFFD);
"6980
[; ;pic18f4520.h: 6980: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4520.h: 6985: extern volatile unsigned char TOSL __at(0xFFD);
"6987
[; ;pic18f4520.h: 6987: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4520.h: 6992: extern volatile unsigned char TOSH __at(0xFFE);
"6994
[; ;pic18f4520.h: 6994: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4520.h: 6999: extern volatile unsigned char TOSU __at(0xFFF);
"7001
[; ;pic18f4520.h: 7001: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4520.h: 7012: extern volatile __bit ABDEN __at(0x7DC0);
[; ;pic18f4520.h: 7015: extern volatile __bit ABDOVF __at(0x7DC7);
[; ;pic18f4520.h: 7018: extern volatile __bit ACKDT __at(0x7E2D);
[; ;pic18f4520.h: 7021: extern volatile __bit ACKEN __at(0x7E2C);
[; ;pic18f4520.h: 7024: extern volatile __bit ACKSTAT __at(0x7E2E);
[; ;pic18f4520.h: 7027: extern volatile __bit ACQT0 __at(0x7E03);
[; ;pic18f4520.h: 7030: extern volatile __bit ACQT1 __at(0x7E04);
[; ;pic18f4520.h: 7033: extern volatile __bit ACQT2 __at(0x7E05);
[; ;pic18f4520.h: 7036: extern volatile __bit ADCS0 __at(0x7E00);
[; ;pic18f4520.h: 7039: extern volatile __bit ADCS1 __at(0x7E01);
[; ;pic18f4520.h: 7042: extern volatile __bit ADCS2 __at(0x7E02);
[; ;pic18f4520.h: 7045: extern volatile __bit ADDEN __at(0x7D5B);
[; ;pic18f4520.h: 7048: extern volatile __bit ADEN __at(0x7D5B);
[; ;pic18f4520.h: 7051: extern volatile __bit ADFM __at(0x7E07);
[; ;pic18f4520.h: 7054: extern volatile __bit ADIE __at(0x7CEE);
[; ;pic18f4520.h: 7057: extern volatile __bit ADIF __at(0x7CF6);
[; ;pic18f4520.h: 7060: extern volatile __bit ADIP __at(0x7CFE);
[; ;pic18f4520.h: 7063: extern volatile __bit ADMSK1 __at(0x7E29);
[; ;pic18f4520.h: 7066: extern volatile __bit ADMSK2 __at(0x7E2A);
[; ;pic18f4520.h: 7069: extern volatile __bit ADMSK3 __at(0x7E2B);
[; ;pic18f4520.h: 7072: extern volatile __bit ADMSK4 __at(0x7E2C);
[; ;pic18f4520.h: 7075: extern volatile __bit ADMSK5 __at(0x7E2D);
[; ;pic18f4520.h: 7078: extern volatile __bit ADON __at(0x7E10);
[; ;pic18f4520.h: 7081: extern volatile __bit AN0 __at(0x7C00);
[; ;pic18f4520.h: 7084: extern volatile __bit AN1 __at(0x7C01);
[; ;pic18f4520.h: 7087: extern volatile __bit AN10 __at(0x7C09);
[; ;pic18f4520.h: 7090: extern volatile __bit AN11 __at(0x7C0C);
[; ;pic18f4520.h: 7093: extern volatile __bit AN12 __at(0x7C08);
[; ;pic18f4520.h: 7096: extern volatile __bit AN2 __at(0x7C02);
[; ;pic18f4520.h: 7099: extern volatile __bit AN3 __at(0x7C03);
[; ;pic18f4520.h: 7102: extern volatile __bit AN4 __at(0x7C05);
[; ;pic18f4520.h: 7105: extern volatile __bit AN5 __at(0x7C20);
[; ;pic18f4520.h: 7108: extern volatile __bit AN6 __at(0x7C21);
[; ;pic18f4520.h: 7111: extern volatile __bit AN7 __at(0x7C22);
[; ;pic18f4520.h: 7114: extern volatile __bit AN8 __at(0x7C0A);
[; ;pic18f4520.h: 7117: extern volatile __bit AN9 __at(0x7C0B);
[; ;pic18f4520.h: 7120: extern volatile __bit BCLIE __at(0x7D03);
[; ;pic18f4520.h: 7123: extern volatile __bit BCLIF __at(0x7D0B);
[; ;pic18f4520.h: 7126: extern volatile __bit BCLIP __at(0x7D13);
[; ;pic18f4520.h: 7129: extern volatile __bit BF __at(0x7E38);
[; ;pic18f4520.h: 7132: extern volatile __bit BGST __at(0x7E95);
[; ;pic18f4520.h: 7135: extern volatile __bit BOR __at(0x7E80);
[; ;pic18f4520.h: 7138: extern volatile __bit BRG16 __at(0x7DC3);
[; ;pic18f4520.h: 7141: extern volatile __bit BRGH __at(0x7D62);
[; ;pic18f4520.h: 7144: extern volatile __bit BRGH1 __at(0x7D62);
[; ;pic18f4520.h: 7147: extern volatile __bit C1INV __at(0x7DA4);
[; ;pic18f4520.h: 7150: extern volatile __bit __attribute__((__deprecated__)) C1OUT __at(0x7DA6);
[; ;pic18f4520.h: 7153: extern volatile __bit C2INV __at(0x7DA5);
[; ;pic18f4520.h: 7156: extern volatile __bit __attribute__((__deprecated__)) C2OUT __at(0x7DA7);
[; ;pic18f4520.h: 7159: extern volatile __bit CARRY __at(0x7EC0);
[; ;pic18f4520.h: 7162: extern volatile __bit CCP1 __at(0x7C12);
[; ;pic18f4520.h: 7165: extern volatile __bit CCP10 __at(0x7C22);
[; ;pic18f4520.h: 7168: extern volatile __bit CCP1IE __at(0x7CEA);
[; ;pic18f4520.h: 7171: extern volatile __bit CCP1IF __at(0x7CF2);
[; ;pic18f4520.h: 7174: extern volatile __bit CCP1IP __at(0x7CFA);
[; ;pic18f4520.h: 7177: extern volatile __bit CCP1M0 __at(0x7DE8);
[; ;pic18f4520.h: 7180: extern volatile __bit CCP1M1 __at(0x7DE9);
[; ;pic18f4520.h: 7183: extern volatile __bit CCP1M2 __at(0x7DEA);
[; ;pic18f4520.h: 7186: extern volatile __bit CCP1M3 __at(0x7DEB);
[; ;pic18f4520.h: 7189: extern volatile __bit CCP1X __at(0x7DED);
[; ;pic18f4520.h: 7192: extern volatile __bit CCP1Y __at(0x7DEC);
[; ;pic18f4520.h: 7195: extern volatile __bit CCP2IE __at(0x7D00);
[; ;pic18f4520.h: 7198: extern volatile __bit CCP2IF __at(0x7D08);
[; ;pic18f4520.h: 7201: extern volatile __bit CCP2IP __at(0x7D10);
[; ;pic18f4520.h: 7204: extern volatile __bit CCP2M0 __at(0x7DD0);
[; ;pic18f4520.h: 7207: extern volatile __bit CCP2M1 __at(0x7DD1);
[; ;pic18f4520.h: 7210: extern volatile __bit CCP2M2 __at(0x7DD2);
[; ;pic18f4520.h: 7213: extern volatile __bit CCP2M3 __at(0x7DD3);
[; ;pic18f4520.h: 7216: extern volatile __bit CCP2X __at(0x7DD5);
[; ;pic18f4520.h: 7219: extern volatile __bit CCP2Y __at(0x7DD4);
[; ;pic18f4520.h: 7222: extern volatile __bit CCP2_PA2 __at(0x7C0B);
[; ;pic18f4520.h: 7225: extern volatile __bit CCP9E __at(0x7C23);
[; ;pic18f4520.h: 7228: extern volatile __bit CFGS __at(0x7D36);
[; ;pic18f4520.h: 7231: extern volatile __bit CHS0 __at(0x7E12);
[; ;pic18f4520.h: 7234: extern volatile __bit CHS1 __at(0x7E13);
[; ;pic18f4520.h: 7237: extern volatile __bit CHS2 __at(0x7E14);
[; ;pic18f4520.h: 7240: extern volatile __bit CHS3 __at(0x7E15);
[; ;pic18f4520.h: 7243: extern volatile __bit CHSN3 __at(0x7E0B);
[; ;pic18f4520.h: 7246: extern volatile __bit CIS __at(0x7DA3);
[; ;pic18f4520.h: 7249: extern volatile __bit CK __at(0x7C16);
[; ;pic18f4520.h: 7252: extern volatile __bit CKE __at(0x7E3E);
[; ;pic18f4520.h: 7255: extern volatile __bit CKP __at(0x7E34);
[; ;pic18f4520.h: 7258: extern volatile __bit CLKI __at(0x7C07);
[; ;pic18f4520.h: 7261: extern volatile __bit CLKO __at(0x7C06);
[; ;pic18f4520.h: 7264: extern volatile __bit CM0 __at(0x7DA0);
[; ;pic18f4520.h: 7267: extern volatile __bit CM1 __at(0x7DA1);
[; ;pic18f4520.h: 7270: extern volatile __bit CM2 __at(0x7DA2);
[; ;pic18f4520.h: 7273: extern volatile __bit CMEN0 __at(0x7DA0);
[; ;pic18f4520.h: 7276: extern volatile __bit CMEN1 __at(0x7DA1);
[; ;pic18f4520.h: 7279: extern volatile __bit CMEN2 __at(0x7DA2);
[; ;pic18f4520.h: 7282: extern volatile __bit CMIE __at(0x7D06);
[; ;pic18f4520.h: 7285: extern volatile __bit CMIF __at(0x7D0E);
[; ;pic18f4520.h: 7288: extern volatile __bit CMIP __at(0x7D16);
[; ;pic18f4520.h: 7291: extern volatile __bit CREN __at(0x7D5C);
[; ;pic18f4520.h: 7294: extern volatile __bit CS __at(0x7C22);
[; ;pic18f4520.h: 7297: extern volatile __bit CSRC __at(0x7D67);
[; ;pic18f4520.h: 7300: extern volatile __bit CSRC1 __at(0x7D67);
[; ;pic18f4520.h: 7303: extern volatile __bit CVR0 __at(0x7DA8);
[; ;pic18f4520.h: 7306: extern volatile __bit CVR1 __at(0x7DA9);
[; ;pic18f4520.h: 7309: extern volatile __bit CVR2 __at(0x7DAA);
[; ;pic18f4520.h: 7312: extern volatile __bit CVR3 __at(0x7DAB);
[; ;pic18f4520.h: 7315: extern volatile __bit CVREF __at(0x7C02);
[; ;pic18f4520.h: 7318: extern volatile __bit CVREN __at(0x7DAF);
[; ;pic18f4520.h: 7321: extern volatile __bit CVROE __at(0x7DAE);
[; ;pic18f4520.h: 7324: extern volatile __bit CVROEN __at(0x7DAE);
[; ;pic18f4520.h: 7327: extern volatile __bit CVRR __at(0x7DAD);
[; ;pic18f4520.h: 7330: extern volatile __bit CVRSS __at(0x7DAC);
[; ;pic18f4520.h: 7333: extern volatile __bit DA __at(0x7E3D);
[; ;pic18f4520.h: 7336: extern volatile __bit DC __at(0x7EC1);
[; ;pic18f4520.h: 7339: extern volatile __bit DC1B0 __at(0x7DEC);
[; ;pic18f4520.h: 7342: extern volatile __bit DC1B1 __at(0x7DED);
[; ;pic18f4520.h: 7345: extern volatile __bit DC2B0 __at(0x7DD4);
[; ;pic18f4520.h: 7348: extern volatile __bit DC2B1 __at(0x7DD5);
[; ;pic18f4520.h: 7351: extern volatile __bit DONE __at(0x7E11);
[; ;pic18f4520.h: 7354: extern volatile __bit DT __at(0x7C17);
[; ;pic18f4520.h: 7357: extern volatile __bit D_A __at(0x7E3D);
[; ;pic18f4520.h: 7360: extern volatile __bit D_NOT_A __at(0x7E3D);
[; ;pic18f4520.h: 7363: extern volatile __bit D_nA __at(0x7E3D);
[; ;pic18f4520.h: 7366: extern volatile __bit EBDIS __at(0x7E5F);
[; ;pic18f4520.h: 7369: extern volatile __bit ECCPAS0 __at(0x7DB4);
[; ;pic18f4520.h: 7372: extern volatile __bit ECCPAS1 __at(0x7DB5);
[; ;pic18f4520.h: 7375: extern volatile __bit ECCPAS2 __at(0x7DB6);
[; ;pic18f4520.h: 7378: extern volatile __bit ECCPASE __at(0x7DB7);
[; ;pic18f4520.h: 7381: extern volatile __bit EEFS __at(0x7D36);
[; ;pic18f4520.h: 7384: extern volatile __bit EEIE __at(0x7D04);
[; ;pic18f4520.h: 7387: extern volatile __bit EEIF __at(0x7D0C);
[; ;pic18f4520.h: 7390: extern volatile __bit EEIP __at(0x7D14);
[; ;pic18f4520.h: 7393: extern volatile __bit EEPGD __at(0x7D37);
[; ;pic18f4520.h: 7396: extern volatile __bit FERR __at(0x7D5A);
[; ;pic18f4520.h: 7399: extern volatile __bit FLT0 __at(0x7C08);
[; ;pic18f4520.h: 7402: extern volatile __bit FLTS __at(0x7E9A);
[; ;pic18f4520.h: 7405: extern volatile __bit FREE __at(0x7D34);
[; ;pic18f4520.h: 7408: extern volatile __bit GCEN __at(0x7E2F);
[; ;pic18f4520.h: 7411: extern volatile __bit GIE __at(0x7F97);
[; ;pic18f4520.h: 7414: extern volatile __bit GIEH __at(0x7F97);
[; ;pic18f4520.h: 7417: extern volatile __bit GIEL __at(0x7F96);
[; ;pic18f4520.h: 7420: extern volatile __bit GIE_GIEH __at(0x7F97);
[; ;pic18f4520.h: 7423: extern volatile __bit GO __at(0x7E11);
[; ;pic18f4520.h: 7426: extern volatile __bit GODONE __at(0x7E11);
[; ;pic18f4520.h: 7429: extern volatile __bit GO_DONE __at(0x7E11);
[; ;pic18f4520.h: 7432: extern volatile __bit GO_NOT_DONE __at(0x7E11);
[; ;pic18f4520.h: 7435: extern volatile __bit GO_nDONE __at(0x7E11);
[; ;pic18f4520.h: 7438: extern volatile __bit HLVDEN __at(0x7E94);
[; ;pic18f4520.h: 7441: extern volatile __bit HLVDIE __at(0x7D02);
[; ;pic18f4520.h: 7444: extern volatile __bit HLVDIF __at(0x7D0A);
[; ;pic18f4520.h: 7447: extern volatile __bit HLVDIN __at(0x7C05);
[; ;pic18f4520.h: 7450: extern volatile __bit HLVDIP __at(0x7D12);
[; ;pic18f4520.h: 7453: extern volatile __bit HLVDL0 __at(0x7E90);
[; ;pic18f4520.h: 7456: extern volatile __bit HLVDL1 __at(0x7E91);
[; ;pic18f4520.h: 7459: extern volatile __bit HLVDL2 __at(0x7E92);
[; ;pic18f4520.h: 7462: extern volatile __bit HLVDL3 __at(0x7E93);
[; ;pic18f4520.h: 7465: extern volatile __bit IBF __at(0x7CB7);
[; ;pic18f4520.h: 7468: extern volatile __bit IBOV __at(0x7CB5);
[; ;pic18f4520.h: 7471: extern volatile __bit IDLEN __at(0x7E9F);
[; ;pic18f4520.h: 7474: extern volatile __bit INT0 __at(0x7C08);
[; ;pic18f4520.h: 7477: extern volatile __bit INT0E __at(0x7F94);
[; ;pic18f4520.h: 7480: extern volatile __bit INT0F __at(0x7F91);
[; ;pic18f4520.h: 7483: extern volatile __bit INT0IE __at(0x7F94);
[; ;pic18f4520.h: 7486: extern volatile __bit INT0IF __at(0x7F91);
[; ;pic18f4520.h: 7489: extern volatile __bit INT1 __at(0x7C09);
[; ;pic18f4520.h: 7492: extern volatile __bit INT1E __at(0x7F83);
[; ;pic18f4520.h: 7495: extern volatile __bit INT1F __at(0x7F80);
[; ;pic18f4520.h: 7498: extern volatile __bit INT1IE __at(0x7F83);
[; ;pic18f4520.h: 7501: extern volatile __bit INT1IF __at(0x7F80);
[; ;pic18f4520.h: 7504: extern volatile __bit INT1IP __at(0x7F86);
[; ;pic18f4520.h: 7507: extern volatile __bit INT1P __at(0x7F86);
[; ;pic18f4520.h: 7510: extern volatile __bit INT2 __at(0x7C0A);
[; ;pic18f4520.h: 7513: extern volatile __bit INT2E __at(0x7F84);
[; ;pic18f4520.h: 7516: extern volatile __bit INT2F __at(0x7F81);
[; ;pic18f4520.h: 7519: extern volatile __bit INT2IE __at(0x7F84);
[; ;pic18f4520.h: 7522: extern volatile __bit INT2IF __at(0x7F81);
[; ;pic18f4520.h: 7525: extern volatile __bit INT2IP __at(0x7F87);
[; ;pic18f4520.h: 7528: extern volatile __bit INT2P __at(0x7F87);
[; ;pic18f4520.h: 7531: extern volatile __bit INTEDG0 __at(0x7F8E);
[; ;pic18f4520.h: 7534: extern volatile __bit INTEDG1 __at(0x7F8D);
[; ;pic18f4520.h: 7537: extern volatile __bit INTEDG2 __at(0x7F8C);
[; ;pic18f4520.h: 7540: extern volatile __bit INTSRC __at(0x7CDF);
[; ;pic18f4520.h: 7543: extern volatile __bit IOFS __at(0x7E9A);
[; ;pic18f4520.h: 7546: extern volatile __bit IPEN __at(0x7E87);
[; ;pic18f4520.h: 7549: extern volatile __bit IRCF0 __at(0x7E9C);
[; ;pic18f4520.h: 7552: extern volatile __bit IRCF1 __at(0x7E9D);
[; ;pic18f4520.h: 7555: extern volatile __bit IRCF2 __at(0x7E9E);
[; ;pic18f4520.h: 7558: extern volatile __bit IRVST __at(0x7E95);
[; ;pic18f4520.h: 7561: extern volatile __bit IVRST __at(0x7E95);
[; ;pic18f4520.h: 7564: extern volatile __bit KBI0 __at(0x7C0C);
[; ;pic18f4520.h: 7567: extern volatile __bit KBI1 __at(0x7C0D);
[; ;pic18f4520.h: 7570: extern volatile __bit KBI2 __at(0x7C0E);
[; ;pic18f4520.h: 7573: extern volatile __bit KBI3 __at(0x7C0F);
[; ;pic18f4520.h: 7576: extern volatile __bit LA0 __at(0x7C48);
[; ;pic18f4520.h: 7579: extern volatile __bit LA1 __at(0x7C49);
[; ;pic18f4520.h: 7582: extern volatile __bit LA2 __at(0x7C4A);
[; ;pic18f4520.h: 7585: extern volatile __bit LA3 __at(0x7C4B);
[; ;pic18f4520.h: 7588: extern volatile __bit LA4 __at(0x7C4C);
[; ;pic18f4520.h: 7591: extern volatile __bit LA5 __at(0x7C4D);
[; ;pic18f4520.h: 7594: extern volatile __bit LA6 __at(0x7C4E);
[; ;pic18f4520.h: 7597: extern volatile __bit LA7 __at(0x7C4F);
[; ;pic18f4520.h: 7600: extern volatile __bit LATA0 __at(0x7C48);
[; ;pic18f4520.h: 7603: extern volatile __bit LATA1 __at(0x7C49);
[; ;pic18f4520.h: 7606: extern volatile __bit LATA2 __at(0x7C4A);
[; ;pic18f4520.h: 7609: extern volatile __bit LATA3 __at(0x7C4B);
[; ;pic18f4520.h: 7612: extern volatile __bit LATA4 __at(0x7C4C);
[; ;pic18f4520.h: 7615: extern volatile __bit LATA5 __at(0x7C4D);
[; ;pic18f4520.h: 7618: extern volatile __bit LATA6 __at(0x7C4E);
[; ;pic18f4520.h: 7621: extern volatile __bit LATA7 __at(0x7C4F);
[; ;pic18f4520.h: 7624: extern volatile __bit LATB0 __at(0x7C50);
[; ;pic18f4520.h: 7627: extern volatile __bit LATB1 __at(0x7C51);
[; ;pic18f4520.h: 7630: extern volatile __bit LATB2 __at(0x7C52);
[; ;pic18f4520.h: 7633: extern volatile __bit LATB3 __at(0x7C53);
[; ;pic18f4520.h: 7636: extern volatile __bit LATB4 __at(0x7C54);
[; ;pic18f4520.h: 7639: extern volatile __bit LATB5 __at(0x7C55);
[; ;pic18f4520.h: 7642: extern volatile __bit LATB6 __at(0x7C56);
[; ;pic18f4520.h: 7645: extern volatile __bit LATB7 __at(0x7C57);
[; ;pic18f4520.h: 7648: extern volatile __bit LATC0 __at(0x7C58);
[; ;pic18f4520.h: 7651: extern volatile __bit LATC1 __at(0x7C59);
[; ;pic18f4520.h: 7654: extern volatile __bit LATC2 __at(0x7C5A);
[; ;pic18f4520.h: 7657: extern volatile __bit LATC3 __at(0x7C5B);
[; ;pic18f4520.h: 7660: extern volatile __bit LATC4 __at(0x7C5C);
[; ;pic18f4520.h: 7663: extern volatile __bit LATC5 __at(0x7C5D);
[; ;pic18f4520.h: 7666: extern volatile __bit LATC6 __at(0x7C5E);
[; ;pic18f4520.h: 7669: extern volatile __bit LATC7 __at(0x7C5F);
[; ;pic18f4520.h: 7672: extern volatile __bit LATD0 __at(0x7C60);
[; ;pic18f4520.h: 7675: extern volatile __bit LATD1 __at(0x7C61);
[; ;pic18f4520.h: 7678: extern volatile __bit LATD2 __at(0x7C62);
[; ;pic18f4520.h: 7681: extern volatile __bit LATD3 __at(0x7C63);
[; ;pic18f4520.h: 7684: extern volatile __bit LATD4 __at(0x7C64);
[; ;pic18f4520.h: 7687: extern volatile __bit LATD5 __at(0x7C65);
[; ;pic18f4520.h: 7690: extern volatile __bit LATD6 __at(0x7C66);
[; ;pic18f4520.h: 7693: extern volatile __bit LATD7 __at(0x7C67);
[; ;pic18f4520.h: 7696: extern volatile __bit LATE0 __at(0x7C68);
[; ;pic18f4520.h: 7699: extern volatile __bit LATE1 __at(0x7C69);
[; ;pic18f4520.h: 7702: extern volatile __bit LATE2 __at(0x7C6A);
[; ;pic18f4520.h: 7705: extern volatile __bit LB0 __at(0x7C50);
[; ;pic18f4520.h: 7708: extern volatile __bit LB1 __at(0x7C51);
[; ;pic18f4520.h: 7711: extern volatile __bit LB2 __at(0x7C52);
[; ;pic18f4520.h: 7714: extern volatile __bit LB3 __at(0x7C53);
[; ;pic18f4520.h: 7717: extern volatile __bit LB4 __at(0x7C54);
[; ;pic18f4520.h: 7720: extern volatile __bit LB5 __at(0x7C55);
[; ;pic18f4520.h: 7723: extern volatile __bit LB6 __at(0x7C56);
[; ;pic18f4520.h: 7726: extern volatile __bit LB7 __at(0x7C57);
[; ;pic18f4520.h: 7729: extern volatile __bit LC0 __at(0x7C58);
[; ;pic18f4520.h: 7732: extern volatile __bit LC1 __at(0x7C59);
[; ;pic18f4520.h: 7735: extern volatile __bit LC2 __at(0x7C5A);
[; ;pic18f4520.h: 7738: extern volatile __bit LC3 __at(0x7C5B);
[; ;pic18f4520.h: 7741: extern volatile __bit LC4 __at(0x7C5C);
[; ;pic18f4520.h: 7744: extern volatile __bit LC5 __at(0x7C5D);
[; ;pic18f4520.h: 7747: extern volatile __bit LC6 __at(0x7C5E);
[; ;pic18f4520.h: 7750: extern volatile __bit LC7 __at(0x7C5F);
[; ;pic18f4520.h: 7753: extern volatile __bit LD0 __at(0x7C60);
[; ;pic18f4520.h: 7756: extern volatile __bit LD1 __at(0x7C61);
[; ;pic18f4520.h: 7759: extern volatile __bit LD2 __at(0x7C62);
[; ;pic18f4520.h: 7762: extern volatile __bit LD3 __at(0x7C63);
[; ;pic18f4520.h: 7765: extern volatile __bit LD4 __at(0x7C64);
[; ;pic18f4520.h: 7768: extern volatile __bit LD5 __at(0x7C65);
[; ;pic18f4520.h: 7771: extern volatile __bit LD6 __at(0x7C66);
[; ;pic18f4520.h: 7774: extern volatile __bit LD7 __at(0x7C67);
[; ;pic18f4520.h: 7777: extern volatile __bit LE0 __at(0x7C68);
[; ;pic18f4520.h: 7780: extern volatile __bit LE1 __at(0x7C69);
[; ;pic18f4520.h: 7783: extern volatile __bit LE2 __at(0x7C6A);
[; ;pic18f4520.h: 7786: extern volatile __bit LVDEN __at(0x7E94);
[; ;pic18f4520.h: 7789: extern volatile __bit LVDIE __at(0x7D02);
[; ;pic18f4520.h: 7792: extern volatile __bit LVDIF __at(0x7D0A);
[; ;pic18f4520.h: 7795: extern volatile __bit LVDIN __at(0x7C05);
[; ;pic18f4520.h: 7798: extern volatile __bit LVDIP __at(0x7D12);
[; ;pic18f4520.h: 7801: extern volatile __bit LVDL0 __at(0x7E90);
[; ;pic18f4520.h: 7804: extern volatile __bit LVDL1 __at(0x7E91);
[; ;pic18f4520.h: 7807: extern volatile __bit LVDL2 __at(0x7E92);
[; ;pic18f4520.h: 7810: extern volatile __bit LVDL3 __at(0x7E93);
[; ;pic18f4520.h: 7813: extern volatile __bit LVV0 __at(0x7E90);
[; ;pic18f4520.h: 7816: extern volatile __bit LVV1 __at(0x7E91);
[; ;pic18f4520.h: 7819: extern volatile __bit LVV2 __at(0x7E92);
[; ;pic18f4520.h: 7822: extern volatile __bit LVV3 __at(0x7E93);
[; ;pic18f4520.h: 7825: extern volatile __bit MCLR __at(0x7C23);
[; ;pic18f4520.h: 7828: extern volatile __bit NEGATIVE __at(0x7EC4);
[; ;pic18f4520.h: 7831: extern volatile __bit NOT_A __at(0x7E3D);
[; ;pic18f4520.h: 7834: extern volatile __bit NOT_ADDRESS __at(0x7E3D);
[; ;pic18f4520.h: 7837: extern volatile __bit NOT_BOR __at(0x7E80);
[; ;pic18f4520.h: 7840: extern volatile __bit NOT_CS __at(0x7C22);
[; ;pic18f4520.h: 7843: extern volatile __bit NOT_DONE __at(0x7E11);
[; ;pic18f4520.h: 7846: extern volatile __bit NOT_MCLR __at(0x7C23);
[; ;pic18f4520.h: 7849: extern volatile __bit NOT_PD __at(0x7E82);
[; ;pic18f4520.h: 7852: extern volatile __bit NOT_POR __at(0x7E81);
[; ;pic18f4520.h: 7855: extern volatile __bit NOT_RBPU __at(0x7F8F);
[; ;pic18f4520.h: 7858: extern volatile __bit NOT_RD __at(0x7C20);
[; ;pic18f4520.h: 7861: extern volatile __bit NOT_RI __at(0x7E84);
[; ;pic18f4520.h: 7864: extern volatile __bit NOT_SS __at(0x7C05);
[; ;pic18f4520.h: 7867: extern volatile __bit NOT_T1SYNC __at(0x7E6A);
[; ;pic18f4520.h: 7870: extern volatile __bit NOT_T3SYNC __at(0x7D8A);
[; ;pic18f4520.h: 7873: extern volatile __bit NOT_TO __at(0x7E83);
[; ;pic18f4520.h: 7876: extern volatile __bit NOT_W __at(0x7E3A);
[; ;pic18f4520.h: 7879: extern volatile __bit NOT_WR __at(0x7C21);
[; ;pic18f4520.h: 7882: extern volatile __bit NOT_WRITE __at(0x7E3A);
[; ;pic18f4520.h: 7885: extern volatile __bit OBF __at(0x7CB6);
[; ;pic18f4520.h: 7888: extern volatile __bit OERR __at(0x7D59);
[; ;pic18f4520.h: 7891: extern volatile __bit OSC1 __at(0x7C07);
[; ;pic18f4520.h: 7894: extern volatile __bit OSC2 __at(0x7C06);
[; ;pic18f4520.h: 7897: extern volatile __bit OSCFIE __at(0x7D07);
[; ;pic18f4520.h: 7900: extern volatile __bit OSCFIF __at(0x7D0F);
[; ;pic18f4520.h: 7903: extern volatile __bit OSCFIP __at(0x7D17);
[; ;pic18f4520.h: 7906: extern volatile __bit OSTS __at(0x7E9B);
[; ;pic18f4520.h: 7909: extern volatile __bit OV __at(0x7EC3);
[; ;pic18f4520.h: 7912: extern volatile __bit OVERFLOW __at(0x7EC3);
[; ;pic18f4520.h: 7915: extern volatile __bit P1A __at(0x7C12);
[; ;pic18f4520.h: 7918: extern volatile __bit P1B __at(0x7C1D);
[; ;pic18f4520.h: 7921: extern volatile __bit P1C __at(0x7C1E);
[; ;pic18f4520.h: 7924: extern volatile __bit P1D __at(0x7C1F);
[; ;pic18f4520.h: 7927: extern volatile __bit P1M0 __at(0x7DEE);
[; ;pic18f4520.h: 7930: extern volatile __bit P1M1 __at(0x7DEF);
[; ;pic18f4520.h: 7933: extern volatile __bit PA1 __at(0x7C12);
[; ;pic18f4520.h: 7936: extern volatile __bit PA2 __at(0x7C11);
[; ;pic18f4520.h: 7939: extern volatile __bit PB2 __at(0x7C22);
[; ;pic18f4520.h: 7942: extern volatile __bit PC2 __at(0x7C21);
[; ;pic18f4520.h: 7945: extern volatile __bit PC3E __at(0x7C23);
[; ;pic18f4520.h: 7948: extern volatile __bit PCFG0 __at(0x7E08);
[; ;pic18f4520.h: 7951: extern volatile __bit PCFG1 __at(0x7E09);
[; ;pic18f4520.h: 7954: extern volatile __bit PCFG2 __at(0x7E0A);
[; ;pic18f4520.h: 7957: extern volatile __bit PCFG3 __at(0x7E0B);
[; ;pic18f4520.h: 7960: extern volatile __bit PD __at(0x7E82);
[; ;pic18f4520.h: 7963: extern volatile __bit PD2 __at(0x7C20);
[; ;pic18f4520.h: 7966: extern volatile __bit PDC0 __at(0x7DB8);
[; ;pic18f4520.h: 7969: extern volatile __bit PDC1 __at(0x7DB9);
[; ;pic18f4520.h: 7972: extern volatile __bit PDC2 __at(0x7DBA);
[; ;pic18f4520.h: 7975: extern volatile __bit PDC3 __at(0x7DBB);
[; ;pic18f4520.h: 7978: extern volatile __bit PDC4 __at(0x7DBC);
[; ;pic18f4520.h: 7981: extern volatile __bit PDC5 __at(0x7DBD);
[; ;pic18f4520.h: 7984: extern volatile __bit PDC6 __at(0x7DBE);
[; ;pic18f4520.h: 7987: extern volatile __bit PEIE __at(0x7F96);
[; ;pic18f4520.h: 7990: extern volatile __bit PEIE_GIEL __at(0x7F96);
[; ;pic18f4520.h: 7993: extern volatile __bit PEN __at(0x7E2A);
[; ;pic18f4520.h: 7996: extern volatile __bit PGC __at(0x7C0E);
[; ;pic18f4520.h: 7999: extern volatile __bit PGD __at(0x7C0F);
[; ;pic18f4520.h: 8002: extern volatile __bit PGM __at(0x7C0D);
[; ;pic18f4520.h: 8005: extern volatile __bit PLLEN __at(0x7CDE);
[; ;pic18f4520.h: 8008: extern volatile __bit POR __at(0x7E81);
[; ;pic18f4520.h: 8011: extern volatile __bit PRSEN __at(0x7DBF);
[; ;pic18f4520.h: 8014: extern volatile __bit PSA __at(0x7EAB);
[; ;pic18f4520.h: 8017: extern volatile __bit PSP0 __at(0x7C18);
[; ;pic18f4520.h: 8020: extern volatile __bit PSP1 __at(0x7C19);
[; ;pic18f4520.h: 8023: extern volatile __bit PSP2 __at(0x7C1A);
[; ;pic18f4520.h: 8026: extern volatile __bit PSP3 __at(0x7C1B);
[; ;pic18f4520.h: 8029: extern volatile __bit PSP4 __at(0x7C1C);
[; ;pic18f4520.h: 8032: extern volatile __bit PSP5 __at(0x7C1D);
[; ;pic18f4520.h: 8035: extern volatile __bit PSP6 __at(0x7C1E);
[; ;pic18f4520.h: 8038: extern volatile __bit PSP7 __at(0x7C1F);
[; ;pic18f4520.h: 8041: extern volatile __bit PSPIE __at(0x7CEF);
[; ;pic18f4520.h: 8044: extern volatile __bit PSPIF __at(0x7CF7);
[; ;pic18f4520.h: 8047: extern volatile __bit PSPIP __at(0x7CFF);
[; ;pic18f4520.h: 8050: extern volatile __bit PSPMODE __at(0x7CB4);
[; ;pic18f4520.h: 8053: extern volatile __bit PSSAC0 __at(0x7DB2);
[; ;pic18f4520.h: 8056: extern volatile __bit PSSAC1 __at(0x7DB3);
[; ;pic18f4520.h: 8059: extern volatile __bit PSSBD0 __at(0x7DB0);
[; ;pic18f4520.h: 8062: extern volatile __bit PSSBD1 __at(0x7DB1);
[; ;pic18f4520.h: 8065: extern volatile __bit __attribute__((__deprecated__)) RA0 __at(0x7C00);
[; ;pic18f4520.h: 8068: extern volatile __bit __attribute__((__deprecated__)) RA1 __at(0x7C01);
[; ;pic18f4520.h: 8071: extern volatile __bit __attribute__((__deprecated__)) RA2 __at(0x7C02);
[; ;pic18f4520.h: 8074: extern volatile __bit __attribute__((__deprecated__)) RA3 __at(0x7C03);
[; ;pic18f4520.h: 8077: extern volatile __bit __attribute__((__deprecated__)) RA4 __at(0x7C04);
[; ;pic18f4520.h: 8080: extern volatile __bit __attribute__((__deprecated__)) RA5 __at(0x7C05);
[; ;pic18f4520.h: 8083: extern volatile __bit __attribute__((__deprecated__)) RA6 __at(0x7C06);
[; ;pic18f4520.h: 8086: extern volatile __bit __attribute__((__deprecated__)) RA7 __at(0x7C07);
[; ;pic18f4520.h: 8089: extern volatile __bit __attribute__((__deprecated__)) RB0 __at(0x7C08);
[; ;pic18f4520.h: 8092: extern volatile __bit __attribute__((__deprecated__)) RB1 __at(0x7C09);
[; ;pic18f4520.h: 8095: extern volatile __bit __attribute__((__deprecated__)) RB2 __at(0x7C0A);
[; ;pic18f4520.h: 8098: extern volatile __bit __attribute__((__deprecated__)) RB3 __at(0x7C0B);
[; ;pic18f4520.h: 8101: extern volatile __bit __attribute__((__deprecated__)) RB4 __at(0x7C0C);
[; ;pic18f4520.h: 8104: extern volatile __bit __attribute__((__deprecated__)) RB5 __at(0x7C0D);
[; ;pic18f4520.h: 8107: extern volatile __bit __attribute__((__deprecated__)) RB6 __at(0x7C0E);
[; ;pic18f4520.h: 8110: extern volatile __bit __attribute__((__deprecated__)) RB7 __at(0x7C0F);
[; ;pic18f4520.h: 8113: extern volatile __bit RBIE __at(0x7F93);
[; ;pic18f4520.h: 8116: extern volatile __bit RBIF __at(0x7F90);
[; ;pic18f4520.h: 8119: extern volatile __bit RBIP __at(0x7F88);
[; ;pic18f4520.h: 8122: extern volatile __bit RBPU __at(0x7F8F);
[; ;pic18f4520.h: 8125: extern volatile __bit __attribute__((__deprecated__)) RC0 __at(0x7C10);
[; ;pic18f4520.h: 8128: extern volatile __bit __attribute__((__deprecated__)) RC1 __at(0x7C11);
[; ;pic18f4520.h: 8131: extern volatile __bit RC1IE __at(0x7CED);
[; ;pic18f4520.h: 8134: extern volatile __bit RC1IF __at(0x7CF5);
[; ;pic18f4520.h: 8137: extern volatile __bit RC1IP __at(0x7CFD);
[; ;pic18f4520.h: 8140: extern volatile __bit __attribute__((__deprecated__)) RC2 __at(0x7C12);
[; ;pic18f4520.h: 8143: extern volatile __bit __attribute__((__deprecated__)) RC3 __at(0x7C13);
[; ;pic18f4520.h: 8146: extern volatile __bit __attribute__((__deprecated__)) RC4 __at(0x7C14);
[; ;pic18f4520.h: 8149: extern volatile __bit __attribute__((__deprecated__)) RC5 __at(0x7C15);
[; ;pic18f4520.h: 8152: extern volatile __bit __attribute__((__deprecated__)) RC6 __at(0x7C16);
[; ;pic18f4520.h: 8155: extern volatile __bit __attribute__((__deprecated__)) RC7 __at(0x7C17);
[; ;pic18f4520.h: 8158: extern volatile __bit RC8_9 __at(0x7D5E);
[; ;pic18f4520.h: 8161: extern volatile __bit RC9 __at(0x7D5E);
[; ;pic18f4520.h: 8164: extern volatile __bit RCD8 __at(0x7D58);
[; ;pic18f4520.h: 8167: extern volatile __bit RCEN __at(0x7E2B);
[; ;pic18f4520.h: 8170: extern volatile __bit RCIDL __at(0x7DC6);
[; ;pic18f4520.h: 8173: extern volatile __bit RCIE __at(0x7CED);
[; ;pic18f4520.h: 8176: extern volatile __bit RCIF __at(0x7CF5);
[; ;pic18f4520.h: 8179: extern volatile __bit RCIP __at(0x7CFD);
[; ;pic18f4520.h: 8182: extern volatile __bit RCMT __at(0x7DC6);
[; ;pic18f4520.h: 8185: extern volatile __bit __attribute__((__deprecated__)) RD __at(0x7D30);
[; ;pic18f4520.h: 8188: extern volatile __bit __attribute__((__deprecated__)) RD0 __at(0x7C18);
[; ;pic18f4520.h: 8191: extern volatile __bit __attribute__((__deprecated__)) RD1 __at(0x7C19);
[; ;pic18f4520.h: 8194: extern volatile __bit RD163 __at(0x7D8F);
[; ;pic18f4520.h: 8197: extern volatile __bit __attribute__((__deprecated__)) RD2 __at(0x7C1A);
[; ;pic18f4520.h: 8200: extern volatile __bit __attribute__((__deprecated__)) RD3 __at(0x7C1B);
[; ;pic18f4520.h: 8203: extern volatile __bit __attribute__((__deprecated__)) RD4 __at(0x7C1C);
[; ;pic18f4520.h: 8206: extern volatile __bit __attribute__((__deprecated__)) RD5 __at(0x7C1D);
[; ;pic18f4520.h: 8209: extern volatile __bit __attribute__((__deprecated__)) RD6 __at(0x7C1E);
[; ;pic18f4520.h: 8212: extern volatile __bit __attribute__((__deprecated__)) RD7 __at(0x7C1F);
[; ;pic18f4520.h: 8215: extern volatile __bit RDE __at(0x7C20);
[; ;pic18f4520.h: 8218: extern volatile __bit __attribute__((__deprecated__)) RE0 __at(0x7C20);
[; ;pic18f4520.h: 8221: extern volatile __bit __attribute__((__deprecated__)) RE1 __at(0x7C21);
[; ;pic18f4520.h: 8224: extern volatile __bit __attribute__((__deprecated__)) RE2 __at(0x7C22);
[; ;pic18f4520.h: 8227: extern volatile __bit __attribute__((__deprecated__)) RE3 __at(0x7C23);
[; ;pic18f4520.h: 8230: extern volatile __bit RI __at(0x7E84);
[; ;pic18f4520.h: 8233: extern volatile __bit RJPU __at(0x7C07);
[; ;pic18f4520.h: 8236: extern volatile __bit RSEN __at(0x7E29);
[; ;pic18f4520.h: 8239: extern volatile __bit RW __at(0x7E3A);
[; ;pic18f4520.h: 8242: extern volatile __bit RX __at(0x7C17);
[; ;pic18f4520.h: 8245: extern volatile __bit RX9 __at(0x7D5E);
[; ;pic18f4520.h: 8248: extern volatile __bit RX9D __at(0x7D58);
[; ;pic18f4520.h: 8251: extern volatile __bit RXCKP __at(0x7DC5);
[; ;pic18f4520.h: 8254: extern volatile __bit RXDTP __at(0x7DC5);
[; ;pic18f4520.h: 8257: extern volatile __bit R_NOT_W __at(0x7E3A);
[; ;pic18f4520.h: 8260: extern volatile __bit R_W __at(0x7E3A);
[; ;pic18f4520.h: 8263: extern volatile __bit R_nW __at(0x7E3A);
[; ;pic18f4520.h: 8266: extern volatile __bit SBOREN __at(0x7E86);
[; ;pic18f4520.h: 8269: extern volatile __bit SCK __at(0x7C13);
[; ;pic18f4520.h: 8272: extern volatile __bit SCKP __at(0x7DC4);
[; ;pic18f4520.h: 8275: extern volatile __bit SCL __at(0x7C13);
[; ;pic18f4520.h: 8278: extern volatile __bit SCS0 __at(0x7E98);
[; ;pic18f4520.h: 8281: extern volatile __bit SCS1 __at(0x7E99);
[; ;pic18f4520.h: 8284: extern volatile __bit SDA __at(0x7C14);
[; ;pic18f4520.h: 8287: extern volatile __bit SDI __at(0x7C14);
[; ;pic18f4520.h: 8290: extern volatile __bit SDO __at(0x7C15);
[; ;pic18f4520.h: 8293: extern volatile __bit SEN __at(0x7E28);
[; ;pic18f4520.h: 8296: extern volatile __bit SENDB __at(0x7D63);
[; ;pic18f4520.h: 8299: extern volatile __bit SENDB1 __at(0x7D63);
[; ;pic18f4520.h: 8302: extern volatile __bit SMP __at(0x7E3F);
[; ;pic18f4520.h: 8305: extern volatile __bit SOSCEN __at(0x7E6B);
[; ;pic18f4520.h: 8308: extern volatile __bit SOSCEN3 __at(0x7D8B);
[; ;pic18f4520.h: 8311: extern volatile __bit SP0 __at(0x7FE0);
[; ;pic18f4520.h: 8314: extern volatile __bit SP1 __at(0x7FE1);
[; ;pic18f4520.h: 8317: extern volatile __bit SP2 __at(0x7FE2);
[; ;pic18f4520.h: 8320: extern volatile __bit SP3 __at(0x7FE3);
[; ;pic18f4520.h: 8323: extern volatile __bit SP4 __at(0x7FE4);
[; ;pic18f4520.h: 8326: extern volatile __bit SPEN __at(0x7D5F);
[; ;pic18f4520.h: 8329: extern volatile __bit SREN __at(0x7D5D);
[; ;pic18f4520.h: 8332: extern volatile __bit SRENA __at(0x7D5D);
[; ;pic18f4520.h: 8335: extern volatile __bit SS __at(0x7C05);
[; ;pic18f4520.h: 8338: extern volatile __bit SS2 __at(0x7C1F);
[; ;pic18f4520.h: 8341: extern volatile __bit SSPEN __at(0x7E35);
[; ;pic18f4520.h: 8344: extern volatile __bit SSPIE __at(0x7CEB);
[; ;pic18f4520.h: 8347: extern volatile __bit SSPIF __at(0x7CF3);
[; ;pic18f4520.h: 8350: extern volatile __bit SSPIP __at(0x7CFB);
[; ;pic18f4520.h: 8353: extern volatile __bit SSPM0 __at(0x7E30);
[; ;pic18f4520.h: 8356: extern volatile __bit SSPM1 __at(0x7E31);
[; ;pic18f4520.h: 8359: extern volatile __bit SSPM2 __at(0x7E32);
[; ;pic18f4520.h: 8362: extern volatile __bit SSPM3 __at(0x7E33);
[; ;pic18f4520.h: 8365: extern volatile __bit SSPOV __at(0x7E36);
[; ;pic18f4520.h: 8368: extern volatile __bit START __at(0x7E3B);
[; ;pic18f4520.h: 8371: extern volatile __bit STKFUL __at(0x7FE7);
[; ;pic18f4520.h: 8374: extern volatile __bit STKOVF __at(0x7FE7);
[; ;pic18f4520.h: 8377: extern volatile __bit STKUNF __at(0x7FE6);
[; ;pic18f4520.h: 8380: extern volatile __bit STOP __at(0x7E3C);
[; ;pic18f4520.h: 8383: extern volatile __bit SWDTE __at(0x7E88);
[; ;pic18f4520.h: 8386: extern volatile __bit SWDTEN __at(0x7E88);
[; ;pic18f4520.h: 8389: extern volatile __bit SYNC __at(0x7D64);
[; ;pic18f4520.h: 8392: extern volatile __bit SYNC1 __at(0x7D64);
[; ;pic18f4520.h: 8395: extern volatile __bit T016BIT __at(0x7EAE);
[; ;pic18f4520.h: 8398: extern volatile __bit T08BIT __at(0x7EAE);
[; ;pic18f4520.h: 8401: extern volatile __bit T0CKI __at(0x7C04);
[; ;pic18f4520.h: 8404: extern volatile __bit T0CS __at(0x7EAD);
[; ;pic18f4520.h: 8407: extern volatile __bit T0IE __at(0x7F95);
[; ;pic18f4520.h: 8410: extern volatile __bit T0IF __at(0x7F92);
[; ;pic18f4520.h: 8413: extern volatile __bit T0PS0 __at(0x7EA8);
[; ;pic18f4520.h: 8416: extern volatile __bit T0PS1 __at(0x7EA9);
[; ;pic18f4520.h: 8419: extern volatile __bit T0PS2 __at(0x7EAA);
[; ;pic18f4520.h: 8422: extern volatile __bit T0PS3 __at(0x7EAB);
[; ;pic18f4520.h: 8425: extern volatile __bit T0SE __at(0x7EAC);
[; ;pic18f4520.h: 8428: extern volatile __bit T13CKI __at(0x7C10);
[; ;pic18f4520.h: 8431: extern volatile __bit T1CKI __at(0x7C10);
[; ;pic18f4520.h: 8434: extern volatile __bit T1CKPS0 __at(0x7E6C);
[; ;pic18f4520.h: 8437: extern volatile __bit T1CKPS1 __at(0x7E6D);
[; ;pic18f4520.h: 8440: extern volatile __bit T1OSCEN __at(0x7E6B);
[; ;pic18f4520.h: 8443: extern volatile __bit T1OSI __at(0x7C11);
[; ;pic18f4520.h: 8446: extern volatile __bit T1OSO __at(0x7C10);
[; ;pic18f4520.h: 8449: extern volatile __bit T1RD16 __at(0x7E6F);
[; ;pic18f4520.h: 8452: extern volatile __bit T1RUN __at(0x7E6E);
[; ;pic18f4520.h: 8455: extern volatile __bit T1SYNC __at(0x7E6A);
[; ;pic18f4520.h: 8458: extern volatile __bit T2CKPS0 __at(0x7E50);
[; ;pic18f4520.h: 8461: extern volatile __bit T2CKPS1 __at(0x7E51);
[; ;pic18f4520.h: 8464: extern volatile __bit T2OUTPS0 __at(0x7E53);
[; ;pic18f4520.h: 8467: extern volatile __bit T2OUTPS1 __at(0x7E54);
[; ;pic18f4520.h: 8470: extern volatile __bit T2OUTPS2 __at(0x7E55);
[; ;pic18f4520.h: 8473: extern volatile __bit T2OUTPS3 __at(0x7E56);
[; ;pic18f4520.h: 8476: extern volatile __bit T3CCP1 __at(0x7D8B);
[; ;pic18f4520.h: 8479: extern volatile __bit T3CCP2 __at(0x7D8E);
[; ;pic18f4520.h: 8482: extern volatile __bit T3CKPS0 __at(0x7D8C);
[; ;pic18f4520.h: 8485: extern volatile __bit T3CKPS1 __at(0x7D8D);
[; ;pic18f4520.h: 8488: extern volatile __bit T3RD16 __at(0x7D8F);
[; ;pic18f4520.h: 8491: extern volatile __bit T3SYNC __at(0x7D8A);
[; ;pic18f4520.h: 8494: extern volatile __bit TMR0IE __at(0x7F95);
[; ;pic18f4520.h: 8497: extern volatile __bit TMR0IF __at(0x7F92);
[; ;pic18f4520.h: 8500: extern volatile __bit TMR0IP __at(0x7F8A);
[; ;pic18f4520.h: 8503: extern volatile __bit TMR0ON __at(0x7EAF);
[; ;pic18f4520.h: 8506: extern volatile __bit TMR1CS __at(0x7E69);
[; ;pic18f4520.h: 8509: extern volatile __bit TMR1IE __at(0x7CE8);
[; ;pic18f4520.h: 8512: extern volatile __bit TMR1IF __at(0x7CF0);
[; ;pic18f4520.h: 8515: extern volatile __bit TMR1IP __at(0x7CF8);
[; ;pic18f4520.h: 8518: extern volatile __bit TMR1ON __at(0x7E68);
[; ;pic18f4520.h: 8521: extern volatile __bit TMR2IE __at(0x7CE9);
[; ;pic18f4520.h: 8524: extern volatile __bit TMR2IF __at(0x7CF1);
[; ;pic18f4520.h: 8527: extern volatile __bit TMR2IP __at(0x7CF9);
[; ;pic18f4520.h: 8530: extern volatile __bit TMR2ON __at(0x7E52);
[; ;pic18f4520.h: 8533: extern volatile __bit TMR3CS __at(0x7D89);
[; ;pic18f4520.h: 8536: extern volatile __bit TMR3IE __at(0x7D01);
[; ;pic18f4520.h: 8539: extern volatile __bit TMR3IF __at(0x7D09);
[; ;pic18f4520.h: 8542: extern volatile __bit TMR3IP __at(0x7D11);
[; ;pic18f4520.h: 8545: extern volatile __bit TMR3ON __at(0x7D88);
[; ;pic18f4520.h: 8548: extern volatile __bit TO __at(0x7E83);
[; ;pic18f4520.h: 8551: extern volatile __bit TOUTPS0 __at(0x7E53);
[; ;pic18f4520.h: 8554: extern volatile __bit TOUTPS1 __at(0x7E54);
[; ;pic18f4520.h: 8557: extern volatile __bit TOUTPS2 __at(0x7E55);
[; ;pic18f4520.h: 8560: extern volatile __bit TOUTPS3 __at(0x7E56);
[; ;pic18f4520.h: 8563: extern volatile __bit TRISA0 __at(0x7C90);
[; ;pic18f4520.h: 8566: extern volatile __bit TRISA1 __at(0x7C91);
[; ;pic18f4520.h: 8569: extern volatile __bit TRISA2 __at(0x7C92);
[; ;pic18f4520.h: 8572: extern volatile __bit TRISA3 __at(0x7C93);
[; ;pic18f4520.h: 8575: extern volatile __bit TRISA4 __at(0x7C94);
[; ;pic18f4520.h: 8578: extern volatile __bit TRISA5 __at(0x7C95);
[; ;pic18f4520.h: 8581: extern volatile __bit TRISA6 __at(0x7C96);
[; ;pic18f4520.h: 8584: extern volatile __bit TRISA7 __at(0x7C97);
[; ;pic18f4520.h: 8587: extern volatile __bit TRISB0 __at(0x7C98);
[; ;pic18f4520.h: 8590: extern volatile __bit TRISB1 __at(0x7C99);
[; ;pic18f4520.h: 8593: extern volatile __bit TRISB2 __at(0x7C9A);
[; ;pic18f4520.h: 8596: extern volatile __bit TRISB3 __at(0x7C9B);
[; ;pic18f4520.h: 8599: extern volatile __bit TRISB4 __at(0x7C9C);
[; ;pic18f4520.h: 8602: extern volatile __bit TRISB5 __at(0x7C9D);
[; ;pic18f4520.h: 8605: extern volatile __bit TRISB6 __at(0x7C9E);
[; ;pic18f4520.h: 8608: extern volatile __bit TRISB7 __at(0x7C9F);
[; ;pic18f4520.h: 8611: extern volatile __bit TRISC0 __at(0x7CA0);
[; ;pic18f4520.h: 8614: extern volatile __bit TRISC1 __at(0x7CA1);
[; ;pic18f4520.h: 8617: extern volatile __bit TRISC2 __at(0x7CA2);
[; ;pic18f4520.h: 8620: extern volatile __bit TRISC3 __at(0x7CA3);
[; ;pic18f4520.h: 8623: extern volatile __bit TRISC4 __at(0x7CA4);
[; ;pic18f4520.h: 8626: extern volatile __bit TRISC5 __at(0x7CA5);
[; ;pic18f4520.h: 8629: extern volatile __bit TRISC6 __at(0x7CA6);
[; ;pic18f4520.h: 8632: extern volatile __bit TRISC7 __at(0x7CA7);
[; ;pic18f4520.h: 8635: extern volatile __bit TRISD0 __at(0x7CA8);
[; ;pic18f4520.h: 8638: extern volatile __bit TRISD1 __at(0x7CA9);
[; ;pic18f4520.h: 8641: extern volatile __bit TRISD2 __at(0x7CAA);
[; ;pic18f4520.h: 8644: extern volatile __bit TRISD3 __at(0x7CAB);
[; ;pic18f4520.h: 8647: extern volatile __bit TRISD4 __at(0x7CAC);
[; ;pic18f4520.h: 8650: extern volatile __bit TRISD5 __at(0x7CAD);
[; ;pic18f4520.h: 8653: extern volatile __bit TRISD6 __at(0x7CAE);
[; ;pic18f4520.h: 8656: extern volatile __bit TRISD7 __at(0x7CAF);
[; ;pic18f4520.h: 8659: extern volatile __bit TRISE0 __at(0x7CB0);
[; ;pic18f4520.h: 8662: extern volatile __bit TRISE1 __at(0x7CB1);
[; ;pic18f4520.h: 8665: extern volatile __bit TRISE2 __at(0x7CB2);
[; ;pic18f4520.h: 8668: extern volatile __bit TRMT __at(0x7D61);
[; ;pic18f4520.h: 8671: extern volatile __bit TRMT1 __at(0x7D61);
[; ;pic18f4520.h: 8674: extern volatile __bit TUN0 __at(0x7CD8);
[; ;pic18f4520.h: 8677: extern volatile __bit TUN1 __at(0x7CD9);
[; ;pic18f4520.h: 8680: extern volatile __bit TUN2 __at(0x7CDA);
[; ;pic18f4520.h: 8683: extern volatile __bit TUN3 __at(0x7CDB);
[; ;pic18f4520.h: 8686: extern volatile __bit TUN4 __at(0x7CDC);
[; ;pic18f4520.h: 8689: extern volatile __bit TX __at(0x7C16);
[; ;pic18f4520.h: 8692: extern volatile __bit TX1IE __at(0x7CEC);
[; ;pic18f4520.h: 8695: extern volatile __bit TX1IF __at(0x7CF4);
[; ;pic18f4520.h: 8698: extern volatile __bit TX1IP __at(0x7CFC);
[; ;pic18f4520.h: 8701: extern volatile __bit TX8_9 __at(0x7D66);
[; ;pic18f4520.h: 8704: extern volatile __bit TX9 __at(0x7D66);
[; ;pic18f4520.h: 8707: extern volatile __bit TX91 __at(0x7D66);
[; ;pic18f4520.h: 8710: extern volatile __bit TX9D __at(0x7D60);
[; ;pic18f4520.h: 8713: extern volatile __bit TX9D1 __at(0x7D60);
[; ;pic18f4520.h: 8716: extern volatile __bit TXCKP __at(0x7DC4);
[; ;pic18f4520.h: 8719: extern volatile __bit TXD8 __at(0x7D60);
[; ;pic18f4520.h: 8722: extern volatile __bit TXEN __at(0x7D65);
[; ;pic18f4520.h: 8725: extern volatile __bit TXEN1 __at(0x7D65);
[; ;pic18f4520.h: 8728: extern volatile __bit TXIE __at(0x7CEC);
[; ;pic18f4520.h: 8731: extern volatile __bit TXIF __at(0x7CF4);
[; ;pic18f4520.h: 8734: extern volatile __bit TXIP __at(0x7CFC);
[; ;pic18f4520.h: 8737: extern volatile __bit UA __at(0x7E39);
[; ;pic18f4520.h: 8740: extern volatile __bit ULPWUIN __at(0x7C00);
[; ;pic18f4520.h: 8743: extern volatile __bit VCFG0 __at(0x7E0C);
[; ;pic18f4520.h: 8746: extern volatile __bit VCFG01 __at(0x7E0C);
[; ;pic18f4520.h: 8749: extern volatile __bit VCFG1 __at(0x7E0D);
[; ;pic18f4520.h: 8752: extern volatile __bit VCFG11 __at(0x7E0D);
[; ;pic18f4520.h: 8755: extern volatile __bit VDIRMAG __at(0x7E97);
[; ;pic18f4520.h: 8758: extern volatile __bit VPP __at(0x7C23);
[; ;pic18f4520.h: 8761: extern volatile __bit VREFN __at(0x7C02);
[; ;pic18f4520.h: 8764: extern volatile __bit VREFP __at(0x7C03);
[; ;pic18f4520.h: 8767: extern volatile __bit W4E __at(0x7DC1);
[; ;pic18f4520.h: 8770: extern volatile __bit WAIT0 __at(0x7E5C);
[; ;pic18f4520.h: 8773: extern volatile __bit WAIT1 __at(0x7E5D);
[; ;pic18f4520.h: 8776: extern volatile __bit WCOL __at(0x7E37);
[; ;pic18f4520.h: 8779: extern volatile __bit WM0 __at(0x7E58);
[; ;pic18f4520.h: 8782: extern volatile __bit WM1 __at(0x7E59);
[; ;pic18f4520.h: 8785: extern volatile __bit __attribute__((__deprecated__)) WR __at(0x7D31);
[; ;pic18f4520.h: 8788: extern volatile __bit WRE __at(0x7C21);
[; ;pic18f4520.h: 8791: extern volatile __bit WREN __at(0x7D32);
[; ;pic18f4520.h: 8794: extern volatile __bit WRERR __at(0x7D33);
[; ;pic18f4520.h: 8797: extern volatile __bit WUE __at(0x7DC1);
[; ;pic18f4520.h: 8800: extern volatile __bit ZERO __at(0x7EC2);
[; ;pic18f4520.h: 8803: extern volatile __bit nA __at(0x7E3D);
[; ;pic18f4520.h: 8806: extern volatile __bit nADDRESS __at(0x7E3D);
[; ;pic18f4520.h: 8809: extern volatile __bit nBOR __at(0x7E80);
[; ;pic18f4520.h: 8812: extern volatile __bit nCS __at(0x7C22);
[; ;pic18f4520.h: 8815: extern volatile __bit nDONE __at(0x7E11);
[; ;pic18f4520.h: 8818: extern volatile __bit nMCLR __at(0x7C23);
[; ;pic18f4520.h: 8821: extern volatile __bit nPD __at(0x7E82);
[; ;pic18f4520.h: 8824: extern volatile __bit nPOR __at(0x7E81);
[; ;pic18f4520.h: 8827: extern volatile __bit nRBPU __at(0x7F8F);
[; ;pic18f4520.h: 8830: extern volatile __bit nRD __at(0x7C20);
[; ;pic18f4520.h: 8833: extern volatile __bit nRI __at(0x7E84);
[; ;pic18f4520.h: 8836: extern volatile __bit nSS __at(0x7C05);
[; ;pic18f4520.h: 8839: extern volatile __bit nT1SYNC __at(0x7E6A);
[; ;pic18f4520.h: 8842: extern volatile __bit nT3SYNC __at(0x7D8A);
[; ;pic18f4520.h: 8845: extern volatile __bit nTO __at(0x7E83);
[; ;pic18f4520.h: 8848: extern volatile __bit nW __at(0x7E3A);
[; ;pic18f4520.h: 8851: extern volatile __bit nWR __at(0x7C21);
[; ;pic18f4520.h: 8854: extern volatile __bit nWRITE __at(0x7E3A);
"1 uart.h
[v _UARTInitialise `(uc ~T0 @X0 1 ef1`Cl ]
{
[; ;uart.h: 1: char UARTInitialise(const long int baudrate){
[e :U _UARTInitialise ]
[v _baudrate `Cl ~T0 @X0 1 r1 ]
[f ]
"2
[v _x `ui ~T0 @X0 1 a ]
[; ;uart.h: 2: unsigned int x;
[; ;uart.h: 3: x = (8000000 - baudrate*64)/(baudrate*64);
"3
[e = _x -> / - -> 8000000 `l * _baudrate -> -> 64 `i `l * _baudrate -> -> 64 `i `l `ui ]
[; ;uart.h: 4: if(x>255){
"4
[e $ ! > _x -> -> 255 `i `ui 277  ]
{
[; ;uart.h: 5: x = (8000000 - baudrate*16)/(baudrate*16);
"5
[e = _x -> / - -> 8000000 `l * _baudrate -> -> 16 `i `l * _baudrate -> -> 16 `i `l `ui ]
[; ;uart.h: 6: BRGH = 1;
"6
[e = _BRGH -> -> 1 `i `b ]
"7
}
[e :U 277 ]
[; ;uart.h: 7: }
[; ;uart.h: 8: if(x<256){
"8
[e $ ! < _x -> -> 256 `i `ui 278  ]
{
[; ;uart.h: 9: SPBRG = x;
"9
[e = _SPBRG -> _x `uc ]
[; ;uart.h: 10: SYNC = 0;
"10
[e = _SYNC -> -> 0 `i `b ]
[; ;uart.h: 11: SPEN = 1;
"11
[e = _SPEN -> -> 1 `i `b ]
[; ;uart.h: 12: TRISC7 = 1;
"12
[e = _TRISC7 -> -> 1 `i `b ]
[; ;uart.h: 13: TRISC6 = 1;
"13
[e = _TRISC6 -> -> 1 `i `b ]
[; ;uart.h: 14: CREN = 1;
"14
[e = _CREN -> -> 1 `i `b ]
[; ;uart.h: 15: TXEN = 1;
"15
[e = _TXEN -> -> 1 `i `b ]
[; ;uart.h: 16: return 1;
"16
[e ) -> -> 1 `i `uc ]
[e $UE 276  ]
"17
}
[e :U 278 ]
[; ;uart.h: 17: }
[; ;uart.h: 18: return 0;
"18
[e ) -> -> 0 `i `uc ]
[e $UE 276  ]
[; ;uart.h: 19: }
"19
[e :UE 276 ]
}
"20
[v _UARTReadChar `(uc ~T0 @X0 1 ef ]
{
[; ;uart.h: 20: char UARTReadChar(){
[e :U _UARTReadChar ]
[f ]
[; ;uart.h: 21: while(!RCIF);
"21
[e $U 280  ]
[e :U 281 ]
[e :U 280 ]
[e $ ! _RCIF 281  ]
[e :U 282 ]
[; ;uart.h: 22: if (OERR == 1){
"22
[e $ ! == -> _OERR `i -> 1 `i 283  ]
{
[; ;uart.h: 23: CREN = 0;
"23
[e = _CREN -> -> 0 `i `b ]
[; ;uart.h: 24: CREN = 1;
"24
[e = _CREN -> -> 1 `i `b ]
"25
}
[e :U 283 ]
[; ;uart.h: 25: }
[; ;uart.h: 26: return RCREG;
"26
[e ) _RCREG ]
[e $UE 279  ]
[; ;uart.h: 27: }
"27
[e :UE 279 ]
}
"28
[v _UARTReadString `(v ~T0 @X0 1 ef2`*uc`uc ]
{
[; ;uart.h: 28: void UARTReadString(char Output[], unsigned char length){
[e :U _UARTReadString ]
[v _Output `*uc ~T0 @X0 1 r1 ]
[v _length `uc ~T0 @X0 1 r2 ]
[f ]
"29
[v _i `uc ~T0 @X0 1 a ]
[; ;uart.h: 29: unsigned char i;
[; ;uart.h: 30: for(i=0;i<length;i++){
"30
{
[e = _i -> -> 0 `i `uc ]
[e $U 288  ]
[e :U 285 ]
{
[; ;uart.h: 31: Output[i] = UARTReadChar();
"31
[e = *U + _Output * -> _i `ux -> -> # *U _Output `ui `ux ( _UARTReadChar ..  ]
"32
}
"30
[e ++ _i -> -> 1 `i `uc ]
[e :U 288 ]
[e $ < -> _i `i -> _length `i 285  ]
[e :U 286 ]
"32
}
[; ;uart.h: 32: }
[; ;uart.h: 33: }
"33
[e :UE 284 ]
}
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef __int24 int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 52: typedef unsigned char uint8_t;
[; ;stdint.h: 58: typedef unsigned int uint16_t;
[; ;stdint.h: 65: typedef __uint24 uint24_t;
[; ;stdint.h: 72: typedef unsigned long int uint32_t;
[; ;stdint.h: 88: typedef signed char int_least8_t;
[; ;stdint.h: 96: typedef signed int int_least16_t;
[; ;stdint.h: 109: typedef __int24 int_least24_t;
[; ;stdint.h: 118: typedef signed long int int_least32_t;
[; ;stdint.h: 136: typedef unsigned char uint_least8_t;
[; ;stdint.h: 143: typedef unsigned int uint_least16_t;
[; ;stdint.h: 154: typedef __uint24 uint_least24_t;
[; ;stdint.h: 162: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 181: typedef signed char int_fast8_t;
[; ;stdint.h: 188: typedef signed int int_fast16_t;
[; ;stdint.h: 200: typedef __int24 int_fast24_t;
[; ;stdint.h: 208: typedef signed long int int_fast32_t;
[; ;stdint.h: 224: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 230: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 240: typedef __uint24 uint_fast24_t;
[; ;stdint.h: 247: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 268: typedef int32_t intmax_t;
[; ;stdint.h: 282: typedef uint32_t uintmax_t;
[; ;stdint.h: 289: typedef int16_t intptr_t;
[; ;stdint.h: 294: typedef uint16_t uintptr_t;
[; ;stdbool.h: 15: typedef unsigned char bool;
[; ;xc.h: 18: extern const char __xc8_OPTIM_SPEED;
[; ;xc.h: 20: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 50: extern void __nop(void);
[; ;pic18.h: 154: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 155: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 156: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 174: unsigned char __t1rd16on(void);
[; ;pic18.h: 175: unsigned char __t3rd16on(void);
[; ;pic18.h: 183: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 185: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 187: extern __nonreentrant void _delay3(unsigned char);
"11 BluetoothReceiveServoPWM.c
[p x OSC=INTIO67 ]
"12
[p x FCMEN=OFF ]
"13
[p x IESO=OFF ]
"15
[p x PWRT=OFF ]
"16
[p x BOREN=SBORDIS ]
"17
[p x BORV=3 ]
"19
[p x WDT=OFF ]
"20
[p x WDTPS=32768 ]
"22
[p x CCP2MX=PORTC ]
"23
[p x PBADEN=ON ]
"24
[p x LPT1OSC=OFF ]
"25
[p x MCLRE=ON ]
"27
[p x STVREN=ON ]
"28
[p x LVP=OFF ]
"29
[p x XINST=OFF ]
"31
[p x CP0=OFF ]
"32
[p x CP1=OFF ]
"33
[p x CP2=OFF ]
"34
[p x CP3=OFF ]
"36
[p x CPB=OFF ]
"37
[p x CPD=OFF ]
"39
[p x WRT0=OFF ]
"40
[p x WRT1=OFF ]
"41
[p x WRT2=OFF ]
"42
[p x WRT3=OFF ]
"44
[p x WRTC=OFF ]
"45
[p x WRTB=OFF ]
"46
[p x WRTD=OFF ]
"48
[p x EBTR0=OFF ]
"49
[p x EBTR1=OFF ]
"50
[p x EBTR2=OFF ]
"51
[p x EBTR3=OFF ]
"53
[p x EBTRB=OFF ]
"65
[v _initialise `(v ~T0 @X0 1 ef ]
{
[; ;BluetoothReceiveServoPWM.c: 65: void initialise(void){
[e :U _initialise ]
[f ]
[; ;BluetoothReceiveServoPWM.c: 67: IRCF2 = 1;
"67
[e = _IRCF2 -> -> 1 `i `b ]
[; ;BluetoothReceiveServoPWM.c: 68: IRCF1 = 1;
"68
[e = _IRCF1 -> -> 1 `i `b ]
[; ;BluetoothReceiveServoPWM.c: 69: IRCF0 = 1;
"69
[e = _IRCF0 -> -> 1 `i `b ]
[; ;BluetoothReceiveServoPWM.c: 70: TRISB = 0x00;
"70
[e = _TRISB -> -> 0 `i `uc ]
[; ;BluetoothReceiveServoPWM.c: 71: UARTInitialise(9600);
"71
[e ( _UARTInitialise (1 -> -> 9600 `i `l ]
[; ;BluetoothReceiveServoPWM.c: 73: T08BIT = 0;
"73
[e = _T08BIT -> -> 0 `i `b ]
[; ;BluetoothReceiveServoPWM.c: 74: T0CS = 0;
"74
[e = _T0CS -> -> 0 `i `b ]
[; ;BluetoothReceiveServoPWM.c: 75: PSA = 1;
"75
[e = _PSA -> -> 1 `i `b ]
[; ;BluetoothReceiveServoPWM.c: 77: RCIE = 1;
"77
[e = _RCIE -> -> 1 `i `b ]
[; ;BluetoothReceiveServoPWM.c: 78: GIE = 1;
"78
[e = _GIE -> -> 1 `i `b ]
[; ;BluetoothReceiveServoPWM.c: 79: }
"79
[e :UE 289 ]
}
"80
[v _pulseDelay `(v ~T0 @X0 1 ef1`ui ]
{
[; ;BluetoothReceiveServoPWM.c: 80: void pulseDelay(unsigned int delaySteps){
[e :U _pulseDelay ]
[v _delaySteps `ui ~T0 @X0 1 r1 ]
[f ]
[; ;BluetoothReceiveServoPWM.c: 81: TMR0ON = 1;
"81
[e = _TMR0ON -> -> 1 `i `b ]
[; ;BluetoothReceiveServoPWM.c: 82: delaySteps = (unsigned int)(65535 - delaySteps);
"82
[e = _delaySteps -> - -> 65535 `l -> _delaySteps `l `ui ]
[; ;BluetoothReceiveServoPWM.c: 83: TMR0H = (delaySteps & 0b1111111100000000)>>8;
"83
[e = _TMR0H -> >> & _delaySteps -> 65280 `ui -> 8 `i `uc ]
[; ;BluetoothReceiveServoPWM.c: 84: TMR0L = (delaySteps & 0b0000000011111111);
"84
[e = _TMR0L -> & _delaySteps -> -> 255 `i `ui `uc ]
[; ;BluetoothReceiveServoPWM.c: 85: while (TMR0IF == 0) {}
"85
[e $U 291  ]
[e :U 292 ]
{
}
[e :U 291 ]
[e $ == -> _TMR0IF `i -> 0 `i 292  ]
[e :U 293 ]
[; ;BluetoothReceiveServoPWM.c: 86: TMR0IF = 0;
"86
[e = _TMR0IF -> -> 0 `i `b ]
[; ;BluetoothReceiveServoPWM.c: 87: TMR0ON = 0;
"87
[e = _TMR0ON -> -> 0 `i `b ]
[; ;BluetoothReceiveServoPWM.c: 88: }
"88
[e :UE 290 ]
}
"89
[v _servoRun `(v ~T0 @X0 1 ef1`*uc ]
{
[; ;BluetoothReceiveServoPWM.c: 89: void servoRun(char* Output){
[e :U _servoRun ]
[v _Output `*uc ~T0 @X0 1 r1 ]
[f ]
"90
[v _delayCycles `ui ~T0 @X0 1 a ]
[; ;BluetoothReceiveServoPWM.c: 90: unsigned int delayCycles = 0, fianlDelayCycles = 0;
[e = _delayCycles -> -> 0 `i `ui ]
[v _fianlDelayCycles `ui ~T0 @X0 1 a ]
[e = _fianlDelayCycles -> -> 0 `i `ui ]
"91
[v _servoNumber `uc ~T0 @X0 1 a ]
[; ;BluetoothReceiveServoPWM.c: 91: unsigned char servoNumber;
[; ;BluetoothReceiveServoPWM.c: 92: for(servoNumber = 0; servoNumber < 6; servoNumber++){
"92
{
[e = _servoNumber -> -> 0 `i `uc ]
[e $ < -> _servoNumber `i -> 6 `i 295  ]
[e $U 296  ]
[e :U 295 ]
{
[; ;BluetoothReceiveServoPWM.c: 93: delayCycles = (unsigned int)(((Output[servoNumber]/180.0)*3900)+1000);
"93
[e = _delayCycles -> + * / -> *U + _Output * -> _servoNumber `ux -> -> # *U _Output `ui `ux `d .180.0 -> -> 3900 `i `d -> -> 1000 `i `d `ui ]
[; ;BluetoothReceiveServoPWM.c: 94: fianlDelayCycles += (delayCycles+(Output[servoNumber]*3));
"94
[e =+ _fianlDelayCycles + _delayCycles -> * -> *U + _Output * -> _servoNumber `ux -> -> # *U _Output `ui `ux `i -> 3 `i `ui ]
[; ;BluetoothReceiveServoPWM.c: 95: PORTB = 1<<servoNumber;
"95
[e = _PORTB -> << -> 1 `i _servoNumber `uc ]
[; ;BluetoothReceiveServoPWM.c: 96: pulseDelay(delayCycles);
"96
[e ( _pulseDelay (1 _delayCycles ]
[; ;BluetoothReceiveServoPWM.c: 97: PORTB = 0<<servoNumber;
"97
[e = _PORTB -> << -> 0 `i _servoNumber `uc ]
"98
}
"92
[e ++ _servoNumber -> -> 1 `i `uc ]
[e $ < -> _servoNumber `i -> 6 `i 295  ]
[e :U 296 ]
"98
}
[; ;BluetoothReceiveServoPWM.c: 98: }
[; ;BluetoothReceiveServoPWM.c: 99: fianlDelayCycles = (unsigned int)((40000-14500) - fianlDelayCycles);
"99
[e = _fianlDelayCycles -> - - -> 40000 `l -> -> 14500 `i `l -> _fianlDelayCycles `l `ui ]
[; ;BluetoothReceiveServoPWM.c: 100: pulseDelay(fianlDelayCycles);
"100
[e ( _pulseDelay (1 _fianlDelayCycles ]
[; ;BluetoothReceiveServoPWM.c: 101: }
"101
[e :UE 294 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"102
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;BluetoothReceiveServoPWM.c: 102: void main(){
[e :U _main ]
[f ]
[; ;BluetoothReceiveServoPWM.c: 103: initialise();
"103
[e ( _initialise ..  ]
[v F2438 `uc ~T0 @X0 -> 6 `i s ]
[i F2438
:U ..
"113
-> -> 90 `i `uc
-> -> 90 `i `uc
-> -> 0 `i `uc
-> -> 90 `i `uc
-> -> 90 `i `uc
-> -> 10 `i `uc
..
]
[v _Output `uc ~T0 @X0 -> 6 `i a ]
[; ;BluetoothReceiveServoPWM.c: 113: unsigned char Output[6] = {90,90,0,90,90,10};
[e = _Output F2438 ]
[; ;BluetoothReceiveServoPWM.c: 114: while(1){
"114
[e :U 300 ]
{
[; ;BluetoothReceiveServoPWM.c: 115: servoRun(Output);
"115
[e ( _servoRun (1 &U _Output ]
[; ;BluetoothReceiveServoPWM.c: 116: if (RCIF == 1){
"116
[e $ ! == -> _RCIF `i -> 1 `i 302  ]
{
[; ;BluetoothReceiveServoPWM.c: 117: UARTReadString(Output, 6);
"117
[e ( _UARTReadString (2 , &U _Output -> -> 6 `i `uc ]
"118
}
[e :U 302 ]
"119
}
[e :U 299 ]
"114
[e $U 300  ]
[e :U 301 ]
[; ;BluetoothReceiveServoPWM.c: 118: }
[; ;BluetoothReceiveServoPWM.c: 119: }
[; ;BluetoothReceiveServoPWM.c: 120: }
"120
[e :UE 298 ]
}
