Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\FPGAcode\digital_clock\counter_6.v" into library work
Parsing module <counter_6>.
Analyzing Verilog file "F:\FPGAcode\digital_clock\counter_10.v" into library work
Parsing module <counter_10>.
Analyzing Verilog file "F:\FPGAcode\digital_clock\counter_60.v" into library work
Parsing module <counter_60>.
Analyzing Verilog file "F:\FPGAcode\digital_clock\counter_24.v" into library work
Parsing module <counter_24>.
Analyzing Verilog file "F:\FPGAcode\digital_clock\time_set.v" into library work
Parsing module <time_set>.
Analyzing Verilog file "F:\FPGAcode\digital_clock\seven_seg_driver.v" into library work
Parsing module <seven_seg_driver>.
Analyzing Verilog file "F:\FPGAcode\digital_clock\display_driver.v" into library work
Parsing module <display_driver>.
Analyzing Verilog file "F:\FPGAcode\digital_clock\decoder_38.v" into library work
Parsing module <decoder_38>.
Analyzing Verilog file "F:\FPGAcode\digital_clock\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "F:\FPGAcode\digital_clock\clk_divider.v" into library work
Parsing module <clk_divider>.
Analyzing Verilog file "F:\FPGAcode\digital_clock\calltime.v" into library work
Parsing module <CallTime>.
Analyzing Verilog file "F:\FPGAcode\digital_clock\alarm.v" into library work
Parsing module <alarm>.
Analyzing Verilog file "F:\FPGAcode\digital_clock\top_module.v" into library work
Parsing module <top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_module>.

Elaborating module <clk_divider>.

Elaborating module <clock>.

Elaborating module <counter_60>.

Elaborating module <counter_10>.

Elaborating module <counter_6>.

Elaborating module <counter_24>.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\counter_24.v" Line 32: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <alarm>.

Elaborating module <CallTime>.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\calltime.v" Line 43: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\calltime.v" Line 46: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\calltime.v" Line 50: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <time_set>.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\time_set.v" Line 28: Result of 9-bit expression is truncated to fit in 6-bit target.

Elaborating module <display_driver>.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\display_driver.v" Line 59: Result of 9-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\display_driver.v" Line 62: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\display_driver.v" Line 63: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\display_driver.v" Line 64: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\display_driver.v" Line 102: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\display_driver.v" Line 105: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\display_driver.v" Line 108: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\display_driver.v" Line 110: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "F:\FPGAcode\digital_clock\display_driver.v" Line 112: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <decoder_38>.

Elaborating module <seven_seg_driver>.
WARNING:HDLCompiler:189 - "F:\FPGAcode\digital_clock\top_module.v" Line 136: Size mismatch in connection of port <point>. Formal port size is 1-bit while actual signal size is 32-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_module>.
    Related source file is "F:\FPGAcode\digital_clock\top_module.v".
    Found 2-bit register for signal <alarmSetting>.
    Found 2-bit register for signal <clockSetting>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <top_module> synthesized.

Synthesizing Unit <clk_divider>.
    Related source file is "F:\FPGAcode\digital_clock\clk_divider.v".
WARNING:Xst:647 - Input <delay<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <clk_divd>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_2_o_add_3_OUT> created at line 48.
    Found 32-bit comparator greater for signal <n0000> created at line 44
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <clk_divider> synthesized.

Synthesizing Unit <clock>.
    Related source file is "F:\FPGAcode\digital_clock\clock.v".
WARNING:Xst:647 - Input <clk_500ms> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <hour_clk>.
    Found 1-bit register for signal <min_clk>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <clock> synthesized.

Synthesizing Unit <counter_60>.
    Related source file is "F:\FPGAcode\digital_clock\counter_60.v".
    Found 1-bit register for signal <c6_clk>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <counter_60> synthesized.

Synthesizing Unit <counter_10>.
    Related source file is "F:\FPGAcode\digital_clock\counter_10.v".
    Found 4-bit register for signal <Cnt>.
    Found 4-bit adder for signal <Cnt[3]_GND_5_o_add_1_OUT> created at line 20.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_10> synthesized.

Synthesizing Unit <counter_6>.
    Related source file is "F:\FPGAcode\digital_clock\counter_6.v".
    Found 4-bit register for signal <Cnt>.
    Found 4-bit adder for signal <Cnt[3]_GND_6_o_add_1_OUT> created at line 22.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_6> synthesized.

Synthesizing Unit <counter_24>.
    Related source file is "F:\FPGAcode\digital_clock\counter_24.v".
    Found 4-bit register for signal <CntH>.
    Found 4-bit register for signal <CntL>.
    Found 4-bit adder for signal <CntH[3]_GND_7_o_add_8_OUT> created at line 27.
    Found 4-bit adder for signal <CntL[3]_GND_7_o_add_9_OUT> created at line 32.
    Found 4-bit comparator greater for signal <GND_7_o_CntH[3]_LessThan_1_o> created at line 20
    Found 4-bit comparator greater for signal <PWR_7_o_CntL[3]_LessThan_2_o> created at line 20
    Found 4-bit comparator greater for signal <n0004> created at line 20
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <counter_24> synthesized.

Synthesizing Unit <alarm>.
    Related source file is "F:\FPGAcode\digital_clock\alarm.v".
WARNING:Xst:647 - Input <curSec> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <alarmLight>.
    Found 8-bit comparator equal for signal <curMin[7]_alarmClockMinute[7]_equal_3_o> created at line 56
    Found 8-bit comparator equal for signal <curHour[7]_alarmClockHour[7]_equal_4_o> created at line 56
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <alarm> synthesized.

Synthesizing Unit <CallTime>.
    Related source file is "F:\FPGAcode\digital_clock\calltime.v".
    Found 8-bit register for signal <counter>.
    Found 1-bit register for signal <Light>.
    Found 8-bit adder for signal <n0026> created at line 43.
    Found 8-bit adder for signal <counter[7]_GND_9_o_add_7_OUT> created at line 50.
    Found 4x4-bit multiplier for signal <n0023> created at line 43.
    Found 8-bit comparator lessequal for signal <counter[7]_Hour[7]_LessThan_6_o> created at line 44
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <CallTime> synthesized.

Synthesizing Unit <time_set>.
    Related source file is "F:\FPGAcode\digital_clock\time_set.v".
    Found 1-bit register for signal <time_light>.
    Found 8-bit adder for signal <n0007> created at line 28.
    Found 4x4-bit multiplier for signal <n0009> created at line 28.
    Found 6-bit comparator lessequal for signal <n0002> created at line 29
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <time_set> synthesized.

Synthesizing Unit <display_driver>.
    Related source file is "F:\FPGAcode\digital_clock\display_driver.v".
    Found 4-bit register for signal <d_num2>.
    Found 4-bit register for signal <d_num3>.
    Found 4-bit register for signal <d_num4>.
    Found 4-bit register for signal <d_num5>.
    Found 4-bit register for signal <d_num6>.
    Found 3-bit register for signal <pos>.
    Found 4-bit register for signal <num>.
    Found 4-bit register for signal <d_num1>.
    Found 8-bit adder for signal <n0043> created at line 59.
    Found 3-bit adder for signal <pos[2]_GND_12_o_add_30_OUT> created at line 112.
    Found 6-bit subtractor for signal <GND_12_o_GND_12_o_sub_6_OUT<5:0>> created at line 62.
    Found 4-bit subtractor for signal <GND_12_o_GND_12_o_sub_9_OUT<3:0>> created at line 64.
    Found 4x4-bit multiplier for signal <n0067> created at line 59.
    Found 4x4-bit multiplier for signal <PWR_11_o_GND_12_o_MuLt_7_OUT> created at line 64.
    Found 4-bit 7-to-1 multiplexer for signal <pos[2]_PWR_11_o_wide_mux_29_OUT> created at line 88.
    Found 6-bit comparator greater for signal <GND_12_o_clockHour[7]_LessThan_5_o> created at line 61
    Summary:
	inferred   2 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <display_driver> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_13_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_13_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_13_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_13_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_13_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

Synthesizing Unit <decoder_38>.
    Related source file is "F:\FPGAcode\digital_clock\decoder_38.v".
    Found 8x8-bit Read Only RAM for signal <sel>
    Summary:
	inferred   1 RAM(s).
Unit <decoder_38> synthesized.

Synthesizing Unit <seven_seg_driver>.
    Related source file is "F:\FPGAcode\digital_clock\seven_seg_driver.v".
    Found 16x8-bit Read Only RAM for signal <seg>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_driver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 1
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 4
 4x4-bit multiplier                                    : 4
# Adders/Subtractors                                   : 26
 10-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 3
 4-bit adder                                           : 10
 4-bit subtractor                                      : 1
 6-bit adder                                           : 2
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 5
 9-bit adder                                           : 1
# Registers                                            : 34
 1-bit register                                        : 10
 2-bit register                                        : 2
 3-bit register                                        : 1
 32-bit register                                       : 3
 4-bit register                                        : 17
 8-bit register                                        : 1
# Comparators                                          : 21
 10-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 3
 4-bit comparator greater                              : 6
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 4
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 47
 1-bit 2-to-1 multiplexer                              : 18
 32-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 20
 4-bit 7-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CallTime>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
	Multiplier <Mmult_n0023> in block <CallTime> and adder/subtractor <Madd_n0026_Madd> in block <CallTime> are combined into a MAC<Maddsub_n0023>.
Unit <CallTime> synthesized (advanced).

Synthesizing (advanced) Unit <clk_divider>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <clk_divider> synthesized (advanced).

Synthesizing (advanced) Unit <counter_10>.
The following registers are absorbed into counter <Cnt>: 1 register on signal <Cnt>.
Unit <counter_10> synthesized (advanced).

Synthesizing (advanced) Unit <counter_24>.
The following registers are absorbed into counter <CntH>: 1 register on signal <CntH>.
Unit <counter_24> synthesized (advanced).

Synthesizing (advanced) Unit <counter_6>.
The following registers are absorbed into counter <Cnt>: 1 register on signal <Cnt>.
Unit <counter_6> synthesized (advanced).

Synthesizing (advanced) Unit <decoder_38>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_sel> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <pos>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sel>           |          |
    -----------------------------------------------------------------------
Unit <decoder_38> synthesized (advanced).

Synthesizing (advanced) Unit <display_driver>.
The following registers are absorbed into counter <pos>: 1 register on signal <pos>.
	Multiplier <Mmult_PWR_11_o_GND_12_o_MuLt_7_OUT> in block <display_driver> and adder/subtractor <Msub_GND_12_o_GND_12_o_sub_9_OUT<3:0>> in block <display_driver> are combined into a MAC<Maddsub_PWR_11_o_GND_12_o_MuLt_7_OUT>.
	Multiplier <Mmult_n0067> in block <display_driver> and adder/subtractor <Madd_n0043_Madd> in block <display_driver> are combined into a MAC<Maddsub_n0067>.
Unit <display_driver> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_driver>.
INFO:Xst:3231 - The small RAM <Mram_seg> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <num>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <seven_seg_driver> synthesized (advanced).

Synthesizing (advanced) Unit <time_set>.
	Multiplier <Mmult_n0009> in block <time_set> and adder/subtractor <Madd_n0007_Madd> in block <time_set> are combined into a MAC<Maddsub_n0009>.
Unit <time_set> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 4
 4x4-to-4-bit MAC                                      : 1
 4x4-to-6-bit MAC                                      : 2
 4x4-to-7-bit MAC                                      : 1
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 2
 6-bit adder                                           : 6
 6-bit subtractor                                      : 1
# Counters                                             : 13
 3-bit up counter                                      : 1
 32-bit up counter                                     : 3
 4-bit up counter                                      : 8
 8-bit up counter                                      : 1
# Registers                                            : 50
 Flip-Flops                                            : 50
# Comparators                                          : 21
 10-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 3
 4-bit comparator greater                              : 6
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 4
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 18
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 7-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <GND_12_o_PWR_11_o_div_6/Madd_GND_13_o_b[3]_add_1_OUT_Madd1> of sequential type is unconnected in block <display_driver>.

Optimizing unit <top_module> ...

Optimizing unit <clock> ...

Optimizing unit <counter_24> ...
WARNING:Xst:1710 - FF/Latch <CntH_3> (without init value) has a constant value of 0 in block <counter_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CntH_2> (without init value) has a constant value of 0 in block <counter_24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CntH_3> (without init value) has a constant value of 0 in block <counter_24>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <alarm> ...

Optimizing unit <display_driver> ...
WARNING:Xst:1710 - FF/Latch <ddriver/d_num1_3> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <alarm_1/alarm_minute_1/Cnt_3> (without init value) has a constant value of 0 in block <top_module>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 183
 Flip-Flops                                            : 183

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 503
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 11
#      LUT2                        : 44
#      LUT3                        : 91
#      LUT4                        : 36
#      LUT5                        : 37
#      LUT6                        : 35
#      MUXCY                       : 122
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 111
# FlipFlops/Latches                : 183
#      FD                          : 128
#      FDCE                        : 35
#      FDE                         : 8
#      FDR                         : 12
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 7
#      OBUF                        : 19
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             182  out of  126800     0%  
 Number of Slice LUTs:                  266  out of  63400     0%  
    Number used as Logic:               266  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    281
   Number with an unused Flip Flop:      99  out of    281    35%  
   Number with an unused LUT:            15  out of    281     5%  
   Number of fully used LUT-FF pairs:   167  out of    281    59%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    210    12%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of DSP48E1s:                      2  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                               | Load  |
-----------------------------------+-----------------------------------------------------+-------+
clk_2/clk_divd                     | BUFG                                                | 34    |
clk_3/clk_divd                     | NONE(setting/time_light)                            | 1     |
clk                                | BUFGP                                               | 99    |
clk_1/clk_divd                     | BUFG                                                | 30    |
clock_1/alarm_minute/c6_clk        | NONE(clock_1/alarm_minute/alarm_minute_1/Cnt_3)     | 4     |
clock_1/alarm_second/c6_clk        | NONE(clock_1/alarm_second/alarm_minute_1/Cnt_3)     | 4     |
clock_1/min_clk                    | NONE(clock_1/alarm_minute/alarm_minute_0/Cnt_3)     | 5     |
clock_1/hour_clk                   | NONE(clock_1/alarm_hour/CntH_1)                     | 6     |
alarmMin<7>                        | NONE(ddriver/Msub_GND_12_o_GND_12_o_sub_6_OUT<5:0>1)| 1     |
-----------------------------------+-----------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.769ns (Maximum Frequency: 265.289MHz)
   Minimum input arrival time before clock: 1.667ns
   Maximum output required time after clock: 1.336ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.769ns (frequency: 265.289MHz)
  Total number of paths / destination ports: 79005 / 99
-------------------------------------------------------------------------
Delay:               3.769ns (Levels of Logic = 40)
  Source:            clk_3/count_7 (FF)
  Destination:       clk_3/count_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_3/count_7 to clk_3/count_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.361   0.693  clk_3/count_7 (clk_3/count_7)
     LUT5:I0->O            1   0.097   0.000  clk_3/Mcompar_n0000_lut<0> (clk_3/Mcompar_n0000_lut<0>)
     MUXCY:S->O            1   0.353   0.000  clk_3/Mcompar_n0000_cy<0> (clk_3/Mcompar_n0000_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcompar_n0000_cy<1> (clk_3/Mcompar_n0000_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcompar_n0000_cy<2> (clk_3/Mcompar_n0000_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcompar_n0000_cy<3> (clk_3/Mcompar_n0000_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcompar_n0000_cy<4> (clk_3/Mcompar_n0000_cy<4>)
     MUXCY:CI->O          34   0.253   0.402  clk_3/Mcompar_n0000_cy<5> (clk_3/Mcompar_n0000_cy<5>)
     LUT3:I2->O            1   0.097   0.000  clk_3/Mcount_count_lut<0> (clk_3/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.353   0.000  clk_3/Mcount_count_cy<0> (clk_3/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<1> (clk_3/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<2> (clk_3/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<3> (clk_3/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<4> (clk_3/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<5> (clk_3/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<6> (clk_3/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<7> (clk_3/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<8> (clk_3/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<9> (clk_3/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<10> (clk_3/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<11> (clk_3/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<12> (clk_3/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<13> (clk_3/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<14> (clk_3/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<15> (clk_3/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<16> (clk_3/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<17> (clk_3/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<18> (clk_3/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<19> (clk_3/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<20> (clk_3/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<21> (clk_3/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<22> (clk_3/Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<23> (clk_3/Mcount_count_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<24> (clk_3/Mcount_count_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<25> (clk_3/Mcount_count_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<26> (clk_3/Mcount_count_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<27> (clk_3/Mcount_count_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<28> (clk_3/Mcount_count_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  clk_3/Mcount_count_cy<29> (clk_3/Mcount_count_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  clk_3/Mcount_count_cy<30> (clk_3/Mcount_count_cy<30>)
     XORCY:CI->O           1   0.370   0.000  clk_3/Mcount_count_xor<31> (clk_3/Mcount_count31)
     FD:D                      0.008          clk_3/count_31
    ----------------------------------------
    Total                      3.769ns (2.674ns logic, 1.095ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1/clk_divd'
  Clock period: 2.845ns (frequency: 351.444MHz)
  Total number of paths / destination ports: 171 / 35
-------------------------------------------------------------------------
Delay:               2.845ns (Levels of Logic = 4)
  Source:            alarm_1/alarm_minute_0/Cnt_0 (FF)
  Destination:       alarm_1/alarmLight (FF)
  Source Clock:      clk_1/clk_divd rising
  Destination Clock: clk_1/clk_divd rising

  Data Path: alarm_1/alarm_minute_0/Cnt_0 to alarm_1/alarmLight
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.361   0.721  alarm_1/alarm_minute_0/Cnt_0 (alarm_1/alarm_minute_0/Cnt_0)
     LUT6:I0->O            1   0.097   0.556  alarm_1/curMin[7]_alarmClockMinute[7]_equal_3_o81 (alarm_1/curMin[7]_alarmClockMinute[7]_equal_3_o8)
     LUT6:I2->O            2   0.097   0.516  alarm_1/curMin[7]_alarmClockMinute[7]_equal_3_o83 (alarm_1/curMin[7]_alarmClockMinute[7]_equal_3_o)
     LUT5:I2->O            1   0.097   0.295  alarm_1/alarmOn_curHour[7]_AND_9_o3 (alarm_1/alarmOn_curHour[7]_AND_9_o)
     LUT4:I3->O            1   0.097   0.000  alarm_1/alarmLight_rstpot (alarm_1/alarmLight_rstpot)
     FD:D                      0.008          alarm_1/alarmLight
    ----------------------------------------
    Total                      2.845ns (0.757ns logic, 2.088ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_1/alarm_minute/c6_clk'
  Clock period: 1.078ns (frequency: 927.902MHz)
  Total number of paths / destination ports: 13 / 4
-------------------------------------------------------------------------
Delay:               1.078ns (Levels of Logic = 1)
  Source:            clock_1/alarm_minute/alarm_minute_1/Cnt_0 (FF)
  Destination:       clock_1/alarm_minute/alarm_minute_1/Cnt_0 (FF)
  Source Clock:      clock_1/alarm_minute/c6_clk rising
  Destination Clock: clock_1/alarm_minute/c6_clk rising

  Data Path: clock_1/alarm_minute/alarm_minute_1/Cnt_0 to clock_1/alarm_minute/alarm_minute_1/Cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.361   0.316  clock_1/alarm_minute/alarm_minute_1/Cnt_0 (clock_1/alarm_minute/alarm_minute_1/Cnt_0)
     INV:I->O              1   0.113   0.279  clock_1/alarm_minute/alarm_minute_1/Mcount_Cnt_xor<0>11_INV_0 (clock_1/alarm_minute/alarm_minute_1/Mcount_Cnt)
     FDCE:D                    0.008          clock_1/alarm_minute/alarm_minute_1/Cnt_0
    ----------------------------------------
    Total                      1.078ns (0.482ns logic, 0.596ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_1/alarm_second/c6_clk'
  Clock period: 1.069ns (frequency: 935.804MHz)
  Total number of paths / destination ports: 13 / 4
-------------------------------------------------------------------------
Delay:               1.069ns (Levels of Logic = 1)
  Source:            clock_1/alarm_second/alarm_minute_1/Cnt_0 (FF)
  Destination:       clock_1/alarm_second/alarm_minute_1/Cnt_0 (FF)
  Source Clock:      clock_1/alarm_second/c6_clk rising
  Destination Clock: clock_1/alarm_second/c6_clk rising

  Data Path: clock_1/alarm_second/alarm_minute_1/Cnt_0 to clock_1/alarm_second/alarm_minute_1/Cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.361   0.307  clock_1/alarm_second/alarm_minute_1/Cnt_0 (clock_1/alarm_second/alarm_minute_1/Cnt_0)
     INV:I->O              1   0.113   0.279  clock_1/alarm_second/alarm_minute_1/Mcount_Cnt_xor<0>11_INV_0 (clock_1/alarm_second/alarm_minute_1/Mcount_Cnt)
     FDCE:D                    0.008          clock_1/alarm_second/alarm_minute_1/Cnt_0
    ----------------------------------------
    Total                      1.069ns (0.482ns logic, 0.587ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_1/min_clk'
  Clock period: 1.078ns (frequency: 927.902MHz)
  Total number of paths / destination ports: 16 / 5
-------------------------------------------------------------------------
Delay:               1.078ns (Levels of Logic = 1)
  Source:            clock_1/alarm_minute/alarm_minute_0/Cnt_0 (FF)
  Destination:       clock_1/alarm_minute/alarm_minute_0/Cnt_0 (FF)
  Source Clock:      clock_1/min_clk rising
  Destination Clock: clock_1/min_clk rising

  Data Path: clock_1/alarm_minute/alarm_minute_0/Cnt_0 to clock_1/alarm_minute/alarm_minute_0/Cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.361   0.316  clock_1/alarm_minute/alarm_minute_0/Cnt_0 (clock_1/alarm_minute/alarm_minute_0/Cnt_0)
     INV:I->O              1   0.113   0.279  clock_1/alarm_minute/alarm_minute_0/Mcount_Cnt_xor<0>11_INV_0 (clock_1/alarm_minute/alarm_minute_0/Mcount_Cnt)
     FDCE:D                    0.008          clock_1/alarm_minute/alarm_minute_0/Cnt_0
    ----------------------------------------
    Total                      1.078ns (0.482ns logic, 0.596ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_1/hour_clk'
  Clock period: 1.987ns (frequency: 503.398MHz)
  Total number of paths / destination ports: 46 / 8
-------------------------------------------------------------------------
Delay:               1.987ns (Levels of Logic = 2)
  Source:            clock_1/alarm_hour/CntL_3 (FF)
  Destination:       clock_1/alarm_hour/CntH_1 (FF)
  Source Clock:      clock_1/hour_clk rising
  Destination Clock: clock_1/hour_clk rising

  Data Path: clock_1/alarm_hour/CntL_3 to clock_1/alarm_hour/CntH_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.361   0.758  clock_1/alarm_hour/CntL_3 (clock_1/alarm_hour/CntL_3)
     LUT6:I0->O            1   0.097   0.295  clock_1/alarm_hour/_n0058_inv1 (clock_1/alarm_hour/_n0058_inv1)
     LUT2:I1->O            2   0.097   0.283  clock_1/alarm_hour/_n0058_inv2 (clock_1/alarm_hour/_n0058_inv)
     FDCE:CE                   0.095          clock_1/alarm_hour/CntH_0
    ----------------------------------------
    Total                      1.987ns (0.650ns logic, 1.336ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_2/clk_divd'
  Clock period: 1.629ns (frequency: 613.836MHz)
  Total number of paths / destination ports: 53 / 7
-------------------------------------------------------------------------
Delay:               1.629ns (Levels of Logic = 2)
  Source:            ddriver/pos_0 (FF)
  Destination:       ddriver/num_1 (FF)
  Source Clock:      clk_2/clk_divd rising
  Destination Clock: clk_2/clk_divd rising

  Data Path: ddriver/pos_0 to ddriver/num_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.361   0.771  ddriver/pos_0 (ddriver/pos_0)
     LUT6:I1->O            1   0.097   0.295  ddriver/Mmux_pos[2]_PWR_11_o_wide_mux_29_OUT21 (ddriver/Mmux_pos[2]_PWR_11_o_wide_mux_29_OUT2)
     LUT6:I5->O            1   0.097   0.000  ddriver/Mmux_pos[2]_PWR_11_o_wide_mux_29_OUT23 (ddriver/pos[2]_PWR_11_o_wide_mux_29_OUT<1>)
     FD:D                      0.008          ddriver/num_1
    ----------------------------------------
    Total                      1.629ns (0.563ns logic, 1.066ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_2/clk_divd'
  Total number of paths / destination ports: 43 / 35
-------------------------------------------------------------------------
Offset:              1.608ns (Levels of Logic = 3)
  Source:            chooseTimeMode (PAD)
  Destination:       ddriver/d_num2_3 (FF)
  Destination Clock: clk_2/clk_divd rising

  Data Path: chooseTimeMode to ddriver/d_num2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.693  chooseTimeMode_IBUF (chooseTimeMode_IBUF)
     LUT6:I0->O            7   0.097   0.711  ddriver/GND_12_o_GND_12_o_AND_26_o (ddriver/GND_12_o_GND_12_o_AND_26_o)
     LUT6:I1->O            1   0.097   0.000  ddriver/Mmux_alarmHour[3]_clockHour[3]_mux_13_OUT31 (ddriver/alarmHour[3]_clockHour[3]_mux_13_OUT<2>)
     FD:D                      0.008          ddriver/d_num2_2
    ----------------------------------------
    Total                      1.608ns (0.203ns logic, 1.405ns route)
                                       (12.6% logic, 87.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_1/alarm_minute/c6_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       clock_1/alarm_minute/alarm_minute_1/Cnt_3 (FF)
  Destination Clock: clock_1/alarm_minute/c6_clk rising

  Data Path: reset to clock_1/alarm_minute/alarm_minute_1/Cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.387  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.349          clock_1/alarm_minute/alarm_minute_1/Cnt_0
    ----------------------------------------
    Total                      0.737ns (0.350ns logic, 0.387ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_1/alarm_second/c6_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       clock_1/alarm_second/alarm_minute_1/Cnt_3 (FF)
  Destination Clock: clock_1/alarm_second/c6_clk rising

  Data Path: reset to clock_1/alarm_second/alarm_minute_1/Cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.387  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.349          clock_1/alarm_second/alarm_minute_1/Cnt_0
    ----------------------------------------
    Total                      0.737ns (0.350ns logic, 0.387ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_1/min_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.737ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       clock_1/alarm_minute/alarm_minute_0/Cnt_3 (FF)
  Destination Clock: clock_1/min_clk rising

  Data Path: reset to clock_1/alarm_minute/alarm_minute_0/Cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.387  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.349          clock_1/alarm_minute/alarm_minute_0/Cnt_0
    ----------------------------------------
    Total                      0.737ns (0.350ns logic, 0.387ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1/clk_divd'
  Total number of paths / destination ports: 23 / 22
-------------------------------------------------------------------------
Offset:              1.667ns (Levels of Logic = 4)
  Source:            alarmOn (PAD)
  Destination:       alarm_1/alarmLight (FF)
  Destination Clock: clk_1/clk_divd rising

  Data Path: alarmOn to alarm_1/alarmLight
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.515  alarmOn_IBUF (alarmOn_IBUF)
     LUT5:I2->O            1   0.097   0.556  alarm_1/alarmOn_curHour[7]_AND_9_o2 (alarm_1/alarmOn_curHour[7]_AND_9_o2)
     LUT5:I1->O            1   0.097   0.295  alarm_1/alarmOn_curHour[7]_AND_9_o3 (alarm_1/alarmOn_curHour[7]_AND_9_o)
     LUT4:I3->O            1   0.097   0.000  alarm_1/alarmLight_rstpot (alarm_1/alarmLight_rstpot)
     FD:D                      0.008          alarm_1/alarmLight
    ----------------------------------------
    Total                      1.667ns (0.300ns logic, 1.367ns route)
                                       (18.0% logic, 82.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_1/hour_clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.947ns (Levels of Logic = 2)
  Source:            EN_siginal (PAD)
  Destination:       clock_1/alarm_hour/CntH_1 (FF)
  Destination Clock: clock_1/hour_clk rising

  Data Path: EN_siginal to clock_1/alarm_hour/CntH_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.001   0.470  EN_siginal_IBUF (EN_siginal_IBUF)
     LUT2:I0->O            2   0.097   0.283  clock_1/alarm_hour/_n0058_inv2 (clock_1/alarm_hour/_n0058_inv)
     FDCE:CE                   0.095          clock_1/alarm_hour/CntH_0
    ----------------------------------------
    Total                      0.947ns (0.193ns logic, 0.754ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_2/clk_divd'
  Total number of paths / destination ports: 52 / 15
-------------------------------------------------------------------------
Offset:              1.336ns (Levels of Logic = 2)
  Source:            ddriver/pos_0 (FF)
  Destination:       an<7> (PAD)
  Source Clock:      clk_2/clk_divd rising

  Data Path: ddriver/pos_0 to an<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.361   0.599  ddriver/pos_0 (ddriver/pos_0)
     LUT3:I0->O            1   0.097   0.279  decd38/Mram_sel111 (an_1_OBUF)
     OBUF:I->O                 0.000          an_1_OBUF (an<1>)
    ----------------------------------------
    Total                      1.336ns (0.458ns logic, 0.878ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1/clk_divd'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 1)
  Source:            alarm_1/alarmLight (FF)
  Destination:       alarm_light (PAD)
  Source Clock:      clk_1/clk_divd rising

  Data Path: alarm_1/alarmLight to alarm_light
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  alarm_1/alarmLight (alarm_1/alarmLight)
     OBUF:I->O                 0.000          alarm_light_OBUF (alarm_light)
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_3/clk_divd'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            setting/time_light (FF)
  Destination:       time_light (PAD)
  Source Clock:      clk_3/clk_divd rising

  Data Path: setting/time_light to time_light
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  setting/time_light (setting/time_light)
     OBUF:I->O                 0.000          time_light_OBUF (time_light)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.769|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_1/clk_divd
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clk_1/clk_divd             |    2.845|         |         |         |
clk_2/clk_divd             |    1.417|         |         |         |
clock_1/alarm_minute/c6_clk|    2.663|         |         |         |
clock_1/alarm_second/c6_clk|    1.841|         |         |         |
clock_1/hour_clk           |    3.776|         |         |         |
clock_1/min_clk            |    2.844|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_2/clk_divd
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
alarmMin<7>                |    3.526|         |         |         |
clk_1/clk_divd             |    0.798|         |         |         |
clk_2/clk_divd             |    1.629|         |         |         |
clock_1/alarm_minute/c6_clk|    0.882|         |         |         |
clock_1/alarm_second/c6_clk|    0.676|         |         |         |
clock_1/hour_clk           |    6.724|         |         |         |
clock_1/min_clk            |    0.882|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_3/clk_divd
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clock_1/hour_clk|    2.020|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_1/alarm_minute/c6_clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_1/alarm_minute/c6_clk|    1.078|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_1/alarm_second/c6_clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
clock_1/alarm_second/c6_clk|    1.069|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_1/hour_clk
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clock_1/hour_clk|    1.987|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_1/min_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_1/min_clk|    1.078|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.33 secs
 
--> 

Total memory usage is 4685044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    3 (   0 filtered)

