{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 16:54:16 2016 " "Info: Processing started: Tue Nov 08 16:54:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PCINT\[3\] " "Info: Assuming node \"PCINT\[3\]\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCINT\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PCINT\[1\] " "Info: Assuming node \"PCINT\[1\]\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCINT\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PCINT\[0\] " "Info: Assuming node \"PCINT\[0\]\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCINT\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PCINT\[2\] " "Info: Assuming node \"PCINT\[2\]\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PCINT\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK memory altsyncram:MEMORY\|altsyncram_d7v3:auto_generated\|ram_block1a0~porta_we_reg register AC\[8\] 58.02 MHz 17.234 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 58.02 MHz between source memory \"altsyncram:MEMORY\|altsyncram_d7v3:auto_generated\|ram_block1a0~porta_we_reg\" and destination register \"AC\[8\]\" (period= 17.234 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.404 ns + Longest memory register " "Info: + Longest memory to register delay is 8.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_d7v3:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X26_Y25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y25; Fanout = 2; MEM Node = 'altsyncram:MEMORY\|altsyncram_d7v3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_d7v3.tdf" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/db/altsyncram_d7v3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_d7v3:auto_generated\|q_a\[0\] 2 MEM M4K_X26_Y25 7 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y25; Fanout = 7; MEM Node = 'altsyncram:MEMORY\|altsyncram_d7v3:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_d7v3:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_d7v3.tdf" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/db/altsyncram_d7v3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.393 ns) 4.357 ns Add1~1 3 COMB LCCOMB_X27_Y24_N0 2 " "Info: 3: + IC(0.971 ns) + CELL(0.393 ns) = 4.357 ns; Loc. = LCCOMB_X27_Y24_N0; Fanout = 2; COMB Node = 'Add1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { altsyncram:MEMORY|altsyncram_d7v3:auto_generated|q_a[0] Add1~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.428 ns Add1~3 4 COMB LCCOMB_X27_Y24_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.428 ns; Loc. = LCCOMB_X27_Y24_N2; Fanout = 2; COMB Node = 'Add1~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~1 Add1~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.499 ns Add1~5 5 COMB LCCOMB_X27_Y24_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.499 ns; Loc. = LCCOMB_X27_Y24_N4; Fanout = 2; COMB Node = 'Add1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~3 Add1~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.570 ns Add1~7 6 COMB LCCOMB_X27_Y24_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.570 ns; Loc. = LCCOMB_X27_Y24_N6; Fanout = 2; COMB Node = 'Add1~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~5 Add1~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.641 ns Add1~9 7 COMB LCCOMB_X27_Y24_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.641 ns; Loc. = LCCOMB_X27_Y24_N8; Fanout = 2; COMB Node = 'Add1~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~7 Add1~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.712 ns Add1~11 8 COMB LCCOMB_X27_Y24_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.712 ns; Loc. = LCCOMB_X27_Y24_N10; Fanout = 2; COMB Node = 'Add1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~9 Add1~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.783 ns Add1~13 9 COMB LCCOMB_X27_Y24_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.783 ns; Loc. = LCCOMB_X27_Y24_N12; Fanout = 2; COMB Node = 'Add1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~11 Add1~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.942 ns Add1~15 10 COMB LCCOMB_X27_Y24_N14 2 " "Info: 10: + IC(0.000 ns) + CELL(0.159 ns) = 4.942 ns; Loc. = LCCOMB_X27_Y24_N14; Fanout = 2; COMB Node = 'Add1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add1~13 Add1~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.352 ns Add1~16 11 COMB LCCOMB_X27_Y24_N16 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 5.352 ns; Loc. = LCCOMB_X27_Y24_N16; Fanout = 1; COMB Node = 'Add1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~15 Add1~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.741 ns) + CELL(0.150 ns) 6.243 ns Selector19~6 12 COMB LCCOMB_X27_Y22_N28 1 " "Info: 12: + IC(0.741 ns) + CELL(0.150 ns) = 6.243 ns; Loc. = LCCOMB_X27_Y22_N28; Fanout = 1; COMB Node = 'Selector19~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { Add1~16 Selector19~6 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.149 ns) 6.635 ns Selector19~9 13 COMB LCCOMB_X27_Y22_N16 1 " "Info: 13: + IC(0.243 ns) + CELL(0.149 ns) = 6.635 ns; Loc. = LCCOMB_X27_Y22_N16; Fanout = 1; COMB Node = 'Selector19~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { Selector19~6 Selector19~9 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.245 ns) 7.146 ns Selector19~11 14 COMB LCCOMB_X27_Y22_N12 1 " "Info: 14: + IC(0.266 ns) + CELL(0.245 ns) = 7.146 ns; Loc. = LCCOMB_X27_Y22_N12; Fanout = 1; COMB Node = 'Selector19~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Selector19~9 Selector19~11 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.149 ns) 7.535 ns Selector19~13 15 COMB LCCOMB_X27_Y22_N0 1 " "Info: 15: + IC(0.240 ns) + CELL(0.149 ns) = 7.535 ns; Loc. = LCCOMB_X27_Y22_N0; Fanout = 1; COMB Node = 'Selector19~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Selector19~11 Selector19~13 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.149 ns) 7.929 ns Selector19~16 16 COMB LCCOMB_X27_Y22_N26 1 " "Info: 16: + IC(0.245 ns) + CELL(0.149 ns) = 7.929 ns; Loc. = LCCOMB_X27_Y22_N26; Fanout = 1; COMB Node = 'Selector19~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Selector19~13 Selector19~16 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.149 ns) 8.320 ns Selector19~17 17 COMB LCCOMB_X27_Y22_N24 1 " "Info: 17: + IC(0.242 ns) + CELL(0.149 ns) = 8.320 ns; Loc. = LCCOMB_X27_Y22_N24; Fanout = 1; COMB Node = 'Selector19~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Selector19~16 Selector19~17 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.404 ns AC\[8\] 18 REG LCFF_X27_Y22_N25 26 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 8.404 ns; Loc. = LCFF_X27_Y22_N25; Fanout = 26; REG Node = 'AC\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector19~17 AC[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.456 ns ( 64.92 % ) " "Info: Total cell delay = 5.456 ns ( 64.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.948 ns ( 35.08 % ) " "Info: Total interconnect delay = 2.948 ns ( 35.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_d7v3:auto_generated|q_a[0] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~16 Selector19~6 Selector19~9 Selector19~11 Selector19~13 Selector19~16 Selector19~17 AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.404 ns" { altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:MEMORY|altsyncram_d7v3:auto_generated|q_a[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~16 {} Selector19~6 {} Selector19~9 {} Selector19~11 {} Selector19~13 {} Selector19~16 {} Selector19~17 {} AC[8] {} } { 0.000ns 0.000ns 0.971ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.741ns 0.243ns 0.266ns 0.240ns 0.245ns 0.242ns 0.000ns } { 0.000ns 2.993ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.149ns 0.245ns 0.149ns 0.149ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.040 ns - Smallest " "Info: - Smallest clock skew is -0.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.689 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 880 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 880; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns AC\[8\] 3 REG LCFF_X27_Y22_N25 26 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X27_Y22_N25; Fanout = 26; REG Node = 'AC\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[8] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.729 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK\" to source memory is 2.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 880 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 880; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.661 ns) 2.729 ns altsyncram:MEMORY\|altsyncram_d7v3:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X26_Y25 2 " "Info: 3: + IC(0.951 ns) + CELL(0.661 ns) = 2.729 ns; Loc. = M4K_X26_Y25; Fanout = 2; MEM Node = 'altsyncram:MEMORY\|altsyncram_d7v3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.612 ns" { CLOCK~clkctrl altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_d7v3.tdf" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/db/altsyncram_d7v3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.83 % ) " "Info: Total cell delay = 1.660 ns ( 60.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.069 ns ( 39.17 % ) " "Info: Total interconnect delay = 1.069 ns ( 39.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[8] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_d7v3.tdf" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/db/altsyncram_d7v3.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 184 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_d7v3.tdf" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/db/altsyncram_d7v3.tdf" 36 2 0 } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 184 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.404 ns" { altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_d7v3:auto_generated|q_a[0] Add1~1 Add1~3 Add1~5 Add1~7 Add1~9 Add1~11 Add1~13 Add1~15 Add1~16 Selector19~6 Selector19~9 Selector19~11 Selector19~13 Selector19~16 Selector19~17 AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.404 ns" { altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:MEMORY|altsyncram_d7v3:auto_generated|q_a[0] {} Add1~1 {} Add1~3 {} Add1~5 {} Add1~7 {} Add1~9 {} Add1~11 {} Add1~13 {} Add1~15 {} Add1~16 {} Selector19~6 {} Selector19~9 {} Selector19~11 {} Selector19~13 {} Selector19~16 {} Selector19~17 {} AC[8] {} } { 0.000ns 0.000ns 0.971ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.741ns 0.243ns 0.266ns 0.240ns 0.245ns 0.242ns 0.000ns } { 0.000ns 2.993ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.149ns 0.245ns 0.149ns 0.149ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[8] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.729 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.729 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_d7v3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.951ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PCINT\[3\] " "Info: No valid register-to-register data paths exist for clock \"PCINT\[3\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PCINT\[1\] " "Info: No valid register-to-register data paths exist for clock \"PCINT\[1\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PCINT\[0\] " "Info: No valid register-to-register data paths exist for clock \"PCINT\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PCINT\[2\] " "Info: No valid register-to-register data paths exist for clock \"PCINT\[2\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "AC\[8\] IO_DATA\[8\] CLOCK 7.456 ns register " "Info: tsu for register \"AC\[8\]\" (data pin = \"IO_DATA\[8\]\", clock pin = \"CLOCK\") is 7.456 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.181 ns + Longest pin register " "Info: + Longest pin to register delay is 10.181 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[8\] 1 PIN PIN_D14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_D14; Fanout = 1; PIN Node = 'IO_DATA\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns IO_DATA\[8\]~8 2 COMB IOC_X33_Y36_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOC_X33_Y36_N0; Fanout = 1; COMB Node = 'IO_DATA\[8\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { IO_DATA[8] IO_DATA[8]~8 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.593 ns) + CELL(0.438 ns) 6.861 ns Selector19~7 3 COMB LCCOMB_X31_Y26_N14 1 " "Info: 3: + IC(5.593 ns) + CELL(0.438 ns) = 6.861 ns; Loc. = LCCOMB_X31_Y26_N14; Fanout = 1; COMB Node = 'Selector19~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.031 ns" { IO_DATA[8]~8 Selector19~7 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.438 ns) 8.412 ns Selector19~9 4 COMB LCCOMB_X27_Y22_N16 1 " "Info: 4: + IC(1.113 ns) + CELL(0.438 ns) = 8.412 ns; Loc. = LCCOMB_X27_Y22_N16; Fanout = 1; COMB Node = 'Selector19~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { Selector19~7 Selector19~9 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.245 ns) 8.923 ns Selector19~11 5 COMB LCCOMB_X27_Y22_N12 1 " "Info: 5: + IC(0.266 ns) + CELL(0.245 ns) = 8.923 ns; Loc. = LCCOMB_X27_Y22_N12; Fanout = 1; COMB Node = 'Selector19~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Selector19~9 Selector19~11 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.149 ns) 9.312 ns Selector19~13 6 COMB LCCOMB_X27_Y22_N0 1 " "Info: 6: + IC(0.240 ns) + CELL(0.149 ns) = 9.312 ns; Loc. = LCCOMB_X27_Y22_N0; Fanout = 1; COMB Node = 'Selector19~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.389 ns" { Selector19~11 Selector19~13 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.149 ns) 9.706 ns Selector19~16 7 COMB LCCOMB_X27_Y22_N26 1 " "Info: 7: + IC(0.245 ns) + CELL(0.149 ns) = 9.706 ns; Loc. = LCCOMB_X27_Y22_N26; Fanout = 1; COMB Node = 'Selector19~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { Selector19~13 Selector19~16 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.149 ns) 10.097 ns Selector19~17 8 COMB LCCOMB_X27_Y22_N24 1 " "Info: 8: + IC(0.242 ns) + CELL(0.149 ns) = 10.097 ns; Loc. = LCCOMB_X27_Y22_N24; Fanout = 1; COMB Node = 'Selector19~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Selector19~16 Selector19~17 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.181 ns AC\[8\] 9 REG LCFF_X27_Y22_N25 26 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 10.181 ns; Loc. = LCFF_X27_Y22_N25; Fanout = 26; REG Node = 'AC\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector19~17 AC[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.482 ns ( 24.38 % ) " "Info: Total cell delay = 2.482 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.699 ns ( 75.62 % ) " "Info: Total interconnect delay = 7.699 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.181 ns" { IO_DATA[8] IO_DATA[8]~8 Selector19~7 Selector19~9 Selector19~11 Selector19~13 Selector19~16 Selector19~17 AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.181 ns" { IO_DATA[8] {} IO_DATA[8]~8 {} Selector19~7 {} Selector19~9 {} Selector19~11 {} Selector19~13 {} Selector19~16 {} Selector19~17 {} AC[8] {} } { 0.000ns 0.000ns 5.593ns 1.113ns 0.266ns 0.240ns 0.245ns 0.242ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.438ns 0.245ns 0.149ns 0.149ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 184 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.689 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 880 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 880; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns AC\[8\] 3 REG LCFF_X27_Y22_N25 26 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X27_Y22_N25; Fanout = 26; REG Node = 'AC\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[8] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.181 ns" { IO_DATA[8] IO_DATA[8]~8 Selector19~7 Selector19~9 Selector19~11 Selector19~13 Selector19~16 Selector19~17 AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.181 ns" { IO_DATA[8] {} IO_DATA[8]~8 {} Selector19~7 {} Selector19~9 {} Selector19~11 {} Selector19~13 {} Selector19~16 {} Selector19~17 {} AC[8] {} } { 0.000ns 0.000ns 5.593ns 1.113ns 0.266ns 0.240ns 0.245ns 0.242ns 0.000ns } { 0.000ns 0.830ns 0.438ns 0.438ns 0.245ns 0.149ns 0.149ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[8] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK IO_CYCLE STATE.EX_OUT2 8.944 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"IO_CYCLE\" through register \"STATE.EX_OUT2\" is 8.944 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.693 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 880 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 880; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns STATE.EX_OUT2 3 REG LCFF_X31_Y21_N17 2 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X31_Y21_N17; Fanout = 2; REG Node = 'STATE.EX_OUT2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { CLOCK~clkctrl STATE.EX_OUT2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK CLOCK~clkctrl STATE.EX_OUT2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} STATE.EX_OUT2 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.001 ns + Longest register pin " "Info: + Longest register to pin delay is 6.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns STATE.EX_OUT2 1 REG LCFF_X31_Y21_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y21_N17; Fanout = 2; REG Node = 'STATE.EX_OUT2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STATE.EX_OUT2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.365 ns) + CELL(0.420 ns) 1.785 ns WideNor0 2 COMB LCCOMB_X31_Y26_N0 1 " "Info: 2: + IC(1.365 ns) + CELL(0.420 ns) = 1.785 ns; Loc. = LCCOMB_X31_Y26_N0; Fanout = 1; COMB Node = 'WideNor0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { STATE.EX_OUT2 WideNor0 } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.418 ns) + CELL(2.798 ns) 6.001 ns IO_CYCLE 3 PIN PIN_A14 0 " "Info: 3: + IC(1.418 ns) + CELL(2.798 ns) = 6.001 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'IO_CYCLE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.216 ns" { WideNor0 IO_CYCLE } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.218 ns ( 53.62 % ) " "Info: Total cell delay = 3.218 ns ( 53.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.783 ns ( 46.38 % ) " "Info: Total interconnect delay = 2.783 ns ( 46.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.001 ns" { STATE.EX_OUT2 WideNor0 IO_CYCLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.001 ns" { STATE.EX_OUT2 {} WideNor0 {} IO_CYCLE {} } { 0.000ns 1.365ns 1.418ns } { 0.000ns 0.420ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { CLOCK CLOCK~clkctrl STATE.EX_OUT2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} STATE.EX_OUT2 {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.001 ns" { STATE.EX_OUT2 WideNor0 IO_CYCLE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.001 ns" { STATE.EX_OUT2 {} WideNor0 {} IO_CYCLE {} } { 0.000ns 1.365ns 1.418ns } { 0.000ns 0.420ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "AC\[8\] RESETN CLOCK -0.146 ns register " "Info: th for register \"AC\[8\]\" (data pin = \"RESETN\", clock pin = \"CLOCK\") is -0.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.689 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 880 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 880; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns AC\[8\] 3 REG LCFF_X27_Y22_N25 26 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X27_Y22_N25; Fanout = 26; REG Node = 'AC\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[8] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 184 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.101 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETN 1 PIN PIN_P1 41 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 41; PIN Node = 'RESETN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.660 ns) 3.101 ns AC\[8\] 2 REG LCFF_X27_Y22_N25 26 " "Info: 2: + IC(1.442 ns) + CELL(0.660 ns) = 3.101 ns; Loc. = LCFF_X27_Y22_N25; Fanout = 26; REG Node = 'AC\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { RESETN AC[8] } "NODE_NAME" } } { "scomp.vhd" "" { Text "C:/Users/HarrisonStatham/Documents/GitHub/BasicDE2SCOMP/BasicDE2SCOMP/scomp.vhd" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 53.50 % ) " "Info: Total cell delay = 1.659 ns ( 53.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.442 ns ( 46.50 % ) " "Info: Total interconnect delay = 1.442 ns ( 46.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { RESETN AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.101 ns" { RESETN {} RESETN~combout {} AC[8] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLOCK CLOCK~clkctrl AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[8] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.101 ns" { RESETN AC[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.101 ns" { RESETN {} RESETN~combout {} AC[8] {} } { 0.000ns 0.000ns 1.442ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 16:54:18 2016 " "Info: Processing ended: Tue Nov 08 16:54:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
