OpenROAD b57893514040c5aa453ab5c104f35d1173a8add9 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 48 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0140] SpacingRange unsupported.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.
[WARNING DRT-0145] New SPACINGTABLE PARALLELRUNLENGTH overrides old SPACING rule.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       9
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   halut_encoder_4
Die area:                 ( 0 0 ) ( 102223 102223 )
Number of track patterns: 32
Number of DEF vias:       2
Number of components:     387640
Number of terminals:      365
Number of snets:          2
Number of nets:           31065

[WARNING DRT-0240] CUT layer V3 does not have square single-cut via, cut layer width may be set incorrectly.
[WARNING DRT-0240] CUT layer V5 does not have square single-cut via, cut layer width may be set incorrectly.
[INFO DRT-0167] List of default vias:
  Layer V1
    default via: VIA12
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
[INFO DRT-0164] Number of unique instances = 232.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 1320142.
[INFO DRT-0033] V1 shape region query size = 1065281.
[INFO DRT-0033] M2 shape region query size = 38152.
[INFO DRT-0033] V2 shape region query size = 9828.
[INFO DRT-0033] M3 shape region query size = 19656.
[INFO DRT-0033] V3 shape region query size = 6552.
[INFO DRT-0033] M4 shape region query size = 16559.
[INFO DRT-0033] V4 shape region query size = 6552.
[INFO DRT-0033] M5 shape region query size = 6918.
[INFO DRT-0033] V5 shape region query size = 324.
[INFO DRT-0033] M6 shape region query size = 180.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0078]   Complete 713 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 222 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0084]   Complete 30710 groups.
#scanned instances     = 387640
#unique  instances     = 228
#stdCellGenAp          = 8793
#stdCellValidPlanarAp  = 90
#stdCellValidViaAp     = 6941
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 93438
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:04:39, elapsed time = 00:00:21, memory = 954.67 (MB), peak = 954.67 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

Number of guides:     334175

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 189 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 189 STEP 540 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 83771.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 70863.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 60745.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 39017.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 16418.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 6879.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 513.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 161447 vertical wires in 4 frboxes and 116759 horizontal wires in 4 frboxes.
[INFO DRT-0186] Done with 12979 vertical wires in 4 frboxes and 7257 horizontal wires in 4 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:07, memory = 2136.07 (MB), peak = 2136.07 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2136.07 (MB), peak = 2136.07 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:08, memory = 5565.68 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:14, memory = 7108.60 (MB).
    Completing 30% with 1350 violations.
    elapsed time = 00:00:25, memory = 8087.70 (MB).
    Completing 40% with 1350 violations.
    elapsed time = 00:00:33, memory = 8206.01 (MB).
    Completing 50% with 1350 violations.
    elapsed time = 00:00:42, memory = 7298.07 (MB).
    Completing 60% with 2715 violations.
    elapsed time = 00:00:58, memory = 8815.79 (MB).
    Completing 70% with 2715 violations.
    elapsed time = 00:01:08, memory = 9223.04 (MB).
    Completing 80% with 3722 violations.
    elapsed time = 00:01:25, memory = 9551.68 (MB).
    Completing 90% with 3722 violations.
    elapsed time = 00:01:36, memory = 9538.02 (MB).
    Completing 100% with 4577 violations.
    elapsed time = 00:01:49, memory = 7873.85 (MB).
[INFO DRT-0199]   Number of violations = 17356.
[INFO DRT-0267] cpu time = 00:25:09, elapsed time = 00:01:51, memory = 8248.45 (MB), peak = 9730.89 (MB)
Total wire length = 138436 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 8610 um.
Total wire length on LAYER M3 = 39566 um.
Total wire length on LAYER M4 = 34101 um.
Total wire length on LAYER M5 = 32462 um.
Total wire length on LAYER M6 = 19433 um.
Total wire length on LAYER M7 = 4262 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 276022.
Up-via summary (total 276022):.

-----------------
 Active         0
     M1     92924
     M2     96873
     M3     51105
     M4     22225
     M5     11427
     M6      1468
     M7         0
     M8         0
     M9         0
-----------------
           276022


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 17356 violations.
    elapsed time = 00:00:16, memory = 10554.20 (MB).
    Completing 20% with 17356 violations.
    elapsed time = 00:00:27, memory = 10356.33 (MB).
    Completing 30% with 11884 violations.
    elapsed time = 00:00:43, memory = 11024.00 (MB).
    Completing 40% with 11884 violations.
    elapsed time = 00:00:54, memory = 11144.36 (MB).
    Completing 50% with 11884 violations.
    elapsed time = 00:01:07, memory = 9196.86 (MB).
    Completing 60% with 7633 violations.
    elapsed time = 00:01:27, memory = 11326.57 (MB).
    Completing 70% with 7633 violations.
    elapsed time = 00:01:38, memory = 11116.03 (MB).
    Completing 80% with 3691 violations.
    elapsed time = 00:01:54, memory = 11705.03 (MB).
    Completing 90% with 3691 violations.
    elapsed time = 00:02:06, memory = 11826.35 (MB).
    Completing 100% with 517 violations.
    elapsed time = 00:02:18, memory = 9928.57 (MB).
[INFO DRT-0199]   Number of violations = 9779.
[INFO DRT-0267] cpu time = 00:31:12, elapsed time = 00:02:19, memory = 9971.11 (MB), peak = 11961.96 (MB)
Total wire length = 137707 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 8996 um.
Total wire length on LAYER M3 = 39394 um.
Total wire length on LAYER M4 = 33659 um.
Total wire length on LAYER M5 = 32167 um.
Total wire length on LAYER M6 = 19243 um.
Total wire length on LAYER M7 = 4244 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 272670.
Up-via summary (total 272670):.

-----------------
 Active         0
     M1     92923
     M2     97166
     M3     48581
     M4     21732
     M5     10896
     M6      1372
     M7         0
     M8         0
     M9         0
-----------------
           272670


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 9779 violations.
    elapsed time = 00:00:15, memory = 12001.96 (MB).
    Completing 20% with 9779 violations.
    elapsed time = 00:00:27, memory = 11710.42 (MB).
    Completing 30% with 7147 violations.
    elapsed time = 00:00:42, memory = 12105.60 (MB).
    Completing 40% with 7147 violations.
    elapsed time = 00:00:53, memory = 12194.28 (MB).
    Completing 50% with 7147 violations.
    elapsed time = 00:01:05, memory = 10311.31 (MB).
    Completing 60% with 4339 violations.
    elapsed time = 00:01:25, memory = 12359.80 (MB).
    Completing 70% with 4339 violations.
    elapsed time = 00:01:35, memory = 12084.04 (MB).
    Completing 80% with 3000 violations.
    elapsed time = 00:01:52, memory = 12611.54 (MB).
    Completing 90% with 3000 violations.
    elapsed time = 00:02:04, memory = 12663.30 (MB).
    Completing 100% with 1323 violations.
    elapsed time = 00:02:16, memory = 10768.36 (MB).
[INFO DRT-0199]   Number of violations = 9444.
[INFO DRT-0267] cpu time = 00:30:40, elapsed time = 00:02:18, memory = 10809.09 (MB), peak = 12731.93 (MB)
Total wire length = 137377 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9068 um.
Total wire length on LAYER M3 = 39263 um.
Total wire length on LAYER M4 = 33568 um.
Total wire length on LAYER M5 = 32067 um.
Total wire length on LAYER M6 = 19180 um.
Total wire length on LAYER M7 = 4228 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271176.
Up-via summary (total 271176):.

-----------------
 Active         0
     M1     92923
     M2     96676
     M3     47841
     M4     21605
     M5     10818
     M6      1313
     M7         0
     M8         0
     M9         0
-----------------
           271176


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9444 violations.
    elapsed time = 00:00:08, memory = 12838.21 (MB).
    Completing 20% with 9444 violations.
    elapsed time = 00:00:15, memory = 12872.82 (MB).
    Completing 30% with 6579 violations.
    elapsed time = 00:00:39, memory = 13653.95 (MB).
    Completing 40% with 6579 violations.
    elapsed time = 00:00:44, memory = 13618.95 (MB).
    Completing 50% with 6579 violations.
    elapsed time = 00:00:51, memory = 12437.85 (MB).
    Completing 60% with 4761 violations.
    elapsed time = 00:01:26, memory = 13802.80 (MB).
    Completing 70% with 4761 violations.
    elapsed time = 00:01:33, memory = 13960.76 (MB).
    Completing 80% with 1805 violations.
    elapsed time = 00:01:49, memory = 14109.28 (MB).
    Completing 90% with 1805 violations.
    elapsed time = 00:01:55, memory = 14134.07 (MB).
    Completing 100% with 132 violations.
    elapsed time = 00:02:07, memory = 12141.73 (MB).
[INFO DRT-0199]   Number of violations = 133.
[INFO DRT-0267] cpu time = 00:19:24, elapsed time = 00:02:07, memory = 12162.61 (MB), peak = 14204.15 (MB)
Total wire length = 137380 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9104 um.
Total wire length on LAYER M3 = 39294 um.
Total wire length on LAYER M4 = 33563 um.
Total wire length on LAYER M5 = 32042 um.
Total wire length on LAYER M6 = 19152 um.
Total wire length on LAYER M7 = 4223 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271039.
Up-via summary (total 271039):.

-----------------
 Active         0
     M1     92923
     M2     96726
     M3     47758
     M4     21544
     M5     10777
     M6      1311
     M7         0
     M8         0
     M9         0
-----------------
           271039


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 133 violations.
    elapsed time = 00:00:00, memory = 12162.61 (MB).
    Completing 20% with 133 violations.
    elapsed time = 00:00:00, memory = 12162.61 (MB).
    Completing 30% with 97 violations.
    elapsed time = 00:00:13, memory = 12162.61 (MB).
    Completing 40% with 97 violations.
    elapsed time = 00:00:13, memory = 12162.61 (MB).
    Completing 50% with 97 violations.
    elapsed time = 00:01:06, memory = 12162.64 (MB).
    Completing 60% with 96 violations.
    elapsed time = 00:01:06, memory = 12162.64 (MB).
    Completing 70% with 96 violations.
    elapsed time = 00:01:06, memory = 12162.64 (MB).
    Completing 80% with 95 violations.
    elapsed time = 00:01:28, memory = 12166.71 (MB).
    Completing 90% with 95 violations.
    elapsed time = 00:01:28, memory = 12166.71 (MB).
    Completing 100% with 88 violations.
    elapsed time = 00:01:30, memory = 12166.71 (MB).
[INFO DRT-0199]   Number of violations = 91.
[INFO DRT-0267] cpu time = 00:02:12, elapsed time = 00:01:30, memory = 12166.71 (MB), peak = 14204.15 (MB)
Total wire length = 137393 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9114 um.
Total wire length on LAYER M3 = 39301 um.
Total wire length on LAYER M4 = 33567 um.
Total wire length on LAYER M5 = 32043 um.
Total wire length on LAYER M6 = 19146 um.
Total wire length on LAYER M7 = 4222 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271081.
Up-via summary (total 271081):.

-----------------
 Active         0
     M1     92923
     M2     96762
     M3     47760
     M4     21552
     M5     10772
     M6      1312
     M7         0
     M8         0
     M9         0
-----------------
           271081


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 91 violations.
    elapsed time = 00:00:00, memory = 12166.71 (MB).
    Completing 20% with 91 violations.
    elapsed time = 00:00:00, memory = 12166.71 (MB).
    Completing 30% with 82 violations.
    elapsed time = 00:00:03, memory = 12166.71 (MB).
    Completing 40% with 82 violations.
    elapsed time = 00:00:03, memory = 12166.71 (MB).
    Completing 50% with 82 violations.
    elapsed time = 00:00:29, memory = 12170.80 (MB).
    Completing 60% with 60 violations.
    elapsed time = 00:00:29, memory = 12170.80 (MB).
    Completing 70% with 60 violations.
    elapsed time = 00:00:29, memory = 12170.80 (MB).
    Completing 80% with 42 violations.
    elapsed time = 00:00:52, memory = 12170.80 (MB).
    Completing 90% with 42 violations.
    elapsed time = 00:00:52, memory = 12170.80 (MB).
    Completing 100% with 40 violations.
    elapsed time = 00:01:07, memory = 12170.80 (MB).
[INFO DRT-0199]   Number of violations = 40.
[INFO DRT-0267] cpu time = 00:01:47, elapsed time = 00:01:07, memory = 12170.80 (MB), peak = 14204.15 (MB)
Total wire length = 137396 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9121 um.
Total wire length on LAYER M3 = 39321 um.
Total wire length on LAYER M4 = 33565 um.
Total wire length on LAYER M5 = 32031 um.
Total wire length on LAYER M6 = 19140 um.
Total wire length on LAYER M7 = 4216 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271034.
Up-via summary (total 271034):.

-----------------
 Active         0
     M1     92923
     M2     96772
     M3     47732
     M4     21531
     M5     10769
     M6      1307
     M7         0
     M8         0
     M9         0
-----------------
           271034


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 40 violations.
    elapsed time = 00:00:00, memory = 12170.80 (MB).
    Completing 20% with 40 violations.
    elapsed time = 00:00:00, memory = 12170.80 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:01, memory = 12170.80 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:01, memory = 12170.80 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:24, memory = 12179.34 (MB).
    Completing 60% with 37 violations.
    elapsed time = 00:00:24, memory = 12179.34 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:24, memory = 12179.34 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:41, memory = 12179.34 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:41, memory = 12179.34 (MB).
    Completing 100% with 33 violations.
    elapsed time = 00:00:54, memory = 12179.34 (MB).
[INFO DRT-0199]   Number of violations = 33.
[INFO DRT-0267] cpu time = 00:01:25, elapsed time = 00:00:54, memory = 12179.34 (MB), peak = 14204.15 (MB)
Total wire length = 137391 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9125 um.
Total wire length on LAYER M3 = 39319 um.
Total wire length on LAYER M4 = 33561 um.
Total wire length on LAYER M5 = 32027 um.
Total wire length on LAYER M6 = 19140 um.
Total wire length on LAYER M7 = 4215 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271010.
Up-via summary (total 271010):.

-----------------
 Active         0
     M1     92923
     M2     96757
     M3     47736
     M4     21523
     M5     10766
     M6      1305
     M7         0
     M8         0
     M9         0
-----------------
           271010


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 33 violations.
    elapsed time = 00:00:00, memory = 12179.34 (MB).
    Completing 20% with 33 violations.
    elapsed time = 00:00:00, memory = 12179.34 (MB).
    Completing 30% with 25 violations.
    elapsed time = 00:00:01, memory = 12179.34 (MB).
    Completing 40% with 25 violations.
    elapsed time = 00:00:01, memory = 12179.34 (MB).
    Completing 50% with 25 violations.
    elapsed time = 00:00:35, memory = 12183.53 (MB).
    Completing 60% with 18 violations.
    elapsed time = 00:00:35, memory = 12183.53 (MB).
    Completing 70% with 18 violations.
    elapsed time = 00:00:35, memory = 12183.53 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:45, memory = 12183.53 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:45, memory = 12183.53 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:51, memory = 12183.56 (MB).
[INFO DRT-0199]   Number of violations = 15.
[INFO DRT-0267] cpu time = 00:01:05, elapsed time = 00:00:51, memory = 12183.56 (MB), peak = 14204.15 (MB)
Total wire length = 137389 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9122 um.
Total wire length on LAYER M3 = 39315 um.
Total wire length on LAYER M4 = 33572 um.
Total wire length on LAYER M5 = 32029 um.
Total wire length on LAYER M6 = 19135 um.
Total wire length on LAYER M7 = 4215 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271009.
Up-via summary (total 271009):.

-----------------
 Active         0
     M1     92923
     M2     96729
     M3     47769
     M4     21522
     M5     10761
     M6      1305
     M7         0
     M8         0
     M9         0
-----------------
           271009


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 12183.56 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 12183.56 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:01, memory = 12183.56 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:01, memory = 12183.56 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:20, memory = 12183.56 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:20, memory = 12183.56 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:20, memory = 12183.56 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:30, memory = 12183.56 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:30, memory = 12183.56 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:37, memory = 12183.56 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:37, memory = 12183.56 (MB), peak = 14204.15 (MB)
Total wire length = 137384 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9122 um.
Total wire length on LAYER M3 = 39322 um.
Total wire length on LAYER M4 = 33573 um.
Total wire length on LAYER M5 = 32018 um.
Total wire length on LAYER M6 = 19129 um.
Total wire length on LAYER M7 = 4216 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 270959.
Up-via summary (total 270959):.

-----------------
 Active         0
     M1     92923
     M2     96694
     M3     47775
     M4     21511
     M5     10752
     M6      1304
     M7         0
     M8         0
     M9         0
-----------------
           270959


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 12183.56 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 12183.56 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 12183.56 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 12183.56 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:19, memory = 12183.56 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:19, memory = 12183.56 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:19, memory = 12183.56 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:20, memory = 12183.56 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:20, memory = 12183.56 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:21, memory = 12183.56 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:26, elapsed time = 00:00:21, memory = 12183.56 (MB), peak = 14204.15 (MB)
Total wire length = 137383 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9123 um.
Total wire length on LAYER M3 = 39322 um.
Total wire length on LAYER M4 = 33571 um.
Total wire length on LAYER M5 = 32018 um.
Total wire length on LAYER M6 = 19129 um.
Total wire length on LAYER M7 = 4216 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 270958.
Up-via summary (total 270958):.

-----------------
 Active         0
     M1     92923
     M2     96700
     M3     47770
     M4     21509
     M5     10752
     M6      1304
     M7         0
     M8         0
     M9         0
-----------------
           270958


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 12183.56 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 12183.56 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:15, memory = 12183.56 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:15, memory = 12183.56 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:15, memory = 12183.56 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:16, memory = 12183.56 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:16, memory = 12183.56 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:22, memory = 12183.98 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:22, memory = 12183.98 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:22, memory = 12183.98 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:22, memory = 12183.98 (MB), peak = 14204.15 (MB)
Total wire length = 137389 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9124 um.
Total wire length on LAYER M3 = 39322 um.
Total wire length on LAYER M4 = 33581 um.
Total wire length on LAYER M5 = 32019 um.
Total wire length on LAYER M6 = 19125 um.
Total wire length on LAYER M7 = 4216 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271016.
Up-via summary (total 271016):.

-----------------
 Active         0
     M1     92923
     M2     96719
     M3     47801
     M4     21519
     M5     10750
     M6      1304
     M7         0
     M8         0
     M9         0
-----------------
           271016


[INFO DRT-0198] Complete detail routing.
Total wire length = 137389 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 9124 um.
Total wire length on LAYER M3 = 39322 um.
Total wire length on LAYER M4 = 33581 um.
Total wire length on LAYER M5 = 32019 um.
Total wire length on LAYER M6 = 19125 um.
Total wire length on LAYER M7 = 4216 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 271016.
Up-via summary (total 271016):.

-----------------
 Active         0
     M1     92923
     M2     96719
     M3     47801
     M4     21519
     M5     10750
     M6      1304
     M7         0
     M8         0
     M9         0
-----------------
           271016


[INFO DRT-0267] cpu time = 01:54:33, elapsed time = 00:14:24, memory = 12183.98 (MB), peak = 14204.15 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 15:01.26[h:]min:sec. CPU time: user 7096.62 sys 88.52 (797%). Peak memory: 14545048KB.
