# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/adder.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/alu.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/arm.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/condcheck.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/condunit.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/controller.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/controlunit.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/datapath.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/dmem.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/extend.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/flopenr.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/flopr.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/imem.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/mux2.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/reg1.v" \
"../../../../PipelinedProcessor.srcs/sources_1/new/reg2.v" \
"../../../../PipelinedProcessor.srcs/sources_1/new/reg3.v" \
"../../../../PipelinedProcessor.srcs/sources_1/new/reg4.v" \
"../../../../PipelinedProcessor.srcs/sources_1/new/reg5.v" \
"../../../../PipelinedProcessor.srcs/sources_1/new/reg6.v" \
"../../../../PipelinedProcessor.srcs/sources_1/new/reg7.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/regfile.v" \
"../../../../PipelinedProcessor.srcs/sources_1/imports/PARQUI-main/top.v" \
"../../../../PipelinedProcessor.srcs/sim_1/new/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
