WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2725361 heartbeat IPC: 3.66924 cumulative IPC: 3.66924 (Simulation time: 0 hr 2 min 14 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2725362 cumulative IPC: 3.66924 (Simulation time: 0 hr 2 min 14 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2725362 (Simulation time: 0 hr 2 min 14 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 46432631 heartbeat IPC: 0.228795 cumulative IPC: 0.228795 (Simulation time: 0 hr 19 min 2 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 89050028 heartbeat IPC: 0.234646 cumulative IPC: 0.231684 (Simulation time: 0 hr 24 min 37 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 130045987 heartbeat IPC: 0.243927 cumulative IPC: 0.235626 (Simulation time: 0 hr 28 min 26 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 169067878 heartbeat IPC: 0.256267 cumulative IPC: 0.240468 (Simulation time: 0 hr 31 min 52 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 206754634 heartbeat IPC: 0.265346 cumulative IPC: 0.245063 (Simulation time: 0 hr 34 min 50 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 204029273 cumulative IPC: 0.245063 (Simulation time: 0 hr 34 min 50 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 204029273 (Simulation time: 0 hr 34 min 50 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.245063 instructions: 50000004 cycles: 204029273
CPU 0 Branch Prediction Accuracy: 96.0225% MPKI: 0.63708 Average ROB Occupancy at Mispredict: 293.984
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.63708
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3672891  HIT:    1641038  MISS:    2031853
LLC LOAD         ACCESS:     507924  HIT:          4  MISS:     507920
LLC RFO          ACCESS:    1582286  HIT:      58589  MISS:    1523697
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1582445  HIT:    1582445  MISS:          0
LLC TRANSLATION  ACCESS:        236  HIT:          0  MISS:        236
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1281.87 cycles
cpu0_DTLB TOTAL       ACCESS:   12361250  HIT:   12139207  MISS:     222043
cpu0_DTLB LOAD         ACCESS:   12361250  HIT:   12139207  MISS:     222043
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 157.217 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:  122012068  HIT:    8140220  MISS:  113871848
cpu0_L1D LOAD         ACCESS:   21824529  HIT:    2390868  MISS:   19433661
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:   99324987  HIT:    5749335  MISS:   93575652
cpu0_L1D TRANSLATION  ACCESS:     862552  HIT:         17  MISS:     862535
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.5945 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    6268323  HIT:    4177874  MISS:    2090449
cpu0_L2C LOAD         ACCESS:     507938  HIT:         11  MISS:     507927
cpu0_L2C RFO          ACCESS:    2864297  HIT:    1282011  MISS:    1582286
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    2864320  HIT:    2864320  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      31768  HIT:      31532  MISS:        236
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1266.91 cycles
cpu0_STLB TOTAL       ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB LOAD         ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1083.63 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      94392
  ROW_BUFFER_MISS:    1937461
 AVG DBUS CONGESTED CYCLE:    3.99772
 WQ ROW_BUFFER_HIT:      72132
  ROW_BUFFER_MISS:    1458374  FULL:          0

