-- Copyright (C) 1991-2009 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition"

-- DATE "01/07/2019 18:31:29"

-- 
-- Device: Altera EP1C20F400C8 Package FBGA400
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY IEEE, cyclone;
USE IEEE.std_logic_1164.all;
USE cyclone.cyclone_components.all;

ENTITY 	main IS
    PORT (
	key_start : IN std_logic;
	key_time : IN std_logic;
	key_select : IN std_logic;
	key_set : IN std_logic;
	key_conform : IN std_logic;
	key_price : IN std_logic;
	clk : IN std_logic;
	wheel : IN std_logic;
	seltime : OUT std_logic_vector(2 DOWNTO 0);
	outptime : OUT std_logic_vector(7 DOWNTO 0);
	seldistance : OUT std_logic_vector(2 DOWNTO 0);
	outpdistance : OUT std_logic_vector(7 DOWNTO 0);
	selprice : OUT std_logic_vector(2 DOWNTO 0);
	outpprice : OUT std_logic_vector(7 DOWNTO 0);
	bee_pulse : OUT std_logic
	);
END main;

ARCHITECTURE structure OF main IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_key_start : std_logic;
SIGNAL ww_key_time : std_logic;
SIGNAL ww_key_select : std_logic;
SIGNAL ww_key_set : std_logic;
SIGNAL ww_key_conform : std_logic;
SIGNAL ww_key_price : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_wheel : std_logic;
SIGNAL ww_seltime : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_outptime : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_seldistance : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_outpdistance : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_selprice : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_outpprice : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_bee_pulse : std_logic;
SIGNAL \u10|LessThan0~6\ : std_logic;
SIGNAL \u17|LessThan0~5\ : std_logic;
SIGNAL \u2|Add0~6\ : std_logic;
SIGNAL \u8|LessThan0~5\ : std_logic;
SIGNAL \u10|LessThan0~11\ : std_logic;
SIGNAL \u17|LessThan0~10\ : std_logic;
SIGNAL \u2|Add5~24\ : std_logic;
SIGNAL \u8|LessThan0~10\ : std_logic;
SIGNAL \u4|run[9]~40\ : std_logic;
SIGNAL \u4|run[9]~40COUT1_91\ : std_logic;
SIGNAL \u4|run[10]~42\ : std_logic;
SIGNAL \u4|run[11]~44\ : std_logic;
SIGNAL \u4|run[11]~44COUT1_93\ : std_logic;
SIGNAL \u4|run[4]~48\ : std_logic;
SIGNAL \u4|run[4]~48COUT1_83\ : std_logic;
SIGNAL \u4|run[5]~50\ : std_logic;
SIGNAL \u4|run[2]~52\ : std_logic;
SIGNAL \u4|run[2]~52COUT1_79\ : std_logic;
SIGNAL \u4|run[3]~54\ : std_logic;
SIGNAL \u4|run[3]~54COUT1_81\ : std_logic;
SIGNAL \u4|run[6]~56\ : std_logic;
SIGNAL \u4|run[6]~56COUT1_85\ : std_logic;
SIGNAL \u4|run[7]~58\ : std_logic;
SIGNAL \u4|run[7]~58COUT1_87\ : std_logic;
SIGNAL \u4|run[8]~60\ : std_logic;
SIGNAL \u4|run[8]~60COUT1_89\ : std_logic;
SIGNAL \u10|LessThan0~16\ : std_logic;
SIGNAL \u17|LessThan0~15\ : std_logic;
SIGNAL \u5|Add0~0_combout\ : std_logic;
SIGNAL \u5|Add0~3_combout\ : std_logic;
SIGNAL \u5|Add0~4\ : std_logic;
SIGNAL \u5|Add0~4COUT1_52\ : std_logic;
SIGNAL \u5|Add0~6_combout\ : std_logic;
SIGNAL \u5|Add0~7\ : std_logic;
SIGNAL \u5|Add0~7COUT1_40\ : std_logic;
SIGNAL \u5|Add0~9_combout\ : std_logic;
SIGNAL \u5|Add0~10\ : std_logic;
SIGNAL \u5|Add0~10COUT1_42\ : std_logic;
SIGNAL \u5|Add0~12_combout\ : std_logic;
SIGNAL \u5|Add0~13\ : std_logic;
SIGNAL \u5|Add0~13COUT1_46\ : std_logic;
SIGNAL \u5|Add0~15_combout\ : std_logic;
SIGNAL \u5|Add0~16\ : std_logic;
SIGNAL \u5|Add0~16COUT1_50\ : std_logic;
SIGNAL \u5|Add0~18_combout\ : std_logic;
SIGNAL \u5|Add0~19\ : std_logic;
SIGNAL \u5|Add0~19COUT1_48\ : std_logic;
SIGNAL \u5|Add0~21_combout\ : std_logic;
SIGNAL \u5|Add0~22\ : std_logic;
SIGNAL \u5|Add0~22COUT1_44\ : std_logic;
SIGNAL \u5|Add0~24_combout\ : std_logic;
SIGNAL \u5|Add0~25\ : std_logic;
SIGNAL \u5|Add0~27_combout\ : std_logic;
SIGNAL \u5|Add0~28\ : std_logic;
SIGNAL \u5|Add0~28COUT1_54\ : std_logic;
SIGNAL \u8|LessThan0~15\ : std_logic;
SIGNAL \u24|Add4~62\ : std_logic;
SIGNAL \u4|run[1]~63\ : std_logic;
SIGNAL \u4|run[1]~63COUT1_77\ : std_logic;
SIGNAL \u10|LessThan0~21\ : std_logic;
SIGNAL \u17|LessThan0~20\ : std_logic;
SIGNAL \u8|LessThan0~20\ : std_logic;
SIGNAL \u4|run[0]~65\ : std_logic;
SIGNAL \u10|LessThan0~26\ : std_logic;
SIGNAL \u17|LessThan0~25\ : std_logic;
SIGNAL \u8|LessThan0~25\ : std_logic;
SIGNAL \u10|LessThan0~31\ : std_logic;
SIGNAL \u17|LessThan0~30\ : std_logic;
SIGNAL \u8|LessThan0~30\ : std_logic;
SIGNAL \u10|LessThan0~36\ : std_logic;
SIGNAL \u17|LessThan0~35\ : std_logic;
SIGNAL \u8|LessThan0~35\ : std_logic;
SIGNAL \u10|LessThan0~41\ : std_logic;
SIGNAL \u17|LessThan0~40\ : std_logic;
SIGNAL \u8|LessThan0~40\ : std_logic;
SIGNAL \u10|LessThan0~46\ : std_logic;
SIGNAL \u17|LessThan0~45\ : std_logic;
SIGNAL \u8|LessThan0~45\ : std_logic;
SIGNAL \u10|LessThan0~51\ : std_logic;
SIGNAL \u17|LessThan0~50\ : std_logic;
SIGNAL \u8|LessThan0~50\ : std_logic;
SIGNAL \u17|LessThan0~55\ : std_logic;
SIGNAL \u17|LessThan0~60\ : std_logic;
SIGNAL \u17|LessThan0~65\ : std_logic;
SIGNAL \u4|dp_total~regout\ : std_logic;
SIGNAL \u5|dout~regout\ : std_logic;
SIGNAL \u4|dp_total~2_combout\ : std_logic;
SIGNAL \u4|dp_total~3_combout\ : std_logic;
SIGNAL \u4|dp_total~4_combout\ : std_logic;
SIGNAL \u4|dp_total~5_combout\ : std_logic;
SIGNAL \u5|LessThan0~0\ : std_logic;
SIGNAL \u5|LessThan0~1_combout\ : std_logic;
SIGNAL \u5|Add0~2\ : std_logic;
SIGNAL \u5|Add0~5\ : std_logic;
SIGNAL \u5|Add0~8\ : std_logic;
SIGNAL \u5|Add0~11\ : std_logic;
SIGNAL \u5|Equal0~0_combout\ : std_logic;
SIGNAL \u5|Add0~14\ : std_logic;
SIGNAL \u5|Add0~17\ : std_logic;
SIGNAL \u5|Add0~20\ : std_logic;
SIGNAL \u5|Add0~23\ : std_logic;
SIGNAL \u5|Equal0~1_combout\ : std_logic;
SIGNAL \u5|Add0~26_combout\ : std_logic;
SIGNAL \u5|Add0~29\ : std_logic;
SIGNAL \u4|run[3]~61_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \key_start~combout\ : std_logic;
SIGNAL \wheel~combout\ : std_logic;
SIGNAL \u1|time[4]~1_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u1|time[0]~14\ : std_logic;
SIGNAL \u1|time[0]~14COUT1_23\ : std_logic;
SIGNAL \u1|time[1]~16\ : std_logic;
SIGNAL \u1|time[1]~16COUT1_25\ : std_logic;
SIGNAL \u1|time[2]~12\ : std_logic;
SIGNAL \u1|time[2]~12COUT1_27\ : std_logic;
SIGNAL \u1|time[3]~10\ : std_logic;
SIGNAL \u1|time[3]~10COUT1_29\ : std_logic;
SIGNAL \u1|LessThan1~0_combout\ : std_logic;
SIGNAL \u1|LessThan1~1_combout\ : std_logic;
SIGNAL \u1|ceout~combout\ : std_logic;
SIGNAL \u2|run~106_combout\ : std_logic;
SIGNAL \u2|process_0~0_combout\ : std_logic;
SIGNAL \u2|Add5~25_cout\ : std_logic;
SIGNAL \u2|Add1~36_combout\ : std_logic;
SIGNAL \u2|Add1~38_combout\ : std_logic;
SIGNAL \u2|Add5~12_combout\ : std_logic;
SIGNAL \u2|run[12]~108_combout\ : std_logic;
SIGNAL \u2|Add1~37\ : std_logic;
SIGNAL \u2|Add1~37COUT1_50\ : std_logic;
SIGNAL \u2|Add1~3_combout\ : std_logic;
SIGNAL \u2|Add1~5_combout\ : std_logic;
SIGNAL \u2|Add5~13\ : std_logic;
SIGNAL \u2|Add5~13COUT1_37\ : std_logic;
SIGNAL \u2|Add5~10_combout\ : std_logic;
SIGNAL \u2|Add1~4\ : std_logic;
SIGNAL \u2|Add1~4COUT1_52\ : std_logic;
SIGNAL \u2|Add1~21_combout\ : std_logic;
SIGNAL \u2|Add1~23_combout\ : std_logic;
SIGNAL \u2|Add5~11\ : std_logic;
SIGNAL \u2|Add5~11COUT1_39\ : std_logic;
SIGNAL \u2|Add5~14_combout\ : std_logic;
SIGNAL \u2|Add1~22\ : std_logic;
SIGNAL \u2|Add1~22COUT1_54\ : std_logic;
SIGNAL \u2|Add1~24_combout\ : std_logic;
SIGNAL \u2|Add1~26_combout\ : std_logic;
SIGNAL \u2|Add5~15\ : std_logic;
SIGNAL \u2|Add5~15COUT1_41\ : std_logic;
SIGNAL \u2|Add5~23\ : std_logic;
SIGNAL \u2|Add5~23COUT1_43\ : std_logic;
SIGNAL \u2|Add5~21\ : std_logic;
SIGNAL \u2|Add5~18_combout\ : std_logic;
SIGNAL \u2|Add1~27_combout\ : std_logic;
SIGNAL \u2|Add1~29_combout\ : std_logic;
SIGNAL \u2|Add5~19\ : std_logic;
SIGNAL \u2|Add5~19COUT1_45\ : std_logic;
SIGNAL \u2|Add5~16_combout\ : std_logic;
SIGNAL \u2|Add1~28\ : std_logic;
SIGNAL \u2|Add1~28COUT1_58\ : std_logic;
SIGNAL \u2|Add1~33_combout\ : std_logic;
SIGNAL \u2|Add1~35_combout\ : std_logic;
SIGNAL \u2|Add5~17\ : std_logic;
SIGNAL \u2|Add5~17COUT1_47\ : std_logic;
SIGNAL \u2|Add5~6_combout\ : std_logic;
SIGNAL \u2|Add1~34\ : std_logic;
SIGNAL \u2|Add1~34COUT1_60\ : std_logic;
SIGNAL \u2|Add1~15_combout\ : std_logic;
SIGNAL \u2|Add1~17_combout\ : std_logic;
SIGNAL \u2|Equal1~4_combout\ : std_logic;
SIGNAL \u2|LessThan5~0_combout\ : std_logic;
SIGNAL \u2|Add5~7\ : std_logic;
SIGNAL \u2|Add5~7COUT1_49\ : std_logic;
SIGNAL \u2|Add5~4_combout\ : std_logic;
SIGNAL \u2|Add1~16\ : std_logic;
SIGNAL \u2|Add1~16COUT1_62\ : std_logic;
SIGNAL \u2|Add1~9_combout\ : std_logic;
SIGNAL \u2|Add1~11_combout\ : std_logic;
SIGNAL \u2|Add5~5\ : std_logic;
SIGNAL \u2|Add5~5COUT1_51\ : std_logic;
SIGNAL \u2|Add5~3\ : std_logic;
SIGNAL \u2|Add5~0_combout\ : std_logic;
SIGNAL \u2|Add1~6_combout\ : std_logic;
SIGNAL \u2|Add1~8_combout\ : std_logic;
SIGNAL \u2|LessThan4~0_combout\ : std_logic;
SIGNAL \u2|LessThan4~1_combout\ : std_logic;
SIGNAL \u2|Equal1~1_combout\ : std_logic;
SIGNAL \u2|Equal1~2_combout\ : std_logic;
SIGNAL \u2|LessThan4~2_combout\ : std_logic;
SIGNAL \u2|run[1]~121_combout\ : std_logic;
SIGNAL \u2|Add5~22_combout\ : std_logic;
SIGNAL \u2|Add1~25\ : std_logic;
SIGNAL \u2|Add1~25COUT1_56\ : std_logic;
SIGNAL \u2|Add1~31\ : std_logic;
SIGNAL \u2|Add1~10\ : std_logic;
SIGNAL \u2|Add1~10COUT1_64\ : std_logic;
SIGNAL \u2|Add1~12_combout\ : std_logic;
SIGNAL \u2|Add1~14_combout\ : std_logic;
SIGNAL \u2|Add5~2_combout\ : std_logic;
SIGNAL \u2|Add1~13\ : std_logic;
SIGNAL \u2|Add1~7\ : std_logic;
SIGNAL \u2|Add1~7COUT1_66\ : std_logic;
SIGNAL \u2|Add1~18_combout\ : std_logic;
SIGNAL \u2|Add1~20_combout\ : std_logic;
SIGNAL \u2|Add5~1\ : std_logic;
SIGNAL \u2|Add5~1COUT1_53\ : std_logic;
SIGNAL \u2|Add5~8_combout\ : std_logic;
SIGNAL \u2|Equal0~0_combout\ : std_logic;
SIGNAL \u2|LessThan1~0_combout\ : std_logic;
SIGNAL \u2|LessThan1~1_combout\ : std_logic;
SIGNAL \u2|Add1~0_combout\ : std_logic;
SIGNAL \u2|Add1~2_combout\ : std_logic;
SIGNAL \u2|dp~9_combout\ : std_logic;
SIGNAL \u2|Add1~1\ : std_logic;
SIGNAL \u2|Add1~30_combout\ : std_logic;
SIGNAL \u2|Add1~32_combout\ : std_logic;
SIGNAL \u2|Add5~20_combout\ : std_logic;
SIGNAL \u2|Equal0~2_combout\ : std_logic;
SIGNAL \u2|Equal0~3_combout\ : std_logic;
SIGNAL \u2|Equal0~1_combout\ : std_logic;
SIGNAL \u2|LessThan0~0_combout\ : std_logic;
SIGNAL \u2|Equal1~0_combout\ : std_logic;
SIGNAL \u2|Equal1~3_combout\ : std_logic;
SIGNAL \u2|twofive[0]~75_combout\ : std_logic;
SIGNAL \u2|twofive[2]~74_combout\ : std_logic;
SIGNAL \u2|twofive~58_combout\ : std_logic;
SIGNAL \u2|twofive~59_combout\ : std_logic;
SIGNAL \u2|twofive~72_combout\ : std_logic;
SIGNAL \u2|twofive[0]~77_combout\ : std_logic;
SIGNAL \u2|Equal0~5_combout\ : std_logic;
SIGNAL \u2|Equal0~6_combout\ : std_logic;
SIGNAL \u2|LessThan1~2_combout\ : std_logic;
SIGNAL \u2|Add0~7_cout0\ : std_logic;
SIGNAL \u2|Add0~7COUT1_13\ : std_logic;
SIGNAL \u2|Add0~2_combout\ : std_logic;
SIGNAL \u2|twofive~62_combout\ : std_logic;
SIGNAL \u2|twofive[0]~73_combout\ : std_logic;
SIGNAL \u2|twofive[0]~87_combout\ : std_logic;
SIGNAL \u2|twofive~78_combout\ : std_logic;
SIGNAL \u2|twofive~69_combout\ : std_logic;
SIGNAL \u2|twofive[0]~80_combout\ : std_logic;
SIGNAL \u2|twofive[0]~79_combout\ : std_logic;
SIGNAL \u2|twofive[0]~81_combout\ : std_logic;
SIGNAL \u2|twofive~63_combout\ : std_logic;
SIGNAL \u2|twofive~64_combout\ : std_logic;
SIGNAL \u2|Add0~3\ : std_logic;
SIGNAL \u2|Add0~3COUT1_15\ : std_logic;
SIGNAL \u2|Add0~4_combout\ : std_logic;
SIGNAL \u2|twofive~65_combout\ : std_logic;
SIGNAL \u2|twofive~66_combout\ : std_logic;
SIGNAL \u2|twofive~60_combout\ : std_logic;
SIGNAL \u2|twofive~61_combout\ : std_logic;
SIGNAL \u2|Add6~0_combout\ : std_logic;
SIGNAL \u2|Add4~0_combout\ : std_logic;
SIGNAL \u2|twofive~67_combout\ : std_logic;
SIGNAL \u2|twofive~68_combout\ : std_logic;
SIGNAL \u2|twofive[0]~76_combout\ : std_logic;
SIGNAL \u2|twofive~82_combout\ : std_logic;
SIGNAL \u2|twofive~83_combout\ : std_logic;
SIGNAL \u2|Add0~5\ : std_logic;
SIGNAL \u2|Add0~5COUT1_17\ : std_logic;
SIGNAL \u2|Add0~0_combout\ : std_logic;
SIGNAL \u2|twofive~57_combout\ : std_logic;
SIGNAL \u2|flag~regout\ : std_logic;
SIGNAL \u2|twofive[2]~86_combout\ : std_logic;
SIGNAL \u2|twofive~70_combout\ : std_logic;
SIGNAL \u2|twofive[2]~85_combout\ : std_logic;
SIGNAL \u12|COM~3_combout\ : std_logic;
SIGNAL \u3|time[9]~34_combout\ : std_logic;
SIGNAL \u3|time[0]~40\ : std_logic;
SIGNAL \u3|time[0]~40COUT1_51\ : std_logic;
SIGNAL \u3|time[1]~38\ : std_logic;
SIGNAL \u3|time[1]~38COUT1_53\ : std_logic;
SIGNAL \u3|time[2]~36\ : std_logic;
SIGNAL \u3|time[2]~36COUT1_55\ : std_logic;
SIGNAL \u3|time[3]~21\ : std_logic;
SIGNAL \u3|time[3]~21COUT1_57\ : std_logic;
SIGNAL \u3|time[4]~23\ : std_logic;
SIGNAL \u3|time[5]~25\ : std_logic;
SIGNAL \u3|time[5]~25COUT1_59\ : std_logic;
SIGNAL \u3|time[6]~27\ : std_logic;
SIGNAL \u3|time[6]~27COUT1_61\ : std_logic;
SIGNAL \u3|time[7]~29\ : std_logic;
SIGNAL \u3|time[7]~29COUT1_63\ : std_logic;
SIGNAL \u3|time[8]~31\ : std_logic;
SIGNAL \u3|time[8]~31COUT1_65\ : std_logic;
SIGNAL \u3|LessThan0~0_combout\ : std_logic;
SIGNAL \u3|LessThan0~1_combout\ : std_logic;
SIGNAL \u3|Add1~6_combout\ : std_logic;
SIGNAL \u3|Add1~7\ : std_logic;
SIGNAL \u3|Add1~7COUT1_13\ : std_logic;
SIGNAL \u3|Add1~0_combout\ : std_logic;
SIGNAL \u3|Add1~1\ : std_logic;
SIGNAL \u3|Add1~1COUT1_15\ : std_logic;
SIGNAL \u3|Add1~2_combout\ : std_logic;
SIGNAL \u3|Add1~3\ : std_logic;
SIGNAL \u3|Add1~3COUT1_17\ : std_logic;
SIGNAL \u3|Add1~4_combout\ : std_logic;
SIGNAL \u3|tenout~regout\ : std_logic;
SIGNAL \u12|Selector4~0_combout\ : std_logic;
SIGNAL \u12|next_state.within_starting_price_142\ : std_logic;
SIGNAL \u12|current_state.within_starting_price~regout\ : std_logic;
SIGNAL \u12|COM~8_combout\ : std_logic;
SIGNAL \u12|Selector2~0_combout\ : std_logic;
SIGNAL \u12|Selector2~1_combout\ : std_logic;
SIGNAL \u12|next_state.beyond_starting_price_123\ : std_logic;
SIGNAL \u12|current_state.beyond_starting_price~regout\ : std_logic;
SIGNAL \u12|Selector5~2_combout\ : std_logic;
SIGNAL \u12|next_state.stop_161~combout\ : std_logic;
SIGNAL \u12|current_state.stop~regout\ : std_logic;
SIGNAL \u12|state_start~0_combout\ : std_logic;
SIGNAL \u12|state_start~combout\ : std_logic;
SIGNAL \u12|Selector3~0_combout\ : std_logic;
SIGNAL \u12|Selector3~1_combout\ : std_logic;
SIGNAL \u12|next_state.start_reset_180\ : std_logic;
SIGNAL \u12|current_state.start_reset~regout\ : std_logic;
SIGNAL \u18|temp[2]~4_combout\ : std_logic;
SIGNAL \u9|Mux1~0\ : std_logic;
SIGNAL \u9|Mux0~0\ : std_logic;
SIGNAL \u9|Mux2~0_combout\ : std_logic;
SIGNAL \u18|Mux6~1_combout\ : std_logic;
SIGNAL \key_time~combout\ : std_logic;
SIGNAL \u19|count[0]~15COUT1_21\ : std_logic;
SIGNAL \u19|count[1]~13\ : std_logic;
SIGNAL \u19|count[1]~13COUT1_23\ : std_logic;
SIGNAL \u19|count[2]~9\ : std_logic;
SIGNAL \u19|count[2]~9COUT1_25\ : std_logic;
SIGNAL \u19|Equal0~0_combout\ : std_logic;
SIGNAL \u19|count[0]~15\ : std_logic;
SIGNAL \u19|key_out~0_combout\ : std_logic;
SIGNAL \u19|key_out~regout\ : std_logic;
SIGNAL \key_conform~combout\ : std_logic;
SIGNAL \u21|count[0]~15\ : std_logic;
SIGNAL \u21|count[0]~15COUT1_21\ : std_logic;
SIGNAL \u21|count[1]~13\ : std_logic;
SIGNAL \u21|count[1]~13COUT1_23\ : std_logic;
SIGNAL \u21|count[2]~9\ : std_logic;
SIGNAL \u21|count[2]~9COUT1_25\ : std_logic;
SIGNAL \u21|Equal0~0_combout\ : std_logic;
SIGNAL \u21|key_out~0_combout\ : std_logic;
SIGNAL \u21|key_out~regout\ : std_logic;
SIGNAL \u24|timesel~regout\ : std_logic;
SIGNAL \u7|comb[1]~19\ : std_logic;
SIGNAL \u7|comb[1]~19COUT1_31\ : std_logic;
SIGNAL \u7|comb[2]~17\ : std_logic;
SIGNAL \u7|comb[2]~17COUT1_33\ : std_logic;
SIGNAL \u7|comb[3]~15\ : std_logic;
SIGNAL \u7|comb[3]~15COUT1_35\ : std_logic;
SIGNAL \u7|comb[4]~13\ : std_logic;
SIGNAL \u7|comb[4]~13COUT1_37\ : std_logic;
SIGNAL \u7|comb[5]~11\ : std_logic;
SIGNAL \u7|comb[6]~9\ : std_logic;
SIGNAL \u7|comb[6]~9COUT1_39\ : std_logic;
SIGNAL \u7|comb[7]~7\ : std_logic;
SIGNAL \u7|comb[7]~7COUT1_41\ : std_logic;
SIGNAL \u7|comb[8]~5\ : std_logic;
SIGNAL \u7|comb[8]~5COUT1_43\ : std_logic;
SIGNAL \u7|comb[9]~3\ : std_logic;
SIGNAL \u7|comb[9]~3COUT1_45\ : std_logic;
SIGNAL \u8|comb[0]~65\ : std_logic;
SIGNAL \u8|comb[0]~65COUT1_76\ : std_logic;
SIGNAL \u8|comb[1]~63\ : std_logic;
SIGNAL \u8|comb[1]~63COUT1_78\ : std_logic;
SIGNAL \u8|comb[2]~61\ : std_logic;
SIGNAL \u8|comb[2]~61COUT1_80\ : std_logic;
SIGNAL \u8|comb[3]~59\ : std_logic;
SIGNAL \u8|comb[3]~59COUT1_82\ : std_logic;
SIGNAL \u8|comb[4]~57\ : std_logic;
SIGNAL \u8|comb[5]~55\ : std_logic;
SIGNAL \u8|comb[5]~55COUT1_84\ : std_logic;
SIGNAL \u8|comb[6]~53\ : std_logic;
SIGNAL \u8|comb[6]~53COUT1_86\ : std_logic;
SIGNAL \u8|comb[7]~51\ : std_logic;
SIGNAL \u8|comb[7]~51COUT1_88\ : std_logic;
SIGNAL \u8|comb[8]~49\ : std_logic;
SIGNAL \u8|comb[8]~49COUT1_90\ : std_logic;
SIGNAL \u8|comb[9]~47\ : std_logic;
SIGNAL \u8|LessThan0~52_cout0\ : std_logic;
SIGNAL \u8|LessThan0~52COUT1_65\ : std_logic;
SIGNAL \u8|LessThan0~47_cout0\ : std_logic;
SIGNAL \u8|LessThan0~47COUT1_67\ : std_logic;
SIGNAL \u8|LessThan0~42_cout0\ : std_logic;
SIGNAL \u8|LessThan0~42COUT1_69\ : std_logic;
SIGNAL \u8|LessThan0~37_cout0\ : std_logic;
SIGNAL \u8|LessThan0~37COUT1_71\ : std_logic;
SIGNAL \u8|LessThan0~32_cout\ : std_logic;
SIGNAL \u8|LessThan0~27_cout0\ : std_logic;
SIGNAL \u8|LessThan0~27COUT1_73\ : std_logic;
SIGNAL \u8|LessThan0~22_cout0\ : std_logic;
SIGNAL \u8|LessThan0~22COUT1_75\ : std_logic;
SIGNAL \u8|LessThan0~17_cout0\ : std_logic;
SIGNAL \u8|LessThan0~17COUT1_77\ : std_logic;
SIGNAL \u8|LessThan0~12_cout0\ : std_logic;
SIGNAL \u8|LessThan0~12COUT1_79\ : std_logic;
SIGNAL \u8|LessThan0~7_cout\ : std_logic;
SIGNAL \u8|LessThan0~0_combout\ : std_logic;
SIGNAL \u8|comba[3]~20_combout\ : std_logic;
SIGNAL \u8|Equal3~0_combout\ : std_logic;
SIGNAL \u8|combb[0]~27\ : std_logic;
SIGNAL \u8|combb[0]~27COUT1_33\ : std_logic;
SIGNAL \u8|combb[1]~23\ : std_logic;
SIGNAL \u8|combb[1]~23COUT1_35\ : std_logic;
SIGNAL \u8|process_0~4_combout\ : std_logic;
SIGNAL \u8|combb[2]~21\ : std_logic;
SIGNAL \u8|combb[2]~21COUT1_37\ : std_logic;
SIGNAL \u8|process_0~1_combout\ : std_logic;
SIGNAL \u8|combc[1]~17_combout\ : std_logic;
SIGNAL \key_set~combout\ : std_logic;
SIGNAL \u22|count[0]~15COUT1_21\ : std_logic;
SIGNAL \u22|count[1]~13COUT1_23\ : std_logic;
SIGNAL \u22|count[2]~9\ : std_logic;
SIGNAL \u22|count[2]~9COUT1_25\ : std_logic;
SIGNAL \u22|Equal0~0_combout\ : std_logic;
SIGNAL \u22|count[0]~15\ : std_logic;
SIGNAL \u22|count[1]~13\ : std_logic;
SIGNAL \u22|key_out~0_combout\ : std_logic;
SIGNAL \u22|key_out~regout\ : std_logic;
SIGNAL \u24|d[4]~132_combout\ : std_logic;
SIGNAL \u24|bit_sel[4]~129_combout\ : std_logic;
SIGNAL \u24|Add0~69\ : std_logic;
SIGNAL \u24|Add0~69COUT1_97\ : std_logic;
SIGNAL \u24|Add0~52_combout\ : std_logic;
SIGNAL \u24|Add0~53\ : std_logic;
SIGNAL \u24|Add0~53COUT1_99\ : std_logic;
SIGNAL \u24|Add0~10_combout\ : std_logic;
SIGNAL \u24|Add0~11\ : std_logic;
SIGNAL \u24|Add0~11COUT1_101\ : std_logic;
SIGNAL \u24|Add0~26_combout\ : std_logic;
SIGNAL \u24|Add0~27\ : std_logic;
SIGNAL \u24|Add0~27COUT1_103\ : std_logic;
SIGNAL \u24|Add0~12_combout\ : std_logic;
SIGNAL \u24|Add0~13\ : std_logic;
SIGNAL \u24|Add0~4_combout\ : std_logic;
SIGNAL \u24|Add0~5\ : std_logic;
SIGNAL \u24|Add0~5COUT1_105\ : std_logic;
SIGNAL \u24|Add0~40_combout\ : std_logic;
SIGNAL \u24|Add0~41\ : std_logic;
SIGNAL \u24|Add0~41COUT1_107\ : std_logic;
SIGNAL \u24|Add0~24_combout\ : std_logic;
SIGNAL \u24|Add0~25\ : std_logic;
SIGNAL \u24|Add0~25COUT1_109\ : std_logic;
SIGNAL \u24|Add0~32_combout\ : std_logic;
SIGNAL \u24|Add0~33\ : std_logic;
SIGNAL \u24|Add0~33COUT1_111\ : std_logic;
SIGNAL \u24|Add0~44_combout\ : std_logic;
SIGNAL \u24|Add0~45\ : std_logic;
SIGNAL \u24|Add0~57_combout\ : std_logic;
SIGNAL \u24|Add0~58\ : std_logic;
SIGNAL \u24|Add0~58COUT1_113\ : std_logic;
SIGNAL \u24|Add0~18_combout\ : std_logic;
SIGNAL \u24|Add0~19\ : std_logic;
SIGNAL \u24|Add0~19COUT1_115\ : std_logic;
SIGNAL \u24|Add0~8_combout\ : std_logic;
SIGNAL \u24|Add0~9\ : std_logic;
SIGNAL \u24|Add0~9COUT1_117\ : std_logic;
SIGNAL \u24|Add0~36_combout\ : std_logic;
SIGNAL \u24|Add0~37\ : std_logic;
SIGNAL \u24|Add0~37COUT1_119\ : std_logic;
SIGNAL \u24|Add0~54_combout\ : std_logic;
SIGNAL \u24|Add0~55\ : std_logic;
SIGNAL \u24|Add0~65_combout\ : std_logic;
SIGNAL \u24|Add0~66\ : std_logic;
SIGNAL \u24|Add0~66COUT1_121\ : std_logic;
SIGNAL \u24|Add0~34_combout\ : std_logic;
SIGNAL \u24|Add0~35\ : std_logic;
SIGNAL \u24|Add0~35COUT1_123\ : std_logic;
SIGNAL \u24|Add0~14_combout\ : std_logic;
SIGNAL \u24|Add0~15\ : std_logic;
SIGNAL \u24|Add0~15COUT1_125\ : std_logic;
SIGNAL \u24|Add0~46_combout\ : std_logic;
SIGNAL \u24|Add0~47\ : std_logic;
SIGNAL \u24|Add0~47COUT1_127\ : std_logic;
SIGNAL \u24|Add0~59_combout\ : std_logic;
SIGNAL \u24|Add0~60\ : std_logic;
SIGNAL \u24|Add0~50_combout\ : std_logic;
SIGNAL \u24|Add0~51\ : std_logic;
SIGNAL \u24|Add0~51COUT1_129\ : std_logic;
SIGNAL \u24|Add0~48_combout\ : std_logic;
SIGNAL \u24|Add0~49\ : std_logic;
SIGNAL \u24|Add0~49COUT1_131\ : std_logic;
SIGNAL \u24|Add0~6_combout\ : std_logic;
SIGNAL \u24|Add0~7\ : std_logic;
SIGNAL \u24|Add0~7COUT1_133\ : std_logic;
SIGNAL \u24|Add0~16_combout\ : std_logic;
SIGNAL \u24|Add0~17\ : std_logic;
SIGNAL \u24|Add0~17COUT1_135\ : std_logic;
SIGNAL \u24|Add0~22_combout\ : std_logic;
SIGNAL \u24|Add0~23\ : std_logic;
SIGNAL \u24|Add0~20_combout\ : std_logic;
SIGNAL \u24|Add0~21\ : std_logic;
SIGNAL \u24|Add0~21COUT1_137\ : std_logic;
SIGNAL \u24|Add0~38_combout\ : std_logic;
SIGNAL \u24|Add0~39\ : std_logic;
SIGNAL \u24|Add0~39COUT1_139\ : std_logic;
SIGNAL \u24|Add0~42_combout\ : std_logic;
SIGNAL \u24|Add0~43\ : std_logic;
SIGNAL \u24|Add0~43COUT1_141\ : std_logic;
SIGNAL \u24|Add0~30_combout\ : std_logic;
SIGNAL \u24|Add0~31\ : std_logic;
SIGNAL \u24|Add0~31COUT1_143\ : std_logic;
SIGNAL \u24|Add0~28_combout\ : std_logic;
SIGNAL \u24|Add0~29\ : std_logic;
SIGNAL \u24|Add0~62_combout\ : std_logic;
SIGNAL \u24|process_0~16_combout\ : std_logic;
SIGNAL \u24|process_0~12_combout\ : std_logic;
SIGNAL \u24|process_0~11_combout\ : std_logic;
SIGNAL \u24|process_0~13_combout\ : std_logic;
SIGNAL \u24|process_0~14_combout\ : std_logic;
SIGNAL \u24|process_0~7_combout\ : std_logic;
SIGNAL \u24|process_0~8_combout\ : std_logic;
SIGNAL \u24|process_0~9_combout\ : std_logic;
SIGNAL \u24|process_0~6_combout\ : std_logic;
SIGNAL \u24|process_0~10_combout\ : std_logic;
SIGNAL \u24|process_0~15_combout\ : std_logic;
SIGNAL \key_select~combout\ : std_logic;
SIGNAL \u20|count[0]~15COUT1_21\ : std_logic;
SIGNAL \u20|count[1]~13\ : std_logic;
SIGNAL \u20|count[1]~13COUT1_23\ : std_logic;
SIGNAL \u20|count[2]~9\ : std_logic;
SIGNAL \u20|count[2]~9COUT1_25\ : std_logic;
SIGNAL \u20|Equal0~0_combout\ : std_logic;
SIGNAL \u20|count[0]~15\ : std_logic;
SIGNAL \u20|key_out~0_combout\ : std_logic;
SIGNAL \u20|key_out~regout\ : std_logic;
SIGNAL \u24|process_0~17_combout\ : std_logic;
SIGNAL \u24|Add0~2_combout\ : std_logic;
SIGNAL \u24|Add0~0_combout\ : std_logic;
SIGNAL \u24|Add0~3_combout\ : std_logic;
SIGNAL \u24|Add0~1\ : std_logic;
SIGNAL \u24|Add0~68_combout\ : std_logic;
SIGNAL \u24|Add0~70_combout\ : std_logic;
SIGNAL \u24|Equal6~14_combout\ : std_logic;
SIGNAL \u24|Equal6~13_combout\ : std_logic;
SIGNAL \u24|Equal6~15_combout\ : std_logic;
SIGNAL \u24|Equal6~16_combout\ : std_logic;
SIGNAL \u24|Equal6~17_combout\ : std_logic;
SIGNAL \u24|Equal6~18_combout\ : std_logic;
SIGNAL \u24|Equal6~4_combout\ : std_logic;
SIGNAL \u24|Equal6~3_combout\ : std_logic;
SIGNAL \u24|Equal6~5_combout\ : std_logic;
SIGNAL \u24|Equal6~6_combout\ : std_logic;
SIGNAL \u24|Equal6~7_combout\ : std_logic;
SIGNAL \u24|Equal6~8_combout\ : std_logic;
SIGNAL \u24|Equal6~9_combout\ : std_logic;
SIGNAL \u24|Equal6~10_combout\ : std_logic;
SIGNAL \u24|Equal6~11_combout\ : std_logic;
SIGNAL \u24|Equal6~0_combout\ : std_logic;
SIGNAL \u24|Equal6~1_combout\ : std_logic;
SIGNAL \u24|Equal6~2_combout\ : std_logic;
SIGNAL \u24|Equal6~12_combout\ : std_logic;
SIGNAL \u24|Add0~64_combout\ : std_logic;
SIGNAL \u24|Add0~67_combout\ : std_logic;
SIGNAL \u24|Add0~56_combout\ : std_logic;
SIGNAL \u24|Equal6~19_combout\ : std_logic;
SIGNAL \u24|Add0~61_combout\ : std_logic;
SIGNAL \u24|Equal6~20_combout\ : std_logic;
SIGNAL \u24|Equal6~21_combout\ : std_logic;
SIGNAL \u24|Equal6~22_combout\ : std_logic;
SIGNAL \u24|a[31]~132_combout\ : std_logic;
SIGNAL \u24|a[3]~133_combout\ : std_logic;
SIGNAL \u24|Add5~49\ : std_logic;
SIGNAL \u24|Add5~49COUT1_106\ : std_logic;
SIGNAL \u24|Add5~46_combout\ : std_logic;
SIGNAL \u24|Add5~47\ : std_logic;
SIGNAL \u24|Add5~47COUT1_108\ : std_logic;
SIGNAL \u24|Add5~44_combout\ : std_logic;
SIGNAL \u24|Add5~45\ : std_logic;
SIGNAL \u24|Add5~45COUT1_110\ : std_logic;
SIGNAL \u24|Add5~42_combout\ : std_logic;
SIGNAL \u24|Add5~43\ : std_logic;
SIGNAL \u24|Add5~43COUT1_112\ : std_logic;
SIGNAL \u24|Add5~40_combout\ : std_logic;
SIGNAL \u24|Add5~41\ : std_logic;
SIGNAL \u24|Add5~38_combout\ : std_logic;
SIGNAL \u24|Add5~39\ : std_logic;
SIGNAL \u24|Add5~39COUT1_114\ : std_logic;
SIGNAL \u24|Add5~36_combout\ : std_logic;
SIGNAL \u24|Add5~37\ : std_logic;
SIGNAL \u24|Add5~37COUT1_116\ : std_logic;
SIGNAL \u24|Add5~34_combout\ : std_logic;
SIGNAL \u24|Add5~35\ : std_logic;
SIGNAL \u24|Add5~35COUT1_118\ : std_logic;
SIGNAL \u24|Add5~32_combout\ : std_logic;
SIGNAL \u24|Add5~33\ : std_logic;
SIGNAL \u24|Add5~33COUT1_120\ : std_logic;
SIGNAL \u24|Add5~30_combout\ : std_logic;
SIGNAL \u24|Add5~31\ : std_logic;
SIGNAL \u24|Add5~28_combout\ : std_logic;
SIGNAL \u24|Add5~29\ : std_logic;
SIGNAL \u24|Add5~29COUT1_122\ : std_logic;
SIGNAL \u24|Add5~26_combout\ : std_logic;
SIGNAL \u24|Add5~27\ : std_logic;
SIGNAL \u24|Add5~27COUT1_124\ : std_logic;
SIGNAL \u24|Add5~24_combout\ : std_logic;
SIGNAL \u24|Add5~25\ : std_logic;
SIGNAL \u24|Add5~25COUT1_126\ : std_logic;
SIGNAL \u24|Add5~22_combout\ : std_logic;
SIGNAL \u24|Add5~23\ : std_logic;
SIGNAL \u24|Add5~23COUT1_128\ : std_logic;
SIGNAL \u24|Add5~20_combout\ : std_logic;
SIGNAL \u24|Add5~21\ : std_logic;
SIGNAL \u24|Add5~18_combout\ : std_logic;
SIGNAL \u24|Add5~19\ : std_logic;
SIGNAL \u24|Add5~19COUT1_130\ : std_logic;
SIGNAL \u24|Add5~16_combout\ : std_logic;
SIGNAL \u24|Add5~17\ : std_logic;
SIGNAL \u24|Add5~17COUT1_132\ : std_logic;
SIGNAL \u24|Add5~14_combout\ : std_logic;
SIGNAL \u24|Add5~15\ : std_logic;
SIGNAL \u24|Add5~15COUT1_134\ : std_logic;
SIGNAL \u24|Add5~12_combout\ : std_logic;
SIGNAL \u24|Add5~13\ : std_logic;
SIGNAL \u24|Add5~13COUT1_136\ : std_logic;
SIGNAL \u24|Add5~10_combout\ : std_logic;
SIGNAL \u24|Add5~11\ : std_logic;
SIGNAL \u24|Add5~8_combout\ : std_logic;
SIGNAL \u24|Add5~6_combout\ : std_logic;
SIGNAL \u24|Add5~7\ : std_logic;
SIGNAL \u24|Add5~2_combout\ : std_logic;
SIGNAL \u24|LessThan5~10_combout\ : std_logic;
SIGNAL \u24|Add5~3\ : std_logic;
SIGNAL \u24|Add5~3COUT1_90\ : std_logic;
SIGNAL \u24|Add5~0_combout\ : std_logic;
SIGNAL \u24|Add5~1\ : std_logic;
SIGNAL \u24|Add5~1COUT1_92\ : std_logic;
SIGNAL \u24|Add5~4_combout\ : std_logic;
SIGNAL \u24|Add5~5\ : std_logic;
SIGNAL \u24|Add5~5COUT1_94\ : std_logic;
SIGNAL \u24|Add5~58_combout\ : std_logic;
SIGNAL \u24|Add5~59\ : std_logic;
SIGNAL \u24|Add5~59COUT1_96\ : std_logic;
SIGNAL \u24|Add5~62_combout\ : std_logic;
SIGNAL \u24|Add5~63\ : std_logic;
SIGNAL \u24|Add5~60_combout\ : std_logic;
SIGNAL \u24|Add5~61\ : std_logic;
SIGNAL \u24|Add5~61COUT1_98\ : std_logic;
SIGNAL \u24|Add5~56_combout\ : std_logic;
SIGNAL \u24|Add5~57\ : std_logic;
SIGNAL \u24|Add5~57COUT1_100\ : std_logic;
SIGNAL \u24|Add5~54_combout\ : std_logic;
SIGNAL \u24|Add5~55\ : std_logic;
SIGNAL \u24|Add5~55COUT1_102\ : std_logic;
SIGNAL \u24|Add5~52_combout\ : std_logic;
SIGNAL \u24|Add5~53\ : std_logic;
SIGNAL \u24|Add5~53COUT1_104\ : std_logic;
SIGNAL \u24|Add5~50_combout\ : std_logic;
SIGNAL \u24|Add5~51\ : std_logic;
SIGNAL \u24|Add5~48_combout\ : std_logic;
SIGNAL \u24|LessThan5~6_combout\ : std_logic;
SIGNAL \u24|LessThan5~7_combout\ : std_logic;
SIGNAL \u24|LessThan5~8_combout\ : std_logic;
SIGNAL \u24|LessThan5~2_combout\ : std_logic;
SIGNAL \u24|LessThan5~3_combout\ : std_logic;
SIGNAL \u24|LessThan5~0_combout\ : std_logic;
SIGNAL \u24|LessThan5~1_combout\ : std_logic;
SIGNAL \u24|LessThan5~4_combout\ : std_logic;
SIGNAL \u24|LessThan5~5_combout\ : std_logic;
SIGNAL \u24|LessThan5~9_combout\ : std_logic;
SIGNAL \u24|Equal5~0_combout\ : std_logic;
SIGNAL \u24|hour_f[2]~0_combout\ : std_logic;
SIGNAL \u24|Add3~91\ : std_logic;
SIGNAL \u24|Add3~94\ : std_logic;
SIGNAL \u24|Add3~94COUT1_122\ : std_logic;
SIGNAL \u24|Add3~87_combout\ : std_logic;
SIGNAL \u24|Add3~89_combout\ : std_logic;
SIGNAL \u24|Add4~63_cout\ : std_logic;
SIGNAL \u24|Add3~93_combout\ : std_logic;
SIGNAL \u24|Add3~95_combout\ : std_logic;
SIGNAL \u24|Add4~3\ : std_logic;
SIGNAL \u24|Add4~3COUT1_90\ : std_logic;
SIGNAL \u24|Add4~0_combout\ : std_logic;
SIGNAL \u24|Add3~88\ : std_logic;
SIGNAL \u24|Add3~88COUT1_124\ : std_logic;
SIGNAL \u24|Add3~15_combout\ : std_logic;
SIGNAL \u24|process_0~29_combout\ : std_logic;
SIGNAL \u24|process_0~3_combout\ : std_logic;
SIGNAL \u24|Add3~17_combout\ : std_logic;
SIGNAL \u24|Add4~1\ : std_logic;
SIGNAL \u24|Add4~1COUT1_92\ : std_logic;
SIGNAL \u24|Add4~4_combout\ : std_logic;
SIGNAL \u24|Add3~16\ : std_logic;
SIGNAL \u24|Add3~16COUT1_126\ : std_logic;
SIGNAL \u24|Add3~3_combout\ : std_logic;
SIGNAL \u24|Add3~5_combout\ : std_logic;
SIGNAL \u24|Add4~5\ : std_logic;
SIGNAL \u24|Add4~5COUT1_94\ : std_logic;
SIGNAL \u24|Add4~60_combout\ : std_logic;
SIGNAL \u24|Add3~4\ : std_logic;
SIGNAL \u24|Add3~4COUT1_128\ : std_logic;
SIGNAL \u24|Add3~36_combout\ : std_logic;
SIGNAL \u24|Add3~38_combout\ : std_logic;
SIGNAL \u24|Add4~61\ : std_logic;
SIGNAL \u24|Add4~61COUT1_96\ : std_logic;
SIGNAL \u24|Add4~58_combout\ : std_logic;
SIGNAL \u24|Add3~37\ : std_logic;
SIGNAL \u24|Add3~81_combout\ : std_logic;
SIGNAL \u24|Add3~83_combout\ : std_logic;
SIGNAL \u24|Add4~59\ : std_logic;
SIGNAL \u24|Add4~56_combout\ : std_logic;
SIGNAL \u24|Add3~82\ : std_logic;
SIGNAL \u24|Add3~82COUT1_130\ : std_logic;
SIGNAL \u24|Add3~18_combout\ : std_logic;
SIGNAL \u24|Add3~20_combout\ : std_logic;
SIGNAL \u24|Add4~57\ : std_logic;
SIGNAL \u24|Add4~57COUT1_98\ : std_logic;
SIGNAL \u24|Add4~54_combout\ : std_logic;
SIGNAL \u24|Add3~19\ : std_logic;
SIGNAL \u24|Add3~19COUT1_132\ : std_logic;
SIGNAL \u24|Add3~45_combout\ : std_logic;
SIGNAL \u24|Add3~47_combout\ : std_logic;
SIGNAL \u24|Add4~55\ : std_logic;
SIGNAL \u24|Add4~55COUT1_100\ : std_logic;
SIGNAL \u24|Add4~52_combout\ : std_logic;
SIGNAL \u24|Add3~46\ : std_logic;
SIGNAL \u24|Add3~46COUT1_134\ : std_logic;
SIGNAL \u24|Add3~33_combout\ : std_logic;
SIGNAL \u24|Add3~35_combout\ : std_logic;
SIGNAL \u24|Add4~53\ : std_logic;
SIGNAL \u24|Add4~53COUT1_102\ : std_logic;
SIGNAL \u24|Add4~50_combout\ : std_logic;
SIGNAL \u24|Add3~34\ : std_logic;
SIGNAL \u24|Add3~34COUT1_136\ : std_logic;
SIGNAL \u24|Add3~78_combout\ : std_logic;
SIGNAL \u24|Add3~80_combout\ : std_logic;
SIGNAL \u24|Add4~51\ : std_logic;
SIGNAL \u24|Add4~51COUT1_104\ : std_logic;
SIGNAL \u24|Add4~48_combout\ : std_logic;
SIGNAL \u24|process_0~24_combout\ : std_logic;
SIGNAL \u24|process_0~25_combout\ : std_logic;
SIGNAL \u24|Add3~79\ : std_logic;
SIGNAL \u24|Add3~66_combout\ : std_logic;
SIGNAL \u24|Add3~68_combout\ : std_logic;
SIGNAL \u24|Add4~49\ : std_logic;
SIGNAL \u24|Add4~46_combout\ : std_logic;
SIGNAL \u24|Add3~67\ : std_logic;
SIGNAL \u24|Add3~67COUT1_138\ : std_logic;
SIGNAL \u24|Add3~21_combout\ : std_logic;
SIGNAL \u24|Add3~23_combout\ : std_logic;
SIGNAL \u24|Add4~47\ : std_logic;
SIGNAL \u24|Add4~47COUT1_106\ : std_logic;
SIGNAL \u24|Add4~44_combout\ : std_logic;
SIGNAL \u24|Add3~22\ : std_logic;
SIGNAL \u24|Add3~22COUT1_140\ : std_logic;
SIGNAL \u24|Add3~27_combout\ : std_logic;
SIGNAL \u24|Add3~29_combout\ : std_logic;
SIGNAL \u24|Add4~45\ : std_logic;
SIGNAL \u24|Add4~45COUT1_108\ : std_logic;
SIGNAL \u24|Add4~42_combout\ : std_logic;
SIGNAL \u24|Add3~28\ : std_logic;
SIGNAL \u24|Add3~28COUT1_142\ : std_logic;
SIGNAL \u24|Add3~57_combout\ : std_logic;
SIGNAL \u24|Add3~59_combout\ : std_logic;
SIGNAL \u24|Add4~43\ : std_logic;
SIGNAL \u24|Add4~43COUT1_110\ : std_logic;
SIGNAL \u24|Add4~40_combout\ : std_logic;
SIGNAL \u24|process_0~23_combout\ : std_logic;
SIGNAL \u24|Add3~58\ : std_logic;
SIGNAL \u24|Add3~58COUT1_144\ : std_logic;
SIGNAL \u24|Add3~54_combout\ : std_logic;
SIGNAL \u24|Add3~56_combout\ : std_logic;
SIGNAL \u24|Add4~41\ : std_logic;
SIGNAL \u24|Add4~41COUT1_112\ : std_logic;
SIGNAL \u24|Add4~38_combout\ : std_logic;
SIGNAL \u24|Add3~55\ : std_logic;
SIGNAL \u24|Add3~42_combout\ : std_logic;
SIGNAL \u24|Add3~44_combout\ : std_logic;
SIGNAL \u24|Add4~39\ : std_logic;
SIGNAL \u24|Add4~36_combout\ : std_logic;
SIGNAL \u24|Add3~43\ : std_logic;
SIGNAL \u24|Add3~43COUT1_146\ : std_logic;
SIGNAL \u24|Add3~30_combout\ : std_logic;
SIGNAL \u24|Add3~32_combout\ : std_logic;
SIGNAL \u24|Add4~37\ : std_logic;
SIGNAL \u24|Add4~37COUT1_114\ : std_logic;
SIGNAL \u24|Add4~34_combout\ : std_logic;
SIGNAL \u24|Add3~31\ : std_logic;
SIGNAL \u24|Add3~31COUT1_148\ : std_logic;
SIGNAL \u24|Add3~51_combout\ : std_logic;
SIGNAL \u24|Add3~53_combout\ : std_logic;
SIGNAL \u24|Add4~35\ : std_logic;
SIGNAL \u24|Add4~35COUT1_116\ : std_logic;
SIGNAL \u24|Add4~32_combout\ : std_logic;
SIGNAL \u24|Add3~52\ : std_logic;
SIGNAL \u24|Add3~52COUT1_150\ : std_logic;
SIGNAL \u24|Add3~48_combout\ : std_logic;
SIGNAL \u24|Add3~50_combout\ : std_logic;
SIGNAL \u24|Add4~33\ : std_logic;
SIGNAL \u24|Add4~33COUT1_118\ : std_logic;
SIGNAL \u24|Add4~30_combout\ : std_logic;
SIGNAL \u24|Add3~49\ : std_logic;
SIGNAL \u24|Add3~49COUT1_152\ : std_logic;
SIGNAL \u24|Add3~69_combout\ : std_logic;
SIGNAL \u24|Add3~71_combout\ : std_logic;
SIGNAL \u24|Add4~31\ : std_logic;
SIGNAL \u24|Add4~31COUT1_120\ : std_logic;
SIGNAL \u24|Add4~28_combout\ : std_logic;
SIGNAL \u24|Add3~70\ : std_logic;
SIGNAL \u24|Add3~84_combout\ : std_logic;
SIGNAL \u24|Add3~86_combout\ : std_logic;
SIGNAL \u24|Add4~29\ : std_logic;
SIGNAL \u24|Add4~26_combout\ : std_logic;
SIGNAL \u24|Add3~85\ : std_logic;
SIGNAL \u24|Add3~85COUT1_154\ : std_logic;
SIGNAL \u24|Add3~75_combout\ : std_logic;
SIGNAL \u24|Add3~77_combout\ : std_logic;
SIGNAL \u24|Add4~27\ : std_logic;
SIGNAL \u24|Add4~27COUT1_122\ : std_logic;
SIGNAL \u24|Add4~24_combout\ : std_logic;
SIGNAL \u24|process_0~20_combout\ : std_logic;
SIGNAL \u24|Add3~76\ : std_logic;
SIGNAL \u24|Add3~76COUT1_156\ : std_logic;
SIGNAL \u24|Add3~72_combout\ : std_logic;
SIGNAL \u24|Add3~74_combout\ : std_logic;
SIGNAL \u24|Add4~25\ : std_logic;
SIGNAL \u24|Add4~25COUT1_124\ : std_logic;
SIGNAL \u24|Add4~22_combout\ : std_logic;
SIGNAL \u24|Add3~73\ : std_logic;
SIGNAL \u24|Add3~73COUT1_158\ : std_logic;
SIGNAL \u24|Add3~6_combout\ : std_logic;
SIGNAL \u24|Add3~8_combout\ : std_logic;
SIGNAL \u24|Add4~23\ : std_logic;
SIGNAL \u24|Add4~23COUT1_126\ : std_logic;
SIGNAL \u24|Add4~20_combout\ : std_logic;
SIGNAL \u24|Add3~7\ : std_logic;
SIGNAL \u24|Add3~7COUT1_160\ : std_logic;
SIGNAL \u24|Add3~24_combout\ : std_logic;
SIGNAL \u24|Add3~26_combout\ : std_logic;
SIGNAL \u24|Add4~21\ : std_logic;
SIGNAL \u24|Add4~21COUT1_128\ : std_logic;
SIGNAL \u24|Add4~18_combout\ : std_logic;
SIGNAL \u24|Add3~25\ : std_logic;
SIGNAL \u24|Add3~12_combout\ : std_logic;
SIGNAL \u24|Add3~14_combout\ : std_logic;
SIGNAL \u24|Add4~19\ : std_logic;
SIGNAL \u24|Add4~16_combout\ : std_logic;
SIGNAL \u24|process_0~19_combout\ : std_logic;
SIGNAL \u24|process_0~21_combout\ : std_logic;
SIGNAL \u24|Add3~13\ : std_logic;
SIGNAL \u24|Add3~13COUT1_162\ : std_logic;
SIGNAL \u24|Add3~9_combout\ : std_logic;
SIGNAL \u24|Add3~11_combout\ : std_logic;
SIGNAL \u24|Add4~17\ : std_logic;
SIGNAL \u24|Add4~17COUT1_130\ : std_logic;
SIGNAL \u24|Add4~14_combout\ : std_logic;
SIGNAL \u24|Add3~10\ : std_logic;
SIGNAL \u24|Add3~10COUT1_164\ : std_logic;
SIGNAL \u24|Add3~60_combout\ : std_logic;
SIGNAL \u24|Add3~62_combout\ : std_logic;
SIGNAL \u24|Add4~15\ : std_logic;
SIGNAL \u24|Add4~15COUT1_132\ : std_logic;
SIGNAL \u24|Add4~12_combout\ : std_logic;
SIGNAL \u24|Add3~61\ : std_logic;
SIGNAL \u24|Add3~61COUT1_166\ : std_logic;
SIGNAL \u24|Add3~63_combout\ : std_logic;
SIGNAL \u24|Add3~65_combout\ : std_logic;
SIGNAL \u24|Add4~13\ : std_logic;
SIGNAL \u24|Add4~13COUT1_134\ : std_logic;
SIGNAL \u24|Add4~10_combout\ : std_logic;
SIGNAL \u24|Add3~64\ : std_logic;
SIGNAL \u24|Add3~64COUT1_168\ : std_logic;
SIGNAL \u24|Add3~39_combout\ : std_logic;
SIGNAL \u24|Add3~41_combout\ : std_logic;
SIGNAL \u24|Add4~11\ : std_logic;
SIGNAL \u24|Add4~11COUT1_136\ : std_logic;
SIGNAL \u24|Add4~8_combout\ : std_logic;
SIGNAL \u24|process_0~18_combout\ : std_logic;
SIGNAL \u24|process_0~22_combout\ : std_logic;
SIGNAL \u24|process_0~26_combout\ : std_logic;
SIGNAL \u24|LessThan3~0_combout\ : std_logic;
SIGNAL \u24|process_0~27_combout\ : std_logic;
SIGNAL \u24|Add3~90_combout\ : std_logic;
SIGNAL \u24|Add3~92_combout\ : std_logic;
SIGNAL \u24|process_0~39_combout\ : std_logic;
SIGNAL \u24|process_0~32_combout\ : std_logic;
SIGNAL \u24|process_0~34_combout\ : std_logic;
SIGNAL \u24|process_0~35_combout\ : std_logic;
SIGNAL \u24|process_0~33_combout\ : std_logic;
SIGNAL \u24|process_0~36_combout\ : std_logic;
SIGNAL \u24|process_0~31_combout\ : std_logic;
SIGNAL \u24|process_0~28_combout\ : std_logic;
SIGNAL \u24|process_0~30_combout\ : std_logic;
SIGNAL \u24|process_0~37_combout\ : std_logic;
SIGNAL \u24|process_0~5_combout\ : std_logic;
SIGNAL \u24|Add4~9\ : std_logic;
SIGNAL \u24|Add4~6_combout\ : std_logic;
SIGNAL \u24|Add3~40\ : std_logic;
SIGNAL \u24|Add3~0_combout\ : std_logic;
SIGNAL \u24|Add3~2_combout\ : std_logic;
SIGNAL \u24|process_0~38_combout\ : std_logic;
SIGNAL \u24|Add4~2_combout\ : std_logic;
SIGNAL \u29|rshtemp[0]~0_combout\ : std_logic;
SIGNAL \u8|fh[3]~8_combout\ : std_logic;
SIGNAL \u29|rfh~5\ : std_logic;
SIGNAL \u18|Mux6~0\ : std_logic;
SIGNAL \u24|d[4]~133_combout\ : std_logic;
SIGNAL \u24|Add1~8_combout\ : std_logic;
SIGNAL \u24|LessThan1~11_combout\ : std_logic;
SIGNAL \u24|Add1~9\ : std_logic;
SIGNAL \u24|Add1~4\ : std_logic;
SIGNAL \u24|Add1~4COUT1_93\ : std_logic;
SIGNAL \u24|Add1~0_combout\ : std_logic;
SIGNAL \u24|Add1~1\ : std_logic;
SIGNAL \u24|Add1~1COUT1_95\ : std_logic;
SIGNAL \u24|Add1~6_combout\ : std_logic;
SIGNAL \u24|Add1~7\ : std_logic;
SIGNAL \u24|Add1~7COUT1_97\ : std_logic;
SIGNAL \u24|Add1~65_combout\ : std_logic;
SIGNAL \u24|Add1~66\ : std_logic;
SIGNAL \u24|Add1~66COUT1_99\ : std_logic;
SIGNAL \u24|Add1~63_combout\ : std_logic;
SIGNAL \u24|Add1~64\ : std_logic;
SIGNAL \u24|Add1~61_combout\ : std_logic;
SIGNAL \u24|Add1~62\ : std_logic;
SIGNAL \u24|Add1~62COUT1_101\ : std_logic;
SIGNAL \u24|Add1~59_combout\ : std_logic;
SIGNAL \u24|Add1~60\ : std_logic;
SIGNAL \u24|Add1~60COUT1_103\ : std_logic;
SIGNAL \u24|Add1~57_combout\ : std_logic;
SIGNAL \u24|Add1~58\ : std_logic;
SIGNAL \u24|Add1~58COUT1_105\ : std_logic;
SIGNAL \u24|Add1~55_combout\ : std_logic;
SIGNAL \u24|Add1~56\ : std_logic;
SIGNAL \u24|Add1~56COUT1_107\ : std_logic;
SIGNAL \u24|Add1~53_combout\ : std_logic;
SIGNAL \u24|Add1~54\ : std_logic;
SIGNAL \u24|Add1~51_combout\ : std_logic;
SIGNAL \u24|Add1~52\ : std_logic;
SIGNAL \u24|Add1~52COUT1_109\ : std_logic;
SIGNAL \u24|Add1~49_combout\ : std_logic;
SIGNAL \u24|Add1~50\ : std_logic;
SIGNAL \u24|Add1~50COUT1_111\ : std_logic;
SIGNAL \u24|Add1~47_combout\ : std_logic;
SIGNAL \u24|Add1~48\ : std_logic;
SIGNAL \u24|Add1~48COUT1_113\ : std_logic;
SIGNAL \u24|Add1~45_combout\ : std_logic;
SIGNAL \u24|LessThan1~5_combout\ : std_logic;
SIGNAL \u24|Add1~46\ : std_logic;
SIGNAL \u24|Add1~46COUT1_115\ : std_logic;
SIGNAL \u24|Add1~43_combout\ : std_logic;
SIGNAL \u24|Add1~44\ : std_logic;
SIGNAL \u24|Add1~41_combout\ : std_logic;
SIGNAL \u24|Add1~42\ : std_logic;
SIGNAL \u24|Add1~42COUT1_117\ : std_logic;
SIGNAL \u24|Add1~39_combout\ : std_logic;
SIGNAL \u24|Add1~40\ : std_logic;
SIGNAL \u24|Add1~40COUT1_119\ : std_logic;
SIGNAL \u24|Add1~37_combout\ : std_logic;
SIGNAL \u24|Add1~38\ : std_logic;
SIGNAL \u24|Add1~38COUT1_121\ : std_logic;
SIGNAL \u24|Add1~35_combout\ : std_logic;
SIGNAL \u24|Add1~36\ : std_logic;
SIGNAL \u24|Add1~36COUT1_123\ : std_logic;
SIGNAL \u24|Add1~33_combout\ : std_logic;
SIGNAL \u24|Add1~34\ : std_logic;
SIGNAL \u24|Add1~31_combout\ : std_logic;
SIGNAL \u24|Add1~32\ : std_logic;
SIGNAL \u24|Add1~32COUT1_125\ : std_logic;
SIGNAL \u24|Add1~29_combout\ : std_logic;
SIGNAL \u24|LessThan1~2_combout\ : std_logic;
SIGNAL \u24|Add1~30\ : std_logic;
SIGNAL \u24|Add1~30COUT1_127\ : std_logic;
SIGNAL \u24|Add1~27_combout\ : std_logic;
SIGNAL \u24|Add1~28\ : std_logic;
SIGNAL \u24|Add1~28COUT1_129\ : std_logic;
SIGNAL \u24|Add1~25_combout\ : std_logic;
SIGNAL \u24|Add1~26\ : std_logic;
SIGNAL \u24|Add1~26COUT1_131\ : std_logic;
SIGNAL \u24|Add1~23_combout\ : std_logic;
SIGNAL \u24|Add1~24\ : std_logic;
SIGNAL \u24|Add1~21_combout\ : std_logic;
SIGNAL \u24|LessThan1~1_combout\ : std_logic;
SIGNAL \u24|LessThan1~3_combout\ : std_logic;
SIGNAL \u24|Add1~22\ : std_logic;
SIGNAL \u24|Add1~22COUT1_133\ : std_logic;
SIGNAL \u24|Add1~19_combout\ : std_logic;
SIGNAL \u24|Add1~20\ : std_logic;
SIGNAL \u24|Add1~20COUT1_135\ : std_logic;
SIGNAL \u24|Add1~17_combout\ : std_logic;
SIGNAL \u24|Add1~18\ : std_logic;
SIGNAL \u24|Add1~18COUT1_137\ : std_logic;
SIGNAL \u24|Add1~15_combout\ : std_logic;
SIGNAL \u24|Add1~16\ : std_logic;
SIGNAL \u24|Add1~16COUT1_139\ : std_logic;
SIGNAL \u24|Add1~13_combout\ : std_logic;
SIGNAL \u24|LessThan1~0_combout\ : std_logic;
SIGNAL \u24|LessThan1~4_combout\ : std_logic;
SIGNAL \u24|LessThan1~6_combout\ : std_logic;
SIGNAL \u24|LessThan1~7_combout\ : std_logic;
SIGNAL \u24|LessThan1~8_combout\ : std_logic;
SIGNAL \u24|LessThan1~9_combout\ : std_logic;
SIGNAL \u24|Equal1~0_combout\ : std_logic;
SIGNAL \u24|min_f[2]~0_combout\ : std_logic;
SIGNAL \u24|LessThan1~10_combout\ : std_logic;
SIGNAL \u24|Add1~14\ : std_logic;
SIGNAL \u24|Add1~11_combout\ : std_logic;
SIGNAL \u24|Add1~3_combout\ : std_logic;
SIGNAL \u8|sh[0]~4_combout\ : std_logic;
SIGNAL \u29|rffen~5\ : std_logic;
SIGNAL \u8|Equal1~0_combout\ : std_logic;
SIGNAL \u8|combd[1]~16_combout\ : std_logic;
SIGNAL \u29|rsh~5\ : std_logic;
SIGNAL \u9|Mux0~1\ : std_logic;
SIGNAL \u9|Mux5~0_combout\ : std_logic;
SIGNAL \u24|c[4]~132_combout\ : std_logic;
SIGNAL \u24|LessThan2~10_combout\ : std_logic;
SIGNAL \u24|Add2~7_combout\ : std_logic;
SIGNAL \u24|Add2~3\ : std_logic;
SIGNAL \u24|Add2~3COUT1_92\ : std_logic;
SIGNAL \u24|Add2~1\ : std_logic;
SIGNAL \u24|Add2~1COUT1_94\ : std_logic;
SIGNAL \u24|Add2~5_combout\ : std_logic;
SIGNAL \u24|Add2~6\ : std_logic;
SIGNAL \u24|Add2~6COUT1_96\ : std_logic;
SIGNAL \u24|Add2~64_combout\ : std_logic;
SIGNAL \u24|Add2~65\ : std_logic;
SIGNAL \u24|Add2~65COUT1_98\ : std_logic;
SIGNAL \u24|Add2~62_combout\ : std_logic;
SIGNAL \u24|Add2~63\ : std_logic;
SIGNAL \u24|Add2~60_combout\ : std_logic;
SIGNAL \u24|Add2~61\ : std_logic;
SIGNAL \u24|Add2~61COUT1_100\ : std_logic;
SIGNAL \u24|Add2~58_combout\ : std_logic;
SIGNAL \u24|Add2~59\ : std_logic;
SIGNAL \u24|Add2~59COUT1_102\ : std_logic;
SIGNAL \u24|Add2~56_combout\ : std_logic;
SIGNAL \u24|Add2~57\ : std_logic;
SIGNAL \u24|Add2~57COUT1_104\ : std_logic;
SIGNAL \u24|Add2~54_combout\ : std_logic;
SIGNAL \u24|Add2~55\ : std_logic;
SIGNAL \u24|Add2~55COUT1_106\ : std_logic;
SIGNAL \u24|Add2~52_combout\ : std_logic;
SIGNAL \u24|Add2~53\ : std_logic;
SIGNAL \u24|Add2~50_combout\ : std_logic;
SIGNAL \u24|Add2~51\ : std_logic;
SIGNAL \u24|Add2~51COUT1_108\ : std_logic;
SIGNAL \u24|Add2~48_combout\ : std_logic;
SIGNAL \u24|Add2~49\ : std_logic;
SIGNAL \u24|Add2~49COUT1_110\ : std_logic;
SIGNAL \u24|Add2~46_combout\ : std_logic;
SIGNAL \u24|Add2~47\ : std_logic;
SIGNAL \u24|Add2~47COUT1_112\ : std_logic;
SIGNAL \u24|Add2~44_combout\ : std_logic;
SIGNAL \u24|Add2~45\ : std_logic;
SIGNAL \u24|Add2~45COUT1_114\ : std_logic;
SIGNAL \u24|Add2~42_combout\ : std_logic;
SIGNAL \u24|Add2~43\ : std_logic;
SIGNAL \u24|Add2~40_combout\ : std_logic;
SIGNAL \u24|Add2~41\ : std_logic;
SIGNAL \u24|Add2~41COUT1_116\ : std_logic;
SIGNAL \u24|Add2~38_combout\ : std_logic;
SIGNAL \u24|Add2~39\ : std_logic;
SIGNAL \u24|Add2~39COUT1_118\ : std_logic;
SIGNAL \u24|Add2~36_combout\ : std_logic;
SIGNAL \u24|Add2~37\ : std_logic;
SIGNAL \u24|Add2~37COUT1_120\ : std_logic;
SIGNAL \u24|Add2~34_combout\ : std_logic;
SIGNAL \u24|Add2~35\ : std_logic;
SIGNAL \u24|Add2~35COUT1_122\ : std_logic;
SIGNAL \u24|Add2~32_combout\ : std_logic;
SIGNAL \u24|Add2~33\ : std_logic;
SIGNAL \u24|Add2~30_combout\ : std_logic;
SIGNAL \u24|Add2~31\ : std_logic;
SIGNAL \u24|Add2~31COUT1_124\ : std_logic;
SIGNAL \u24|Add2~28_combout\ : std_logic;
SIGNAL \u24|Add2~29\ : std_logic;
SIGNAL \u24|Add2~29COUT1_126\ : std_logic;
SIGNAL \u24|Add2~26_combout\ : std_logic;
SIGNAL \u24|LessThan2~2_combout\ : std_logic;
SIGNAL \u24|Add2~27\ : std_logic;
SIGNAL \u24|Add2~27COUT1_128\ : std_logic;
SIGNAL \u24|Add2~24_combout\ : std_logic;
SIGNAL \u24|Add2~25\ : std_logic;
SIGNAL \u24|Add2~25COUT1_130\ : std_logic;
SIGNAL \u24|Add2~22_combout\ : std_logic;
SIGNAL \u24|Add2~23\ : std_logic;
SIGNAL \u24|Add2~20_combout\ : std_logic;
SIGNAL \u24|Add2~21\ : std_logic;
SIGNAL \u24|Add2~21COUT1_132\ : std_logic;
SIGNAL \u24|Add2~18_combout\ : std_logic;
SIGNAL \u24|LessThan2~1_combout\ : std_logic;
SIGNAL \u24|LessThan2~3_combout\ : std_logic;
SIGNAL \u24|Add2~19\ : std_logic;
SIGNAL \u24|Add2~19COUT1_134\ : std_logic;
SIGNAL \u24|Add2~16_combout\ : std_logic;
SIGNAL \u24|Add2~17\ : std_logic;
SIGNAL \u24|Add2~17COUT1_136\ : std_logic;
SIGNAL \u24|Add2~14_combout\ : std_logic;
SIGNAL \u24|Add2~15\ : std_logic;
SIGNAL \u24|Add2~15COUT1_138\ : std_logic;
SIGNAL \u24|Add2~12_combout\ : std_logic;
SIGNAL \u24|LessThan2~0_combout\ : std_logic;
SIGNAL \u24|LessThan2~4_combout\ : std_logic;
SIGNAL \u24|LessThan2~6_combout\ : std_logic;
SIGNAL \u24|LessThan2~5_combout\ : std_logic;
SIGNAL \u24|LessThan2~7_combout\ : std_logic;
SIGNAL \u24|LessThan2~8_combout\ : std_logic;
SIGNAL \u24|Equal2~0_combout\ : std_logic;
SIGNAL \u24|min_s[2]~0_combout\ : std_logic;
SIGNAL \u24|Add2~8\ : std_logic;
SIGNAL \u24|Add2~0_combout\ : std_logic;
SIGNAL \u24|LessThan2~9_combout\ : std_logic;
SIGNAL \u24|Add2~13\ : std_logic;
SIGNAL \u24|Add2~10_combout\ : std_logic;
SIGNAL \u24|Add2~2_combout\ : std_logic;
SIGNAL \u29|rsfen~5\ : std_logic;
SIGNAL \u9|Mux5~1_combout\ : std_logic;
SIGNAL \u9|Mux5~2\ : std_logic;
SIGNAL \u29|rsfen~6\ : std_logic;
SIGNAL \u29|rsh~6\ : std_logic;
SIGNAL \u29|rfh~6\ : std_logic;
SIGNAL \u29|rffen~6\ : std_logic;
SIGNAL \u9|Mux3~0_combout\ : std_logic;
SIGNAL \u9|Mux3~1_combout\ : std_logic;
SIGNAL \u9|Mux3~2\ : std_logic;
SIGNAL \u29|rsh~4\ : std_logic;
SIGNAL \u29|rsfen~4\ : std_logic;
SIGNAL \u29|rffen~4\ : std_logic;
SIGNAL \u29|rfh~4\ : std_logic;
SIGNAL \u9|Mux4~0_combout\ : std_logic;
SIGNAL \u9|Mux4~1_combout\ : std_logic;
SIGNAL \u9|Mux4~2\ : std_logic;
SIGNAL \u9|Mux8~0_combout\ : std_logic;
SIGNAL \u9|sfenflag~regout\ : std_logic;
SIGNAL \u9|Mux7~0_combout\ : std_logic;
SIGNAL \u29|rffen~7\ : std_logic;
SIGNAL \u29|rsh~7\ : std_logic;
SIGNAL \u9|Mux6~0_combout\ : std_logic;
SIGNAL \u29|rfh~7\ : std_logic;
SIGNAL \u29|rsfen~7\ : std_logic;
SIGNAL \u9|Mux6~1_combout\ : std_logic;
SIGNAL \u9|Mux6~2\ : std_logic;
SIGNAL \u9|outp[0]~32_combout\ : std_logic;
SIGNAL \u9|outp[0]~33_combout\ : std_logic;
SIGNAL \u9|outp[1]~48_combout\ : std_logic;
SIGNAL \u9|outp[1]~35_combout\ : std_logic;
SIGNAL \u9|outp[1]~36_combout\ : std_logic;
SIGNAL \u9|Mux13~1_combout\ : std_logic;
SIGNAL \u9|Mux15~4_combout\ : std_logic;
SIGNAL \u9|Mux13~0_combout\ : std_logic;
SIGNAL \u9|Mux13~2_combout\ : std_logic;
SIGNAL \u9|outp[0]~47_combout\ : std_logic;
SIGNAL \u9|outp[3]~38_combout\ : std_logic;
SIGNAL \u9|outp[3]~39_combout\ : std_logic;
SIGNAL \u9|outp[4]~43_combout\ : std_logic;
SIGNAL \u9|outp[4]~41_combout\ : std_logic;
SIGNAL \u9|outp[4]~42_combout\ : std_logic;
SIGNAL \u9|Mux14~0_combout\ : std_logic;
SIGNAL \u9|Mux10~0_combout\ : std_logic;
SIGNAL \u9|Mux10~1_combout\ : std_logic;
SIGNAL \u9|Mux17~0_combout\ : std_logic;
SIGNAL \u6|comb[1]~19\ : std_logic;
SIGNAL \u6|comb[1]~19COUT1_31\ : std_logic;
SIGNAL \u6|comb[2]~17\ : std_logic;
SIGNAL \u6|comb[2]~17COUT1_33\ : std_logic;
SIGNAL \u6|comb[3]~15\ : std_logic;
SIGNAL \u6|comb[3]~15COUT1_35\ : std_logic;
SIGNAL \u6|comb[4]~13\ : std_logic;
SIGNAL \u6|comb[4]~13COUT1_37\ : std_logic;
SIGNAL \u6|comb[5]~11\ : std_logic;
SIGNAL \u10|comb[0]~42\ : std_logic;
SIGNAL \u10|comb[0]~42COUT1_55\ : std_logic;
SIGNAL \u10|comb[1]~40\ : std_logic;
SIGNAL \u10|comb[2]~38\ : std_logic;
SIGNAL \u10|comb[2]~38COUT1_57\ : std_logic;
SIGNAL \u10|comb[3]~36\ : std_logic;
SIGNAL \u10|comb[3]~36COUT1_59\ : std_logic;
SIGNAL \u10|comb[4]~34\ : std_logic;
SIGNAL \u10|comb[4]~34COUT1_61\ : std_logic;
SIGNAL \u10|comb[5]~32\ : std_logic;
SIGNAL \u10|comb[5]~32COUT1_63\ : std_logic;
SIGNAL \u10|comb[6]~30\ : std_logic;
SIGNAL \u6|comb[6]~9\ : std_logic;
SIGNAL \u6|comb[6]~9COUT1_39\ : std_logic;
SIGNAL \u6|comb[7]~7\ : std_logic;
SIGNAL \u6|comb[7]~7COUT1_41\ : std_logic;
SIGNAL \u6|comb[8]~5\ : std_logic;
SIGNAL \u6|comb[8]~5COUT1_43\ : std_logic;
SIGNAL \u6|comb[9]~3\ : std_logic;
SIGNAL \u6|comb[9]~3COUT1_45\ : std_logic;
SIGNAL \u10|comb[7]~28\ : std_logic;
SIGNAL \u10|comb[7]~28COUT1_65\ : std_logic;
SIGNAL \u10|comb[8]~26\ : std_logic;
SIGNAL \u10|comb[8]~26COUT1_67\ : std_logic;
SIGNAL \u10|comb[9]~24\ : std_logic;
SIGNAL \u10|comb[9]~24COUT1_69\ : std_logic;
SIGNAL \u10|comb[10]~22\ : std_logic;
SIGNAL \u10|comb[10]~22COUT1_71\ : std_logic;
SIGNAL \u10|LessThan0~53_cout0\ : std_logic;
SIGNAL \u10|LessThan0~53COUT1_66\ : std_logic;
SIGNAL \u10|LessThan0~48_cout0\ : std_logic;
SIGNAL \u10|LessThan0~48COUT1_68\ : std_logic;
SIGNAL \u10|LessThan0~43_cout0\ : std_logic;
SIGNAL \u10|LessThan0~43COUT1_70\ : std_logic;
SIGNAL \u10|LessThan0~38_cout0\ : std_logic;
SIGNAL \u10|LessThan0~38COUT1_72\ : std_logic;
SIGNAL \u10|LessThan0~33_cout\ : std_logic;
SIGNAL \u10|LessThan0~28_cout0\ : std_logic;
SIGNAL \u10|LessThan0~28COUT1_74\ : std_logic;
SIGNAL \u10|LessThan0~23_cout0\ : std_logic;
SIGNAL \u10|LessThan0~23COUT1_76\ : std_logic;
SIGNAL \u10|LessThan0~18_cout0\ : std_logic;
SIGNAL \u10|LessThan0~18COUT1_78\ : std_logic;
SIGNAL \u10|LessThan0~13_cout0\ : std_logic;
SIGNAL \u10|LessThan0~13COUT1_80\ : std_logic;
SIGNAL \u10|LessThan0~8_cout\ : std_logic;
SIGNAL \u10|LessThan0~0_combout\ : std_logic;
SIGNAL \u10|comb[11]~16\ : std_logic;
SIGNAL \u10|comb[12]~18\ : std_logic;
SIGNAL \u10|comb[12]~18COUT1_73\ : std_logic;
SIGNAL \u10|LessThan0~5_combout\ : std_logic;
SIGNAL \u10|comba[1]~20_combout\ : std_logic;
SIGNAL \u10|Equal3~0_combout\ : std_logic;
SIGNAL \u10|combb[0]~25\ : std_logic;
SIGNAL \u10|combb[0]~25COUT1_33\ : std_logic;
SIGNAL \u10|combb[1]~23\ : std_logic;
SIGNAL \u10|combb[1]~23COUT1_35\ : std_logic;
SIGNAL \u10|process_0~4_combout\ : std_logic;
SIGNAL \u10|combb[2]~27\ : std_logic;
SIGNAL \u10|combb[2]~27COUT1_37\ : std_logic;
SIGNAL \u10|process_0~1_combout\ : std_logic;
SIGNAL \u10|combc[1]~17_combout\ : std_logic;
SIGNAL \u10|Equal1~0_combout\ : std_logic;
SIGNAL \u10|combd[1]~16_combout\ : std_logic;
SIGNAL \u10|ge[2]~4_combout\ : std_logic;
SIGNAL \u11|Mux5~0\ : std_logic;
SIGNAL \u11|Mux5~1\ : std_logic;
SIGNAL \u11|Mux5~2\ : std_logic;
SIGNAL \u11|Mux6~0\ : std_logic;
SIGNAL \u11|Mux6~1\ : std_logic;
SIGNAL \u11|Mux6~2\ : std_logic;
SIGNAL \u11|Mux4~0\ : std_logic;
SIGNAL \u11|Mux4~1\ : std_logic;
SIGNAL \u11|Mux4~2\ : std_logic;
SIGNAL \u11|Mux3~0\ : std_logic;
SIGNAL \u11|Mux3~1\ : std_logic;
SIGNAL \u11|Mux3~2\ : std_logic;
SIGNAL \u11|outp[0]~0_combout\ : std_logic;
SIGNAL \u11|outp[6]~1_combout\ : std_logic;
SIGNAL \u2|Equal0~4_combout\ : std_logic;
SIGNAL \u2|dp~10_combout\ : std_logic;
SIGNAL \u2|dp~11_combout\ : std_logic;
SIGNAL \u2|dp~12_combout\ : std_logic;
SIGNAL \u2|dp~regout\ : std_logic;
SIGNAL \u15|mileage_price_sum[0]~126_combout\ : std_logic;
SIGNAL \key_price~combout\ : std_logic;
SIGNAL \u23|count[0]~15\ : std_logic;
SIGNAL \u23|count[0]~15COUT1_21\ : std_logic;
SIGNAL \u23|count[1]~13\ : std_logic;
SIGNAL \u23|count[1]~13COUT1_23\ : std_logic;
SIGNAL \u23|count[2]~9\ : std_logic;
SIGNAL \u23|count[2]~9COUT1_25\ : std_logic;
SIGNAL \u23|Equal0~0_combout\ : std_logic;
SIGNAL \u23|key_out~0_combout\ : std_logic;
SIGNAL \u23|key_out~regout\ : std_logic;
SIGNAL \u26|Add6~0_combout\ : std_logic;
SIGNAL \u26|Add6~1\ : std_logic;
SIGNAL \u26|Add6~3_combout\ : std_logic;
SIGNAL \u26|Add6~4\ : std_logic;
SIGNAL \u26|Add6~4COUT1_93\ : std_logic;
SIGNAL \u26|Add6~6_combout\ : std_logic;
SIGNAL \u26|LessThan6~9_combout\ : std_logic;
SIGNAL \u26|Equal6~0_combout\ : std_logic;
SIGNAL \u26|price_sel~130_combout\ : std_logic;
SIGNAL \u26|price_sel~134_combout\ : std_logic;
SIGNAL \u26|price_sel~135_combout\ : std_logic;
SIGNAL \u26|day_mileage_price_yuan[4]~135_combout\ : std_logic;
SIGNAL \u26|day_mileage_price_yuan[4]~172_combout\ : std_logic;
SIGNAL \u26|day_mileage_price_y[3]~0_combout\ : std_logic;
SIGNAL \u26|Add6~7\ : std_logic;
SIGNAL \u26|Add6~7COUT1_95\ : std_logic;
SIGNAL \u26|Add6~10\ : std_logic;
SIGNAL \u26|Add6~10COUT1_97\ : std_logic;
SIGNAL \u26|Add6~65_combout\ : std_logic;
SIGNAL \u26|Add6~66\ : std_logic;
SIGNAL \u26|Add6~66COUT1_99\ : std_logic;
SIGNAL \u26|Add6~63_combout\ : std_logic;
SIGNAL \u26|Add6~64\ : std_logic;
SIGNAL \u26|Add6~61_combout\ : std_logic;
SIGNAL \u26|Add6~62\ : std_logic;
SIGNAL \u26|Add6~62COUT1_101\ : std_logic;
SIGNAL \u26|Add6~59_combout\ : std_logic;
SIGNAL \u26|Add6~60\ : std_logic;
SIGNAL \u26|Add6~60COUT1_103\ : std_logic;
SIGNAL \u26|Add6~57_combout\ : std_logic;
SIGNAL \u26|Add6~58\ : std_logic;
SIGNAL \u26|Add6~58COUT1_105\ : std_logic;
SIGNAL \u26|Add6~55_combout\ : std_logic;
SIGNAL \u26|Add6~56\ : std_logic;
SIGNAL \u26|Add6~56COUT1_107\ : std_logic;
SIGNAL \u26|Add6~53_combout\ : std_logic;
SIGNAL \u26|Add6~54\ : std_logic;
SIGNAL \u26|Add6~51_combout\ : std_logic;
SIGNAL \u26|Add6~52\ : std_logic;
SIGNAL \u26|Add6~52COUT1_109\ : std_logic;
SIGNAL \u26|Add6~49_combout\ : std_logic;
SIGNAL \u26|Add6~50\ : std_logic;
SIGNAL \u26|Add6~50COUT1_111\ : std_logic;
SIGNAL \u26|Add6~47_combout\ : std_logic;
SIGNAL \u26|Add6~48\ : std_logic;
SIGNAL \u26|Add6~48COUT1_113\ : std_logic;
SIGNAL \u26|Add6~45_combout\ : std_logic;
SIGNAL \u26|Add6~46\ : std_logic;
SIGNAL \u26|Add6~46COUT1_115\ : std_logic;
SIGNAL \u26|Add6~43_combout\ : std_logic;
SIGNAL \u26|Add6~44\ : std_logic;
SIGNAL \u26|Add6~41_combout\ : std_logic;
SIGNAL \u26|Add6~42\ : std_logic;
SIGNAL \u26|Add6~42COUT1_117\ : std_logic;
SIGNAL \u26|Add6~39_combout\ : std_logic;
SIGNAL \u26|Add6~40\ : std_logic;
SIGNAL \u26|Add6~40COUT1_119\ : std_logic;
SIGNAL \u26|Add6~37_combout\ : std_logic;
SIGNAL \u26|Add6~38\ : std_logic;
SIGNAL \u26|Add6~38COUT1_121\ : std_logic;
SIGNAL \u26|Add6~35_combout\ : std_logic;
SIGNAL \u26|Add6~36\ : std_logic;
SIGNAL \u26|Add6~36COUT1_123\ : std_logic;
SIGNAL \u26|Add6~33_combout\ : std_logic;
SIGNAL \u26|Add6~34\ : std_logic;
SIGNAL \u26|Add6~31_combout\ : std_logic;
SIGNAL \u26|Add6~32\ : std_logic;
SIGNAL \u26|Add6~32COUT1_125\ : std_logic;
SIGNAL \u26|Add6~29_combout\ : std_logic;
SIGNAL \u26|LessThan6~2_combout\ : std_logic;
SIGNAL \u26|LessThan6~3_combout\ : std_logic;
SIGNAL \u26|Add6~30\ : std_logic;
SIGNAL \u26|Add6~30COUT1_127\ : std_logic;
SIGNAL \u26|Add6~27_combout\ : std_logic;
SIGNAL \u26|Add6~28\ : std_logic;
SIGNAL \u26|Add6~28COUT1_129\ : std_logic;
SIGNAL \u26|Add6~25_combout\ : std_logic;
SIGNAL \u26|Add6~26\ : std_logic;
SIGNAL \u26|Add6~26COUT1_131\ : std_logic;
SIGNAL \u26|Add6~23_combout\ : std_logic;
SIGNAL \u26|Add6~24\ : std_logic;
SIGNAL \u26|Add6~21_combout\ : std_logic;
SIGNAL \u26|LessThan6~1_combout\ : std_logic;
SIGNAL \u26|Add6~22\ : std_logic;
SIGNAL \u26|Add6~22COUT1_133\ : std_logic;
SIGNAL \u26|Add6~19_combout\ : std_logic;
SIGNAL \u26|Add6~20\ : std_logic;
SIGNAL \u26|Add6~20COUT1_135\ : std_logic;
SIGNAL \u26|Add6~17_combout\ : std_logic;
SIGNAL \u26|Add6~18\ : std_logic;
SIGNAL \u26|Add6~18COUT1_137\ : std_logic;
SIGNAL \u26|Add6~15_combout\ : std_logic;
SIGNAL \u26|Add6~16\ : std_logic;
SIGNAL \u26|Add6~16COUT1_139\ : std_logic;
SIGNAL \u26|Add6~13_combout\ : std_logic;
SIGNAL \u26|LessThan6~0_combout\ : std_logic;
SIGNAL \u26|LessThan6~4_combout\ : std_logic;
SIGNAL \u26|LessThan6~5_combout\ : std_logic;
SIGNAL \u26|LessThan6~6_combout\ : std_logic;
SIGNAL \u26|LessThan6~7_combout\ : std_logic;
SIGNAL \u26|LessThan6~8_combout\ : std_logic;
SIGNAL \u26|LessThan6~10_combout\ : std_logic;
SIGNAL \u26|Add6~14\ : std_logic;
SIGNAL \u26|Add6~11_combout\ : std_logic;
SIGNAL \u26|LessThan6~11_combout\ : std_logic;
SIGNAL \u26|Add6~9_combout\ : std_logic;
SIGNAL \u27|u28_10|u25_1|Add2~3_combout\ : std_logic;
SIGNAL \u27|u28_10|u25_1|Add2~1_combout\ : std_logic;
SIGNAL \u26|LessThan5~11_combout\ : std_logic;
SIGNAL \u26|Equal5~0_combout\ : std_logic;
SIGNAL \u26|day_mileage_price_jiao[4]~135_combout\ : std_logic;
SIGNAL \u26|day_mileage_price_jiao[4]~172_combout\ : std_logic;
SIGNAL \u26|Add5~3_combout\ : std_logic;
SIGNAL \u26|Add5~4\ : std_logic;
SIGNAL \u26|Add5~4COUT1_93\ : std_logic;
SIGNAL \u26|Add5~7\ : std_logic;
SIGNAL \u26|Add5~7COUT1_95\ : std_logic;
SIGNAL \u26|Add5~10\ : std_logic;
SIGNAL \u26|Add5~10COUT1_97\ : std_logic;
SIGNAL \u26|Add5~65_combout\ : std_logic;
SIGNAL \u26|Add5~66\ : std_logic;
SIGNAL \u26|Add5~66COUT1_99\ : std_logic;
SIGNAL \u26|Add5~63_combout\ : std_logic;
SIGNAL \u26|Add5~64\ : std_logic;
SIGNAL \u26|Add5~61_combout\ : std_logic;
SIGNAL \u26|LessThan5~7_combout\ : std_logic;
SIGNAL \u26|Add5~62\ : std_logic;
SIGNAL \u26|Add5~62COUT1_101\ : std_logic;
SIGNAL \u26|Add5~59_combout\ : std_logic;
SIGNAL \u26|Add5~60\ : std_logic;
SIGNAL \u26|Add5~60COUT1_103\ : std_logic;
SIGNAL \u26|Add5~57_combout\ : std_logic;
SIGNAL \u26|Add5~58\ : std_logic;
SIGNAL \u26|Add5~58COUT1_105\ : std_logic;
SIGNAL \u26|Add5~55_combout\ : std_logic;
SIGNAL \u26|Add5~56\ : std_logic;
SIGNAL \u26|Add5~56COUT1_107\ : std_logic;
SIGNAL \u26|Add5~53_combout\ : std_logic;
SIGNAL \u26|LessThan5~6_combout\ : std_logic;
SIGNAL \u26|Add5~54\ : std_logic;
SIGNAL \u26|Add5~51_combout\ : std_logic;
SIGNAL \u26|Add5~52\ : std_logic;
SIGNAL \u26|Add5~52COUT1_109\ : std_logic;
SIGNAL \u26|Add5~49_combout\ : std_logic;
SIGNAL \u26|Add5~50\ : std_logic;
SIGNAL \u26|Add5~50COUT1_111\ : std_logic;
SIGNAL \u26|Add5~47_combout\ : std_logic;
SIGNAL \u26|Add5~48\ : std_logic;
SIGNAL \u26|Add5~48COUT1_113\ : std_logic;
SIGNAL \u26|Add5~45_combout\ : std_logic;
SIGNAL \u26|Add5~46\ : std_logic;
SIGNAL \u26|Add5~46COUT1_115\ : std_logic;
SIGNAL \u26|Add5~43_combout\ : std_logic;
SIGNAL \u26|Add5~44\ : std_logic;
SIGNAL \u26|Add5~41_combout\ : std_logic;
SIGNAL \u26|Add5~42\ : std_logic;
SIGNAL \u26|Add5~42COUT1_117\ : std_logic;
SIGNAL \u26|Add5~39_combout\ : std_logic;
SIGNAL \u26|Add5~40\ : std_logic;
SIGNAL \u26|Add5~40COUT1_119\ : std_logic;
SIGNAL \u26|Add5~37_combout\ : std_logic;
SIGNAL \u26|Add5~38\ : std_logic;
SIGNAL \u26|Add5~38COUT1_121\ : std_logic;
SIGNAL \u26|Add5~35_combout\ : std_logic;
SIGNAL \u26|Add5~36\ : std_logic;
SIGNAL \u26|Add5~36COUT1_123\ : std_logic;
SIGNAL \u26|Add5~33_combout\ : std_logic;
SIGNAL \u26|Add5~34\ : std_logic;
SIGNAL \u26|Add5~31_combout\ : std_logic;
SIGNAL \u26|Add5~32\ : std_logic;
SIGNAL \u26|Add5~32COUT1_125\ : std_logic;
SIGNAL \u26|Add5~29_combout\ : std_logic;
SIGNAL \u26|Add5~30\ : std_logic;
SIGNAL \u26|Add5~30COUT1_127\ : std_logic;
SIGNAL \u26|Add5~27_combout\ : std_logic;
SIGNAL \u26|Add5~28\ : std_logic;
SIGNAL \u26|Add5~28COUT1_129\ : std_logic;
SIGNAL \u26|Add5~25_combout\ : std_logic;
SIGNAL \u26|Add5~26\ : std_logic;
SIGNAL \u26|Add5~26COUT1_131\ : std_logic;
SIGNAL \u26|Add5~23_combout\ : std_logic;
SIGNAL \u26|Add5~24\ : std_logic;
SIGNAL \u26|Add5~21_combout\ : std_logic;
SIGNAL \u26|LessThan5~1_combout\ : std_logic;
SIGNAL \u26|Add5~22\ : std_logic;
SIGNAL \u26|Add5~22COUT1_133\ : std_logic;
SIGNAL \u26|Add5~19_combout\ : std_logic;
SIGNAL \u26|Add5~20\ : std_logic;
SIGNAL \u26|Add5~20COUT1_135\ : std_logic;
SIGNAL \u26|Add5~17_combout\ : std_logic;
SIGNAL \u26|Add5~18\ : std_logic;
SIGNAL \u26|Add5~18COUT1_137\ : std_logic;
SIGNAL \u26|Add5~15_combout\ : std_logic;
SIGNAL \u26|LessThan5~0_combout\ : std_logic;
SIGNAL \u26|LessThan5~3_combout\ : std_logic;
SIGNAL \u26|LessThan5~2_combout\ : std_logic;
SIGNAL \u26|LessThan5~4_combout\ : std_logic;
SIGNAL \u26|LessThan5~5_combout\ : std_logic;
SIGNAL \u26|LessThan5~8_combout\ : std_logic;
SIGNAL \u26|day_mileage_price_j[3]~0_combout\ : std_logic;
SIGNAL \u26|Add5~16\ : std_logic;
SIGNAL \u26|Add5~16COUT1_139\ : std_logic;
SIGNAL \u26|Add5~13_combout\ : std_logic;
SIGNAL \u26|Add5~14\ : std_logic;
SIGNAL \u26|Add5~11_combout\ : std_logic;
SIGNAL \u26|Add5~6_combout\ : std_logic;
SIGNAL \u26|LessThan5~9_combout\ : std_logic;
SIGNAL \u26|LessThan5~10_combout\ : std_logic;
SIGNAL \u26|Add5~0_combout\ : std_logic;
SIGNAL \u26|Add5~1\ : std_logic;
SIGNAL \u26|Add5~9_combout\ : std_logic;
SIGNAL \u27|u28_10|u25_1|Add2~0_combout\ : std_logic;
SIGNAL \u27|transition3[1]~1\ : std_logic;
SIGNAL \u27|transition3[1]~1COUT1_22\ : std_logic;
SIGNAL \u27|transition3[2]~3\ : std_logic;
SIGNAL \u27|transition3[2]~3COUT1_24\ : std_logic;
SIGNAL \u27|transition3[3]~5\ : std_logic;
SIGNAL \u27|transition3[3]~5COUT1_26\ : std_logic;
SIGNAL \u27|transition3[4]~7\ : std_logic;
SIGNAL \u27|u28_10|u25_1|Add2~2_combout\ : std_logic;
SIGNAL \u27|transition3[5]~9\ : std_logic;
SIGNAL \u27|transition3[5]~9COUT1_28\ : std_logic;
SIGNAL \u15|Add0~1\ : std_logic;
SIGNAL \u15|Add0~1COUT1_30\ : std_logic;
SIGNAL \u15|Add0~5\ : std_logic;
SIGNAL \u15|Add0~5COUT1_32\ : std_logic;
SIGNAL \u15|Add0~9\ : std_logic;
SIGNAL \u15|Add0~9COUT1_34\ : std_logic;
SIGNAL \u15|Add0~13\ : std_logic;
SIGNAL \u15|Add0~17\ : std_logic;
SIGNAL \u15|Add0~17COUT1_36\ : std_logic;
SIGNAL \u15|Add0~20_combout\ : std_logic;
SIGNAL \u2|Add3~6_combout\ : std_logic;
SIGNAL \u2|twenty~76_combout\ : std_logic;
SIGNAL \u2|twenty[1]~74_combout\ : std_logic;
SIGNAL \u2|twenty[1]~75_combout\ : std_logic;
SIGNAL \u2|twenty[0]~COMBOUT\ : std_logic;
SIGNAL \u2|twenty~77_combout\ : std_logic;
SIGNAL \u2|twenty~78_combout\ : std_logic;
SIGNAL \u2|Add3~7\ : std_logic;
SIGNAL \u2|Add3~7COUT1_13\ : std_logic;
SIGNAL \u2|Add3~5COUT1_15\ : std_logic;
SIGNAL \u2|Add3~3\ : std_logic;
SIGNAL \u2|Add3~3COUT1_17\ : std_logic;
SIGNAL \u2|Add3~0_combout\ : std_logic;
SIGNAL \u2|twenty~63_combout\ : std_logic;
SIGNAL \u2|Add3~4_combout\ : std_logic;
SIGNAL \u2|twenty~70_combout\ : std_logic;
SIGNAL \u2|twenty~71_combout\ : std_logic;
SIGNAL \u2|twenty~72_combout\ : std_logic;
SIGNAL \u2|twenty[1]~COMBOUT\ : std_logic;
SIGNAL \u2|Add7~0_combout\ : std_logic;
SIGNAL \u2|Add7~1_combout\ : std_logic;
SIGNAL \u2|Add7~2_combout\ : std_logic;
SIGNAL \u2|twenty~64_combout\ : std_logic;
SIGNAL \u2|twenty[3]~79_combout\ : std_logic;
SIGNAL \u2|twenty~60_combout\ : std_logic;
SIGNAL \u2|twenty~73_combout\ : std_logic;
SIGNAL \u2|Add3~5\ : std_logic;
SIGNAL \u2|Add3~2_combout\ : std_logic;
SIGNAL \u2|twenty~61_combout\ : std_logic;
SIGNAL \u2|LessThan2~0_combout\ : std_logic;
SIGNAL \u2|twenty~62_combout\ : std_logic;
SIGNAL \u2|twenty[3]~67_combout\ : std_logic;
SIGNAL \u2|twenty[2]~80_combout\ : std_logic;
SIGNAL \u2|twenty~65_combout\ : std_logic;
SIGNAL \u2|Add7~3_combout\ : std_logic;
SIGNAL \u2|twenty~66_combout\ : std_logic;
SIGNAL \u2|LessThan6~0_combout\ : std_logic;
SIGNAL \u2|LessThan6~1_combout\ : std_logic;
SIGNAL \u2|yuancheng~regout\ : std_logic;
SIGNAL \u26|Add10~0_combout\ : std_logic;
SIGNAL \u26|Add10~1\ : std_logic;
SIGNAL \u26|Add10~3_combout\ : std_logic;
SIGNAL \u26|Add10~4\ : std_logic;
SIGNAL \u26|Add10~4COUT1_93\ : std_logic;
SIGNAL \u26|Add10~6_combout\ : std_logic;
SIGNAL \u26|LessThan10~9_combout\ : std_logic;
SIGNAL \u26|Add10~7\ : std_logic;
SIGNAL \u26|Add10~7COUT1_95\ : std_logic;
SIGNAL \u26|Add10~10\ : std_logic;
SIGNAL \u26|Add10~10COUT1_97\ : std_logic;
SIGNAL \u26|Add10~65_combout\ : std_logic;
SIGNAL \u26|Add10~66\ : std_logic;
SIGNAL \u26|Add10~66COUT1_99\ : std_logic;
SIGNAL \u26|Add10~63_combout\ : std_logic;
SIGNAL \u26|Add10~64\ : std_logic;
SIGNAL \u26|Add10~61_combout\ : std_logic;
SIGNAL \u26|Add10~62\ : std_logic;
SIGNAL \u26|Add10~62COUT1_101\ : std_logic;
SIGNAL \u26|Add10~59_combout\ : std_logic;
SIGNAL \u26|Add10~60\ : std_logic;
SIGNAL \u26|Add10~60COUT1_103\ : std_logic;
SIGNAL \u26|Add10~57_combout\ : std_logic;
SIGNAL \u26|Add10~58\ : std_logic;
SIGNAL \u26|Add10~58COUT1_105\ : std_logic;
SIGNAL \u26|Add10~55_combout\ : std_logic;
SIGNAL \u26|Add10~56\ : std_logic;
SIGNAL \u26|Add10~56COUT1_107\ : std_logic;
SIGNAL \u26|Add10~53_combout\ : std_logic;
SIGNAL \u26|Add10~54\ : std_logic;
SIGNAL \u26|Add10~51_combout\ : std_logic;
SIGNAL \u26|Add10~52\ : std_logic;
SIGNAL \u26|Add10~52COUT1_109\ : std_logic;
SIGNAL \u26|Add10~49_combout\ : std_logic;
SIGNAL \u26|Add10~50\ : std_logic;
SIGNAL \u26|Add10~50COUT1_111\ : std_logic;
SIGNAL \u26|Add10~47_combout\ : std_logic;
SIGNAL \u26|Add10~48\ : std_logic;
SIGNAL \u26|Add10~48COUT1_113\ : std_logic;
SIGNAL \u26|Add10~45_combout\ : std_logic;
SIGNAL \u26|Add10~46\ : std_logic;
SIGNAL \u26|Add10~46COUT1_115\ : std_logic;
SIGNAL \u26|Add10~43_combout\ : std_logic;
SIGNAL \u26|Add10~44\ : std_logic;
SIGNAL \u26|Add10~41_combout\ : std_logic;
SIGNAL \u26|Add10~42\ : std_logic;
SIGNAL \u26|Add10~42COUT1_117\ : std_logic;
SIGNAL \u26|Add10~39_combout\ : std_logic;
SIGNAL \u26|Add10~40\ : std_logic;
SIGNAL \u26|Add10~40COUT1_119\ : std_logic;
SIGNAL \u26|Add10~37_combout\ : std_logic;
SIGNAL \u26|LessThan10~3_combout\ : std_logic;
SIGNAL \u26|Add10~38\ : std_logic;
SIGNAL \u26|Add10~38COUT1_121\ : std_logic;
SIGNAL \u26|Add10~35_combout\ : std_logic;
SIGNAL \u26|Add10~36\ : std_logic;
SIGNAL \u26|Add10~36COUT1_123\ : std_logic;
SIGNAL \u26|Add10~33_combout\ : std_logic;
SIGNAL \u26|Add10~34\ : std_logic;
SIGNAL \u26|Add10~31_combout\ : std_logic;
SIGNAL \u26|Add10~32\ : std_logic;
SIGNAL \u26|Add10~32COUT1_125\ : std_logic;
SIGNAL \u26|Add10~29_combout\ : std_logic;
SIGNAL \u26|Add10~30\ : std_logic;
SIGNAL \u26|Add10~30COUT1_127\ : std_logic;
SIGNAL \u26|Add10~27_combout\ : std_logic;
SIGNAL \u26|Add10~28\ : std_logic;
SIGNAL \u26|Add10~28COUT1_129\ : std_logic;
SIGNAL \u26|Add10~25_combout\ : std_logic;
SIGNAL \u26|Add10~26\ : std_logic;
SIGNAL \u26|Add10~26COUT1_131\ : std_logic;
SIGNAL \u26|Add10~23_combout\ : std_logic;
SIGNAL \u26|Add10~24\ : std_logic;
SIGNAL \u26|Add10~21_combout\ : std_logic;
SIGNAL \u26|Add10~22\ : std_logic;
SIGNAL \u26|Add10~22COUT1_133\ : std_logic;
SIGNAL \u26|Add10~19_combout\ : std_logic;
SIGNAL \u26|Add10~20\ : std_logic;
SIGNAL \u26|Add10~20COUT1_135\ : std_logic;
SIGNAL \u26|Add10~17_combout\ : std_logic;
SIGNAL \u26|Add10~18\ : std_logic;
SIGNAL \u26|Add10~18COUT1_137\ : std_logic;
SIGNAL \u26|Add10~15_combout\ : std_logic;
SIGNAL \u26|Add10~16\ : std_logic;
SIGNAL \u26|Add10~16COUT1_139\ : std_logic;
SIGNAL \u26|Add10~13_combout\ : std_logic;
SIGNAL \u26|LessThan10~0_combout\ : std_logic;
SIGNAL \u26|LessThan10~1_combout\ : std_logic;
SIGNAL \u26|LessThan10~2_combout\ : std_logic;
SIGNAL \u26|LessThan10~4_combout\ : std_logic;
SIGNAL \u26|LessThan10~7_combout\ : std_logic;
SIGNAL \u26|LessThan10~6_combout\ : std_logic;
SIGNAL \u26|LessThan10~5_combout\ : std_logic;
SIGNAL \u26|LessThan10~8_combout\ : std_logic;
SIGNAL \u26|LessThan10~10_combout\ : std_logic;
SIGNAL \u26|day_long_distance_price_yuan[31]~135_combout\ : std_logic;
SIGNAL \u26|day_long_distance_price_yuan[31]~174_combout\ : std_logic;
SIGNAL \u26|Add10~14\ : std_logic;
SIGNAL \u26|Add10~11_combout\ : std_logic;
SIGNAL \u26|LessThan10~11_combout\ : std_logic;
SIGNAL \u26|Equal10~0_combout\ : std_logic;
SIGNAL \u26|day_long_distance_price_yuan[1]~144_combout\ : std_logic;
SIGNAL \u26|Add10~9_combout\ : std_logic;
SIGNAL \u27|u28_16|u25_1|Add2~3_combout\ : std_logic;
SIGNAL \u27|u28_16|u25_1|Add2~1_combout\ : std_logic;
SIGNAL \u26|Add9~0_combout\ : std_logic;
SIGNAL \u26|LessThan9~11_combout\ : std_logic;
SIGNAL \u26|day_long_distance_price_jiao[31]~135_combout\ : std_logic;
SIGNAL \u26|day_long_distance_price_jiao[31]~174_combout\ : std_logic;
SIGNAL \u26|Add9~3_combout\ : std_logic;
SIGNAL \u26|Add9~4\ : std_logic;
SIGNAL \u26|Add9~4COUT1_93\ : std_logic;
SIGNAL \u26|Add9~6_combout\ : std_logic;
SIGNAL \u26|LessThan9~9_combout\ : std_logic;
SIGNAL \u26|Equal9~0_combout\ : std_logic;
SIGNAL \u26|day_long_distance_price_jiao[2]~144_combout\ : std_logic;
SIGNAL \u26|Add9~7\ : std_logic;
SIGNAL \u26|Add9~7COUT1_95\ : std_logic;
SIGNAL \u26|Add9~10\ : std_logic;
SIGNAL \u26|Add9~10COUT1_97\ : std_logic;
SIGNAL \u26|Add9~65_combout\ : std_logic;
SIGNAL \u26|Add9~66\ : std_logic;
SIGNAL \u26|Add9~66COUT1_99\ : std_logic;
SIGNAL \u26|Add9~63_combout\ : std_logic;
SIGNAL \u26|Add9~64\ : std_logic;
SIGNAL \u26|Add9~61_combout\ : std_logic;
SIGNAL \u26|Add9~62\ : std_logic;
SIGNAL \u26|Add9~62COUT1_101\ : std_logic;
SIGNAL \u26|Add9~59_combout\ : std_logic;
SIGNAL \u26|Add9~60\ : std_logic;
SIGNAL \u26|Add9~60COUT1_103\ : std_logic;
SIGNAL \u26|Add9~57_combout\ : std_logic;
SIGNAL \u26|Add9~58\ : std_logic;
SIGNAL \u26|Add9~58COUT1_105\ : std_logic;
SIGNAL \u26|Add9~55_combout\ : std_logic;
SIGNAL \u26|Add9~56\ : std_logic;
SIGNAL \u26|Add9~56COUT1_107\ : std_logic;
SIGNAL \u26|Add9~53_combout\ : std_logic;
SIGNAL \u26|Add9~54\ : std_logic;
SIGNAL \u26|Add9~51_combout\ : std_logic;
SIGNAL \u26|Add9~52\ : std_logic;
SIGNAL \u26|Add9~52COUT1_109\ : std_logic;
SIGNAL \u26|Add9~49_combout\ : std_logic;
SIGNAL \u26|Add9~50\ : std_logic;
SIGNAL \u26|Add9~50COUT1_111\ : std_logic;
SIGNAL \u26|Add9~47_combout\ : std_logic;
SIGNAL \u26|Add9~48\ : std_logic;
SIGNAL \u26|Add9~48COUT1_113\ : std_logic;
SIGNAL \u26|Add9~45_combout\ : std_logic;
SIGNAL \u26|Add9~46\ : std_logic;
SIGNAL \u26|Add9~46COUT1_115\ : std_logic;
SIGNAL \u26|Add9~43_combout\ : std_logic;
SIGNAL \u26|Add9~44\ : std_logic;
SIGNAL \u26|Add9~41_combout\ : std_logic;
SIGNAL \u26|Add9~42\ : std_logic;
SIGNAL \u26|Add9~42COUT1_117\ : std_logic;
SIGNAL \u26|Add9~39_combout\ : std_logic;
SIGNAL \u26|Add9~40\ : std_logic;
SIGNAL \u26|Add9~40COUT1_119\ : std_logic;
SIGNAL \u26|Add9~37_combout\ : std_logic;
SIGNAL \u26|Add9~38\ : std_logic;
SIGNAL \u26|Add9~38COUT1_121\ : std_logic;
SIGNAL \u26|Add9~35_combout\ : std_logic;
SIGNAL \u26|Add9~36\ : std_logic;
SIGNAL \u26|Add9~36COUT1_123\ : std_logic;
SIGNAL \u26|Add9~33_combout\ : std_logic;
SIGNAL \u26|Add9~34\ : std_logic;
SIGNAL \u26|Add9~31_combout\ : std_logic;
SIGNAL \u26|Add9~32\ : std_logic;
SIGNAL \u26|Add9~32COUT1_125\ : std_logic;
SIGNAL \u26|Add9~29_combout\ : std_logic;
SIGNAL \u26|Add9~30\ : std_logic;
SIGNAL \u26|Add9~30COUT1_127\ : std_logic;
SIGNAL \u26|Add9~27_combout\ : std_logic;
SIGNAL \u26|Add9~28\ : std_logic;
SIGNAL \u26|Add9~28COUT1_129\ : std_logic;
SIGNAL \u26|Add9~25_combout\ : std_logic;
SIGNAL \u26|Add9~26\ : std_logic;
SIGNAL \u26|Add9~26COUT1_131\ : std_logic;
SIGNAL \u26|Add9~23_combout\ : std_logic;
SIGNAL \u26|Add9~24\ : std_logic;
SIGNAL \u26|Add9~21_combout\ : std_logic;
SIGNAL \u26|LessThan9~1_combout\ : std_logic;
SIGNAL \u26|Add9~22\ : std_logic;
SIGNAL \u26|Add9~22COUT1_133\ : std_logic;
SIGNAL \u26|Add9~19_combout\ : std_logic;
SIGNAL \u26|Add9~20\ : std_logic;
SIGNAL \u26|Add9~20COUT1_135\ : std_logic;
SIGNAL \u26|Add9~17_combout\ : std_logic;
SIGNAL \u26|Add9~18\ : std_logic;
SIGNAL \u26|Add9~18COUT1_137\ : std_logic;
SIGNAL \u26|Add9~15_combout\ : std_logic;
SIGNAL \u26|Add9~16\ : std_logic;
SIGNAL \u26|Add9~16COUT1_139\ : std_logic;
SIGNAL \u26|Add9~13_combout\ : std_logic;
SIGNAL \u26|LessThan9~0_combout\ : std_logic;
SIGNAL \u26|LessThan9~3_combout\ : std_logic;
SIGNAL \u26|LessThan9~2_combout\ : std_logic;
SIGNAL \u26|LessThan9~4_combout\ : std_logic;
SIGNAL \u26|LessThan9~5_combout\ : std_logic;
SIGNAL \u26|LessThan9~7_combout\ : std_logic;
SIGNAL \u26|LessThan9~6_combout\ : std_logic;
SIGNAL \u26|LessThan9~8_combout\ : std_logic;
SIGNAL \u26|LessThan9~10_combout\ : std_logic;
SIGNAL \u26|Add9~14\ : std_logic;
SIGNAL \u26|Add9~11_combout\ : std_logic;
SIGNAL \u26|Add9~1\ : std_logic;
SIGNAL \u26|Add9~9_combout\ : std_logic;
SIGNAL \u27|u28_16|u25_1|Add2~0_combout\ : std_logic;
SIGNAL \u27|transition5[1]~1\ : std_logic;
SIGNAL \u27|transition5[1]~1COUT1_22\ : std_logic;
SIGNAL \u27|transition5[2]~3\ : std_logic;
SIGNAL \u27|transition5[2]~3COUT1_24\ : std_logic;
SIGNAL \u27|transition5[3]~5\ : std_logic;
SIGNAL \u27|transition5[3]~5COUT1_26\ : std_logic;
SIGNAL \u27|transition5[4]~7\ : std_logic;
SIGNAL \u27|u28_16|u25_1|Add2~2_combout\ : std_logic;
SIGNAL \u27|transition5[5]~9\ : std_logic;
SIGNAL \u27|transition5[5]~9COUT1_28\ : std_logic;
SIGNAL \u15|Add2~1\ : std_logic;
SIGNAL \u15|Add2~1COUT1_18\ : std_logic;
SIGNAL \u15|Add2~3\ : std_logic;
SIGNAL \u15|Add2~3COUT1_20\ : std_logic;
SIGNAL \u15|Add2~5\ : std_logic;
SIGNAL \u15|Add2~5COUT1_22\ : std_logic;
SIGNAL \u15|Add2~7\ : std_logic;
SIGNAL \u15|Add2~9\ : std_logic;
SIGNAL \u15|Add2~9COUT1_24\ : std_logic;
SIGNAL \u15|Add2~10_combout\ : std_logic;
SIGNAL \u15|Add0~22_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add2~4_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add2~2_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add2~3_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add2~1_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~1\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~1COUT1_16\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~5\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~5COUT1_18\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~3\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~3COUT1_20\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~6_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~2_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~4_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~3\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~3COUT1_16\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~1\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~1COUT1_18\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~4_combout\ : std_logic;
SIGNAL \u25|u25_2|u25_1|Add2~2_combout\ : std_logic;
SIGNAL \u25|u25_2|u25_1|Add2~1_combout\ : std_logic;
SIGNAL \u25|u25_2|u25_1|Add2~0_combout\ : std_logic;
SIGNAL \u25|Add0~1\ : std_logic;
SIGNAL \u25|Add0~1COUT1_21\ : std_logic;
SIGNAL \u25|Add0~13\ : std_logic;
SIGNAL \u25|Add0~13COUT1_23\ : std_logic;
SIGNAL \u25|Add0~3\ : std_logic;
SIGNAL \u25|Add0~3COUT1_25\ : std_logic;
SIGNAL \u25|Add0~5\ : std_logic;
SIGNAL \u25|u25_2|u25_1|Add2~3_combout\ : std_logic;
SIGNAL \u25|Add0~9\ : std_logic;
SIGNAL \u25|Add0~9COUT1_27\ : std_logic;
SIGNAL \u25|Add0~7\ : std_logic;
SIGNAL \u25|Add0~7COUT1_29\ : std_logic;
SIGNAL \u25|Add0~10_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~0_combout\ : std_logic;
SIGNAL \u25|Add0~6_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~2_combout\ : std_logic;
SIGNAL \u25|Add0~8_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~0_combout\ : std_logic;
SIGNAL \u25|Add0~4_combout\ : std_logic;
SIGNAL \u25|Add0~2_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add2~0_combout\ : std_logic;
SIGNAL \u25|Add0~12_combout\ : std_logic;
SIGNAL \u25|Add1~17\ : std_logic;
SIGNAL \u25|Add1~17COUT1_27\ : std_logic;
SIGNAL \u25|Add1~1\ : std_logic;
SIGNAL \u25|Add1~1COUT1_29\ : std_logic;
SIGNAL \u25|Add1~3\ : std_logic;
SIGNAL \u25|Add1~3COUT1_31\ : std_logic;
SIGNAL \u25|Add1~7\ : std_logic;
SIGNAL \u25|Add1~7COUT1_33\ : std_logic;
SIGNAL \u25|Add1~5\ : std_logic;
SIGNAL \u25|Add1~8_combout\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add3~3_combout\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add3~2_combout\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~1\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~1COUT1_16\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~2_combout\ : std_logic;
SIGNAL \u25|Add1~4_combout\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~0_combout\ : std_logic;
SIGNAL \u25|Add1~6_combout\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add3~1_combout\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add3~0_combout\ : std_logic;
SIGNAL \u25|Add1~2_combout\ : std_logic;
SIGNAL \u25|Add1~0_combout\ : std_logic;
SIGNAL \u25|transition[3]~1\ : std_logic;
SIGNAL \u25|transition[3]~1COUT1_27\ : std_logic;
SIGNAL \u25|transition[4]~3\ : std_logic;
SIGNAL \u25|transition[4]~3COUT1_29\ : std_logic;
SIGNAL \u25|transition[5]~7\ : std_logic;
SIGNAL \u25|transition[5]~7COUT1_31\ : std_logic;
SIGNAL \u25|transition[6]~5\ : std_logic;
SIGNAL \u25|transition[6]~5COUT1_33\ : std_logic;
SIGNAL \u13|mins~61\ : std_logic;
SIGNAL \u13|time[3]~32_combout\ : std_logic;
SIGNAL \u13|time[0]~36\ : std_logic;
SIGNAL \u13|time[0]~36COUT1_43\ : std_logic;
SIGNAL \u13|time[1]~34\ : std_logic;
SIGNAL \u13|time[1]~34COUT1_45\ : std_logic;
SIGNAL \u13|time[2]~25\ : std_logic;
SIGNAL \u13|time[2]~25COUT1_47\ : std_logic;
SIGNAL \u13|time[3]~27\ : std_logic;
SIGNAL \u13|time[4]~29\ : std_logic;
SIGNAL \u13|time[4]~29COUT1_49\ : std_logic;
SIGNAL \u13|LessThan0~0_combout\ : std_logic;
SIGNAL \u13|Add1~18_combout\ : std_logic;
SIGNAL \u13|mins~66\ : std_logic;
SIGNAL \u13|Add1~19\ : std_logic;
SIGNAL \u13|Add1~19COUT1_32\ : std_logic;
SIGNAL \u13|Add1~21\ : std_logic;
SIGNAL \u13|Add1~21COUT1_34\ : std_logic;
SIGNAL \u13|Add1~16_combout\ : std_logic;
SIGNAL \u13|mins~65\ : std_logic;
SIGNAL \u13|Add1~17\ : std_logic;
SIGNAL \u13|Add1~17COUT1_36\ : std_logic;
SIGNAL \u13|Add1~0_combout\ : std_logic;
SIGNAL \u13|mins~57\ : std_logic;
SIGNAL \u13|Add1~1\ : std_logic;
SIGNAL \u13|Add1~1COUT1_38\ : std_logic;
SIGNAL \u13|Add1~2_combout\ : std_logic;
SIGNAL \u13|mins~58\ : std_logic;
SIGNAL \u13|Add1~3\ : std_logic;
SIGNAL \u13|Add1~6_combout\ : std_logic;
SIGNAL \u13|mins~60\ : std_logic;
SIGNAL \u13|Add1~7\ : std_logic;
SIGNAL \u13|Add1~7COUT1_40\ : std_logic;
SIGNAL \u13|Add1~4_combout\ : std_logic;
SIGNAL \u13|mins~59\ : std_logic;
SIGNAL \u13|Add1~5\ : std_logic;
SIGNAL \u13|Add1~5COUT1_42\ : std_logic;
SIGNAL \u13|Add1~8_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~7\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~7COUT1_22\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add3~8_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~5\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~5COUT1_20\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~6_combout\ : std_logic;
SIGNAL \u25|Add1~9\ : std_logic;
SIGNAL \u25|Add1~9COUT1_35\ : std_logic;
SIGNAL \u25|Add1~10_combout\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add3~4_combout\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~3\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~3COUT1_18\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~4_combout\ : std_logic;
SIGNAL \u25|transition[7]~9\ : std_logic;
SIGNAL \u13|mins~62\ : std_logic;
SIGNAL \u13|Add1~9\ : std_logic;
SIGNAL \u13|Add1~9COUT1_44\ : std_logic;
SIGNAL \u13|Add1~10_combout\ : std_logic;
SIGNAL \u13|LessThan4~0_combout\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~7\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~7COUT1_22\ : std_logic;
SIGNAL \u25|u25_3|u25_1|Add4~8_combout\ : std_logic;
SIGNAL \u25|Add1~11\ : std_logic;
SIGNAL \u25|Add1~11COUT1_37\ : std_logic;
SIGNAL \u25|Add1~14_combout\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~5\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~5COUT1_20\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~6_combout\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add8~1_combout\ : std_logic;
SIGNAL \u25|transition[8]~11\ : std_logic;
SIGNAL \u25|transition[8]~11COUT1_35\ : std_logic;
SIGNAL \u13|mins~64\ : std_logic;
SIGNAL \u13|Add1~11\ : std_logic;
SIGNAL \u13|Add1~11COUT1_46\ : std_logic;
SIGNAL \u13|Add1~14_combout\ : std_logic;
SIGNAL \u25|Add1~15\ : std_logic;
SIGNAL \u25|Add1~15COUT1_39\ : std_logic;
SIGNAL \u25|Add1~12_combout\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~7\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~7COUT1_22\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add5~8_combout\ : std_logic;
SIGNAL \u25|u25_4|u25_1|Add8~0_combout\ : std_logic;
SIGNAL \u25|transition[9]~15\ : std_logic;
SIGNAL \u25|transition[9]~15COUT1_37\ : std_logic;
SIGNAL \u13|mins~63\ : std_logic;
SIGNAL \u13|Add1~15\ : std_logic;
SIGNAL \u13|Add1~12_combout\ : std_logic;
SIGNAL \u13|LessThan4~1_combout\ : std_logic;
SIGNAL \u13|mins~67\ : std_logic;
SIGNAL \u13|Add1~20_combout\ : std_logic;
SIGNAL \u13|process_0~2_combout\ : std_logic;
SIGNAL \u13|process_0~1_combout\ : std_logic;
SIGNAL \u13|process_0~3_combout\ : std_logic;
SIGNAL \u13|process_0~4_combout\ : std_logic;
SIGNAL \u13|process_0~5_combout\ : std_logic;
SIGNAL \u13|process_0~6_combout\ : std_logic;
SIGNAL \u13|ceout~3_combout\ : std_logic;
SIGNAL \u13|ceout~4_combout\ : std_logic;
SIGNAL \u13|ceout~regout\ : std_logic;
SIGNAL \u15|Add0~23_combout\ : std_logic;
SIGNAL \u15|Add0~0_combout\ : std_logic;
SIGNAL \u15|Add2~0_combout\ : std_logic;
SIGNAL \u15|Add0~2_combout\ : std_logic;
SIGNAL \u15|Add0~3_combout\ : std_logic;
SIGNAL \u15|Add3~1_combout\ : std_logic;
SIGNAL \u15|mileage_price_sum[0]~101\ : std_logic;
SIGNAL \u15|mileage_price_sum[0]~101COUT1_139\ : std_logic;
SIGNAL \u15|Add3~2_combout\ : std_logic;
SIGNAL \u15|Add3~3_combout\ : std_logic;
SIGNAL \u15|mileage_price_sum[1]~103\ : std_logic;
SIGNAL \u15|Add3~10_combout\ : std_logic;
SIGNAL \u15|Add3~11_combout\ : std_logic;
SIGNAL \u15|Add0~12_combout\ : std_logic;
SIGNAL \u15|Add2~6_combout\ : std_logic;
SIGNAL \u15|Add0~14_combout\ : std_logic;
SIGNAL \u15|Add3~8_combout\ : std_logic;
SIGNAL \u15|Add3~9_combout\ : std_logic;
SIGNAL \u15|Add0~8_combout\ : std_logic;
SIGNAL \u15|Add2~4_combout\ : std_logic;
SIGNAL \u15|Add0~10_combout\ : std_logic;
SIGNAL \u15|Add3~6_combout\ : std_logic;
SIGNAL \u15|Add3~7_combout\ : std_logic;
SIGNAL \u15|Add0~4_combout\ : std_logic;
SIGNAL \u15|Add2~2_combout\ : std_logic;
SIGNAL \u15|Add0~6_combout\ : std_logic;
SIGNAL \u15|Add0~7_combout\ : std_logic;
SIGNAL \u15|Add3~4_combout\ : std_logic;
SIGNAL \u15|Add3~5_combout\ : std_logic;
SIGNAL \u15|mileage_price_sum[2]~105\ : std_logic;
SIGNAL \u15|mileage_price_sum[2]~105COUT1_141\ : std_logic;
SIGNAL \u15|Add0~11_combout\ : std_logic;
SIGNAL \u15|mileage_price_sum[3]~107\ : std_logic;
SIGNAL \u15|mileage_price_sum[3]~107COUT1_143\ : std_logic;
SIGNAL \u15|Add0~15_combout\ : std_logic;
SIGNAL \u15|mileage_price_sum[4]~109\ : std_logic;
SIGNAL \u15|mileage_price_sum[4]~109COUT1_145\ : std_logic;
SIGNAL \u15|Add2~8_combout\ : std_logic;
SIGNAL \u15|Add0~16_combout\ : std_logic;
SIGNAL \u15|Add0~18_combout\ : std_logic;
SIGNAL \u15|Add0~19_combout\ : std_logic;
SIGNAL \u15|mileage_price_sum[5]~111\ : std_logic;
SIGNAL \u15|mileage_price_sum[5]~111COUT1_147\ : std_logic;
SIGNAL \u15|Add3~12_combout\ : std_logic;
SIGNAL \u15|Add3~13_combout\ : std_logic;
SIGNAL \u15|mileage_price_sum[6]~113\ : std_logic;
SIGNAL \u15|mileage_price_sum[7]~115\ : std_logic;
SIGNAL \u15|mileage_price_sum[7]~115COUT1_149\ : std_logic;
SIGNAL \u15|mileage_price_sum[8]~117\ : std_logic;
SIGNAL \u15|mileage_price_sum[8]~117COUT1_151\ : std_logic;
SIGNAL \u15|mileage_price_sum[9]~119\ : std_logic;
SIGNAL \u15|mileage_price_sum[9]~119COUT1_153\ : std_logic;
SIGNAL \u15|mileage_price_sum[10]~121\ : std_logic;
SIGNAL \u15|mileage_price_sum[10]~121COUT1_155\ : std_logic;
SIGNAL \u15|mileage_price_sum[11]~123\ : std_logic;
SIGNAL \u15|mileage_price_sum[12]~125\ : std_logic;
SIGNAL \u15|mileage_price_sum[12]~125COUT1_157\ : std_logic;
SIGNAL \u3|ceout~regout\ : std_logic;
SIGNAL \u15|timing_price_sum[12]~98_combout\ : std_logic;
SIGNAL \u26|LessThan8~11_combout\ : std_logic;
SIGNAL \u26|Add8~0_combout\ : std_logic;
SIGNAL \u26|Add8~4\ : std_logic;
SIGNAL \u26|Add8~4COUT1_93\ : std_logic;
SIGNAL \u26|Add8~6_combout\ : std_logic;
SIGNAL \u26|LessThan8~9_combout\ : std_logic;
SIGNAL \u26|Add8~7\ : std_logic;
SIGNAL \u26|Add8~7COUT1_95\ : std_logic;
SIGNAL \u26|Add8~9_combout\ : std_logic;
SIGNAL \u26|Equal8~0_combout\ : std_logic;
SIGNAL \u26|day_timing_price_jiao[4]~135_combout\ : std_logic;
SIGNAL \u26|day_timing_price_yuan[25]~168_combout\ : std_logic;
SIGNAL \u26|day_timing_price_yuan[3]~138_combout\ : std_logic;
SIGNAL \u26|Add8~1\ : std_logic;
SIGNAL \u26|Add8~10\ : std_logic;
SIGNAL \u26|Add8~10COUT1_97\ : std_logic;
SIGNAL \u26|Add8~65_combout\ : std_logic;
SIGNAL \u26|Add8~66\ : std_logic;
SIGNAL \u26|Add8~66COUT1_99\ : std_logic;
SIGNAL \u26|Add8~63_combout\ : std_logic;
SIGNAL \u26|Add8~64\ : std_logic;
SIGNAL \u26|Add8~61_combout\ : std_logic;
SIGNAL \u26|Add8~62\ : std_logic;
SIGNAL \u26|Add8~62COUT1_101\ : std_logic;
SIGNAL \u26|Add8~59_combout\ : std_logic;
SIGNAL \u26|Add8~60\ : std_logic;
SIGNAL \u26|Add8~60COUT1_103\ : std_logic;
SIGNAL \u26|Add8~57_combout\ : std_logic;
SIGNAL \u26|Add8~58\ : std_logic;
SIGNAL \u26|Add8~58COUT1_105\ : std_logic;
SIGNAL \u26|Add8~55_combout\ : std_logic;
SIGNAL \u26|Add8~56\ : std_logic;
SIGNAL \u26|Add8~56COUT1_107\ : std_logic;
SIGNAL \u26|Add8~53_combout\ : std_logic;
SIGNAL \u26|LessThan8~6_combout\ : std_logic;
SIGNAL \u26|Add8~54\ : std_logic;
SIGNAL \u26|Add8~51_combout\ : std_logic;
SIGNAL \u26|Add8~52\ : std_logic;
SIGNAL \u26|Add8~52COUT1_109\ : std_logic;
SIGNAL \u26|Add8~49_combout\ : std_logic;
SIGNAL \u26|Add8~50\ : std_logic;
SIGNAL \u26|Add8~50COUT1_111\ : std_logic;
SIGNAL \u26|Add8~47_combout\ : std_logic;
SIGNAL \u26|Add8~48\ : std_logic;
SIGNAL \u26|Add8~48COUT1_113\ : std_logic;
SIGNAL \u26|Add8~45_combout\ : std_logic;
SIGNAL \u26|LessThan8~5_combout\ : std_logic;
SIGNAL \u26|Add8~46\ : std_logic;
SIGNAL \u26|Add8~46COUT1_115\ : std_logic;
SIGNAL \u26|Add8~43_combout\ : std_logic;
SIGNAL \u26|Add8~44\ : std_logic;
SIGNAL \u26|Add8~41_combout\ : std_logic;
SIGNAL \u26|Add8~42\ : std_logic;
SIGNAL \u26|Add8~42COUT1_117\ : std_logic;
SIGNAL \u26|Add8~39_combout\ : std_logic;
SIGNAL \u26|Add8~40\ : std_logic;
SIGNAL \u26|Add8~40COUT1_119\ : std_logic;
SIGNAL \u26|Add8~37_combout\ : std_logic;
SIGNAL \u26|LessThan8~3_combout\ : std_logic;
SIGNAL \u26|Add8~38\ : std_logic;
SIGNAL \u26|Add8~38COUT1_121\ : std_logic;
SIGNAL \u26|Add8~35_combout\ : std_logic;
SIGNAL \u26|Add8~36\ : std_logic;
SIGNAL \u26|Add8~36COUT1_123\ : std_logic;
SIGNAL \u26|Add8~33_combout\ : std_logic;
SIGNAL \u26|Add8~34\ : std_logic;
SIGNAL \u26|Add8~31_combout\ : std_logic;
SIGNAL \u26|Add8~32\ : std_logic;
SIGNAL \u26|Add8~32COUT1_125\ : std_logic;
SIGNAL \u26|Add8~29_combout\ : std_logic;
SIGNAL \u26|LessThan8~2_combout\ : std_logic;
SIGNAL \u26|Add8~30\ : std_logic;
SIGNAL \u26|Add8~30COUT1_127\ : std_logic;
SIGNAL \u26|Add8~27_combout\ : std_logic;
SIGNAL \u26|Add8~28\ : std_logic;
SIGNAL \u26|Add8~28COUT1_129\ : std_logic;
SIGNAL \u26|Add8~25_combout\ : std_logic;
SIGNAL \u26|Add8~26\ : std_logic;
SIGNAL \u26|Add8~26COUT1_131\ : std_logic;
SIGNAL \u26|Add8~23_combout\ : std_logic;
SIGNAL \u26|Add8~24\ : std_logic;
SIGNAL \u26|Add8~21_combout\ : std_logic;
SIGNAL \u26|LessThan8~1_combout\ : std_logic;
SIGNAL \u26|Add8~22\ : std_logic;
SIGNAL \u26|Add8~22COUT1_133\ : std_logic;
SIGNAL \u26|Add8~19_combout\ : std_logic;
SIGNAL \u26|Add8~20\ : std_logic;
SIGNAL \u26|Add8~20COUT1_135\ : std_logic;
SIGNAL \u26|Add8~17_combout\ : std_logic;
SIGNAL \u26|Add8~18\ : std_logic;
SIGNAL \u26|Add8~18COUT1_137\ : std_logic;
SIGNAL \u26|Add8~15_combout\ : std_logic;
SIGNAL \u26|Add8~16\ : std_logic;
SIGNAL \u26|Add8~16COUT1_139\ : std_logic;
SIGNAL \u26|Add8~13_combout\ : std_logic;
SIGNAL \u26|LessThan8~0_combout\ : std_logic;
SIGNAL \u26|LessThan8~4_combout\ : std_logic;
SIGNAL \u26|LessThan8~7_combout\ : std_logic;
SIGNAL \u26|LessThan8~8_combout\ : std_logic;
SIGNAL \u26|LessThan8~10_combout\ : std_logic;
SIGNAL \u26|Add8~14\ : std_logic;
SIGNAL \u26|Add8~11_combout\ : std_logic;
SIGNAL \u26|Add8~3_combout\ : std_logic;
SIGNAL \u27|u28_13|u25_1|Add2~3_combout\ : std_logic;
SIGNAL \u27|u28_13|u25_1|Add2~1_combout\ : std_logic;
SIGNAL \u26|Add7~0_combout\ : std_logic;
SIGNAL \u26|Add7~3_combout\ : std_logic;
SIGNAL \u26|LessThan7~11_combout\ : std_logic;
SIGNAL \u26|Add7~61_combout\ : std_logic;
SIGNAL \u26|Add7~62\ : std_logic;
SIGNAL \u26|Add7~62COUT1_101\ : std_logic;
SIGNAL \u26|Add7~59_combout\ : std_logic;
SIGNAL \u26|Add7~60\ : std_logic;
SIGNAL \u26|Add7~60COUT1_103\ : std_logic;
SIGNAL \u26|Add7~57_combout\ : std_logic;
SIGNAL \u26|Add7~58\ : std_logic;
SIGNAL \u26|Add7~58COUT1_105\ : std_logic;
SIGNAL \u26|Add7~56\ : std_logic;
SIGNAL \u26|Add7~56COUT1_107\ : std_logic;
SIGNAL \u26|Add7~53_combout\ : std_logic;
SIGNAL \u26|Add7~54\ : std_logic;
SIGNAL \u26|Add7~51_combout\ : std_logic;
SIGNAL \u26|Add7~52\ : std_logic;
SIGNAL \u26|Add7~52COUT1_109\ : std_logic;
SIGNAL \u26|Add7~49_combout\ : std_logic;
SIGNAL \u26|Add7~50\ : std_logic;
SIGNAL \u26|Add7~50COUT1_111\ : std_logic;
SIGNAL \u26|Add7~47_combout\ : std_logic;
SIGNAL \u26|Add7~48\ : std_logic;
SIGNAL \u26|Add7~48COUT1_113\ : std_logic;
SIGNAL \u26|Add7~45_combout\ : std_logic;
SIGNAL \u26|Add7~46\ : std_logic;
SIGNAL \u26|Add7~46COUT1_115\ : std_logic;
SIGNAL \u26|Add7~43_combout\ : std_logic;
SIGNAL \u26|Add7~44\ : std_logic;
SIGNAL \u26|Add7~41_combout\ : std_logic;
SIGNAL \u26|Add7~42\ : std_logic;
SIGNAL \u26|Add7~42COUT1_117\ : std_logic;
SIGNAL \u26|Add7~39_combout\ : std_logic;
SIGNAL \u26|Add7~40\ : std_logic;
SIGNAL \u26|Add7~40COUT1_119\ : std_logic;
SIGNAL \u26|Add7~37_combout\ : std_logic;
SIGNAL \u26|Add7~38\ : std_logic;
SIGNAL \u26|Add7~38COUT1_121\ : std_logic;
SIGNAL \u26|Add7~35_combout\ : std_logic;
SIGNAL \u26|Add7~36\ : std_logic;
SIGNAL \u26|Add7~36COUT1_123\ : std_logic;
SIGNAL \u26|Add7~33_combout\ : std_logic;
SIGNAL \u26|Add7~34\ : std_logic;
SIGNAL \u26|Add7~31_combout\ : std_logic;
SIGNAL \u26|Add7~32\ : std_logic;
SIGNAL \u26|Add7~32COUT1_125\ : std_logic;
SIGNAL \u26|Add7~29_combout\ : std_logic;
SIGNAL \u26|Add7~30\ : std_logic;
SIGNAL \u26|Add7~30COUT1_127\ : std_logic;
SIGNAL \u26|Add7~27_combout\ : std_logic;
SIGNAL \u26|Add7~28\ : std_logic;
SIGNAL \u26|Add7~28COUT1_129\ : std_logic;
SIGNAL \u26|Add7~25_combout\ : std_logic;
SIGNAL \u26|Add7~26\ : std_logic;
SIGNAL \u26|Add7~26COUT1_131\ : std_logic;
SIGNAL \u26|Add7~23_combout\ : std_logic;
SIGNAL \u26|Add7~24\ : std_logic;
SIGNAL \u26|Add7~21_combout\ : std_logic;
SIGNAL \u26|Add7~22\ : std_logic;
SIGNAL \u26|Add7~22COUT1_133\ : std_logic;
SIGNAL \u26|Add7~19_combout\ : std_logic;
SIGNAL \u26|Add7~20\ : std_logic;
SIGNAL \u26|Add7~20COUT1_135\ : std_logic;
SIGNAL \u26|Add7~17_combout\ : std_logic;
SIGNAL \u26|Add7~18\ : std_logic;
SIGNAL \u26|Add7~18COUT1_137\ : std_logic;
SIGNAL \u26|Add7~15_combout\ : std_logic;
SIGNAL \u26|Add7~16\ : std_logic;
SIGNAL \u26|Add7~16COUT1_139\ : std_logic;
SIGNAL \u26|Add7~13_combout\ : std_logic;
SIGNAL \u26|Add7~14\ : std_logic;
SIGNAL \u26|Add7~11_combout\ : std_logic;
SIGNAL \u26|day_timing_price_jiao[4]~166_combout\ : std_logic;
SIGNAL \u26|Add7~4\ : std_logic;
SIGNAL \u26|Add7~4COUT1_93\ : std_logic;
SIGNAL \u26|Add7~6_combout\ : std_logic;
SIGNAL \u26|LessThan7~9_combout\ : std_logic;
SIGNAL \u26|Equal7~0_combout\ : std_logic;
SIGNAL \u26|day_timing_price_j[3]~0_combout\ : std_logic;
SIGNAL \u26|Add7~7\ : std_logic;
SIGNAL \u26|Add7~7COUT1_95\ : std_logic;
SIGNAL \u26|Add7~10\ : std_logic;
SIGNAL \u26|Add7~10COUT1_97\ : std_logic;
SIGNAL \u26|Add7~65_combout\ : std_logic;
SIGNAL \u26|Add7~66\ : std_logic;
SIGNAL \u26|Add7~66COUT1_99\ : std_logic;
SIGNAL \u26|Add7~63_combout\ : std_logic;
SIGNAL \u26|Add7~64\ : std_logic;
SIGNAL \u26|Add7~55_combout\ : std_logic;
SIGNAL \u26|LessThan7~6_combout\ : std_logic;
SIGNAL \u26|LessThan7~3_combout\ : std_logic;
SIGNAL \u26|LessThan7~2_combout\ : std_logic;
SIGNAL \u26|LessThan7~1_combout\ : std_logic;
SIGNAL \u26|LessThan7~0_combout\ : std_logic;
SIGNAL \u26|LessThan7~4_combout\ : std_logic;
SIGNAL \u26|LessThan7~7_combout\ : std_logic;
SIGNAL \u26|LessThan7~5_combout\ : std_logic;
SIGNAL \u26|LessThan7~8_combout\ : std_logic;
SIGNAL \u26|LessThan7~10_combout\ : std_logic;
SIGNAL \u26|Add7~1\ : std_logic;
SIGNAL \u26|Add7~9_combout\ : std_logic;
SIGNAL \u27|u28_13|u25_1|Add2~0_combout\ : std_logic;
SIGNAL \u27|transition4[1]~1\ : std_logic;
SIGNAL \u27|transition4[1]~1COUT1_22\ : std_logic;
SIGNAL \u27|transition4[2]~3\ : std_logic;
SIGNAL \u27|transition4[2]~3COUT1_24\ : std_logic;
SIGNAL \u27|transition4[3]~5\ : std_logic;
SIGNAL \u27|transition4[3]~5COUT1_26\ : std_logic;
SIGNAL \u27|transition4[4]~7\ : std_logic;
SIGNAL \u27|u28_13|u25_1|Add2~2_combout\ : std_logic;
SIGNAL \u27|transition4[5]~9\ : std_logic;
SIGNAL \u27|transition4[5]~9COUT1_28\ : std_logic;
SIGNAL \u15|Add1~1\ : std_logic;
SIGNAL \u15|Add1~1COUT1_24\ : std_logic;
SIGNAL \u15|Add1~4\ : std_logic;
SIGNAL \u15|Add1~4COUT1_26\ : std_logic;
SIGNAL \u15|Add1~7\ : std_logic;
SIGNAL \u15|Add1~10\ : std_logic;
SIGNAL \u15|Add1~10COUT1_28\ : std_logic;
SIGNAL \u15|Add1~13\ : std_logic;
SIGNAL \u15|Add1~13COUT1_30\ : std_logic;
SIGNAL \u15|Add1~15_combout\ : std_logic;
SIGNAL \u15|Add1~17_combout\ : std_logic;
SIGNAL \u15|Add1~0_combout\ : std_logic;
SIGNAL \u15|Add5~1_combout\ : std_logic;
SIGNAL \u15|timing_price_sum[0]~73\ : std_logic;
SIGNAL \u15|timing_price_sum[0]~73COUT1_111\ : std_logic;
SIGNAL \u15|Add1~2_combout\ : std_logic;
SIGNAL \u15|timing_price_sum[1]~75\ : std_logic;
SIGNAL \u15|Add5~5_combout\ : std_logic;
SIGNAL \u15|Add1~9_combout\ : std_logic;
SIGNAL \u15|Add1~11_combout\ : std_logic;
SIGNAL \u15|Add5~3_combout\ : std_logic;
SIGNAL \u15|Add1~3_combout\ : std_logic;
SIGNAL \u15|Add1~5_combout\ : std_logic;
SIGNAL \u15|Add5~2_combout\ : std_logic;
SIGNAL \u15|timing_price_sum[2]~77\ : std_logic;
SIGNAL \u15|timing_price_sum[2]~77COUT1_113\ : std_logic;
SIGNAL \u15|Add1~6_combout\ : std_logic;
SIGNAL \u15|Add1~8_combout\ : std_logic;
SIGNAL \u15|timing_price_sum[3]~79\ : std_logic;
SIGNAL \u15|timing_price_sum[3]~79COUT1_115\ : std_logic;
SIGNAL \u15|Add5~4_combout\ : std_logic;
SIGNAL \u15|timing_price_sum[4]~81\ : std_logic;
SIGNAL \u15|timing_price_sum[4]~81COUT1_117\ : std_logic;
SIGNAL \u15|Add1~12_combout\ : std_logic;
SIGNAL \u15|Add1~14_combout\ : std_logic;
SIGNAL \u15|timing_price_sum[5]~83\ : std_logic;
SIGNAL \u15|timing_price_sum[5]~83COUT1_119\ : std_logic;
SIGNAL \u15|Add5~6_combout\ : std_logic;
SIGNAL \u15|timing_price_sum[6]~85\ : std_logic;
SIGNAL \u15|timing_price_sum[7]~87\ : std_logic;
SIGNAL \u15|timing_price_sum[7]~87COUT1_121\ : std_logic;
SIGNAL \u15|timing_price_sum[8]~89\ : std_logic;
SIGNAL \u15|timing_price_sum[8]~89COUT1_123\ : std_logic;
SIGNAL \u15|timing_price_sum[9]~91\ : std_logic;
SIGNAL \u15|timing_price_sum[9]~91COUT1_125\ : std_logic;
SIGNAL \u15|timing_price_sum[10]~93\ : std_logic;
SIGNAL \u15|timing_price_sum[10]~93COUT1_127\ : std_logic;
SIGNAL \u15|timing_price_sum[11]~95\ : std_logic;
SIGNAL \u15|timing_price_sum[12]~97\ : std_logic;
SIGNAL \u15|timing_price_sum[12]~97COUT1_129\ : std_logic;
SIGNAL \u15|Add10~3\ : std_logic;
SIGNAL \u15|Add10~3COUT1_40\ : std_logic;
SIGNAL \u15|Add10~5\ : std_logic;
SIGNAL \u15|Add10~7\ : std_logic;
SIGNAL \u15|Add10~7COUT1_42\ : std_logic;
SIGNAL \u15|Add10~9\ : std_logic;
SIGNAL \u15|Add10~9COUT1_44\ : std_logic;
SIGNAL \u15|Add10~11\ : std_logic;
SIGNAL \u15|Add10~11COUT1_46\ : std_logic;
SIGNAL \u15|Add10~13\ : std_logic;
SIGNAL \u15|Add10~13COUT1_48\ : std_logic;
SIGNAL \u15|Add10~15\ : std_logic;
SIGNAL \u15|Add10~17\ : std_logic;
SIGNAL \u15|Add10~17COUT1_50\ : std_logic;
SIGNAL \u15|Add10~19\ : std_logic;
SIGNAL \u15|Add10~19COUT1_52\ : std_logic;
SIGNAL \u15|Add10~21\ : std_logic;
SIGNAL \u15|Add10~21COUT1_54\ : std_logic;
SIGNAL \u15|Add10~23\ : std_logic;
SIGNAL \u15|Add10~23COUT1_56\ : std_logic;
SIGNAL \u15|Add10~25\ : std_logic;
SIGNAL \u15|Add10~27\ : std_logic;
SIGNAL \u15|Add10~27COUT1_58\ : std_logic;
SIGNAL \u15|Add10~0_combout\ : std_logic;
SIGNAL \u15|Add10~24_combout\ : std_logic;
SIGNAL \u26|night_starting_price_jiao[4]~136_combout\ : std_logic;
SIGNAL \u26|night_starting_price_yuan[4]~169_combout\ : std_logic;
SIGNAL \u26|Add4~1\ : std_logic;
SIGNAL \u26|Add4~3_combout\ : std_logic;
SIGNAL \u26|Add4~4\ : std_logic;
SIGNAL \u26|Add4~4COUT1_93\ : std_logic;
SIGNAL \u26|Add4~6_combout\ : std_logic;
SIGNAL \u26|Add4~7\ : std_logic;
SIGNAL \u26|Add4~7COUT1_95\ : std_logic;
SIGNAL \u26|Add4~10\ : std_logic;
SIGNAL \u26|Add4~10COUT1_97\ : std_logic;
SIGNAL \u26|Add4~65_combout\ : std_logic;
SIGNAL \u26|Add4~66\ : std_logic;
SIGNAL \u26|Add4~66COUT1_99\ : std_logic;
SIGNAL \u26|Add4~63_combout\ : std_logic;
SIGNAL \u26|Add4~64\ : std_logic;
SIGNAL \u26|Add4~61_combout\ : std_logic;
SIGNAL \u26|Add4~62\ : std_logic;
SIGNAL \u26|Add4~62COUT1_101\ : std_logic;
SIGNAL \u26|Add4~59_combout\ : std_logic;
SIGNAL \u26|Add4~60\ : std_logic;
SIGNAL \u26|Add4~60COUT1_103\ : std_logic;
SIGNAL \u26|Add4~57_combout\ : std_logic;
SIGNAL \u26|Add4~58\ : std_logic;
SIGNAL \u26|Add4~58COUT1_105\ : std_logic;
SIGNAL \u26|Add4~55_combout\ : std_logic;
SIGNAL \u26|Add4~56\ : std_logic;
SIGNAL \u26|Add4~56COUT1_107\ : std_logic;
SIGNAL \u26|Add4~53_combout\ : std_logic;
SIGNAL \u26|Add4~54\ : std_logic;
SIGNAL \u26|Add4~51_combout\ : std_logic;
SIGNAL \u26|Add4~52\ : std_logic;
SIGNAL \u26|Add4~52COUT1_109\ : std_logic;
SIGNAL \u26|Add4~49_combout\ : std_logic;
SIGNAL \u26|Add4~50\ : std_logic;
SIGNAL \u26|Add4~50COUT1_111\ : std_logic;
SIGNAL \u26|Add4~47_combout\ : std_logic;
SIGNAL \u26|Add4~48\ : std_logic;
SIGNAL \u26|Add4~48COUT1_113\ : std_logic;
SIGNAL \u26|Add4~45_combout\ : std_logic;
SIGNAL \u26|Add4~46\ : std_logic;
SIGNAL \u26|Add4~46COUT1_115\ : std_logic;
SIGNAL \u26|Add4~43_combout\ : std_logic;
SIGNAL \u26|Add4~44\ : std_logic;
SIGNAL \u26|Add4~41_combout\ : std_logic;
SIGNAL \u26|Add4~42\ : std_logic;
SIGNAL \u26|Add4~42COUT1_117\ : std_logic;
SIGNAL \u26|Add4~39_combout\ : std_logic;
SIGNAL \u26|Add4~40\ : std_logic;
SIGNAL \u26|Add4~40COUT1_119\ : std_logic;
SIGNAL \u26|Add4~37_combout\ : std_logic;
SIGNAL \u26|Add4~38\ : std_logic;
SIGNAL \u26|Add4~38COUT1_121\ : std_logic;
SIGNAL \u26|Add4~35_combout\ : std_logic;
SIGNAL \u26|Add4~36\ : std_logic;
SIGNAL \u26|Add4~36COUT1_123\ : std_logic;
SIGNAL \u26|Add4~33_combout\ : std_logic;
SIGNAL \u26|Add4~34\ : std_logic;
SIGNAL \u26|Add4~32\ : std_logic;
SIGNAL \u26|Add4~32COUT1_125\ : std_logic;
SIGNAL \u26|Add4~29_combout\ : std_logic;
SIGNAL \u26|Add4~30\ : std_logic;
SIGNAL \u26|Add4~30COUT1_127\ : std_logic;
SIGNAL \u26|Add4~27_combout\ : std_logic;
SIGNAL \u26|Add4~28\ : std_logic;
SIGNAL \u26|Add4~28COUT1_129\ : std_logic;
SIGNAL \u26|Add4~25_combout\ : std_logic;
SIGNAL \u26|Add4~26\ : std_logic;
SIGNAL \u26|Add4~26COUT1_131\ : std_logic;
SIGNAL \u26|Add4~23_combout\ : std_logic;
SIGNAL \u26|Add4~24\ : std_logic;
SIGNAL \u26|Add4~21_combout\ : std_logic;
SIGNAL \u26|Add4~22\ : std_logic;
SIGNAL \u26|Add4~22COUT1_133\ : std_logic;
SIGNAL \u26|Add4~19_combout\ : std_logic;
SIGNAL \u26|Add4~20\ : std_logic;
SIGNAL \u26|Add4~20COUT1_135\ : std_logic;
SIGNAL \u26|Add4~17_combout\ : std_logic;
SIGNAL \u26|Add4~18\ : std_logic;
SIGNAL \u26|Add4~18COUT1_137\ : std_logic;
SIGNAL \u26|Add4~15_combout\ : std_logic;
SIGNAL \u26|Add4~16\ : std_logic;
SIGNAL \u26|Add4~16COUT1_139\ : std_logic;
SIGNAL \u26|Add4~13_combout\ : std_logic;
SIGNAL \u26|Add4~14\ : std_logic;
SIGNAL \u26|Add4~11_combout\ : std_logic;
SIGNAL \u26|LessThan4~11_combout\ : std_logic;
SIGNAL \u26|Add4~9_combout\ : std_logic;
SIGNAL \u26|LessThan4~9_combout\ : std_logic;
SIGNAL \u26|Equal4~0_combout\ : std_logic;
SIGNAL \u26|night_starting_price_y[1]~0_combout\ : std_logic;
SIGNAL \u26|Add4~31_combout\ : std_logic;
SIGNAL \u26|LessThan4~2_combout\ : std_logic;
SIGNAL \u26|LessThan4~0_combout\ : std_logic;
SIGNAL \u26|LessThan4~3_combout\ : std_logic;
SIGNAL \u26|LessThan4~1_combout\ : std_logic;
SIGNAL \u26|LessThan4~4_combout\ : std_logic;
SIGNAL \u26|LessThan4~7_combout\ : std_logic;
SIGNAL \u26|LessThan4~6_combout\ : std_logic;
SIGNAL \u26|LessThan4~5_combout\ : std_logic;
SIGNAL \u26|LessThan4~8_combout\ : std_logic;
SIGNAL \u26|LessThan4~10_combout\ : std_logic;
SIGNAL \u26|Add4~0_combout\ : std_logic;
SIGNAL \u27|u28_7|u25_1|Add2~3_combout\ : std_logic;
SIGNAL \u27|u28_7|u25_1|Add2~1_combout\ : std_logic;
SIGNAL \u26|Add3~3_combout\ : std_logic;
SIGNAL \u26|Add3~4\ : std_logic;
SIGNAL \u26|Add3~4COUT1_93\ : std_logic;
SIGNAL \u26|Add3~6_combout\ : std_logic;
SIGNAL \u26|LessThan3~9_combout\ : std_logic;
SIGNAL \u26|Equal3~0_combout\ : std_logic;
SIGNAL \u26|night_starting_price_jiao[4]~169_combout\ : std_logic;
SIGNAL \u26|night_starting_price_j[0]~0_combout\ : std_logic;
SIGNAL \u26|Add3~7\ : std_logic;
SIGNAL \u26|Add3~7COUT1_95\ : std_logic;
SIGNAL \u26|Add3~10\ : std_logic;
SIGNAL \u26|Add3~10COUT1_97\ : std_logic;
SIGNAL \u26|Add3~65_combout\ : std_logic;
SIGNAL \u26|Add3~66\ : std_logic;
SIGNAL \u26|Add3~66COUT1_99\ : std_logic;
SIGNAL \u26|Add3~63_combout\ : std_logic;
SIGNAL \u26|Add3~64\ : std_logic;
SIGNAL \u26|Add3~61_combout\ : std_logic;
SIGNAL \u26|Add3~62\ : std_logic;
SIGNAL \u26|Add3~62COUT1_101\ : std_logic;
SIGNAL \u26|Add3~59_combout\ : std_logic;
SIGNAL \u26|Add3~60\ : std_logic;
SIGNAL \u26|Add3~60COUT1_103\ : std_logic;
SIGNAL \u26|Add3~58\ : std_logic;
SIGNAL \u26|Add3~58COUT1_105\ : std_logic;
SIGNAL \u26|Add3~55_combout\ : std_logic;
SIGNAL \u26|Add3~56\ : std_logic;
SIGNAL \u26|Add3~56COUT1_107\ : std_logic;
SIGNAL \u26|Add3~53_combout\ : std_logic;
SIGNAL \u26|Add3~54\ : std_logic;
SIGNAL \u26|Add3~51_combout\ : std_logic;
SIGNAL \u26|Add3~52\ : std_logic;
SIGNAL \u26|Add3~52COUT1_109\ : std_logic;
SIGNAL \u26|Add3~49_combout\ : std_logic;
SIGNAL \u26|Add3~50\ : std_logic;
SIGNAL \u26|Add3~50COUT1_111\ : std_logic;
SIGNAL \u26|Add3~47_combout\ : std_logic;
SIGNAL \u26|Add3~48\ : std_logic;
SIGNAL \u26|Add3~48COUT1_113\ : std_logic;
SIGNAL \u26|Add3~45_combout\ : std_logic;
SIGNAL \u26|Add3~46\ : std_logic;
SIGNAL \u26|Add3~46COUT1_115\ : std_logic;
SIGNAL \u26|Add3~43_combout\ : std_logic;
SIGNAL \u26|Add3~44\ : std_logic;
SIGNAL \u26|Add3~41_combout\ : std_logic;
SIGNAL \u26|Add3~42\ : std_logic;
SIGNAL \u26|Add3~42COUT1_117\ : std_logic;
SIGNAL \u26|Add3~39_combout\ : std_logic;
SIGNAL \u26|Add3~40\ : std_logic;
SIGNAL \u26|Add3~40COUT1_119\ : std_logic;
SIGNAL \u26|Add3~37_combout\ : std_logic;
SIGNAL \u26|Add3~38\ : std_logic;
SIGNAL \u26|Add3~38COUT1_121\ : std_logic;
SIGNAL \u26|Add3~35_combout\ : std_logic;
SIGNAL \u26|Add3~36\ : std_logic;
SIGNAL \u26|Add3~36COUT1_123\ : std_logic;
SIGNAL \u26|Add3~33_combout\ : std_logic;
SIGNAL \u26|Add3~34\ : std_logic;
SIGNAL \u26|Add3~31_combout\ : std_logic;
SIGNAL \u26|Add3~32\ : std_logic;
SIGNAL \u26|Add3~32COUT1_125\ : std_logic;
SIGNAL \u26|Add3~29_combout\ : std_logic;
SIGNAL \u26|Add3~30\ : std_logic;
SIGNAL \u26|Add3~30COUT1_127\ : std_logic;
SIGNAL \u26|Add3~27_combout\ : std_logic;
SIGNAL \u26|Add3~28\ : std_logic;
SIGNAL \u26|Add3~28COUT1_129\ : std_logic;
SIGNAL \u26|Add3~25_combout\ : std_logic;
SIGNAL \u26|Add3~26\ : std_logic;
SIGNAL \u26|Add3~26COUT1_131\ : std_logic;
SIGNAL \u26|Add3~23_combout\ : std_logic;
SIGNAL \u26|Add3~24\ : std_logic;
SIGNAL \u26|Add3~21_combout\ : std_logic;
SIGNAL \u26|Add3~22\ : std_logic;
SIGNAL \u26|Add3~22COUT1_133\ : std_logic;
SIGNAL \u26|Add3~19_combout\ : std_logic;
SIGNAL \u26|Add3~20\ : std_logic;
SIGNAL \u26|Add3~20COUT1_135\ : std_logic;
SIGNAL \u26|Add3~17_combout\ : std_logic;
SIGNAL \u26|Add3~18\ : std_logic;
SIGNAL \u26|Add3~18COUT1_137\ : std_logic;
SIGNAL \u26|Add3~15_combout\ : std_logic;
SIGNAL \u26|Add3~16\ : std_logic;
SIGNAL \u26|Add3~16COUT1_139\ : std_logic;
SIGNAL \u26|Add3~13_combout\ : std_logic;
SIGNAL \u26|Add3~14\ : std_logic;
SIGNAL \u26|Add3~11_combout\ : std_logic;
SIGNAL \u26|LessThan3~11_combout\ : std_logic;
SIGNAL \u26|Add3~57_combout\ : std_logic;
SIGNAL \u26|LessThan3~6_combout\ : std_logic;
SIGNAL \u26|LessThan3~7_combout\ : std_logic;
SIGNAL \u26|LessThan3~5_combout\ : std_logic;
SIGNAL \u26|LessThan3~2_combout\ : std_logic;
SIGNAL \u26|LessThan3~0_combout\ : std_logic;
SIGNAL \u26|LessThan3~3_combout\ : std_logic;
SIGNAL \u26|LessThan3~1_combout\ : std_logic;
SIGNAL \u26|LessThan3~4_combout\ : std_logic;
SIGNAL \u26|LessThan3~8_combout\ : std_logic;
SIGNAL \u26|LessThan3~10_combout\ : std_logic;
SIGNAL \u26|Add3~0_combout\ : std_logic;
SIGNAL \u26|Add3~1\ : std_logic;
SIGNAL \u26|Add3~9_combout\ : std_logic;
SIGNAL \u27|u28_7|u25_1|Add2~0_combout\ : std_logic;
SIGNAL \u27|transition2[1]~1\ : std_logic;
SIGNAL \u27|transition2[1]~1COUT1_22\ : std_logic;
SIGNAL \u27|transition2[2]~3\ : std_logic;
SIGNAL \u27|transition2[2]~3COUT1_24\ : std_logic;
SIGNAL \u27|transition2[3]~5\ : std_logic;
SIGNAL \u27|transition2[3]~5COUT1_26\ : std_logic;
SIGNAL \u27|transition2[4]~7\ : std_logic;
SIGNAL \u27|u28_7|u25_1|Add2~2_combout\ : std_logic;
SIGNAL \u27|transition2[5]~9\ : std_logic;
SIGNAL \u27|transition2[5]~9COUT1_28\ : std_logic;
SIGNAL \u26|Add2~0_combout\ : std_logic;
SIGNAL \u26|Add2~1\ : std_logic;
SIGNAL \u26|Add2~3_combout\ : std_logic;
SIGNAL \u26|Add2~4\ : std_logic;
SIGNAL \u26|Add2~4COUT1_93\ : std_logic;
SIGNAL \u26|Add2~6_combout\ : std_logic;
SIGNAL \u26|LessThan2~9_combout\ : std_logic;
SIGNAL \u26|Equal2~0_combout\ : std_logic;
SIGNAL \u26|Add2~7\ : std_logic;
SIGNAL \u26|Add2~7COUT1_95\ : std_logic;
SIGNAL \u26|Add2~10\ : std_logic;
SIGNAL \u26|Add2~10COUT1_97\ : std_logic;
SIGNAL \u26|Add2~65_combout\ : std_logic;
SIGNAL \u26|Add2~66\ : std_logic;
SIGNAL \u26|Add2~66COUT1_99\ : std_logic;
SIGNAL \u26|Add2~63_combout\ : std_logic;
SIGNAL \u26|Add2~64\ : std_logic;
SIGNAL \u26|Add2~61_combout\ : std_logic;
SIGNAL \u26|LessThan2~7_combout\ : std_logic;
SIGNAL \u26|Add2~62\ : std_logic;
SIGNAL \u26|Add2~62COUT1_101\ : std_logic;
SIGNAL \u26|Add2~59_combout\ : std_logic;
SIGNAL \u26|Add2~60\ : std_logic;
SIGNAL \u26|Add2~60COUT1_103\ : std_logic;
SIGNAL \u26|Add2~57_combout\ : std_logic;
SIGNAL \u26|Add2~58\ : std_logic;
SIGNAL \u26|Add2~58COUT1_105\ : std_logic;
SIGNAL \u26|Add2~55_combout\ : std_logic;
SIGNAL \u26|Add2~56\ : std_logic;
SIGNAL \u26|Add2~56COUT1_107\ : std_logic;
SIGNAL \u26|Add2~53_combout\ : std_logic;
SIGNAL \u26|LessThan2~6_combout\ : std_logic;
SIGNAL \u26|Add2~54\ : std_logic;
SIGNAL \u26|Add2~51_combout\ : std_logic;
SIGNAL \u26|Add2~52\ : std_logic;
SIGNAL \u26|Add2~52COUT1_109\ : std_logic;
SIGNAL \u26|Add2~49_combout\ : std_logic;
SIGNAL \u26|Add2~50\ : std_logic;
SIGNAL \u26|Add2~50COUT1_111\ : std_logic;
SIGNAL \u26|Add2~47_combout\ : std_logic;
SIGNAL \u26|Add2~48\ : std_logic;
SIGNAL \u26|Add2~48COUT1_113\ : std_logic;
SIGNAL \u26|Add2~45_combout\ : std_logic;
SIGNAL \u26|Add2~46\ : std_logic;
SIGNAL \u26|Add2~46COUT1_115\ : std_logic;
SIGNAL \u26|Add2~43_combout\ : std_logic;
SIGNAL \u26|Add2~44\ : std_logic;
SIGNAL \u26|Add2~41_combout\ : std_logic;
SIGNAL \u26|Add2~42\ : std_logic;
SIGNAL \u26|Add2~42COUT1_117\ : std_logic;
SIGNAL \u26|Add2~39_combout\ : std_logic;
SIGNAL \u26|Add2~40\ : std_logic;
SIGNAL \u26|Add2~40COUT1_119\ : std_logic;
SIGNAL \u26|Add2~37_combout\ : std_logic;
SIGNAL \u26|Add2~38\ : std_logic;
SIGNAL \u26|Add2~38COUT1_121\ : std_logic;
SIGNAL \u26|Add2~35_combout\ : std_logic;
SIGNAL \u26|Add2~36\ : std_logic;
SIGNAL \u26|Add2~36COUT1_123\ : std_logic;
SIGNAL \u26|Add2~33_combout\ : std_logic;
SIGNAL \u26|Add2~34\ : std_logic;
SIGNAL \u26|Add2~31_combout\ : std_logic;
SIGNAL \u26|Add2~32\ : std_logic;
SIGNAL \u26|Add2~32COUT1_125\ : std_logic;
SIGNAL \u26|Add2~29_combout\ : std_logic;
SIGNAL \u26|LessThan2~2_combout\ : std_logic;
SIGNAL \u26|LessThan2~3_combout\ : std_logic;
SIGNAL \u26|Add2~30\ : std_logic;
SIGNAL \u26|Add2~30COUT1_127\ : std_logic;
SIGNAL \u26|Add2~27_combout\ : std_logic;
SIGNAL \u26|Add2~28\ : std_logic;
SIGNAL \u26|Add2~28COUT1_129\ : std_logic;
SIGNAL \u26|Add2~25_combout\ : std_logic;
SIGNAL \u26|Add2~21_combout\ : std_logic;
SIGNAL \u26|LessThan2~1_combout\ : std_logic;
SIGNAL \u26|Add2~22\ : std_logic;
SIGNAL \u26|Add2~22COUT1_133\ : std_logic;
SIGNAL \u26|Add2~19_combout\ : std_logic;
SIGNAL \u26|Add2~20\ : std_logic;
SIGNAL \u26|Add2~20COUT1_135\ : std_logic;
SIGNAL \u26|Add2~17_combout\ : std_logic;
SIGNAL \u26|Add2~18\ : std_logic;
SIGNAL \u26|Add2~18COUT1_137\ : std_logic;
SIGNAL \u26|Add2~15_combout\ : std_logic;
SIGNAL \u26|LessThan2~0_combout\ : std_logic;
SIGNAL \u26|LessThan2~4_combout\ : std_logic;
SIGNAL \u26|LessThan2~5_combout\ : std_logic;
SIGNAL \u26|LessThan2~8_combout\ : std_logic;
SIGNAL \u26|day_starting_price_jiao[4]~136_combout\ : std_logic;
SIGNAL \u26|day_starting_price_yuan[4]~169_combout\ : std_logic;
SIGNAL \u26|day_starting_price_y[1]~0_combout\ : std_logic;
SIGNAL \u26|Add2~26\ : std_logic;
SIGNAL \u26|Add2~26COUT1_131\ : std_logic;
SIGNAL \u26|Add2~23_combout\ : std_logic;
SIGNAL \u26|Add2~24\ : std_logic;
SIGNAL \u26|Add2~16\ : std_logic;
SIGNAL \u26|Add2~16COUT1_139\ : std_logic;
SIGNAL \u26|Add2~13_combout\ : std_logic;
SIGNAL \u26|Add2~14\ : std_logic;
SIGNAL \u26|Add2~11_combout\ : std_logic;
SIGNAL \u26|LessThan2~10_combout\ : std_logic;
SIGNAL \u26|LessThan2~11_combout\ : std_logic;
SIGNAL \u26|Add2~9_combout\ : std_logic;
SIGNAL \u27|u28_4|u25_1|Add2~3_combout\ : std_logic;
SIGNAL \u27|u28_4|u25_1|Add2~1_combout\ : std_logic;
SIGNAL \u27|u28_4|u25_1|Add2~0_combout\ : std_logic;
SIGNAL \u26|Add1~0_combout\ : std_logic;
SIGNAL \u26|LessThan1~11_combout\ : std_logic;
SIGNAL \u26|Add1~1\ : std_logic;
SIGNAL \u26|Add1~3_combout\ : std_logic;
SIGNAL \u26|Add1~4\ : std_logic;
SIGNAL \u26|Add1~4COUT1_93\ : std_logic;
SIGNAL \u26|Add1~6_combout\ : std_logic;
SIGNAL \u26|Add1~7\ : std_logic;
SIGNAL \u26|Add1~7COUT1_95\ : std_logic;
SIGNAL \u26|Add1~10\ : std_logic;
SIGNAL \u26|Add1~10COUT1_97\ : std_logic;
SIGNAL \u26|Add1~65_combout\ : std_logic;
SIGNAL \u26|Add1~66\ : std_logic;
SIGNAL \u26|Add1~66COUT1_99\ : std_logic;
SIGNAL \u26|Add1~63_combout\ : std_logic;
SIGNAL \u26|Add1~64\ : std_logic;
SIGNAL \u26|Add1~61_combout\ : std_logic;
SIGNAL \u26|Add1~62\ : std_logic;
SIGNAL \u26|Add1~62COUT1_101\ : std_logic;
SIGNAL \u26|Add1~59_combout\ : std_logic;
SIGNAL \u26|Add1~60\ : std_logic;
SIGNAL \u26|Add1~60COUT1_103\ : std_logic;
SIGNAL \u26|Add1~57_combout\ : std_logic;
SIGNAL \u26|Add1~58\ : std_logic;
SIGNAL \u26|Add1~58COUT1_105\ : std_logic;
SIGNAL \u26|Add1~55_combout\ : std_logic;
SIGNAL \u26|Add1~56\ : std_logic;
SIGNAL \u26|Add1~56COUT1_107\ : std_logic;
SIGNAL \u26|Add1~53_combout\ : std_logic;
SIGNAL \u26|Add1~54\ : std_logic;
SIGNAL \u26|Add1~51_combout\ : std_logic;
SIGNAL \u26|Add1~52\ : std_logic;
SIGNAL \u26|Add1~52COUT1_109\ : std_logic;
SIGNAL \u26|Add1~49_combout\ : std_logic;
SIGNAL \u26|Add1~50\ : std_logic;
SIGNAL \u26|Add1~50COUT1_111\ : std_logic;
SIGNAL \u26|Add1~47_combout\ : std_logic;
SIGNAL \u26|Add1~48\ : std_logic;
SIGNAL \u26|Add1~48COUT1_113\ : std_logic;
SIGNAL \u26|Add1~45_combout\ : std_logic;
SIGNAL \u26|LessThan1~5_combout\ : std_logic;
SIGNAL \u26|LessThan1~6_combout\ : std_logic;
SIGNAL \u26|LessThan1~7_combout\ : std_logic;
SIGNAL \u26|Add1~46\ : std_logic;
SIGNAL \u26|Add1~46COUT1_115\ : std_logic;
SIGNAL \u26|Add1~43_combout\ : std_logic;
SIGNAL \u26|Add1~44\ : std_logic;
SIGNAL \u26|Add1~41_combout\ : std_logic;
SIGNAL \u26|Add1~42\ : std_logic;
SIGNAL \u26|Add1~42COUT1_117\ : std_logic;
SIGNAL \u26|Add1~39_combout\ : std_logic;
SIGNAL \u26|Add1~40\ : std_logic;
SIGNAL \u26|Add1~40COUT1_119\ : std_logic;
SIGNAL \u26|Add1~37_combout\ : std_logic;
SIGNAL \u26|Add1~38\ : std_logic;
SIGNAL \u26|Add1~38COUT1_121\ : std_logic;
SIGNAL \u26|Add1~35_combout\ : std_logic;
SIGNAL \u26|Add1~36\ : std_logic;
SIGNAL \u26|Add1~36COUT1_123\ : std_logic;
SIGNAL \u26|Add1~33_combout\ : std_logic;
SIGNAL \u26|Add1~34\ : std_logic;
SIGNAL \u26|Add1~31_combout\ : std_logic;
SIGNAL \u26|Add1~32\ : std_logic;
SIGNAL \u26|Add1~32COUT1_125\ : std_logic;
SIGNAL \u26|Add1~29_combout\ : std_logic;
SIGNAL \u26|LessThan1~2_combout\ : std_logic;
SIGNAL \u26|LessThan1~3_combout\ : std_logic;
SIGNAL \u26|Add1~30\ : std_logic;
SIGNAL \u26|Add1~30COUT1_127\ : std_logic;
SIGNAL \u26|Add1~27_combout\ : std_logic;
SIGNAL \u26|Add1~28\ : std_logic;
SIGNAL \u26|Add1~28COUT1_129\ : std_logic;
SIGNAL \u26|Add1~25_combout\ : std_logic;
SIGNAL \u26|Add1~26\ : std_logic;
SIGNAL \u26|Add1~26COUT1_131\ : std_logic;
SIGNAL \u26|Add1~23_combout\ : std_logic;
SIGNAL \u26|Add1~24\ : std_logic;
SIGNAL \u26|Add1~21_combout\ : std_logic;
SIGNAL \u26|Add1~22\ : std_logic;
SIGNAL \u26|Add1~22COUT1_133\ : std_logic;
SIGNAL \u26|Add1~19_combout\ : std_logic;
SIGNAL \u26|Add1~20\ : std_logic;
SIGNAL \u26|Add1~20COUT1_135\ : std_logic;
SIGNAL \u26|Add1~17_combout\ : std_logic;
SIGNAL \u26|Add1~18\ : std_logic;
SIGNAL \u26|Add1~18COUT1_137\ : std_logic;
SIGNAL \u26|Add1~15_combout\ : std_logic;
SIGNAL \u26|Add1~16\ : std_logic;
SIGNAL \u26|Add1~16COUT1_139\ : std_logic;
SIGNAL \u26|Add1~13_combout\ : std_logic;
SIGNAL \u26|LessThan1~0_combout\ : std_logic;
SIGNAL \u26|LessThan1~1_combout\ : std_logic;
SIGNAL \u26|LessThan1~4_combout\ : std_logic;
SIGNAL \u26|LessThan1~8_combout\ : std_logic;
SIGNAL \u26|LessThan1~9_combout\ : std_logic;
SIGNAL \u26|LessThan1~10_combout\ : std_logic;
SIGNAL \u26|Add1~14\ : std_logic;
SIGNAL \u26|Add1~11_combout\ : std_logic;
SIGNAL \u26|day_starting_price_jiao[4]~169_combout\ : std_logic;
SIGNAL \u26|Equal1~0_combout\ : std_logic;
SIGNAL \u26|day_starting_price_j[0]~0_combout\ : std_logic;
SIGNAL \u26|Add1~9_combout\ : std_logic;
SIGNAL \u27|transition1[1]~1\ : std_logic;
SIGNAL \u27|transition1[1]~1COUT1_22\ : std_logic;
SIGNAL \u27|transition1[2]~3\ : std_logic;
SIGNAL \u27|transition1[2]~3COUT1_24\ : std_logic;
SIGNAL \u27|transition1[3]~5\ : std_logic;
SIGNAL \u27|transition1[3]~5COUT1_26\ : std_logic;
SIGNAL \u27|transition1[4]~7\ : std_logic;
SIGNAL \u27|u28_4|u25_1|Add2~2_combout\ : std_logic;
SIGNAL \u27|transition1[5]~9\ : std_logic;
SIGNAL \u27|transition1[5]~9COUT1_28\ : std_logic;
SIGNAL \u15|Add6~7_combout\ : std_logic;
SIGNAL \u15|Add10~14_combout\ : std_logic;
SIGNAL \u15|Add10~4_combout\ : std_logic;
SIGNAL \u15|Add6~2_combout\ : std_logic;
SIGNAL \u15|Add6~1_combout\ : std_logic;
SIGNAL \u15|Add10~2_combout\ : std_logic;
SIGNAL \u15|total_price[0]~45\ : std_logic;
SIGNAL \u15|total_price[0]~45COUT1_82\ : std_logic;
SIGNAL \u15|total_price[1]~47\ : std_logic;
SIGNAL \u15|Add6~6_combout\ : std_logic;
SIGNAL \u15|Add10~12_combout\ : std_logic;
SIGNAL \u15|Add10~10_combout\ : std_logic;
SIGNAL \u15|Add6~5_combout\ : std_logic;
SIGNAL \u15|Add6~4_combout\ : std_logic;
SIGNAL \u15|Add10~8_combout\ : std_logic;
SIGNAL \u15|Add10~6_combout\ : std_logic;
SIGNAL \u15|Add6~3_combout\ : std_logic;
SIGNAL \u15|total_price[2]~49\ : std_logic;
SIGNAL \u15|total_price[2]~49COUT1_84\ : std_logic;
SIGNAL \u15|total_price[3]~51\ : std_logic;
SIGNAL \u15|total_price[3]~51COUT1_86\ : std_logic;
SIGNAL \u15|total_price[4]~53\ : std_logic;
SIGNAL \u15|total_price[4]~53COUT1_88\ : std_logic;
SIGNAL \u15|total_price[5]~55\ : std_logic;
SIGNAL \u15|total_price[5]~55COUT1_90\ : std_logic;
SIGNAL \u15|total_price[6]~57\ : std_logic;
SIGNAL \u15|Add10~22_combout\ : std_logic;
SIGNAL \u15|Add10~20_combout\ : std_logic;
SIGNAL \u15|Add10~18_combout\ : std_logic;
SIGNAL \u27|transition2[6]~11\ : std_logic;
SIGNAL \u27|transition2[6]~11COUT1_30\ : std_logic;
SIGNAL \u27|transition1[6]~11\ : std_logic;
SIGNAL \u27|transition1[6]~11COUT1_30\ : std_logic;
SIGNAL \u15|Add6~8_combout\ : std_logic;
SIGNAL \u15|Add10~16_combout\ : std_logic;
SIGNAL \u15|total_price[7]~59\ : std_logic;
SIGNAL \u15|total_price[7]~59COUT1_92\ : std_logic;
SIGNAL \u15|total_price[8]~61\ : std_logic;
SIGNAL \u15|total_price[8]~61COUT1_94\ : std_logic;
SIGNAL \u15|total_price[9]~63\ : std_logic;
SIGNAL \u15|total_price[9]~63COUT1_96\ : std_logic;
SIGNAL \u15|total_price[10]~65\ : std_logic;
SIGNAL \u15|total_price[10]~65COUT1_98\ : std_logic;
SIGNAL \u15|total_price[11]~67\ : std_logic;
SIGNAL \u15|Add10~26_combout\ : std_logic;
SIGNAL \u15|total_price[12]~69\ : std_logic;
SIGNAL \u15|total_price[12]~69COUT1_100\ : std_logic;
SIGNAL \u14|Equal1~0_combout\ : std_logic;
SIGNAL \u16|process_0~4_combout\ : std_logic;
SIGNAL \u16|process_0~7_combout\ : std_logic;
SIGNAL \u16|process_0~8_combout\ : std_logic;
SIGNAL \u16|process_0~10_combout\ : std_logic;
SIGNAL \u16|process_0~9_combout\ : std_logic;
SIGNAL \u16|process_0~11_combout\ : std_logic;
SIGNAL \u16|process_0~5_combout\ : std_logic;
SIGNAL \u26|price_sel~133_combout\ : std_logic;
SIGNAL \u26|pricesel[0]~132_combout\ : std_logic;
SIGNAL \u26|pricesel[0]~134_combout\ : std_logic;
SIGNAL \u16|process_0~6_combout\ : std_logic;
SIGNAL \u16|process_0~12_combout\ : std_logic;
SIGNAL \u16|total[13]~31_combout\ : std_logic;
SIGNAL \u16|total[13]~32_combout\ : std_logic;
SIGNAL \u16|process_0~13_combout\ : std_logic;
SIGNAL \u16|total[13]~33_combout\ : std_logic;
SIGNAL \u16|total[11]~35_combout\ : std_logic;
SIGNAL \u28|price[2]~62_combout\ : std_logic;
SIGNAL \u28|price[2]~61_combout\ : std_logic;
SIGNAL \u28|price[6]~68_combout\ : std_logic;
SIGNAL \u28|price[6]~69_combout\ : std_logic;
SIGNAL \u28|Equal0~0_combout\ : std_logic;
SIGNAL \u28|price[6]~70_combout\ : std_logic;
SIGNAL \u28|price[13]~66_combout\ : std_logic;
SIGNAL \u28|price[13]~67_combout\ : std_logic;
SIGNAL \u16|total[6]~41_combout\ : std_logic;
SIGNAL \u16|total[6]~42_combout\ : std_logic;
SIGNAL \u28|price[1]~83_combout\ : std_logic;
SIGNAL \u28|price[1]~84_combout\ : std_logic;
SIGNAL \u28|price[1]~85_combout\ : std_logic;
SIGNAL \u16|total[1]~51_combout\ : std_logic;
SIGNAL \u16|total[1]~52_combout\ : std_logic;
SIGNAL \u28|price[0]~86_combout\ : std_logic;
SIGNAL \u28|price[0]~87_combout\ : std_logic;
SIGNAL \u28|price[0]~88_combout\ : std_logic;
SIGNAL \u16|total[0]~53_combout\ : std_logic;
SIGNAL \u16|total[0]~54_combout\ : std_logic;
SIGNAL \u17|comb[0]~42\ : std_logic;
SIGNAL \u17|comb[0]~42COUT1_55\ : std_logic;
SIGNAL \u17|comb[1]~40\ : std_logic;
SIGNAL \u28|price[5]~71_combout\ : std_logic;
SIGNAL \u28|price[5]~72_combout\ : std_logic;
SIGNAL \u28|price[5]~73_combout\ : std_logic;
SIGNAL \u16|total[5]~43_combout\ : std_logic;
SIGNAL \u16|total[5]~44_combout\ : std_logic;
SIGNAL \u28|price[4]~74_combout\ : std_logic;
SIGNAL \u28|price[4]~75_combout\ : std_logic;
SIGNAL \u28|price[4]~76_combout\ : std_logic;
SIGNAL \u16|total[4]~45_combout\ : std_logic;
SIGNAL \u16|total[4]~46_combout\ : std_logic;
SIGNAL \u28|price[3]~77_combout\ : std_logic;
SIGNAL \u28|price[3]~78_combout\ : std_logic;
SIGNAL \u28|price[3]~79_combout\ : std_logic;
SIGNAL \u16|total[3]~47_combout\ : std_logic;
SIGNAL \u16|total[3]~48_combout\ : std_logic;
SIGNAL \u28|price[2]~80_combout\ : std_logic;
SIGNAL \u28|price[2]~81_combout\ : std_logic;
SIGNAL \u28|price[2]~82_combout\ : std_logic;
SIGNAL \u16|total[2]~49_combout\ : std_logic;
SIGNAL \u16|total[2]~50_combout\ : std_logic;
SIGNAL \u17|comb[2]~38\ : std_logic;
SIGNAL \u17|comb[2]~38COUT1_57\ : std_logic;
SIGNAL \u17|comb[3]~36\ : std_logic;
SIGNAL \u17|comb[3]~36COUT1_59\ : std_logic;
SIGNAL \u17|comb[4]~34\ : std_logic;
SIGNAL \u17|comb[4]~34COUT1_61\ : std_logic;
SIGNAL \u17|comb[5]~32\ : std_logic;
SIGNAL \u17|comb[5]~32COUT1_63\ : std_logic;
SIGNAL \u17|comb[6]~30\ : std_logic;
SIGNAL \u16|total[10]~36_combout\ : std_logic;
SIGNAL \u16|total[9]~37_combout\ : std_logic;
SIGNAL \u16|total[8]~38_combout\ : std_logic;
SIGNAL \u27|transition3[6]~11\ : std_logic;
SIGNAL \u27|transition3[6]~11COUT1_30\ : std_logic;
SIGNAL \u27|transition5[6]~11\ : std_logic;
SIGNAL \u27|transition5[6]~11COUT1_30\ : std_logic;
SIGNAL \u27|transition4[6]~11\ : std_logic;
SIGNAL \u27|transition4[6]~11COUT1_30\ : std_logic;
SIGNAL \u28|price[7]~63_combout\ : std_logic;
SIGNAL \u28|price[7]~64_combout\ : std_logic;
SIGNAL \u28|price[7]~65_combout\ : std_logic;
SIGNAL \u16|total[7]~39_combout\ : std_logic;
SIGNAL \u16|total[7]~40_combout\ : std_logic;
SIGNAL \u17|comb[7]~28\ : std_logic;
SIGNAL \u17|comb[7]~28COUT1_65\ : std_logic;
SIGNAL \u17|comb[8]~26\ : std_logic;
SIGNAL \u17|comb[8]~26COUT1_67\ : std_logic;
SIGNAL \u17|comb[9]~24\ : std_logic;
SIGNAL \u17|comb[9]~24COUT1_69\ : std_logic;
SIGNAL \u17|comb[10]~22\ : std_logic;
SIGNAL \u17|comb[10]~22COUT1_71\ : std_logic;
SIGNAL \u17|comb[11]~20\ : std_logic;
SIGNAL \u16|total[12]~34_combout\ : std_logic;
SIGNAL \u17|comb[12]~18\ : std_logic;
SIGNAL \u17|comb[12]~18COUT1_73\ : std_logic;
SIGNAL \u17|LessThan0~67_cout0\ : std_logic;
SIGNAL \u17|LessThan0~67COUT1_82\ : std_logic;
SIGNAL \u17|LessThan0~62_cout\ : std_logic;
SIGNAL \u17|LessThan0~57_cout0\ : std_logic;
SIGNAL \u17|LessThan0~57COUT1_84\ : std_logic;
SIGNAL \u17|LessThan0~52_cout0\ : std_logic;
SIGNAL \u17|LessThan0~52COUT1_86\ : std_logic;
SIGNAL \u17|LessThan0~47_cout0\ : std_logic;
SIGNAL \u17|LessThan0~47COUT1_88\ : std_logic;
SIGNAL \u17|LessThan0~42_cout0\ : std_logic;
SIGNAL \u17|LessThan0~42COUT1_90\ : std_logic;
SIGNAL \u17|LessThan0~37_cout\ : std_logic;
SIGNAL \u17|LessThan0~32_cout0\ : std_logic;
SIGNAL \u17|LessThan0~32COUT1_92\ : std_logic;
SIGNAL \u17|LessThan0~27_cout0\ : std_logic;
SIGNAL \u17|LessThan0~27COUT1_94\ : std_logic;
SIGNAL \u17|LessThan0~22_cout0\ : std_logic;
SIGNAL \u17|LessThan0~22COUT1_96\ : std_logic;
SIGNAL \u17|LessThan0~17_cout0\ : std_logic;
SIGNAL \u17|LessThan0~17COUT1_98\ : std_logic;
SIGNAL \u17|LessThan0~12_cout\ : std_logic;
SIGNAL \u17|LessThan0~7_cout0\ : std_logic;
SIGNAL \u17|LessThan0~7COUT1_100\ : std_logic;
SIGNAL \u17|LessThan0~0_combout\ : std_logic;
SIGNAL \u17|combc[2]~16_combout\ : std_logic;
SIGNAL \u17|Equal3~0_combout\ : std_logic;
SIGNAL \u17|combb[0]~25\ : std_logic;
SIGNAL \u17|combb[0]~25COUT1_33\ : std_logic;
SIGNAL \u17|combb[1]~23\ : std_logic;
SIGNAL \u17|combb[1]~23COUT1_35\ : std_logic;
SIGNAL \u17|combb[2]~27\ : std_logic;
SIGNAL \u17|combb[2]~27COUT1_37\ : std_logic;
SIGNAL \u17|process_0~4_combout\ : std_logic;
SIGNAL \u17|process_0~1_combout\ : std_logic;
SIGNAL \u17|bai[3]~4_combout\ : std_logic;
SIGNAL \u17|combc[1]~18_combout\ : std_logic;
SIGNAL \u17|Equal1~0_combout\ : std_logic;
SIGNAL \u17|combd[1]~16_combout\ : std_logic;
SIGNAL \u18|Mux5~0\ : std_logic;
SIGNAL \u18|Mux5~1\ : std_logic;
SIGNAL \u18|Mux5~2\ : std_logic;
SIGNAL \u18|Mux6~2\ : std_logic;
SIGNAL \u18|Mux6~3\ : std_logic;
SIGNAL \u18|Mux6~4\ : std_logic;
SIGNAL \u18|Mux3~0\ : std_logic;
SIGNAL \u18|Mux3~1\ : std_logic;
SIGNAL \u18|Mux3~2\ : std_logic;
SIGNAL \u18|Mux4~0\ : std_logic;
SIGNAL \u18|Mux4~1\ : std_logic;
SIGNAL \u18|Mux4~2\ : std_logic;
SIGNAL \u18|outp[0]~17_combout\ : std_logic;
SIGNAL \u18|outp~23_combout\ : std_logic;
SIGNAL \u9|Mux7~1_combout\ : std_logic;
SIGNAL \u18|outp[2]~25_combout\ : std_logic;
SIGNAL \u30|bee_pulse~2_combout\ : std_logic;
SIGNAL \u30|bee_pulse~combout\ : std_logic;
SIGNAL \u29|rffen\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u29|vffentemp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u27|day_long_distance_price\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u27|transition4\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u26|day_long_distance_price_jiao\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u26|day_mileage_price_y\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u26|night_starting_price_jiao\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u24|b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u11|outp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u10|ge\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u8|comb\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u8|sh\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u4|run\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u2|twenty\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u22|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u17|combd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u29|rfhtemp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u29|vshtemp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u27|day_timing_price\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u26|day_long_distance_price_yuan\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u26|day_starting_price_j\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u26|night_starting_price_yuan\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u24|d\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u19|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u18|sel\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u13|mins\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u11|temp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u10|comb\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u9|sel\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u8|combc\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|ten\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u17|comb\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u17|bai\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u7|comb\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u29|rsh\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u27|transition2\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u26|day_mileage_price_jiao\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u26|day_starting_price_y\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u25|transition\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u24|min_f\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u15|timing_price_sum\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u10|combc\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u8|fh\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u20|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u17|combb\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u29|rffentemp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u29|rsfentemp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u29|vfhtemp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u28|price\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u27|day_mileage_price\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u27|transition1\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u27|transition5\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u26|day_mileage_price_j\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u26|day_mileage_price_yuan\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u26|day_timing_price_j\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u26|day_timing_price_yuan\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u26|pricesel\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u25|settime\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u24|bit_sel\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u18|temp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u16|total\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u15|mileage_price_sum\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u14|total_price\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u11|sel\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u10|combb\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u10|qian\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u9|temp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u8|comba\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u8|ffen\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u6|comb\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u5|q\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u2|twofive\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u23|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u17|comba\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u17|shi\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u29|rsfen\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u27|night_starting_price\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u26|day_starting_price_jiao\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u26|price_sel\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u24|hour_f\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u18|sell\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u13|time\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u10|comba\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u8|combd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u3|time\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u17|qian\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u29|rshtemp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u27|transition3\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u26|day_starting_price_yuan\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u26|night_starting_price_j\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u24|a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u24|min_s\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u15|total_price\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u10|combd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u8|sfen\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2|run\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u1|time\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u21|count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u17|combc\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u29|rfh\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u29|vsfentemp\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u27|day_starting_price\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u26|day_timing_price_jiao\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u26|night_starting_price_y\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u24|c\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u18|outp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u10|bai\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u10|shi\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u9|outp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u8|combb\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u17|ge\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u17|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \u8|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \u9|ALT_INV_outp\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u11|ALT_INV_outp\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u18|ALT_INV_outp\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u3|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \u15|ALT_INV_mileage_price_sum[0]~126_combout\ : std_logic;
SIGNAL \u15|ALT_INV_timing_price_sum[12]~98_combout\ : std_logic;
SIGNAL \u12|ALT_INV_current_state.beyond_starting_price~regout\ : std_logic;
SIGNAL \ALT_INV_key_start~combout\ : std_logic;
SIGNAL \ALT_INV_key_time~combout\ : std_logic;
SIGNAL \ALT_INV_key_conform~combout\ : std_logic;
SIGNAL \ALT_INV_key_select~combout\ : std_logic;
SIGNAL \ALT_INV_key_set~combout\ : std_logic;
SIGNAL \ALT_INV_key_price~combout\ : std_logic;

BEGIN

ww_key_start <= key_start;
ww_key_time <= key_time;
ww_key_select <= key_select;
ww_key_set <= key_set;
ww_key_conform <= key_conform;
ww_key_price <= key_price;
ww_clk <= clk;
ww_wheel <= wheel;
seltime <= ww_seltime;
outptime <= ww_outptime;
seldistance <= ww_seldistance;
outpdistance <= ww_outpdistance;
selprice <= ww_selprice;
outpprice <= ww_outpprice;
bee_pulse <= ww_bee_pulse;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\u17|ALT_INV_LessThan0~0_combout\ <= NOT \u17|LessThan0~0_combout\;
\u8|ALT_INV_LessThan0~0_combout\ <= NOT \u8|LessThan0~0_combout\;
\u9|ALT_INV_outp\(0) <= NOT \u9|outp\(0);
\u9|ALT_INV_outp\(1) <= NOT \u9|outp\(1);
\u9|ALT_INV_outp\(2) <= NOT \u9|outp\(2);
\u9|ALT_INV_outp\(3) <= NOT \u9|outp\(3);
\u9|ALT_INV_outp\(4) <= NOT \u9|outp\(4);
\u9|ALT_INV_outp\(5) <= NOT \u9|outp\(5);
\u11|ALT_INV_outp\(0) <= NOT \u11|outp\(0);
\u11|ALT_INV_outp\(1) <= NOT \u11|outp\(1);
\u11|ALT_INV_outp\(2) <= NOT \u11|outp\(2);
\u11|ALT_INV_outp\(3) <= NOT \u11|outp\(3);
\u11|ALT_INV_outp\(4) <= NOT \u11|outp\(4);
\u11|ALT_INV_outp\(5) <= NOT \u11|outp\(5);
\u18|ALT_INV_outp\(0) <= NOT \u18|outp\(0);
\u18|ALT_INV_outp\(1) <= NOT \u18|outp\(1);
\u18|ALT_INV_outp\(2) <= NOT \u18|outp\(2);
\u18|ALT_INV_outp\(3) <= NOT \u18|outp\(3);
\u18|ALT_INV_outp\(4) <= NOT \u18|outp\(4);
\u18|ALT_INV_outp\(5) <= NOT \u18|outp\(5);
\u3|ALT_INV_LessThan0~1_combout\ <= NOT \u3|LessThan0~1_combout\;
\u15|ALT_INV_mileage_price_sum[0]~126_combout\ <= NOT \u15|mileage_price_sum[0]~126_combout\;
\u15|ALT_INV_timing_price_sum[12]~98_combout\ <= NOT \u15|timing_price_sum[12]~98_combout\;
\u12|ALT_INV_current_state.beyond_starting_price~regout\ <= NOT \u12|current_state.beyond_starting_price~regout\;
\ALT_INV_key_start~combout\ <= NOT \key_start~combout\;
\ALT_INV_key_time~combout\ <= NOT \key_time~combout\;
\ALT_INV_key_conform~combout\ <= NOT \key_conform~combout\;
\ALT_INV_key_select~combout\ <= NOT \key_select~combout\;
\ALT_INV_key_set~combout\ <= NOT \key_set~combout\;
\ALT_INV_key_price~combout\ <= NOT \key_price~combout\;

\u4|run[9]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(9) = DFFEAS(\u4|run\(9) $ (!\u4|run[5]~50\ & \u4|run[8]~60\) # (\u4|run[5]~50\ & \u4|run[8]~60COUT1_89\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )
-- \u4|run[9]~40\ = CARRY(!\u4|run[8]~60\ # !\u4|run\(9))
-- \u4|run[9]~40COUT1_91\ = CARRY(!\u4|run[8]~60COUT1_89\ # !\u4|run\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u4|run\(9),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	cin => \u4|run[5]~50\,
	cin0 => \u4|run[8]~60\,
	cin1 => \u4|run[8]~60COUT1_89\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(9),
	cout0 => \u4|run[9]~40\,
	cout1 => \u4|run[9]~40COUT1_91\);

\u4|run[10]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(10) = DFFEAS(\u4|run\(10) $ !(!\u4|run[5]~50\ & \u4|run[9]~40\) # (\u4|run[5]~50\ & \u4|run[9]~40COUT1_91\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )
-- \u4|run[10]~42\ = CARRY(\u4|run\(10) & !\u4|run[9]~40COUT1_91\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u4|run\(10),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	cin => \u4|run[5]~50\,
	cin0 => \u4|run[9]~40\,
	cin1 => \u4|run[9]~40COUT1_91\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(10),
	cout => \u4|run[10]~42\);

\u4|run[11]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(11) = DFFEAS(\u4|run\(11) $ \u4|run[10]~42\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )
-- \u4|run[11]~44\ = CARRY(!\u4|run[10]~42\ # !\u4|run\(11))
-- \u4|run[11]~44COUT1_93\ = CARRY(!\u4|run[10]~42\ # !\u4|run\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u4|run\(11),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	cin => \u4|run[10]~42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(11),
	cout0 => \u4|run[11]~44\,
	cout1 => \u4|run[11]~44COUT1_93\);

\u4|run[12]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(12) = DFFEAS((!\u4|run[10]~42\ & \u4|run[11]~44\) # (\u4|run[10]~42\ & \u4|run[11]~44COUT1_93\) $ !\u4|run\(12), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f00f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u4|run\(12),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	cin => \u4|run[10]~42\,
	cin0 => \u4|run[11]~44\,
	cin1 => \u4|run[11]~44COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(12));

\u4|run[4]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(4) = DFFEAS(\u4|run\(4) $ !(!\u4|run[0]~65\ & \u4|run[3]~54\) # (\u4|run[0]~65\ & \u4|run[3]~54COUT1_81\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )
-- \u4|run[4]~48\ = CARRY(\u4|run\(4) & !\u4|run[3]~54\)
-- \u4|run[4]~48COUT1_83\ = CARRY(\u4|run\(4) & !\u4|run[3]~54COUT1_81\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u4|run\(4),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	cin => \u4|run[0]~65\,
	cin0 => \u4|run[3]~54\,
	cin1 => \u4|run[3]~54COUT1_81\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(4),
	cout0 => \u4|run[4]~48\,
	cout1 => \u4|run[4]~48COUT1_83\);

\u4|run[5]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(5) = DFFEAS(\u4|run\(5) $ ((!\u4|run[0]~65\ & \u4|run[4]~48\) # (\u4|run[0]~65\ & \u4|run[4]~48COUT1_83\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )
-- \u4|run[5]~50\ = CARRY(!\u4|run[4]~48COUT1_83\ # !\u4|run\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u4|run\(5),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	cin => \u4|run[0]~65\,
	cin0 => \u4|run[4]~48\,
	cin1 => \u4|run[4]~48COUT1_83\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(5),
	cout => \u4|run[5]~50\);

\u4|run[2]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(2) = DFFEAS(\u4|run\(2) $ (!(!\u4|run[0]~65\ & \u4|run[1]~63\) # (\u4|run[0]~65\ & \u4|run[1]~63COUT1_77\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )
-- \u4|run[2]~52\ = CARRY(\u4|run\(2) & (!\u4|run[1]~63\))
-- \u4|run[2]~52COUT1_79\ = CARRY(\u4|run\(2) & (!\u4|run[1]~63COUT1_77\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u4|run\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	cin => \u4|run[0]~65\,
	cin0 => \u4|run[1]~63\,
	cin1 => \u4|run[1]~63COUT1_77\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(2),
	cout0 => \u4|run[2]~52\,
	cout1 => \u4|run[2]~52COUT1_79\);

\u4|run[3]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(3) = DFFEAS(\u4|run\(3) $ ((!\u4|run[0]~65\ & \u4|run[2]~52\) # (\u4|run[0]~65\ & \u4|run[2]~52COUT1_79\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )
-- \u4|run[3]~54\ = CARRY(!\u4|run[2]~52\ # !\u4|run\(3))
-- \u4|run[3]~54COUT1_81\ = CARRY(!\u4|run[2]~52COUT1_79\ # !\u4|run\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u4|run\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	cin => \u4|run[0]~65\,
	cin0 => \u4|run[2]~52\,
	cin1 => \u4|run[2]~52COUT1_79\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(3),
	cout0 => \u4|run[3]~54\,
	cout1 => \u4|run[3]~54COUT1_81\);

\u4|run[6]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(6) = DFFEAS(\u4|run\(6) $ !\u4|run[5]~50\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )
-- \u4|run[6]~56\ = CARRY(\u4|run\(6) & !\u4|run[5]~50\)
-- \u4|run[6]~56COUT1_85\ = CARRY(\u4|run\(6) & !\u4|run[5]~50\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u4|run\(6),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	cin => \u4|run[5]~50\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(6),
	cout0 => \u4|run[6]~56\,
	cout1 => \u4|run[6]~56COUT1_85\);

\u4|run[7]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(7) = DFFEAS(\u4|run\(7) $ ((!\u4|run[5]~50\ & \u4|run[6]~56\) # (\u4|run[5]~50\ & \u4|run[6]~56COUT1_85\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )
-- \u4|run[7]~58\ = CARRY(!\u4|run[6]~56\ # !\u4|run\(7))
-- \u4|run[7]~58COUT1_87\ = CARRY(!\u4|run[6]~56COUT1_85\ # !\u4|run\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u4|run\(7),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	cin => \u4|run[5]~50\,
	cin0 => \u4|run[6]~56\,
	cin1 => \u4|run[6]~56COUT1_85\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(7),
	cout0 => \u4|run[7]~58\,
	cout1 => \u4|run[7]~58COUT1_87\);

\u4|run[8]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(8) = DFFEAS(\u4|run\(8) $ (!(!\u4|run[5]~50\ & \u4|run[7]~58\) # (\u4|run[5]~50\ & \u4|run[7]~58COUT1_87\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )
-- \u4|run[8]~60\ = CARRY(\u4|run\(8) & (!\u4|run[7]~58\))
-- \u4|run[8]~60COUT1_89\ = CARRY(\u4|run\(8) & (!\u4|run[7]~58COUT1_87\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u4|run\(8),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	cin => \u4|run[5]~50\,
	cin0 => \u4|run[7]~58\,
	cin1 => \u4|run[7]~58COUT1_87\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(8),
	cout0 => \u4|run[8]~60\,
	cout1 => \u4|run[8]~60COUT1_89\);

\u5|Add0~0\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~0_combout\ = \u5|q\(9) $ (!\u5|Add0~25\ & \u5|Add0~28\) # (\u5|Add0~25\ & \u5|Add0~28COUT1_54\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u5|q\(9),
	cin => \u5|Add0~25\,
	cin0 => \u5|Add0~28\,
	cin1 => \u5|Add0~28COUT1_54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~0_combout\);

\u5|Add0~3\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~3_combout\ = \u5|q\(7) $ (!\u5|Add0~25\ & \u5|Add0~16\) # (\u5|Add0~25\ & \u5|Add0~16COUT1_50\)
-- \u5|Add0~4\ = CARRY(!\u5|Add0~16\ # !\u5|q\(7))
-- \u5|Add0~4COUT1_52\ = CARRY(!\u5|Add0~16COUT1_50\ # !\u5|q\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u5|q\(7),
	cin => \u5|Add0~25\,
	cin0 => \u5|Add0~16\,
	cin1 => \u5|Add0~16COUT1_50\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~3_combout\,
	cout0 => \u5|Add0~4\,
	cout1 => \u5|Add0~4COUT1_52\);

\u5|Add0~6\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~6_combout\ = !\u5|q\(0)
-- \u5|Add0~7\ = CARRY(\u5|q\(0))
-- \u5|Add0~7COUT1_40\ = CARRY(\u5|q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u5|q\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~6_combout\,
	cout0 => \u5|Add0~7\,
	cout1 => \u5|Add0~7COUT1_40\);

\u5|Add0~9\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~9_combout\ = \u5|q\(1) $ \u5|Add0~7\
-- \u5|Add0~10\ = CARRY(!\u5|Add0~7\ # !\u5|q\(1))
-- \u5|Add0~10COUT1_42\ = CARRY(!\u5|Add0~7COUT1_40\ # !\u5|q\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u5|q\(1),
	cin0 => \u5|Add0~7\,
	cin1 => \u5|Add0~7COUT1_40\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~9_combout\,
	cout0 => \u5|Add0~10\,
	cout1 => \u5|Add0~10COUT1_42\);

\u5|Add0~12\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~12_combout\ = \u5|q\(3) $ (\u5|Add0~22\)
-- \u5|Add0~13\ = CARRY(!\u5|Add0~22\ # !\u5|q\(3))
-- \u5|Add0~13COUT1_46\ = CARRY(!\u5|Add0~22COUT1_44\ # !\u5|q\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u5|q\(3),
	cin0 => \u5|Add0~22\,
	cin1 => \u5|Add0~22COUT1_44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~12_combout\,
	cout0 => \u5|Add0~13\,
	cout1 => \u5|Add0~13COUT1_46\);

\u5|Add0~15\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~15_combout\ = \u5|q\(6) $ !(!\u5|Add0~25\ & \u5|Add0~19\) # (\u5|Add0~25\ & \u5|Add0~19COUT1_48\)
-- \u5|Add0~16\ = CARRY(\u5|q\(6) & !\u5|Add0~19\)
-- \u5|Add0~16COUT1_50\ = CARRY(\u5|q\(6) & !\u5|Add0~19COUT1_48\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u5|q\(6),
	cin => \u5|Add0~25\,
	cin0 => \u5|Add0~19\,
	cin1 => \u5|Add0~19COUT1_48\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~15_combout\,
	cout0 => \u5|Add0~16\,
	cout1 => \u5|Add0~16COUT1_50\);

\u5|Add0~18\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~18_combout\ = \u5|q\(5) $ (\u5|Add0~25\)
-- \u5|Add0~19\ = CARRY(!\u5|Add0~25\ # !\u5|q\(5))
-- \u5|Add0~19COUT1_48\ = CARRY(!\u5|Add0~25\ # !\u5|q\(5))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u5|q\(5),
	cin => \u5|Add0~25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~18_combout\,
	cout0 => \u5|Add0~19\,
	cout1 => \u5|Add0~19COUT1_48\);

\u5|Add0~21\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~21_combout\ = \u5|q\(2) $ !\u5|Add0~10\
-- \u5|Add0~22\ = CARRY(\u5|q\(2) & !\u5|Add0~10\)
-- \u5|Add0~22COUT1_44\ = CARRY(\u5|q\(2) & !\u5|Add0~10COUT1_42\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u5|q\(2),
	cin0 => \u5|Add0~10\,
	cin1 => \u5|Add0~10COUT1_42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~21_combout\,
	cout0 => \u5|Add0~22\,
	cout1 => \u5|Add0~22COUT1_44\);

\u5|Add0~24\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~24_combout\ = \u5|q\(4) $ !\u5|Add0~13\
-- \u5|Add0~25\ = CARRY(\u5|q\(4) & !\u5|Add0~13COUT1_46\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u5|q\(4),
	cin0 => \u5|Add0~13\,
	cin1 => \u5|Add0~13COUT1_46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~24_combout\,
	cout => \u5|Add0~25\);

\u5|Add0~27\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~27_combout\ = \u5|q\(8) $ (!(!\u5|Add0~25\ & \u5|Add0~4\) # (\u5|Add0~25\ & \u5|Add0~4COUT1_52\))
-- \u5|Add0~28\ = CARRY(\u5|q\(8) & (!\u5|Add0~4\))
-- \u5|Add0~28COUT1_54\ = CARRY(\u5|q\(8) & (!\u5|Add0~4COUT1_52\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u5|q\(8),
	cin => \u5|Add0~25\,
	cin0 => \u5|Add0~4\,
	cin1 => \u5|Add0~4COUT1_52\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~27_combout\,
	cout0 => \u5|Add0~28\,
	cout1 => \u5|Add0~28COUT1_54\);

\u4|run[1]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(1) = DFFEAS(\u4|run\(1) $ \u4|run[0]~65\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )
-- \u4|run[1]~63\ = CARRY(!\u4|run[0]~65\ # !\u4|run\(1))
-- \u4|run[1]~63COUT1_77\ = CARRY(!\u4|run[0]~65\ # !\u4|run\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u4|run\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	cin => \u4|run[0]~65\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(1),
	cout0 => \u4|run[1]~63\,
	cout1 => \u4|run[1]~63COUT1_77\);

\u4|run[0]\ : cyclone_lcell
-- Equation(s):
-- \u4|run\(0) = DFFEAS(!\u4|run\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u4|run[3]~61_combout\, , , \u4|dp_total~5_combout\, )
-- \u4|run[0]~65\ = CARRY(\u4|run\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u4|run\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u4|dp_total~5_combout\,
	ena => \u4|run[3]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|run\(0),
	cout => \u4|run[0]~65\);

\u4|dp_total\ : cyclone_lcell
-- Equation(s):
-- \u4|dp_total~regout\ = DFFEAS(\key_start~combout\ & (\wheel~combout\ & (\u4|dp_total~5_combout\) # !\wheel~combout\ & \u4|dp_total~regout\) # !\key_start~combout\ & (\u4|dp_total~regout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f870",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \key_start~combout\,
	datab => \wheel~combout\,
	datac => \u4|dp_total~regout\,
	datad => \u4|dp_total~5_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u4|dp_total~regout\);

\u5|dout\ : cyclone_lcell
-- Equation(s):
-- \u5|dout~regout\ = DFFEAS(\u5|Equal0~1_combout\ & !\u5|Add0~29\ & \u5|Add0~26_combout\ & \u5|Equal0~0_combout\, GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u5|Equal0~1_combout\,
	datab => \u5|Add0~29\,
	datac => \u5|Add0~26_combout\,
	datad => \u5|Equal0~0_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u5|dout~regout\);

\u4|dp_total~2\ : cyclone_lcell
-- Equation(s):
-- \u4|dp_total~2_combout\ = \u4|run\(12) # \u4|run\(9) # \u4|run\(11) # \u4|run\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u4|run\(12),
	datab => \u4|run\(9),
	datac => \u4|run\(11),
	datad => \u4|run\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u4|dp_total~2_combout\);

\u4|dp_total~3\ : cyclone_lcell
-- Equation(s):
-- \u4|dp_total~3_combout\ = \u4|run\(5) & \u4|run\(4) & (\u4|run\(3) # \u4|run\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8880",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u4|run\(5),
	datab => \u4|run\(4),
	datac => \u4|run\(3),
	datad => \u4|run\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u4|dp_total~3_combout\);

\u4|dp_total~4\ : cyclone_lcell
-- Equation(s):
-- \u4|dp_total~4_combout\ = \u4|run\(7) & \u4|run\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u4|run\(7),
	datad => \u4|run\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u4|dp_total~4_combout\);

\u4|dp_total~5\ : cyclone_lcell
-- Equation(s):
-- \u4|dp_total~5_combout\ = \u4|dp_total~2_combout\ # \u4|dp_total~3_combout\ & \u4|run\(6) & \u4|dp_total~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eaaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u4|dp_total~2_combout\,
	datab => \u4|dp_total~3_combout\,
	datac => \u4|run\(6),
	datad => \u4|dp_total~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u4|dp_total~5_combout\);

\u5|q[4]\ : cyclone_lcell
-- Equation(s):
-- \u5|LessThan0~0\ = !\u5|q\(5) & (!\u5|q\(3) # !F1_q[4]) # !\u5|q\(6)
-- \u5|q\(4) = DFFEAS(\u5|LessThan0~0\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u5|Add0~26_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5777",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u5|q\(6),
	datab => \u5|q\(5),
	datac => \u5|Add0~26_combout\,
	datad => \u5|q\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|LessThan0~0\,
	regout => \u5|q\(4));

\u5|LessThan0~1\ : cyclone_lcell
-- Equation(s):
-- \u5|LessThan0~1_combout\ = \u5|LessThan0~0\ & !\u5|q\(8) & !\u5|q\(7) # !\u5|q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f2f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u5|LessThan0~0\,
	datab => \u5|q\(8),
	datac => \u5|q\(9),
	datad => \u5|q\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|LessThan0~1_combout\);

\u5|q[9]\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~2\ = \u5|Add0~0_combout\ & (\u5|LessThan0~1_combout\)
-- \u5|q\(9) = DFFEAS(\u5|Add0~2\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u5|Add0~0_combout\,
	datac => \u5|LessThan0~1_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~2\,
	regout => \u5|q\(9));

\u5|q[7]\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~5\ = \u5|Add0~3_combout\ & (\u5|LessThan0~1_combout\)
-- \u5|q\(7) = DFFEAS(\u5|Add0~5\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u5|Add0~3_combout\,
	datac => \u5|LessThan0~1_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~5\,
	regout => \u5|q\(7));

\u5|q[0]\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~8\ = \u5|Add0~6_combout\ & \u5|LessThan0~1_combout\
-- \u5|q\(0) = DFFEAS(\u5|Add0~8\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u5|Add0~6_combout\,
	datac => \u5|LessThan0~1_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~8\,
	regout => \u5|q\(0));

\u5|q[1]\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~11\ = \u5|LessThan0~1_combout\ & \u5|Add0~9_combout\
-- \u5|q\(1) = DFFEAS(\u5|Add0~11\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u5|LessThan0~1_combout\,
	datad => \u5|Add0~9_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~11\,
	regout => \u5|q\(1));

\u5|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \u5|Equal0~0_combout\ = !\u5|Add0~8\ & !\u5|Add0~5\ & !\u5|Add0~11\ & \u5|Add0~2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u5|Add0~8\,
	datab => \u5|Add0~5\,
	datac => \u5|Add0~11\,
	datad => \u5|Add0~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Equal0~0_combout\);

\u5|q[3]\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~14\ = \u5|LessThan0~1_combout\ & (\u5|Add0~12_combout\)
-- \u5|q\(3) = DFFEAS(\u5|Add0~14\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u5|LessThan0~1_combout\,
	datad => \u5|Add0~12_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~14\,
	regout => \u5|q\(3));

\u5|q[6]\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~17\ = \u5|LessThan0~1_combout\ & (\u5|Add0~15_combout\)
-- \u5|q\(6) = DFFEAS(\u5|Add0~17\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u5|LessThan0~1_combout\,
	datad => \u5|Add0~15_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~17\,
	regout => \u5|q\(6));

\u5|q[5]\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~20\ = \u5|Add0~18_combout\ & \u5|LessThan0~1_combout\
-- \u5|q\(5) = DFFEAS(\u5|Add0~20\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u5|Add0~18_combout\,
	datad => \u5|LessThan0~1_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~20\,
	regout => \u5|q\(5));

\u5|q[2]\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~23\ = \u5|Add0~21_combout\ & \u5|LessThan0~1_combout\
-- \u5|q\(2) = DFFEAS(\u5|Add0~23\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u5|Add0~21_combout\,
	datad => \u5|LessThan0~1_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~23\,
	regout => \u5|q\(2));

\u5|Equal0~1\ : cyclone_lcell
-- Equation(s):
-- \u5|Equal0~1_combout\ = \u5|Add0~17\ & !\u5|Add0~23\ & \u5|Add0~14\ & !\u5|Add0~20\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u5|Add0~17\,
	datab => \u5|Add0~23\,
	datac => \u5|Add0~14\,
	datad => \u5|Add0~20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Equal0~1_combout\);

\u5|Add0~26\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~26_combout\ = \u5|LessThan0~1_combout\ & (\u5|Add0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u5|LessThan0~1_combout\,
	datad => \u5|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~26_combout\);

\u5|q[8]\ : cyclone_lcell
-- Equation(s):
-- \u5|Add0~29\ = \u5|LessThan0~1_combout\ & \u5|Add0~27_combout\
-- \u5|q\(8) = DFFEAS(\u5|Add0~29\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u5|LessThan0~1_combout\,
	datad => \u5|Add0~27_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u5|Add0~29\,
	regout => \u5|q\(8));

\u4|run[3]~61\ : cyclone_lcell
-- Equation(s):
-- \u4|run[3]~61_combout\ = \key_start~combout\ & \wheel~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \key_start~combout\,
	datad => \wheel~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u4|run[3]~61_combout\);

\clk~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

\key_start~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key_start,
	combout => \key_start~combout\);

\wheel~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_wheel,
	combout => \wheel~combout\);

\u1|time[4]~1\ : cyclone_lcell
-- Equation(s):
-- \u1|time[4]~1_combout\ = \u12|current_state.start_reset~regout\ # \key_start~combout\ & \wheel~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "faaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u12|current_state.start_reset~regout\,
	datac => \key_start~combout\,
	datad => \wheel~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u1|time[4]~1_combout\);

\~GND\ : cyclone_lcell
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \~GND~combout\);

\u1|time[0]\ : cyclone_lcell
-- Equation(s):
-- \u1|time\(0) = DFFEAS(!\u1|time\(0), GLOBAL(\clk~combout\), !\u1|time[4]~1_combout\, , \key_start~combout\, VCC, , , \u1|LessThan1~1_combout\)
-- \u1|time[0]~14\ = CARRY(\u1|time\(0))
-- \u1|time[0]~14COUT1_23\ = CARRY(\u1|time\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u1|time\(0),
	datac => VCC,
	aclr => \u1|time[4]~1_combout\,
	sload => \u1|LessThan1~1_combout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|time\(0),
	cout0 => \u1|time[0]~14\,
	cout1 => \u1|time[0]~14COUT1_23\);

\u1|time[1]\ : cyclone_lcell
-- Equation(s):
-- \u1|time\(1) = DFFEAS(\u1|time\(1) $ \u1|time[0]~14\, GLOBAL(\clk~combout\), !\u1|time[4]~1_combout\, , \key_start~combout\, \~GND~combout\, , , \u1|LessThan1~1_combout\)
-- \u1|time[1]~16\ = CARRY(!\u1|time[0]~14\ # !\u1|time\(1))
-- \u1|time[1]~16COUT1_25\ = CARRY(!\u1|time[0]~14COUT1_23\ # !\u1|time\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u1|time\(1),
	datac => \~GND~combout\,
	aclr => \u1|time[4]~1_combout\,
	sload => \u1|LessThan1~1_combout\,
	ena => \key_start~combout\,
	cin0 => \u1|time[0]~14\,
	cin1 => \u1|time[0]~14COUT1_23\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|time\(1),
	cout0 => \u1|time[1]~16\,
	cout1 => \u1|time[1]~16COUT1_25\);

\u1|time[2]\ : cyclone_lcell
-- Equation(s):
-- \u1|time\(2) = DFFEAS(\u1|time\(2) $ (!\u1|time[1]~16\), GLOBAL(\clk~combout\), !\u1|time[4]~1_combout\, , \key_start~combout\, VCC, , , \u1|LessThan1~1_combout\)
-- \u1|time[2]~12\ = CARRY(\u1|time\(2) & (!\u1|time[1]~16\))
-- \u1|time[2]~12COUT1_27\ = CARRY(\u1|time\(2) & (!\u1|time[1]~16COUT1_25\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u1|time\(2),
	datac => VCC,
	aclr => \u1|time[4]~1_combout\,
	sload => \u1|LessThan1~1_combout\,
	ena => \key_start~combout\,
	cin0 => \u1|time[1]~16\,
	cin1 => \u1|time[1]~16COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|time\(2),
	cout0 => \u1|time[2]~12\,
	cout1 => \u1|time[2]~12COUT1_27\);

\u1|time[3]\ : cyclone_lcell
-- Equation(s):
-- \u1|time\(3) = DFFEAS(\u1|time\(3) $ \u1|time[2]~12\, GLOBAL(\clk~combout\), !\u1|time[4]~1_combout\, , \key_start~combout\, \~GND~combout\, , , \u1|LessThan1~1_combout\)
-- \u1|time[3]~10\ = CARRY(!\u1|time[2]~12\ # !\u1|time\(3))
-- \u1|time[3]~10COUT1_29\ = CARRY(!\u1|time[2]~12COUT1_27\ # !\u1|time\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u1|time\(3),
	datac => \~GND~combout\,
	aclr => \u1|time[4]~1_combout\,
	sload => \u1|LessThan1~1_combout\,
	ena => \key_start~combout\,
	cin0 => \u1|time[2]~12\,
	cin1 => \u1|time[2]~12COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|time\(3),
	cout0 => \u1|time[3]~10\,
	cout1 => \u1|time[3]~10COUT1_29\);

\u1|time[4]\ : cyclone_lcell
-- Equation(s):
-- \u1|time\(4) = DFFEAS(\u1|time\(4) $ !\u1|time[3]~10\, GLOBAL(\clk~combout\), !\u1|time[4]~1_combout\, , \key_start~combout\, VCC, , , \u1|LessThan1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c3c3",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u1|time\(4),
	datac => VCC,
	aclr => \u1|time[4]~1_combout\,
	sload => \u1|LessThan1~1_combout\,
	ena => \key_start~combout\,
	cin0 => \u1|time[3]~10\,
	cin1 => \u1|time[3]~10COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u1|time\(4));

\u1|LessThan1~0\ : cyclone_lcell
-- Equation(s):
-- \u1|LessThan1~0_combout\ = \u1|time\(0) # \u1|time\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u1|time\(0),
	datad => \u1|time\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u1|LessThan1~0_combout\);

\u1|LessThan1~1\ : cyclone_lcell
-- Equation(s):
-- \u1|LessThan1~1_combout\ = \u1|time\(4) & (\u1|time\(3) # \u1|time\(2) & \u1|LessThan1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|time\(2),
	datab => \u1|time\(3),
	datac => \u1|time\(4),
	datad => \u1|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u1|LessThan1~1_combout\);

\u1|ceout\ : cyclone_lcell
-- Equation(s):
-- \u1|ceout~combout\ = !\u12|current_state.start_reset~regout\ & (GLOBAL(\key_start~combout\) & !\u1|LessThan1~1_combout\ # !GLOBAL(\key_start~combout\) & (\u1|ceout~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1510",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u12|current_state.start_reset~regout\,
	datab => \u1|LessThan1~1_combout\,
	datac => \key_start~combout\,
	datad => \u1|ceout~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u1|ceout~combout\);

\u2|run~106\ : cyclone_lcell
-- Equation(s):
-- \u2|run~106_combout\ = \u2|flag~regout\ # !\wheel~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \wheel~combout\,
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|run~106_combout\);

\u2|process_0~0\ : cyclone_lcell
-- Equation(s):
-- \u2|process_0~0_combout\ = \u1|ceout~combout\ & \u2|flag~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u1|ceout~combout\,
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|process_0~0_combout\);

\u2|Add5~25\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~25_cout\ = CARRY(\u2|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~24\,
	cout => \u2|Add5~25_cout\);

\u2|Add1~36\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~36_combout\ = \u2|run\(1) $ \u2|Add1~1\
-- \u2|Add1~37\ = CARRY(!\u2|Add1~1\ # !\u2|run\(1))
-- \u2|Add1~37COUT1_50\ = CARRY(!\u2|Add1~1\ # !\u2|run\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|run\(1),
	cin => \u2|Add1~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~36_combout\,
	cout0 => \u2|Add1~37\,
	cout1 => \u2|Add1~37COUT1_50\);

\u2|Add1~38\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~38_combout\ = \u2|run~106_combout\ & (\u2|run\(1)) # !\u2|run~106_combout\ & \u2|Add1~36_combout\ & !\u2|LessThan1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ae04",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run~106_combout\,
	datab => \u2|Add1~36_combout\,
	datac => \u2|LessThan1~1_combout\,
	datad => \u2|run\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~38_combout\);

\u2|Add5~12\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~12_combout\ = \u2|Add1~38_combout\ $ (\u2|Add5~25_cout\)
-- \u2|Add5~13\ = CARRY(!\u2|Add5~25_cout\ # !\u2|Add1~38_combout\)
-- \u2|Add5~13COUT1_37\ = CARRY(!\u2|Add5~25_cout\ # !\u2|Add1~38_combout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~38_combout\,
	cin => \u2|Add5~25_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~12_combout\,
	cout0 => \u2|Add5~13\,
	cout1 => \u2|Add5~13COUT1_37\);

\u2|run[12]~108\ : cyclone_lcell
-- Equation(s):
-- \u2|run[12]~108_combout\ = \key_start~combout\ & (\wheel~combout\ # !\u2|flag~regout\ # !\u1|ceout~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8aaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \key_start~combout\,
	datab => \wheel~combout\,
	datac => \u1|ceout~combout\,
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|run[12]~108_combout\);

\u2|run[1]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(1) = DFFEAS(\u2|process_0~0_combout\ & !\u2|run[1]~121_combout\ & \u2|Add5~12_combout\ # !\u2|process_0~0_combout\ & (\u2|Add1~38_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4f40",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|run[1]~121_combout\,
	datab => \u2|Add5~12_combout\,
	datac => \u2|process_0~0_combout\,
	datad => \u2|Add1~38_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(1));

\u2|Add1~3\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~3_combout\ = \u2|run\(2) $ !(!\u2|Add1~1\ & \u2|Add1~37\) # (\u2|Add1~1\ & \u2|Add1~37COUT1_50\)
-- \u2|Add1~4\ = CARRY(\u2|run\(2) & !\u2|Add1~37\)
-- \u2|Add1~4COUT1_52\ = CARRY(\u2|run\(2) & !\u2|Add1~37COUT1_50\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|run\(2),
	cin => \u2|Add1~1\,
	cin0 => \u2|Add1~37\,
	cin1 => \u2|Add1~37COUT1_50\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~3_combout\,
	cout0 => \u2|Add1~4\,
	cout1 => \u2|Add1~4COUT1_52\);

\u2|Add1~5\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~5_combout\ = \u2|run~106_combout\ & (\u2|run\(2)) # !\u2|run~106_combout\ & \u2|Add1~3_combout\ & (!\u2|LessThan1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~3_combout\,
	datab => \u2|run\(2),
	datac => \u2|LessThan1~1_combout\,
	datad => \u2|run~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~5_combout\);

\u2|Add5~10\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~10_combout\ = \u2|Add1~5_combout\ $ !(!\u2|Add5~25_cout\ & \u2|Add5~13\) # (\u2|Add5~25_cout\ & \u2|Add5~13COUT1_37\)
-- \u2|Add5~11\ = CARRY(\u2|Add1~5_combout\ & !\u2|Add5~13\)
-- \u2|Add5~11COUT1_39\ = CARRY(\u2|Add1~5_combout\ & !\u2|Add5~13COUT1_37\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|Add1~5_combout\,
	cin => \u2|Add5~25_cout\,
	cin0 => \u2|Add5~13\,
	cin1 => \u2|Add5~13COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~10_combout\,
	cout0 => \u2|Add5~11\,
	cout1 => \u2|Add5~11COUT1_39\);

\u2|run[2]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(2) = DFFEAS(\u2|process_0~0_combout\ & \u2|Add5~10_combout\ & (!\u2|run[1]~121_combout\) # !\u2|process_0~0_combout\ & (\u2|Add1~5_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0acc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|Add5~10_combout\,
	datab => \u2|Add1~5_combout\,
	datac => \u2|run[1]~121_combout\,
	datad => \u2|process_0~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(2));

\u2|Add1~21\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~21_combout\ = \u2|run\(3) $ (!\u2|Add1~1\ & \u2|Add1~4\) # (\u2|Add1~1\ & \u2|Add1~4COUT1_52\)
-- \u2|Add1~22\ = CARRY(!\u2|Add1~4\ # !\u2|run\(3))
-- \u2|Add1~22COUT1_54\ = CARRY(!\u2|Add1~4COUT1_52\ # !\u2|run\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|run\(3),
	cin => \u2|Add1~1\,
	cin0 => \u2|Add1~4\,
	cin1 => \u2|Add1~4COUT1_52\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~21_combout\,
	cout0 => \u2|Add1~22\,
	cout1 => \u2|Add1~22COUT1_54\);

\u2|Add1~23\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~23_combout\ = \u2|run~106_combout\ & (\u2|run\(3)) # !\u2|run~106_combout\ & !\u2|LessThan1~1_combout\ & (\u2|Add1~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|LessThan1~1_combout\,
	datab => \u2|run\(3),
	datac => \u2|Add1~21_combout\,
	datad => \u2|run~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~23_combout\);

\u2|Add5~14\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~14_combout\ = \u2|Add1~23_combout\ $ (!\u2|Add5~25_cout\ & \u2|Add5~11\) # (\u2|Add5~25_cout\ & \u2|Add5~11COUT1_39\)
-- \u2|Add5~15\ = CARRY(!\u2|Add5~11\ # !\u2|Add1~23_combout\)
-- \u2|Add5~15COUT1_41\ = CARRY(!\u2|Add5~11COUT1_39\ # !\u2|Add1~23_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|Add1~23_combout\,
	cin => \u2|Add5~25_cout\,
	cin0 => \u2|Add5~11\,
	cin1 => \u2|Add5~11COUT1_39\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~14_combout\,
	cout0 => \u2|Add5~15\,
	cout1 => \u2|Add5~15COUT1_41\);

\u2|run[3]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(3) = DFFEAS(\u2|process_0~0_combout\ & (\u2|Add5~14_combout\ & !\u2|run[1]~121_combout\) # !\u2|process_0~0_combout\ & \u2|Add1~23_combout\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0caa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|Add1~23_combout\,
	datab => \u2|Add5~14_combout\,
	datac => \u2|run[1]~121_combout\,
	datad => \u2|process_0~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(3));

\u2|Add1~24\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~24_combout\ = \u2|run\(4) $ (!(!\u2|Add1~1\ & \u2|Add1~22\) # (\u2|Add1~1\ & \u2|Add1~22COUT1_54\))
-- \u2|Add1~25\ = CARRY(\u2|run\(4) & (!\u2|Add1~22\))
-- \u2|Add1~25COUT1_56\ = CARRY(\u2|run\(4) & (!\u2|Add1~22COUT1_54\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(4),
	cin => \u2|Add1~1\,
	cin0 => \u2|Add1~22\,
	cin1 => \u2|Add1~22COUT1_54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~24_combout\,
	cout0 => \u2|Add1~25\,
	cout1 => \u2|Add1~25COUT1_56\);

\u2|Add1~26\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~26_combout\ = \u2|run~106_combout\ & \u2|run\(4) # !\u2|run~106_combout\ & (!\u2|LessThan1~1_combout\ & \u2|Add1~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(4),
	datab => \u2|LessThan1~1_combout\,
	datac => \u2|Add1~24_combout\,
	datad => \u2|run~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~26_combout\);

\u2|Add5~22\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~22_combout\ = \u2|Add1~26_combout\ $ !(!\u2|Add5~25_cout\ & \u2|Add5~15\) # (\u2|Add5~25_cout\ & \u2|Add5~15COUT1_41\)
-- \u2|Add5~23\ = CARRY(\u2|Add1~26_combout\ & !\u2|Add5~15\)
-- \u2|Add5~23COUT1_43\ = CARRY(\u2|Add1~26_combout\ & !\u2|Add5~15COUT1_41\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|Add1~26_combout\,
	cin => \u2|Add5~25_cout\,
	cin0 => \u2|Add5~15\,
	cin1 => \u2|Add5~15COUT1_41\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~22_combout\,
	cout0 => \u2|Add5~23\,
	cout1 => \u2|Add5~23COUT1_43\);

\u2|Add5~20\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~20_combout\ = \u2|Add1~32_combout\ $ ((!\u2|Add5~25_cout\ & \u2|Add5~23\) # (\u2|Add5~25_cout\ & \u2|Add5~23COUT1_43\))
-- \u2|Add5~21\ = CARRY(!\u2|Add5~23COUT1_43\ # !\u2|Add1~32_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~32_combout\,
	cin => \u2|Add5~25_cout\,
	cin0 => \u2|Add5~23\,
	cin1 => \u2|Add5~23COUT1_43\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~20_combout\,
	cout => \u2|Add5~21\);

\u2|Add5~18\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~18_combout\ = \u2|Add1~29_combout\ $ (!\u2|Add5~21\)
-- \u2|Add5~19\ = CARRY(\u2|Add1~29_combout\ & (!\u2|Add5~21\))
-- \u2|Add5~19COUT1_45\ = CARRY(\u2|Add1~29_combout\ & (!\u2|Add5~21\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~29_combout\,
	cin => \u2|Add5~21\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~18_combout\,
	cout0 => \u2|Add5~19\,
	cout1 => \u2|Add5~19COUT1_45\);

\u2|run[6]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(6) = DFFEAS(\u2|process_0~0_combout\ & (\u2|Add5~18_combout\ & !\u2|run[1]~121_combout\) # !\u2|process_0~0_combout\ & \u2|Add1~29_combout\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0aca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|Add1~29_combout\,
	datab => \u2|Add5~18_combout\,
	datac => \u2|process_0~0_combout\,
	datad => \u2|run[1]~121_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(6));

\u2|Add1~27\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~27_combout\ = \u2|run\(6) $ !\u2|Add1~31\
-- \u2|Add1~28\ = CARRY(\u2|run\(6) & !\u2|Add1~31\)
-- \u2|Add1~28COUT1_58\ = CARRY(\u2|run\(6) & !\u2|Add1~31\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|run\(6),
	cin => \u2|Add1~31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~27_combout\,
	cout0 => \u2|Add1~28\,
	cout1 => \u2|Add1~28COUT1_58\);

\u2|Add1~29\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~29_combout\ = \u2|run~106_combout\ & (\u2|run\(6)) # !\u2|run~106_combout\ & !\u2|LessThan1~1_combout\ & \u2|Add1~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f044",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|LessThan1~1_combout\,
	datab => \u2|Add1~27_combout\,
	datac => \u2|run\(6),
	datad => \u2|run~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~29_combout\);

\u2|Add5~16\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~16_combout\ = \u2|Add1~35_combout\ $ (!\u2|Add5~21\ & \u2|Add5~19\) # (\u2|Add5~21\ & \u2|Add5~19COUT1_45\)
-- \u2|Add5~17\ = CARRY(!\u2|Add5~19\ # !\u2|Add1~35_combout\)
-- \u2|Add5~17COUT1_47\ = CARRY(!\u2|Add5~19COUT1_45\ # !\u2|Add1~35_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|Add1~35_combout\,
	cin => \u2|Add5~21\,
	cin0 => \u2|Add5~19\,
	cin1 => \u2|Add5~19COUT1_45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~16_combout\,
	cout0 => \u2|Add5~17\,
	cout1 => \u2|Add5~17COUT1_47\);

\u2|run[7]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(7) = DFFEAS(\u2|process_0~0_combout\ & \u2|Add5~16_combout\ & (!\u2|run[1]~121_combout\) # !\u2|process_0~0_combout\ & (\u2|Add1~35_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0acc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|Add5~16_combout\,
	datab => \u2|Add1~35_combout\,
	datac => \u2|run[1]~121_combout\,
	datad => \u2|process_0~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(7));

\u2|Add1~33\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~33_combout\ = \u2|run\(7) $ (!\u2|Add1~31\ & \u2|Add1~28\) # (\u2|Add1~31\ & \u2|Add1~28COUT1_58\)
-- \u2|Add1~34\ = CARRY(!\u2|Add1~28\ # !\u2|run\(7))
-- \u2|Add1~34COUT1_60\ = CARRY(!\u2|Add1~28COUT1_58\ # !\u2|run\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|run\(7),
	cin => \u2|Add1~31\,
	cin0 => \u2|Add1~28\,
	cin1 => \u2|Add1~28COUT1_58\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~33_combout\,
	cout0 => \u2|Add1~34\,
	cout1 => \u2|Add1~34COUT1_60\);

\u2|Add1~35\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~35_combout\ = \u2|run~106_combout\ & (\u2|run\(7)) # !\u2|run~106_combout\ & \u2|Add1~33_combout\ & (!\u2|LessThan1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~33_combout\,
	datab => \u2|run\(7),
	datac => \u2|LessThan1~1_combout\,
	datad => \u2|run~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~35_combout\);

\u2|Add5~6\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~6_combout\ = \u2|Add1~17_combout\ $ (!(!\u2|Add5~21\ & \u2|Add5~17\) # (\u2|Add5~21\ & \u2|Add5~17COUT1_47\))
-- \u2|Add5~7\ = CARRY(\u2|Add1~17_combout\ & (!\u2|Add5~17\))
-- \u2|Add5~7COUT1_49\ = CARRY(\u2|Add1~17_combout\ & (!\u2|Add5~17COUT1_47\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~17_combout\,
	cin => \u2|Add5~21\,
	cin0 => \u2|Add5~17\,
	cin1 => \u2|Add5~17COUT1_47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~6_combout\,
	cout0 => \u2|Add5~7\,
	cout1 => \u2|Add5~7COUT1_49\);

\u2|run[8]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(8) = DFFEAS(\u2|process_0~0_combout\ & (\u2|Add5~6_combout\ & !\u2|run[1]~121_combout\) # !\u2|process_0~0_combout\ & \u2|Add1~17_combout\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0caa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|Add1~17_combout\,
	datab => \u2|Add5~6_combout\,
	datac => \u2|run[1]~121_combout\,
	datad => \u2|process_0~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(8));

\u2|Add1~15\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~15_combout\ = \u2|run\(8) $ (!(!\u2|Add1~31\ & \u2|Add1~34\) # (\u2|Add1~31\ & \u2|Add1~34COUT1_60\))
-- \u2|Add1~16\ = CARRY(\u2|run\(8) & (!\u2|Add1~34\))
-- \u2|Add1~16COUT1_62\ = CARRY(\u2|run\(8) & (!\u2|Add1~34COUT1_60\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(8),
	cin => \u2|Add1~31\,
	cin0 => \u2|Add1~34\,
	cin1 => \u2|Add1~34COUT1_60\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~15_combout\,
	cout0 => \u2|Add1~16\,
	cout1 => \u2|Add1~16COUT1_62\);

\u2|Add1~17\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~17_combout\ = \u2|run~106_combout\ & \u2|run\(8) # !\u2|run~106_combout\ & (!\u2|LessThan1~1_combout\ & \u2|Add1~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(8),
	datab => \u2|LessThan1~1_combout\,
	datac => \u2|Add1~15_combout\,
	datad => \u2|run~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~17_combout\);

\u2|Equal1~4\ : cyclone_lcell
-- Equation(s):
-- \u2|Equal1~4_combout\ = \u2|Add1~29_combout\ & \u2|Add1~35_combout\ & \u2|Add1~32_combout\ & \u2|Add1~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~29_combout\,
	datab => \u2|Add1~35_combout\,
	datac => \u2|Add1~32_combout\,
	datad => \u2|Add1~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Equal1~4_combout\);

\u2|LessThan5~0\ : cyclone_lcell
-- Equation(s):
-- \u2|LessThan5~0_combout\ = !\u2|Add1~5_combout\ & !\u2|Add1~23_combout\ # !\u2|Equal1~4_combout\ # !\u2|Add1~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "777f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~17_combout\,
	datab => \u2|Equal1~4_combout\,
	datac => \u2|Add1~5_combout\,
	datad => \u2|Add1~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|LessThan5~0_combout\);

\u2|Add5~4\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~4_combout\ = \u2|Add1~11_combout\ $ ((!\u2|Add5~21\ & \u2|Add5~7\) # (\u2|Add5~21\ & \u2|Add5~7COUT1_49\))
-- \u2|Add5~5\ = CARRY(!\u2|Add5~7\ # !\u2|Add1~11_combout\)
-- \u2|Add5~5COUT1_51\ = CARRY(!\u2|Add5~7COUT1_49\ # !\u2|Add1~11_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~11_combout\,
	cin => \u2|Add5~21\,
	cin0 => \u2|Add5~7\,
	cin1 => \u2|Add5~7COUT1_49\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~4_combout\,
	cout0 => \u2|Add5~5\,
	cout1 => \u2|Add5~5COUT1_51\);

\u2|run[9]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(9) = DFFEAS(\u2|process_0~0_combout\ & !\u2|run[1]~121_combout\ & \u2|Add5~4_combout\ # !\u2|process_0~0_combout\ & (\u2|Add1~11_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4f40",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|run[1]~121_combout\,
	datab => \u2|Add5~4_combout\,
	datac => \u2|process_0~0_combout\,
	datad => \u2|Add1~11_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(9));

\u2|Add1~9\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~9_combout\ = \u2|run\(9) $ (!\u2|Add1~31\ & \u2|Add1~16\) # (\u2|Add1~31\ & \u2|Add1~16COUT1_62\)
-- \u2|Add1~10\ = CARRY(!\u2|Add1~16\ # !\u2|run\(9))
-- \u2|Add1~10COUT1_64\ = CARRY(!\u2|Add1~16COUT1_62\ # !\u2|run\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|run\(9),
	cin => \u2|Add1~31\,
	cin0 => \u2|Add1~16\,
	cin1 => \u2|Add1~16COUT1_62\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~9_combout\,
	cout0 => \u2|Add1~10\,
	cout1 => \u2|Add1~10COUT1_64\);

\u2|Add1~11\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~11_combout\ = \u2|run~106_combout\ & (\u2|run\(9)) # !\u2|run~106_combout\ & !\u2|LessThan1~1_combout\ & \u2|Add1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f404",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|LessThan1~1_combout\,
	datab => \u2|Add1~9_combout\,
	datac => \u2|run~106_combout\,
	datad => \u2|run\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~11_combout\);

\u2|Add5~2\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~2_combout\ = \u2|Add1~14_combout\ $ !(!\u2|Add5~21\ & \u2|Add5~5\) # (\u2|Add5~21\ & \u2|Add5~5COUT1_51\)
-- \u2|Add5~3\ = CARRY(\u2|Add1~14_combout\ & !\u2|Add5~5COUT1_51\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|Add1~14_combout\,
	cin => \u2|Add5~21\,
	cin0 => \u2|Add5~5\,
	cin1 => \u2|Add5~5COUT1_51\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~2_combout\,
	cout => \u2|Add5~3\);

\u2|Add5~0\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~0_combout\ = \u2|Add1~8_combout\ $ \u2|Add5~3\
-- \u2|Add5~1\ = CARRY(!\u2|Add5~3\ # !\u2|Add1~8_combout\)
-- \u2|Add5~1COUT1_53\ = CARRY(!\u2|Add5~3\ # !\u2|Add1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|Add1~8_combout\,
	cin => \u2|Add5~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~0_combout\,
	cout0 => \u2|Add5~1\,
	cout1 => \u2|Add5~1COUT1_53\);

\u2|run[11]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(11) = DFFEAS(\u2|process_0~0_combout\ & !\u2|run[1]~121_combout\ & \u2|Add5~0_combout\ # !\u2|process_0~0_combout\ & (\u2|Add1~8_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4f40",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|run[1]~121_combout\,
	datab => \u2|Add5~0_combout\,
	datac => \u2|process_0~0_combout\,
	datad => \u2|Add1~8_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(11));

\u2|Add1~6\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~6_combout\ = \u2|run\(11) $ \u2|Add1~13\
-- \u2|Add1~7\ = CARRY(!\u2|Add1~13\ # !\u2|run\(11))
-- \u2|Add1~7COUT1_66\ = CARRY(!\u2|Add1~13\ # !\u2|run\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|run\(11),
	cin => \u2|Add1~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~6_combout\,
	cout0 => \u2|Add1~7\,
	cout1 => \u2|Add1~7COUT1_66\);

\u2|Add1~8\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~8_combout\ = \u2|run~106_combout\ & (\u2|run\(11)) # !\u2|run~106_combout\ & \u2|Add1~6_combout\ & !\u2|LessThan1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ae04",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run~106_combout\,
	datab => \u2|Add1~6_combout\,
	datac => \u2|LessThan1~1_combout\,
	datad => \u2|run\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~8_combout\);

\u2|LessThan4~0\ : cyclone_lcell
-- Equation(s):
-- \u2|LessThan4~0_combout\ = !\u2|Add1~8_combout\ & !\u2|Add1~14_combout\ & !\u2|Add1~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0003",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|Add1~8_combout\,
	datac => \u2|Add1~14_combout\,
	datad => \u2|Add1~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|LessThan4~0_combout\);

\u2|LessThan4~1\ : cyclone_lcell
-- Equation(s):
-- \u2|LessThan4~1_combout\ = !\u2|Add1~17_combout\ & (\u2|LessThan4~0_combout\ & !\u2|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0050",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~17_combout\,
	datac => \u2|LessThan4~0_combout\,
	datad => \u2|Add1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|LessThan4~1_combout\);

\u2|Equal1~1\ : cyclone_lcell
-- Equation(s):
-- \u2|Equal1~1_combout\ = \u2|Add1~32_combout\ & \u2|Add1~35_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|Add1~32_combout\,
	datac => \u2|Add1~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Equal1~1_combout\);

\u2|Equal1~2\ : cyclone_lcell
-- Equation(s):
-- \u2|Equal1~2_combout\ = \u2|Add1~23_combout\ & \u2|Add1~26_combout\ & \u2|Add1~29_combout\ & \u2|Equal1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~23_combout\,
	datab => \u2|Add1~26_combout\,
	datac => \u2|Add1~29_combout\,
	datad => \u2|Equal1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Equal1~2_combout\);

\u2|LessThan4~2\ : cyclone_lcell
-- Equation(s):
-- \u2|LessThan4~2_combout\ = \u2|LessThan4~1_combout\ & (!\u2|Add1~38_combout\ & !\u2|Add1~5_combout\ # !\u2|Equal1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "10f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~38_combout\,
	datab => \u2|Add1~5_combout\,
	datac => \u2|LessThan4~1_combout\,
	datad => \u2|Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|LessThan4~2_combout\);

\u2|run[1]~121\ : cyclone_lcell
-- Equation(s):
-- \u2|run[1]~121_combout\ = !\u2|LessThan4~2_combout\ & (\u2|Add1~20_combout\ # !\u2|LessThan4~0_combout\ # !\u2|LessThan5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f07",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|LessThan5~0_combout\,
	datab => \u2|LessThan4~0_combout\,
	datac => \u2|LessThan4~2_combout\,
	datad => \u2|Add1~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|run[1]~121_combout\);

\u2|run[4]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(4) = DFFEAS(\u2|process_0~0_combout\ & !\u2|run[1]~121_combout\ & (\u2|Add5~22_combout\) # !\u2|process_0~0_combout\ & (\u2|Add1~26_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "50cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|run[1]~121_combout\,
	datab => \u2|Add1~26_combout\,
	datac => \u2|Add5~22_combout\,
	datad => \u2|process_0~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(4));

\u2|Add1~30\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~30_combout\ = \u2|run\(5) $ ((!\u2|Add1~1\ & \u2|Add1~25\) # (\u2|Add1~1\ & \u2|Add1~25COUT1_56\))
-- \u2|Add1~31\ = CARRY(!\u2|Add1~25COUT1_56\ # !\u2|run\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(5),
	cin => \u2|Add1~1\,
	cin0 => \u2|Add1~25\,
	cin1 => \u2|Add1~25COUT1_56\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~30_combout\,
	cout => \u2|Add1~31\);

\u2|Add1~12\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~12_combout\ = \u2|run\(10) $ (!(!\u2|Add1~31\ & \u2|Add1~10\) # (\u2|Add1~31\ & \u2|Add1~10COUT1_64\))
-- \u2|Add1~13\ = CARRY(\u2|run\(10) & (!\u2|Add1~10COUT1_64\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(10),
	cin => \u2|Add1~31\,
	cin0 => \u2|Add1~10\,
	cin1 => \u2|Add1~10COUT1_64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~12_combout\,
	cout => \u2|Add1~13\);

\u2|Add1~14\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~14_combout\ = \u2|run~106_combout\ & \u2|run\(10) # !\u2|run~106_combout\ & (\u2|Add1~12_combout\ & !\u2|LessThan1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(10),
	datab => \u2|Add1~12_combout\,
	datac => \u2|LessThan1~1_combout\,
	datad => \u2|run~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~14_combout\);

\u2|run[10]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(10) = DFFEAS(\u2|process_0~0_combout\ & (!\u2|run[1]~121_combout\ & \u2|Add5~2_combout\) # !\u2|process_0~0_combout\ & \u2|Add1~14_combout\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4e44",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|process_0~0_combout\,
	datab => \u2|Add1~14_combout\,
	datac => \u2|run[1]~121_combout\,
	datad => \u2|Add5~2_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(10));

\u2|Add1~18\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~18_combout\ = \u2|run\(12) $ !(!\u2|Add1~13\ & \u2|Add1~7\) # (\u2|Add1~13\ & \u2|Add1~7COUT1_66\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c3c3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|run\(12),
	cin => \u2|Add1~13\,
	cin0 => \u2|Add1~7\,
	cin1 => \u2|Add1~7COUT1_66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~18_combout\);

\u2|Add1~20\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~20_combout\ = \u2|run~106_combout\ & \u2|run\(12) # !\u2|run~106_combout\ & (!\u2|LessThan1~1_combout\ & \u2|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8b88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(12),
	datab => \u2|run~106_combout\,
	datac => \u2|LessThan1~1_combout\,
	datad => \u2|Add1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~20_combout\);

\u2|Add5~8\ : cyclone_lcell
-- Equation(s):
-- \u2|Add5~8_combout\ = (!\u2|Add5~3\ & \u2|Add5~1\) # (\u2|Add5~3\ & \u2|Add5~1COUT1_53\) $ !\u2|Add1~20_combout\

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f00f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u2|Add1~20_combout\,
	cin => \u2|Add5~3\,
	cin0 => \u2|Add5~1\,
	cin1 => \u2|Add5~1COUT1_53\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add5~8_combout\);

\u2|run[12]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(12) = DFFEAS(\u2|process_0~0_combout\ & \u2|Add5~8_combout\ & (!\u2|run[1]~121_combout\) # !\u2|process_0~0_combout\ & (\u2|Add1~20_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0acc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|Add5~8_combout\,
	datab => \u2|Add1~20_combout\,
	datac => \u2|run[1]~121_combout\,
	datad => \u2|process_0~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(12));

\u2|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \u2|Equal0~0_combout\ = !\u2|run\(9) & !\u2|run\(10) & !\u2|run\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0003",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|run\(9),
	datac => \u2|run\(10),
	datad => \u2|run\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Equal0~0_combout\);

\u2|LessThan1~0\ : cyclone_lcell
-- Equation(s):
-- \u2|LessThan1~0_combout\ = !\u2|run\(2) & !\u2|run\(3) # !\u2|run\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1f1f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(2),
	datab => \u2|run\(3),
	datac => \u2|run\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|LessThan1~0_combout\);

\u2|LessThan1~1\ : cyclone_lcell
-- Equation(s):
-- \u2|LessThan1~1_combout\ = \u2|run\(12) # \u2|Equal0~2_combout\ & !\u2|LessThan1~0_combout\ # !\u2|Equal0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbfb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(12),
	datab => \u2|Equal0~0_combout\,
	datac => \u2|Equal0~2_combout\,
	datad => \u2|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|LessThan1~1_combout\);

\u2|Add1~0\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~0_combout\ = !\u2|run\(0)
-- \u2|Add1~1\ = CARRY(\u2|run\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~0_combout\,
	cout => \u2|Add1~1\);

\u2|Add1~2\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~2_combout\ = \u2|run~106_combout\ & (\u2|run\(0)) # !\u2|run~106_combout\ & !\u2|LessThan1~1_combout\ & \u2|Add1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba10",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run~106_combout\,
	datab => \u2|LessThan1~1_combout\,
	datac => \u2|Add1~0_combout\,
	datad => \u2|run\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~2_combout\);

\u2|dp~9\ : cyclone_lcell
-- Equation(s):
-- \u2|dp~9_combout\ = !\u2|Add1~20_combout\ & \u2|LessThan4~0_combout\ & \u2|LessThan5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|Add1~20_combout\,
	datac => \u2|LessThan4~0_combout\,
	datad => \u2|LessThan5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|dp~9_combout\);

\u2|run[0]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(0) = DFFEAS(\u2|Add1~2_combout\ & (!\u2|process_0~0_combout\) # !\u2|Add1~2_combout\ & \u2|process_0~0_combout\ & (\u2|dp~9_combout\ # \u2|LessThan4~2_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , 
-- \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5a4a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|Add1~2_combout\,
	datab => \u2|dp~9_combout\,
	datac => \u2|process_0~0_combout\,
	datad => \u2|LessThan4~2_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(0));

\u2|Add1~32\ : cyclone_lcell
-- Equation(s):
-- \u2|Add1~32_combout\ = \u2|run~106_combout\ & (\u2|run\(5)) # !\u2|run~106_combout\ & \u2|Add1~30_combout\ & !\u2|LessThan1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~30_combout\,
	datab => \u2|LessThan1~1_combout\,
	datac => \u2|run\(5),
	datad => \u2|run~106_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add1~32_combout\);

\u2|run[5]\ : cyclone_lcell
-- Equation(s):
-- \u2|run\(5) = DFFEAS(\u2|process_0~0_combout\ & \u2|Add5~20_combout\ & (!\u2|run[1]~121_combout\) # !\u2|process_0~0_combout\ & (\u2|Add1~32_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|run[12]~108_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0cac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|Add5~20_combout\,
	datab => \u2|Add1~32_combout\,
	datac => \u2|process_0~0_combout\,
	datad => \u2|run[1]~121_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|run[12]~108_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|run\(5));

\u2|Equal0~2\ : cyclone_lcell
-- Equation(s):
-- \u2|Equal0~2_combout\ = \u2|run\(5) & \u2|run\(4) & \u2|run\(7) & \u2|run\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(5),
	datab => \u2|run\(4),
	datac => \u2|run\(7),
	datad => \u2|run\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Equal0~2_combout\);

\u2|Equal0~3\ : cyclone_lcell
-- Equation(s):
-- \u2|Equal0~3_combout\ = \u2|Equal0~2_combout\ & \u2|run\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u2|Equal0~2_combout\,
	datad => \u2|run\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Equal0~3_combout\);

\u2|Equal0~1\ : cyclone_lcell
-- Equation(s):
-- \u2|Equal0~1_combout\ = !\u2|run\(12) & !\u2|run\(8) & \u2|Equal0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0300",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|run\(12),
	datac => \u2|run\(8),
	datad => \u2|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Equal0~1_combout\);

\u2|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \u2|LessThan0~0_combout\ = \u2|Equal0~1_combout\ & (!\u2|run\(1) & !\u2|run\(2) # !\u2|Equal0~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "444c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Equal0~3_combout\,
	datab => \u2|Equal0~1_combout\,
	datac => \u2|run\(1),
	datad => \u2|run\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|LessThan0~0_combout\);

\u2|Equal1~0\ : cyclone_lcell
-- Equation(s):
-- \u2|Equal1~0_combout\ = \u2|Add1~2_combout\ # \u2|Add1~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fafa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~2_combout\,
	datac => \u2|Add1~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Equal1~0_combout\);

\u2|Equal1~3\ : cyclone_lcell
-- Equation(s):
-- \u2|Equal1~3_combout\ = \u2|Equal1~0_combout\ # !\u2|LessThan4~1_combout\ # !\u2|Equal1~2_combout\ # !\u2|Add1~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff7f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add1~38_combout\,
	datab => \u2|Equal1~2_combout\,
	datac => \u2|LessThan4~1_combout\,
	datad => \u2|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Equal1~3_combout\);

\u2|twofive[0]~75\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive[0]~75_combout\ = !\u2|LessThan4~2_combout\ & (!\u2|dp~9_combout\ # !\u2|Equal1~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1515",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|LessThan4~2_combout\,
	datab => \u2|Equal1~3_combout\,
	datac => \u2|dp~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive[0]~75_combout\);

\u2|twofive[2]~74\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive[2]~74_combout\ = \u1|ceout~combout\ & (\wheel~combout\ & \u2|flag~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ceout~combout\,
	datac => \wheel~combout\,
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive[2]~74_combout\);

\u2|twofive~58\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~58_combout\ = \u2|LessThan0~0_combout\ & \u2|twofive\(2) # !\u2|LessThan0~0_combout\ & (\u2|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|LessThan0~0_combout\,
	datac => \u2|twofive\(2),
	datad => \u2|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~58_combout\);

\u2|twofive~59\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~59_combout\ = \u2|flag~regout\ & \u2|twofive\(2) # !\u2|flag~regout\ & (\u2|twofive~57_combout\ # \u2|twofive~58_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ddd8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|flag~regout\,
	datab => \u2|twofive\(2),
	datac => \u2|twofive~57_combout\,
	datad => \u2|twofive~58_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~59_combout\);

\u2|twofive~72\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~72_combout\ = \u2|twofive~59_combout\ & \u2|LessThan4~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u2|twofive~59_combout\,
	datad => \u2|LessThan4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~72_combout\);

\u2|twofive[0]~77\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive[0]~77_combout\ = \u2|dp~9_combout\ & \u2|twofive[0]~76_combout\ # !\u2|flag~regout\ # !\u1|ceout~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f777",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ceout~combout\,
	datab => \u2|flag~regout\,
	datac => \u2|dp~9_combout\,
	datad => \u2|twofive[0]~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive[0]~77_combout\);

\u2|Equal0~5\ : cyclone_lcell
-- Equation(s):
-- \u2|Equal0~5_combout\ = \u2|run\(1) & !\u2|run\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u2|run\(1),
	datad => \u2|run\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Equal0~5_combout\);

\u2|Equal0~6\ : cyclone_lcell
-- Equation(s):
-- \u2|Equal0~6_combout\ = !\u2|run\(2) & \u2|Equal0~1_combout\ & \u2|Equal0~3_combout\ & \u2|Equal0~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(2),
	datab => \u2|Equal0~1_combout\,
	datac => \u2|Equal0~3_combout\,
	datad => \u2|Equal0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Equal0~6_combout\);

\u2|LessThan1~2\ : cyclone_lcell
-- Equation(s):
-- \u2|LessThan1~2_combout\ = \u2|Equal0~0_combout\ & (\u2|LessThan1~0_combout\ # !\u2|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|Equal0~0_combout\,
	datac => \u2|Equal0~2_combout\,
	datad => \u2|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|LessThan1~2_combout\);

\u2|Add0~7\ : cyclone_lcell
-- Equation(s):
-- \u2|Add0~7_cout0\ = CARRY(\u2|run\(12) # !\u2|LessThan1~2_combout\)
-- \u2|Add0~7COUT1_13\ = CARRY(\u2|run\(12) # !\u2|LessThan1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffbb",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(12),
	datab => \u2|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add0~6\,
	cout0 => \u2|Add0~7_cout0\,
	cout1 => \u2|Add0~7COUT1_13\);

\u2|Add0~2\ : cyclone_lcell
-- Equation(s):
-- \u2|Add0~2_combout\ = \u2|twofive\(0) $ \u2|Equal0~6_combout\ $ \u2|Add0~7_cout0\
-- \u2|Add0~3\ = CARRY(\u2|twofive\(0) & !\u2|Equal0~6_combout\ & !\u2|Add0~7_cout0\ # !\u2|twofive\(0) & (!\u2|Add0~7_cout0\ # !\u2|Equal0~6_combout\))
-- \u2|Add0~3COUT1_15\ = CARRY(\u2|twofive\(0) & !\u2|Equal0~6_combout\ & !\u2|Add0~7COUT1_13\ # !\u2|twofive\(0) & (!\u2|Add0~7COUT1_13\ # !\u2|Equal0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive\(0),
	datab => \u2|Equal0~6_combout\,
	cin0 => \u2|Add0~7_cout0\,
	cin1 => \u2|Add0~7COUT1_13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add0~2_combout\,
	cout0 => \u2|Add0~3\,
	cout1 => \u2|Add0~3COUT1_15\);

\u2|twofive~62\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~62_combout\ = \u2|LessThan0~0_combout\ & \u2|twofive\(0) # !\u2|LessThan0~0_combout\ & (\u2|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive\(0),
	datab => \u2|LessThan0~0_combout\,
	datad => \u2|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~62_combout\);

\u2|twofive[0]~73\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive[0]~73_combout\ = !\u2|twofive~72_combout\ & \wheel~combout\ & !\u2|twofive~58_combout\ & !\u2|twofive~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0004",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive~72_combout\,
	datab => \wheel~combout\,
	datac => \u2|twofive~58_combout\,
	datad => \u2|twofive~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive[0]~73_combout\);

\u2|twofive[0]~87\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive[0]~87_combout\ = !\u2|twofive[0]~76_combout\ & (\u2|twofive[0]~73_combout\ # !\u2|flag~regout\ # !\u1|ceout~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3313",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ceout~combout\,
	datab => \u2|twofive[0]~76_combout\,
	datac => \u2|flag~regout\,
	datad => \u2|twofive[0]~73_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive[0]~87_combout\);

\u2|twofive~78\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~78_combout\ = \u2|twofive[0]~77_combout\ & \u2|twofive~64_combout\ & (\u2|twofive[0]~87_combout\) # !\u2|twofive[0]~77_combout\ & (\u2|twofive~62_combout\ # !\u2|twofive[0]~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d855",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive[0]~77_combout\,
	datab => \u2|twofive~64_combout\,
	datac => \u2|twofive~62_combout\,
	datad => \u2|twofive[0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~78_combout\);

\u2|twofive~69\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~69_combout\ = \u2|LessThan0~0_combout\ & (\u2|twofive\(2)) # !\u2|LessThan0~0_combout\ & (\u2|flag~regout\ & (\u2|twofive\(2)) # !\u2|flag~regout\ & \u2|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add0~0_combout\,
	datab => \u2|LessThan0~0_combout\,
	datac => \u2|twofive\(2),
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~69_combout\);

\u2|twofive[0]~80\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive[0]~80_combout\ = \u2|twofive~68_combout\ # \u2|twofive[0]~75_combout\ # \u2|twofive~69_combout\ & \u2|LessThan4~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feee",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive~68_combout\,
	datab => \u2|twofive[0]~75_combout\,
	datac => \u2|twofive~69_combout\,
	datad => \u2|LessThan4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive[0]~80_combout\);

\u2|twofive[0]~79\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive[0]~79_combout\ = \u2|twofive\(2) & !\wheel~combout\ # !\u2|flag~regout\ # !\u1|ceout~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive\(2),
	datab => \wheel~combout\,
	datac => \u1|ceout~combout\,
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive[0]~79_combout\);

\u2|twofive[0]~81\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive[0]~81_combout\ = \key_start~combout\ & (\u2|twofive[0]~79_combout\ # \wheel~combout\ & \u2|twofive[0]~80_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \key_start~combout\,
	datab => \wheel~combout\,
	datac => \u2|twofive[0]~80_combout\,
	datad => \u2|twofive[0]~79_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive[0]~81_combout\);

\u2|twofive[0]\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive\(0) = DFFEAS(\u2|twofive[0]~76_combout\ & (\u2|twofive~64_combout\ $ (\u2|Equal1~3_combout\ # !\u2|twofive~78_combout\)) # !\u2|twofive[0]~76_combout\ & (\u2|twofive~78_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, 
-- , \u2|twofive[0]~81_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "70da",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|twofive[0]~76_combout\,
	datab => \u2|Equal1~3_combout\,
	datac => \u2|twofive~78_combout\,
	datad => \u2|twofive~64_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|twofive[0]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|twofive\(0));

\u2|twofive~63\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~63_combout\ = \u2|flag~regout\ # !\wheel~combout\ & !\u2|twofive\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff05",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wheel~combout\,
	datac => \u2|twofive\(2),
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~63_combout\);

\u2|twofive~64\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~64_combout\ = \u2|twofive~63_combout\ & \u2|twofive\(0) # !\u2|twofive~63_combout\ & (\u2|twofive~62_combout\ # \u2|twofive~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bbb8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive\(0),
	datab => \u2|twofive~63_combout\,
	datac => \u2|twofive~62_combout\,
	datad => \u2|twofive~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~64_combout\);

\u2|Add0~4\ : cyclone_lcell
-- Equation(s):
-- \u2|Add0~4_combout\ = \u2|twofive\(1) $ !\u2|Add0~3\
-- \u2|Add0~5\ = CARRY(\u2|twofive\(1) & !\u2|Add0~3\)
-- \u2|Add0~5COUT1_17\ = CARRY(\u2|twofive\(1) & !\u2|Add0~3COUT1_15\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|twofive\(1),
	cin0 => \u2|Add0~3\,
	cin1 => \u2|Add0~3COUT1_15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add0~4_combout\,
	cout0 => \u2|Add0~5\,
	cout1 => \u2|Add0~5COUT1_17\);

\u2|twofive~65\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~65_combout\ = \u2|LessThan0~0_combout\ & \u2|twofive\(1) # !\u2|LessThan0~0_combout\ & (\u2|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|twofive\(1),
	datac => \u2|LessThan0~0_combout\,
	datad => \u2|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~65_combout\);

\u2|twofive~66\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~66_combout\ = \u2|twofive~63_combout\ & \u2|twofive\(1) # !\u2|twofive~63_combout\ & (\u2|twofive~65_combout\ & !\u2|twofive~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0ac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive\(1),
	datab => \u2|twofive~65_combout\,
	datac => \u2|twofive~63_combout\,
	datad => \u2|twofive~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~66_combout\);

\u2|twofive~60\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~60_combout\ = \wheel~combout\ & !\u2|LessThan0~0_combout\ & !\u2|flag~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \wheel~combout\,
	datac => \u2|LessThan0~0_combout\,
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~60_combout\);

\u2|twofive~61\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~61_combout\ = \u2|twofive~60_combout\ & \u2|Add0~0_combout\ # !\u2|twofive~60_combout\ & (\u2|twofive\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8b8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add0~0_combout\,
	datab => \u2|twofive~60_combout\,
	datac => \u2|twofive\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~61_combout\);

\u2|Add6~0\ : cyclone_lcell
-- Equation(s):
-- \u2|Add6~0_combout\ = \u2|twofive~61_combout\ $ (\u2|twofive~66_combout\ & (\u2|twofive~64_combout\ # !\u2|Equal1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "738c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive~64_combout\,
	datab => \u2|twofive~66_combout\,
	datac => \u2|Equal1~3_combout\,
	datad => \u2|twofive~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add6~0_combout\);

\u2|Add4~0\ : cyclone_lcell
-- Equation(s):
-- \u2|Add4~0_combout\ = \u2|twofive~64_combout\ & \u2|twofive~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u2|twofive~64_combout\,
	datad => \u2|twofive~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add4~0_combout\);

\u2|twofive~67\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~67_combout\ = \u2|Equal1~3_combout\ & (\u2|twofive~59_combout\) # !\u2|Equal1~3_combout\ & (\u2|twofive~61_combout\ $ (\u2|Add4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d1e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive~61_combout\,
	datab => \u2|Equal1~3_combout\,
	datac => \u2|twofive~59_combout\,
	datad => \u2|Add4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~67_combout\);

\u2|twofive~68\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~68_combout\ = !\u2|LessThan4~2_combout\ & (\u2|dp~9_combout\ & (\u2|twofive~67_combout\) # !\u2|dp~9_combout\ & \u2|Add6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5410",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|LessThan4~2_combout\,
	datab => \u2|dp~9_combout\,
	datac => \u2|Add6~0_combout\,
	datad => \u2|twofive~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~68_combout\);

\u2|twofive[0]~76\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive[0]~76_combout\ = \u2|twofive[0]~75_combout\ & \u2|twofive[2]~74_combout\ & !\u2|twofive~72_combout\ & !\u2|twofive~68_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0008",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive[0]~75_combout\,
	datab => \u2|twofive[2]~74_combout\,
	datac => \u2|twofive~72_combout\,
	datad => \u2|twofive~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive[0]~76_combout\);

\u2|twofive~82\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~82_combout\ = \u2|twofive[0]~77_combout\ & (\u2|twofive~66_combout\ # !\u2|twofive[0]~87_combout\) # !\u2|twofive[0]~77_combout\ & \u2|twofive~65_combout\ & (\u2|twofive[0]~87_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive~65_combout\,
	datab => \u2|twofive~66_combout\,
	datac => \u2|twofive[0]~77_combout\,
	datad => \u2|twofive[0]~87_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~82_combout\);

\u2|twofive~83\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~83_combout\ = \u2|twofive~82_combout\ # \u2|Equal1~3_combout\ & \u2|twofive[0]~76_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|Equal1~3_combout\,
	datac => \u2|twofive[0]~76_combout\,
	datad => \u2|twofive~82_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~83_combout\);

\u2|twofive[1]\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive\(1) = DFFEAS(\u2|twofive[0]~76_combout\ & (\u2|twofive~66_combout\ $ (\u2|twofive~64_combout\ # !\u2|twofive~83_combout\)) # !\u2|twofive[0]~76_combout\ & (\u2|twofive~83_combout\), GLOBAL(\clk~combout\), 
-- !\u12|current_state.start_reset~regout\, , \u2|twofive[0]~81_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7d0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|twofive[0]~76_combout\,
	datab => \u2|twofive~64_combout\,
	datac => \u2|twofive~66_combout\,
	datad => \u2|twofive~83_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u2|twofive[0]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|twofive\(1));

\u2|Add0~0\ : cyclone_lcell
-- Equation(s):
-- \u2|Add0~0_combout\ = \u2|Add0~5\ $ \u2|twofive\(2)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u2|twofive\(2),
	cin0 => \u2|Add0~5\,
	cin1 => \u2|Add0~5COUT1_17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add0~0_combout\);

\u2|twofive~57\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~57_combout\ = \wheel~combout\ & (\u2|LessThan0~0_combout\ & \u2|twofive\(2) # !\u2|LessThan0~0_combout\ & (\u2|Add0~0_combout\)) # !\wheel~combout\ & (\u2|twofive\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f2d0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wheel~combout\,
	datab => \u2|LessThan0~0_combout\,
	datac => \u2|twofive\(2),
	datad => \u2|Add0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~57_combout\);

\u2|flag\ : cyclone_lcell
-- Equation(s):
-- \u2|flag~regout\ = DFFEAS(\u2|flag~regout\ # \key_start~combout\ & (\u2|twofive~57_combout\), GLOBAL(\clk~combout\), VCC, , , VCC, \u12|current_state.start_reset~regout\, , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eecc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \key_start~combout\,
	datab => \u2|flag~regout\,
	datac => VCC,
	datad => \u2|twofive~57_combout\,
	aclr => GND,
	aload => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|flag~regout\);

\u2|twofive[2]~86\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive[2]~86_combout\ = \wheel~combout\ & (\u2|flag~regout\ & \u1|ceout~combout\ # !\u2|flag~regout\ & (!\u2|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "808a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wheel~combout\,
	datab => \u1|ceout~combout\,
	datac => \u2|flag~regout\,
	datad => \u2|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive[2]~86_combout\);

\u2|twofive~70\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive~70_combout\ = \u2|twofive~68_combout\ # \u2|twofive~69_combout\ & \u2|LessThan4~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|twofive~69_combout\,
	datac => \u2|LessThan4~2_combout\,
	datad => \u2|twofive~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive~70_combout\);

\u2|twofive[2]~85\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive[2]~85_combout\ = \u1|ceout~combout\ & (\u2|flag~regout\ & (\u2|twofive~70_combout\) # !\u2|flag~regout\ & \u2|Add0~0_combout\) # !\u1|ceout~combout\ & \u2|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|Add0~0_combout\,
	datab => \u1|ceout~combout\,
	datac => \u2|twofive~70_combout\,
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twofive[2]~85_combout\);

\u2|twofive[2]\ : cyclone_lcell
-- Equation(s):
-- \u2|twofive\(2) = DFFEAS(\u2|twofive[2]~86_combout\ & (\key_start~combout\ & (\u2|twofive[2]~85_combout\) # !\key_start~combout\ & \u2|twofive\(2)) # !\u2|twofive[2]~86_combout\ & \u2|twofive\(2), GLOBAL(\clk~combout\), 
-- !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec4c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|twofive[2]~86_combout\,
	datab => \u2|twofive\(2),
	datac => \key_start~combout\,
	datad => \u2|twofive[2]~85_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|twofive\(2));

\u12|COM~3\ : cyclone_lcell
-- Equation(s):
-- \u12|COM~3_combout\ = !\u2|twofive\(2) & (\key_start~combout\ & \u12|state_start~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive\(2),
	datac => \key_start~combout\,
	datad => \u12|state_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|COM~3_combout\);

\u3|time[9]~34\ : cyclone_lcell
-- Equation(s):
-- \u3|time[9]~34_combout\ = !\u1|ceout~combout\ & \key_start~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u1|ceout~combout\,
	datac => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u3|time[9]~34_combout\);

\u3|ten[3]\ : cyclone_lcell
-- Equation(s):
-- \u3|ten\(3) = DFFEAS(GND, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, \u3|Add1~4_combout\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u3|Add1~4_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u3|time[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|ten\(3));

\u3|time[0]\ : cyclone_lcell
-- Equation(s):
-- \u3|time\(0) = DFFEAS(!\u3|time\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , !\u3|LessThan0~1_combout\, )
-- \u3|time[0]~40\ = CARRY(\u3|time\(0))
-- \u3|time[0]~40COUT1_51\ = CARRY(\u3|time\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u3|time\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u3|ALT_INV_LessThan0~1_combout\,
	ena => \u3|time[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|time\(0),
	cout0 => \u3|time[0]~40\,
	cout1 => \u3|time[0]~40COUT1_51\);

\u3|time[1]\ : cyclone_lcell
-- Equation(s):
-- \u3|time\(1) = DFFEAS(\u3|time\(1) $ (\u3|time[0]~40\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , !\u3|LessThan0~1_combout\, )
-- \u3|time[1]~38\ = CARRY(!\u3|time[0]~40\ # !\u3|time\(1))
-- \u3|time[1]~38COUT1_53\ = CARRY(!\u3|time[0]~40COUT1_51\ # !\u3|time\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u3|time\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u3|ALT_INV_LessThan0~1_combout\,
	ena => \u3|time[9]~34_combout\,
	cin0 => \u3|time[0]~40\,
	cin1 => \u3|time[0]~40COUT1_51\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|time\(1),
	cout0 => \u3|time[1]~38\,
	cout1 => \u3|time[1]~38COUT1_53\);

\u3|time[2]\ : cyclone_lcell
-- Equation(s):
-- \u3|time\(2) = DFFEAS(\u3|time\(2) $ (!\u3|time[1]~38\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , !\u3|LessThan0~1_combout\, )
-- \u3|time[2]~36\ = CARRY(\u3|time\(2) & (!\u3|time[1]~38\))
-- \u3|time[2]~36COUT1_55\ = CARRY(\u3|time\(2) & (!\u3|time[1]~38COUT1_53\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u3|time\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u3|ALT_INV_LessThan0~1_combout\,
	ena => \u3|time[9]~34_combout\,
	cin0 => \u3|time[1]~38\,
	cin1 => \u3|time[1]~38COUT1_53\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|time\(2),
	cout0 => \u3|time[2]~36\,
	cout1 => \u3|time[2]~36COUT1_55\);

\u3|time[3]\ : cyclone_lcell
-- Equation(s):
-- \u3|time\(3) = DFFEAS(\u3|time\(3) $ \u3|time[2]~36\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , !\u3|LessThan0~1_combout\, )
-- \u3|time[3]~21\ = CARRY(!\u3|time[2]~36\ # !\u3|time\(3))
-- \u3|time[3]~21COUT1_57\ = CARRY(!\u3|time[2]~36COUT1_55\ # !\u3|time\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u3|time\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u3|ALT_INV_LessThan0~1_combout\,
	ena => \u3|time[9]~34_combout\,
	cin0 => \u3|time[2]~36\,
	cin1 => \u3|time[2]~36COUT1_55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|time\(3),
	cout0 => \u3|time[3]~21\,
	cout1 => \u3|time[3]~21COUT1_57\);

\u3|time[4]\ : cyclone_lcell
-- Equation(s):
-- \u3|time\(4) = DFFEAS(\u3|time\(4) $ !\u3|time[3]~21\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , !\u3|LessThan0~1_combout\, )
-- \u3|time[4]~23\ = CARRY(\u3|time\(4) & !\u3|time[3]~21COUT1_57\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u3|time\(4),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u3|ALT_INV_LessThan0~1_combout\,
	ena => \u3|time[9]~34_combout\,
	cin0 => \u3|time[3]~21\,
	cin1 => \u3|time[3]~21COUT1_57\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|time\(4),
	cout => \u3|time[4]~23\);

\u3|time[5]\ : cyclone_lcell
-- Equation(s):
-- \u3|time\(5) = DFFEAS(\u3|time\(5) $ \u3|time[4]~23\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , !\u3|LessThan0~1_combout\, )
-- \u3|time[5]~25\ = CARRY(!\u3|time[4]~23\ # !\u3|time\(5))
-- \u3|time[5]~25COUT1_59\ = CARRY(!\u3|time[4]~23\ # !\u3|time\(5))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u3|time\(5),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u3|ALT_INV_LessThan0~1_combout\,
	ena => \u3|time[9]~34_combout\,
	cin => \u3|time[4]~23\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|time\(5),
	cout0 => \u3|time[5]~25\,
	cout1 => \u3|time[5]~25COUT1_59\);

\u3|time[6]\ : cyclone_lcell
-- Equation(s):
-- \u3|time\(6) = DFFEAS(\u3|time\(6) $ (!(!\u3|time[4]~23\ & \u3|time[5]~25\) # (\u3|time[4]~23\ & \u3|time[5]~25COUT1_59\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , !\u3|LessThan0~1_combout\, )
-- \u3|time[6]~27\ = CARRY(\u3|time\(6) & (!\u3|time[5]~25\))
-- \u3|time[6]~27COUT1_61\ = CARRY(\u3|time\(6) & (!\u3|time[5]~25COUT1_59\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u3|time\(6),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u3|ALT_INV_LessThan0~1_combout\,
	ena => \u3|time[9]~34_combout\,
	cin => \u3|time[4]~23\,
	cin0 => \u3|time[5]~25\,
	cin1 => \u3|time[5]~25COUT1_59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|time\(6),
	cout0 => \u3|time[6]~27\,
	cout1 => \u3|time[6]~27COUT1_61\);

\u3|time[7]\ : cyclone_lcell
-- Equation(s):
-- \u3|time\(7) = DFFEAS(\u3|time\(7) $ ((!\u3|time[4]~23\ & \u3|time[6]~27\) # (\u3|time[4]~23\ & \u3|time[6]~27COUT1_61\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , !\u3|LessThan0~1_combout\, )
-- \u3|time[7]~29\ = CARRY(!\u3|time[6]~27\ # !\u3|time\(7))
-- \u3|time[7]~29COUT1_63\ = CARRY(!\u3|time[6]~27COUT1_61\ # !\u3|time\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u3|time\(7),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u3|ALT_INV_LessThan0~1_combout\,
	ena => \u3|time[9]~34_combout\,
	cin => \u3|time[4]~23\,
	cin0 => \u3|time[6]~27\,
	cin1 => \u3|time[6]~27COUT1_61\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|time\(7),
	cout0 => \u3|time[7]~29\,
	cout1 => \u3|time[7]~29COUT1_63\);

\u3|time[8]\ : cyclone_lcell
-- Equation(s):
-- \u3|time\(8) = DFFEAS(\u3|time\(8) $ !(!\u3|time[4]~23\ & \u3|time[7]~29\) # (\u3|time[4]~23\ & \u3|time[7]~29COUT1_63\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , !\u3|LessThan0~1_combout\, )
-- \u3|time[8]~31\ = CARRY(\u3|time\(8) & !\u3|time[7]~29\)
-- \u3|time[8]~31COUT1_65\ = CARRY(\u3|time\(8) & !\u3|time[7]~29COUT1_63\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u3|time\(8),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u3|ALT_INV_LessThan0~1_combout\,
	ena => \u3|time[9]~34_combout\,
	cin => \u3|time[4]~23\,
	cin0 => \u3|time[7]~29\,
	cin1 => \u3|time[7]~29COUT1_63\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|time\(8),
	cout0 => \u3|time[8]~31\,
	cout1 => \u3|time[8]~31COUT1_65\);

\u3|time[9]\ : cyclone_lcell
-- Equation(s):
-- \u3|time\(9) = DFFEAS(\u3|time\(9) $ ((!\u3|time[4]~23\ & \u3|time[8]~31\) # (\u3|time[4]~23\ & \u3|time[8]~31COUT1_65\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , !\u3|LessThan0~1_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u3|time\(9),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u3|ALT_INV_LessThan0~1_combout\,
	ena => \u3|time[9]~34_combout\,
	cin => \u3|time[4]~23\,
	cin0 => \u3|time[8]~31\,
	cin1 => \u3|time[8]~31COUT1_65\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|time\(9));

\u3|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \u3|LessThan0~0_combout\ = !\u3|time\(5) & (!\u3|time\(4) # !\u3|time\(3)) # !\u3|time\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5777",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|time\(6),
	datab => \u3|time\(5),
	datac => \u3|time\(3),
	datad => \u3|time\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u3|LessThan0~0_combout\);

\u3|LessThan0~1\ : cyclone_lcell
-- Equation(s):
-- \u3|LessThan0~1_combout\ = !\u3|time\(7) & !\u3|time\(8) & \u3|LessThan0~0_combout\ # !\u3|time\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3733",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|time\(7),
	datab => \u3|time\(9),
	datac => \u3|time\(8),
	datad => \u3|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u3|LessThan0~1_combout\);

\u3|Add1~6\ : cyclone_lcell
-- Equation(s):
-- \u3|Add1~6_combout\ = \u3|ten\(0) $ !\u3|LessThan0~1_combout\
-- \u3|Add1~7\ = CARRY(\u3|ten\(0) & !\u3|LessThan0~1_combout\)
-- \u3|Add1~7COUT1_13\ = CARRY(\u3|ten\(0) & !\u3|LessThan0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9922",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ten\(0),
	datab => \u3|LessThan0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u3|Add1~6_combout\,
	cout0 => \u3|Add1~7\,
	cout1 => \u3|Add1~7COUT1_13\);

\u3|ten[0]\ : cyclone_lcell
-- Equation(s):
-- \u3|ten\(0) = DFFEAS(\u3|Add1~6_combout\ # \u3|Add1~4_combout\ & (\u3|Add1~2_combout\ # \u3|Add1~0_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcec",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u3|Add1~2_combout\,
	datab => \u3|Add1~6_combout\,
	datac => \u3|Add1~4_combout\,
	datad => \u3|Add1~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u3|time[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|ten\(0));

\u3|Add1~0\ : cyclone_lcell
-- Equation(s):
-- \u3|Add1~0_combout\ = \u3|ten\(1) $ \u3|Add1~7\
-- \u3|Add1~1\ = CARRY(!\u3|Add1~7\ # !\u3|ten\(1))
-- \u3|Add1~1COUT1_15\ = CARRY(!\u3|Add1~7COUT1_13\ # !\u3|ten\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u3|ten\(1),
	cin0 => \u3|Add1~7\,
	cin1 => \u3|Add1~7COUT1_13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u3|Add1~0_combout\,
	cout0 => \u3|Add1~1\,
	cout1 => \u3|Add1~1COUT1_15\);

\u3|ten[1]\ : cyclone_lcell
-- Equation(s):
-- \u3|ten\(1) = DFFEAS(\u3|Add1~0_combout\ # \u3|Add1~4_combout\ & \u3|Add1~2_combout\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u3|Add1~4_combout\,
	datac => \u3|Add1~2_combout\,
	datad => \u3|Add1~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u3|time[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|ten\(1));

\u3|Add1~2\ : cyclone_lcell
-- Equation(s):
-- \u3|Add1~2_combout\ = \u3|ten\(2) $ !\u3|Add1~1\
-- \u3|Add1~3\ = CARRY(\u3|ten\(2) & !\u3|Add1~1\)
-- \u3|Add1~3COUT1_17\ = CARRY(\u3|ten\(2) & !\u3|Add1~1COUT1_15\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u3|ten\(2),
	cin0 => \u3|Add1~1\,
	cin1 => \u3|Add1~1COUT1_15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u3|Add1~2_combout\,
	cout0 => \u3|Add1~3\,
	cout1 => \u3|Add1~3COUT1_17\);

\u3|ten[2]\ : cyclone_lcell
-- Equation(s):
-- \u3|ten\(2) = DFFEAS(!\u3|Add1~4_combout\ & \u3|Add1~2_combout\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3030",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u3|Add1~4_combout\,
	datac => \u3|Add1~2_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u3|time[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|ten\(2));

\u3|Add1~4\ : cyclone_lcell
-- Equation(s):
-- \u3|Add1~4_combout\ = \u3|Add1~3\ $ \u3|ten\(3)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u3|ten\(3),
	cin0 => \u3|Add1~3\,
	cin1 => \u3|Add1~3COUT1_17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u3|Add1~4_combout\);

\u3|tenout\ : cyclone_lcell
-- Equation(s):
-- \u3|tenout~regout\ = DFFEAS(\u3|Add1~4_combout\ & (\u3|Add1~2_combout\ # \u3|Add1~0_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u3|Add1~4_combout\,
	datac => \u3|Add1~2_combout\,
	datad => \u3|Add1~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u3|time[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|tenout~regout\);

\u12|Selector4~0\ : cyclone_lcell
-- Equation(s):
-- \u12|Selector4~0_combout\ = \u12|current_state.start_reset~regout\ # \u12|COM~3_combout\ & \u12|current_state.within_starting_price~regout\ & !\u3|tenout~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff08",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u12|COM~3_combout\,
	datab => \u12|current_state.within_starting_price~regout\,
	datac => \u3|tenout~regout\,
	datad => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|Selector4~0_combout\);

\u12|current_state.within_starting_price\ : cyclone_lcell
-- Equation(s):
-- \u12|next_state.within_starting_price_142\ = \u12|Selector3~1_combout\ & (\u12|Selector4~0_combout\) # !\u12|Selector3~1_combout\ & (\u12|next_state.within_starting_price_142\)
-- \u12|current_state.within_starting_price~regout\ = DFFEAS(\u12|next_state.within_starting_price_142\, GLOBAL(\clk~combout\), GLOBAL(\key_start~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u12|Selector3~1_combout\,
	datac => \u12|Selector4~0_combout\,
	datad => \u12|next_state.within_starting_price_142\,
	aclr => \ALT_INV_key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|next_state.within_starting_price_142\,
	regout => \u12|current_state.within_starting_price~regout\);

\u12|COM~8\ : cyclone_lcell
-- Equation(s):
-- \u12|COM~8_combout\ = \key_start~combout\ & \u12|state_start~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \key_start~combout\,
	datad => \u12|state_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|COM~8_combout\);

\u12|Selector2~0\ : cyclone_lcell
-- Equation(s):
-- \u12|Selector2~0_combout\ = \u2|twofive\(2) & \u12|COM~8_combout\ & (\u12|current_state.beyond_starting_price~regout\ # \u12|current_state.within_starting_price~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u12|current_state.beyond_starting_price~regout\,
	datab => \u12|current_state.within_starting_price~regout\,
	datac => \u2|twofive\(2),
	datad => \u12|COM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|Selector2~0_combout\);

\u12|Selector2~1\ : cyclone_lcell
-- Equation(s):
-- \u12|Selector2~1_combout\ = \u12|Selector2~0_combout\ # \u12|COM~3_combout\ & \u12|current_state.within_starting_price~regout\ & \u3|tenout~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u12|COM~3_combout\,
	datab => \u12|current_state.within_starting_price~regout\,
	datac => \u3|tenout~regout\,
	datad => \u12|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|Selector2~1_combout\);

\u12|current_state.beyond_starting_price\ : cyclone_lcell
-- Equation(s):
-- \u12|next_state.beyond_starting_price_123\ = \u12|Selector3~1_combout\ & \u12|Selector2~1_combout\ # !\u12|Selector3~1_combout\ & (\u12|next_state.beyond_starting_price_123\)
-- \u12|current_state.beyond_starting_price~regout\ = DFFEAS(\u12|next_state.beyond_starting_price_123\, GLOBAL(\clk~combout\), GLOBAL(\key_start~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u12|Selector3~1_combout\,
	datac => \u12|Selector2~1_combout\,
	datad => \u12|next_state.beyond_starting_price_123\,
	aclr => \ALT_INV_key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|next_state.beyond_starting_price_123\,
	regout => \u12|current_state.beyond_starting_price~regout\);

\u12|Selector5~2\ : cyclone_lcell
-- Equation(s):
-- \u12|Selector5~2_combout\ = \u12|current_state.beyond_starting_price~regout\ & (!\u12|COM~8_combout\ # !\u2|twofive\(2)) # !\u12|current_state.beyond_starting_price~regout\ & \u12|current_state.within_starting_price~regout\ & (!\u12|COM~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0aee",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u12|current_state.beyond_starting_price~regout\,
	datab => \u12|current_state.within_starting_price~regout\,
	datac => \u2|twofive\(2),
	datad => \u12|COM~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|Selector5~2_combout\);

\u12|next_state.stop_161\ : cyclone_lcell
-- Equation(s):
-- \u12|next_state.stop_161~combout\ = \u12|Selector3~1_combout\ & \u12|Selector5~2_combout\ # !\u12|Selector3~1_combout\ & (\u12|next_state.stop_161~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u12|Selector3~1_combout\,
	datab => \u12|Selector5~2_combout\,
	datad => \u12|next_state.stop_161~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|next_state.stop_161~combout\);

\u12|current_state.stop\ : cyclone_lcell
-- Equation(s):
-- \u12|current_state.stop~regout\ = DFFEAS(!\u12|next_state.stop_161~combout\, GLOBAL(\clk~combout\), GLOBAL(\key_start~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u12|next_state.stop_161~combout\,
	aclr => \ALT_INV_key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u12|current_state.stop~regout\);

\u12|state_start~0\ : cyclone_lcell
-- Equation(s):
-- \u12|state_start~0_combout\ = \u12|current_state.within_starting_price~regout\ # \u12|current_state.beyond_starting_price~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcfc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u12|current_state.within_starting_price~regout\,
	datac => \u12|current_state.beyond_starting_price~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|state_start~0_combout\);

\u12|state_start\ : cyclone_lcell
-- Equation(s):
-- \u12|state_start~combout\ = \u12|state_start~0_combout\ & (\u12|state_start~combout\) # !\u12|state_start~0_combout\ & \u12|current_state.stop~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u12|current_state.stop~regout\,
	datac => \u12|state_start~combout\,
	datad => \u12|state_start~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|state_start~combout\);

\u12|Selector3~0\ : cyclone_lcell
-- Equation(s):
-- \u12|Selector3~0_combout\ = \u12|state_start~combout\ & (\u12|current_state.beyond_starting_price~regout\ & !\u2|twofive\(2)) # !\u12|state_start~combout\ & (\u12|current_state.within_starting_price~regout\ # 
-- \u12|current_state.beyond_starting_price~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "54f4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u12|state_start~combout\,
	datab => \u12|current_state.within_starting_price~regout\,
	datac => \u12|current_state.beyond_starting_price~regout\,
	datad => \u2|twofive\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|Selector3~0_combout\);

\u12|Selector3~1\ : cyclone_lcell
-- Equation(s):
-- \u12|Selector3~1_combout\ = \key_start~combout\ & !\u12|Selector3~0_combout\ # !\key_start~combout\ & (\u12|current_state.stop~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7272",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \key_start~combout\,
	datab => \u12|Selector3~0_combout\,
	datac => \u12|current_state.stop~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|Selector3~1_combout\);

\u12|current_state.start_reset\ : cyclone_lcell
-- Equation(s):
-- \u12|next_state.start_reset_180\ = \u12|Selector3~1_combout\ & (!\u12|current_state.stop~regout\) # !\u12|Selector3~1_combout\ & (\u12|next_state.start_reset_180\)
-- \u12|current_state.start_reset~regout\ = DFFEAS(\u12|next_state.start_reset_180\, GLOBAL(\clk~combout\), GLOBAL(\key_start~combout\), , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "50fa",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u12|Selector3~1_combout\,
	datac => \u12|next_state.start_reset_180\,
	datad => \u12|current_state.stop~regout\,
	aclr => \ALT_INV_key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u12|next_state.start_reset_180\,
	regout => \u12|current_state.start_reset~regout\);

\u18|sell[0]\ : cyclone_lcell
-- Equation(s):
-- \u18|sell\(0) = DFFEAS(!\u9|Mux2~0_combout\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u9|Mux2~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u18|sell\(0));

\u18|temp[2]~4\ : cyclone_lcell
-- Equation(s):
-- \u18|temp[2]~4_combout\ = \key_start~combout\ & !\u12|current_state.start_reset~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \key_start~combout\,
	datac => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|temp[2]~4_combout\);

\u9|sel[1]\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux1~0\ = \u18|sell\(2) & (\u18|sell\(1)) # !\u18|sell\(2) & \u18|sell\(0)
-- \u9|sel\(1) = DFFEAS(\u9|Mux1~0\, GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|sell\(2),
	datab => \u18|sell\(0),
	datad => \u18|sell\(1),
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux1~0\,
	regout => \u9|sel\(1));

\u18|sell[1]\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux0~1\ = S1_sell[1] # \u18|sell\(0)
-- \u18|sell\(1) = DFFEAS(\u9|Mux0~1\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u9|Mux1~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u9|Mux1~0\,
	datad => \u18|sell\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux0~1\,
	regout => \u18|sell\(1));

\u9|sel[2]\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux0~0\ = \u18|sell\(0) & \u18|sell\(2) # !\u18|sell\(0) & (\u18|sell\(1))
-- \u9|sel\(2) = DFFEAS(\u9|Mux0~0\, GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|sell\(2),
	datab => \u18|sell\(0),
	datad => \u18|sell\(1),
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux0~0\,
	regout => \u9|sel\(2));

\u18|sell[2]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux6~0\ = \u18|sell\(0) # S1_sell[2] & !\u18|sell\(1)
-- \u18|sell\(2) = DFFEAS(\u18|Mux6~0\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u9|Mux0~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccfc",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u18|sell\(0),
	datac => \u9|Mux0~0\,
	datad => \u18|sell\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux6~0\,
	regout => \u18|sell\(2));

\u9|Mux2~0\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux2~0_combout\ = \u18|sell\(0) $ (\u18|sell\(2) # \u18|sell\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3366",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u18|sell\(2),
	datab => \u18|sell\(0),
	datad => \u18|sell\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux2~0_combout\);

\u9|sel[0]\ : cyclone_lcell
-- Equation(s):
-- \u9|sel\(0) = DFFEAS(!\u9|Mux2~0_combout\, GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u9|Mux2~0_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|sel\(0));

\u18|Mux6~1\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux6~1_combout\ = \u18|sell\(2) & (\u18|sell\(0) # \u18|sell\(1)) # !\u18|sell\(2) & \u18|sell\(0) & (\u18|sell\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u18|sell\(2),
	datab => \u18|sell\(0),
	datad => \u18|sell\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux6~1_combout\);

\key_time~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key_time,
	combout => \key_time~combout\);

\u19|count[0]\ : cyclone_lcell
-- Equation(s):
-- \u19|count\(0) = DFFEAS(\u19|Equal0~0_combout\ $ !\u19|count\(0), GLOBAL(\clk~combout\), VCC, , , , , !\key_time~combout\, )
-- \u19|count[0]~15\ = CARRY(!\u19|Equal0~0_combout\ & \u19|count\(0))
-- \u19|count[0]~15COUT1_21\ = CARRY(!\u19|Equal0~0_combout\ & \u19|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9944",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u19|Equal0~0_combout\,
	datab => \u19|count\(0),
	aclr => GND,
	sclr => \ALT_INV_key_time~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u19|count\(0),
	cout0 => \u19|count[0]~15\,
	cout1 => \u19|count[0]~15COUT1_21\);

\u19|count[1]\ : cyclone_lcell
-- Equation(s):
-- \u19|count\(1) = DFFEAS(\u19|count\(1) $ (\u19|count[0]~15\), GLOBAL(\clk~combout\), VCC, , , , , !\key_time~combout\, )
-- \u19|count[1]~13\ = CARRY(!\u19|count[0]~15\ # !\u19|count\(1))
-- \u19|count[1]~13COUT1_23\ = CARRY(!\u19|count[0]~15COUT1_21\ # !\u19|count\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u19|count\(1),
	aclr => GND,
	sclr => \ALT_INV_key_time~combout\,
	cin0 => \u19|count[0]~15\,
	cin1 => \u19|count[0]~15COUT1_21\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u19|count\(1),
	cout0 => \u19|count[1]~13\,
	cout1 => \u19|count[1]~13COUT1_23\);

\u19|count[2]\ : cyclone_lcell
-- Equation(s):
-- \u19|count\(2) = DFFEAS(\u19|count\(2) $ (!\u19|count[1]~13\), GLOBAL(\clk~combout\), VCC, , , , , !\key_time~combout\, )
-- \u19|count[2]~9\ = CARRY(\u19|count\(2) & (!\u19|count[1]~13\))
-- \u19|count[2]~9COUT1_25\ = CARRY(\u19|count\(2) & (!\u19|count[1]~13COUT1_23\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u19|count\(2),
	aclr => GND,
	sclr => \ALT_INV_key_time~combout\,
	cin0 => \u19|count[1]~13\,
	cin1 => \u19|count[1]~13COUT1_23\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u19|count\(2),
	cout0 => \u19|count[2]~9\,
	cout1 => \u19|count[2]~9COUT1_25\);

\u19|count[3]\ : cyclone_lcell
-- Equation(s):
-- \u19|count\(3) = DFFEAS(\u19|count\(3) $ \u19|count[2]~9\, GLOBAL(\clk~combout\), VCC, , , , , !\key_time~combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u19|count\(3),
	aclr => GND,
	sclr => \ALT_INV_key_time~combout\,
	cin0 => \u19|count[2]~9\,
	cin1 => \u19|count[2]~9COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u19|count\(3));

\u19|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \u19|Equal0~0_combout\ = \u19|count\(1) & !\u19|count\(3) & !\u19|count\(2) & !\u19|count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u19|count\(1),
	datab => \u19|count\(3),
	datac => \u19|count\(2),
	datad => \u19|count\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u19|Equal0~0_combout\);

\u19|key_out~0\ : cyclone_lcell
-- Equation(s):
-- \u19|key_out~0_combout\ = \u19|count\(1) # \u19|count\(3) # \u19|count\(2) # !\u19|count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u19|count\(1),
	datab => \u19|count\(3),
	datac => \u19|count\(2),
	datad => \u19|count\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u19|key_out~0_combout\);

\u19|key_out\ : cyclone_lcell
-- Equation(s):
-- \u19|key_out~regout\ = DFFEAS(\key_time~combout\ & \u19|key_out~0_combout\ # !\key_time~combout\ & (\u19|key_out~regout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u19|key_out~0_combout\,
	datac => \key_time~combout\,
	datad => \u19|key_out~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u19|key_out~regout\);

\key_conform~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key_conform,
	combout => \key_conform~combout\);

\u21|count[0]\ : cyclone_lcell
-- Equation(s):
-- \u21|count\(0) = DFFEAS(\u21|count\(0) $ !\u21|Equal0~0_combout\, GLOBAL(\clk~combout\), VCC, , , , , !\key_conform~combout\, )
-- \u21|count[0]~15\ = CARRY(\u21|count\(0) & !\u21|Equal0~0_combout\)
-- \u21|count[0]~15COUT1_21\ = CARRY(\u21|count\(0) & !\u21|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9922",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u21|count\(0),
	datab => \u21|Equal0~0_combout\,
	aclr => GND,
	sclr => \ALT_INV_key_conform~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u21|count\(0),
	cout0 => \u21|count[0]~15\,
	cout1 => \u21|count[0]~15COUT1_21\);

\u21|count[1]\ : cyclone_lcell
-- Equation(s):
-- \u21|count\(1) = DFFEAS(\u21|count\(1) $ (\u21|count[0]~15\), GLOBAL(\clk~combout\), VCC, , , , , !\key_conform~combout\, )
-- \u21|count[1]~13\ = CARRY(!\u21|count[0]~15\ # !\u21|count\(1))
-- \u21|count[1]~13COUT1_23\ = CARRY(!\u21|count[0]~15COUT1_21\ # !\u21|count\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u21|count\(1),
	aclr => GND,
	sclr => \ALT_INV_key_conform~combout\,
	cin0 => \u21|count[0]~15\,
	cin1 => \u21|count[0]~15COUT1_21\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u21|count\(1),
	cout0 => \u21|count[1]~13\,
	cout1 => \u21|count[1]~13COUT1_23\);

\u21|count[2]\ : cyclone_lcell
-- Equation(s):
-- \u21|count\(2) = DFFEAS(\u21|count\(2) $ !\u21|count[1]~13\, GLOBAL(\clk~combout\), VCC, , , , , !\key_conform~combout\, )
-- \u21|count[2]~9\ = CARRY(\u21|count\(2) & !\u21|count[1]~13\)
-- \u21|count[2]~9COUT1_25\ = CARRY(\u21|count\(2) & !\u21|count[1]~13COUT1_23\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u21|count\(2),
	aclr => GND,
	sclr => \ALT_INV_key_conform~combout\,
	cin0 => \u21|count[1]~13\,
	cin1 => \u21|count[1]~13COUT1_23\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u21|count\(2),
	cout0 => \u21|count[2]~9\,
	cout1 => \u21|count[2]~9COUT1_25\);

\u21|count[3]\ : cyclone_lcell
-- Equation(s):
-- \u21|count\(3) = DFFEAS(\u21|count\(3) $ \u21|count[2]~9\, GLOBAL(\clk~combout\), VCC, , , , , !\key_conform~combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u21|count\(3),
	aclr => GND,
	sclr => \ALT_INV_key_conform~combout\,
	cin0 => \u21|count[2]~9\,
	cin1 => \u21|count[2]~9COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u21|count\(3));

\u21|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \u21|Equal0~0_combout\ = !\u21|count\(0) & !\u21|count\(3) & \u21|count\(1) & !\u21|count\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u21|count\(0),
	datab => \u21|count\(3),
	datac => \u21|count\(1),
	datad => \u21|count\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u21|Equal0~0_combout\);

\u21|key_out~0\ : cyclone_lcell
-- Equation(s):
-- \u21|key_out~0_combout\ = \u21|count\(3) # \u21|count\(1) # \u21|count\(2) # !\u21|count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u21|count\(0),
	datab => \u21|count\(3),
	datac => \u21|count\(1),
	datad => \u21|count\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u21|key_out~0_combout\);

\u21|key_out\ : cyclone_lcell
-- Equation(s):
-- \u21|key_out~regout\ = DFFEAS(\key_conform~combout\ & (\u21|key_out~0_combout\) # !\key_conform~combout\ & \u21|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u21|key_out~regout\,
	datac => \u21|key_out~0_combout\,
	datad => \key_conform~combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u21|key_out~regout\);

\u24|timesel\ : cyclone_lcell
-- Equation(s):
-- \u24|timesel~regout\ = DFFEAS(!\u21|key_out~regout\ & (\u19|key_out~regout\ $ \u24|timesel~regout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "050a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u19|key_out~regout\,
	datac => \u21|key_out~regout\,
	datad => \u24|timesel~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|timesel~regout\);

\u7|comb[0]\ : cyclone_lcell
-- Equation(s):
-- \u7|comb\(0) = DFFEAS(!\u7|comb\(0), GLOBAL(\u5|dout~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|dout~regout\,
	datac => \u7|comb\(0),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|comb\(0));

\u7|comb[1]\ : cyclone_lcell
-- Equation(s):
-- \u7|comb\(1) = DFFEAS(\u7|comb\(0) $ \u7|comb\(1), GLOBAL(\u5|dout~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u7|comb[1]~19\ = CARRY(\u7|comb\(0) & \u7|comb\(1))
-- \u7|comb[1]~19COUT1_31\ = CARRY(\u7|comb\(0) & \u7|comb\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|dout~regout\,
	dataa => \u7|comb\(0),
	datab => \u7|comb\(1),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|comb\(1),
	cout0 => \u7|comb[1]~19\,
	cout1 => \u7|comb[1]~19COUT1_31\);

\u7|comb[2]\ : cyclone_lcell
-- Equation(s):
-- \u7|comb\(2) = DFFEAS(\u7|comb\(2) $ (\u7|comb[1]~19\), GLOBAL(\u5|dout~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u7|comb[2]~17\ = CARRY(!\u7|comb[1]~19\ # !\u7|comb\(2))
-- \u7|comb[2]~17COUT1_33\ = CARRY(!\u7|comb[1]~19COUT1_31\ # !\u7|comb\(2))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|dout~regout\,
	dataa => \u7|comb\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin0 => \u7|comb[1]~19\,
	cin1 => \u7|comb[1]~19COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|comb\(2),
	cout0 => \u7|comb[2]~17\,
	cout1 => \u7|comb[2]~17COUT1_33\);

\u7|comb[3]\ : cyclone_lcell
-- Equation(s):
-- \u7|comb\(3) = DFFEAS(\u7|comb\(3) $ (!\u7|comb[2]~17\), GLOBAL(\u5|dout~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u7|comb[3]~15\ = CARRY(\u7|comb\(3) & (!\u7|comb[2]~17\))
-- \u7|comb[3]~15COUT1_35\ = CARRY(\u7|comb\(3) & (!\u7|comb[2]~17COUT1_33\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|dout~regout\,
	dataa => \u7|comb\(3),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin0 => \u7|comb[2]~17\,
	cin1 => \u7|comb[2]~17COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|comb\(3),
	cout0 => \u7|comb[3]~15\,
	cout1 => \u7|comb[3]~15COUT1_35\);

\u7|comb[4]\ : cyclone_lcell
-- Equation(s):
-- \u7|comb\(4) = DFFEAS(\u7|comb\(4) $ \u7|comb[3]~15\, GLOBAL(\u5|dout~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u7|comb[4]~13\ = CARRY(!\u7|comb[3]~15\ # !\u7|comb\(4))
-- \u7|comb[4]~13COUT1_37\ = CARRY(!\u7|comb[3]~15COUT1_35\ # !\u7|comb\(4))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|dout~regout\,
	datab => \u7|comb\(4),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin0 => \u7|comb[3]~15\,
	cin1 => \u7|comb[3]~15COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|comb\(4),
	cout0 => \u7|comb[4]~13\,
	cout1 => \u7|comb[4]~13COUT1_37\);

\u7|comb[5]\ : cyclone_lcell
-- Equation(s):
-- \u7|comb\(5) = DFFEAS(\u7|comb\(5) $ !\u7|comb[4]~13\, GLOBAL(\u5|dout~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u7|comb[5]~11\ = CARRY(\u7|comb\(5) & !\u7|comb[4]~13COUT1_37\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|dout~regout\,
	datab => \u7|comb\(5),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin0 => \u7|comb[4]~13\,
	cin1 => \u7|comb[4]~13COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|comb\(5),
	cout => \u7|comb[5]~11\);

\u7|comb[6]\ : cyclone_lcell
-- Equation(s):
-- \u7|comb\(6) = DFFEAS(\u7|comb\(6) $ \u7|comb[5]~11\, GLOBAL(\u5|dout~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u7|comb[6]~9\ = CARRY(!\u7|comb[5]~11\ # !\u7|comb\(6))
-- \u7|comb[6]~9COUT1_39\ = CARRY(!\u7|comb[5]~11\ # !\u7|comb\(6))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|dout~regout\,
	datab => \u7|comb\(6),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin => \u7|comb[5]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|comb\(6),
	cout0 => \u7|comb[6]~9\,
	cout1 => \u7|comb[6]~9COUT1_39\);

\u7|comb[7]\ : cyclone_lcell
-- Equation(s):
-- \u7|comb\(7) = DFFEAS(\u7|comb\(7) $ (!(!\u7|comb[5]~11\ & \u7|comb[6]~9\) # (\u7|comb[5]~11\ & \u7|comb[6]~9COUT1_39\)), GLOBAL(\u5|dout~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u7|comb[7]~7\ = CARRY(\u7|comb\(7) & (!\u7|comb[6]~9\))
-- \u7|comb[7]~7COUT1_41\ = CARRY(\u7|comb\(7) & (!\u7|comb[6]~9COUT1_39\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|dout~regout\,
	dataa => \u7|comb\(7),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin => \u7|comb[5]~11\,
	cin0 => \u7|comb[6]~9\,
	cin1 => \u7|comb[6]~9COUT1_39\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|comb\(7),
	cout0 => \u7|comb[7]~7\,
	cout1 => \u7|comb[7]~7COUT1_41\);

\u7|comb[8]\ : cyclone_lcell
-- Equation(s):
-- \u7|comb\(8) = DFFEAS(\u7|comb\(8) $ ((!\u7|comb[5]~11\ & \u7|comb[7]~7\) # (\u7|comb[5]~11\ & \u7|comb[7]~7COUT1_41\)), GLOBAL(\u5|dout~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u7|comb[8]~5\ = CARRY(!\u7|comb[7]~7\ # !\u7|comb\(8))
-- \u7|comb[8]~5COUT1_43\ = CARRY(!\u7|comb[7]~7COUT1_41\ # !\u7|comb\(8))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|dout~regout\,
	dataa => \u7|comb\(8),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin => \u7|comb[5]~11\,
	cin0 => \u7|comb[7]~7\,
	cin1 => \u7|comb[7]~7COUT1_41\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|comb\(8),
	cout0 => \u7|comb[8]~5\,
	cout1 => \u7|comb[8]~5COUT1_43\);

\u7|comb[9]\ : cyclone_lcell
-- Equation(s):
-- \u7|comb\(9) = DFFEAS(\u7|comb\(9) $ !(!\u7|comb[5]~11\ & \u7|comb[8]~5\) # (\u7|comb[5]~11\ & \u7|comb[8]~5COUT1_43\), GLOBAL(\u5|dout~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u7|comb[9]~3\ = CARRY(\u7|comb\(9) & !\u7|comb[8]~5\)
-- \u7|comb[9]~3COUT1_45\ = CARRY(\u7|comb\(9) & !\u7|comb[8]~5COUT1_43\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|dout~regout\,
	datab => \u7|comb\(9),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin => \u7|comb[5]~11\,
	cin0 => \u7|comb[8]~5\,
	cin1 => \u7|comb[8]~5COUT1_43\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|comb\(9),
	cout0 => \u7|comb[9]~3\,
	cout1 => \u7|comb[9]~3COUT1_45\);

\u7|comb[10]\ : cyclone_lcell
-- Equation(s):
-- \u7|comb\(10) = DFFEAS(\u7|comb\(10) $ ((!\u7|comb[5]~11\ & \u7|comb[9]~3\) # (\u7|comb[5]~11\ & \u7|comb[9]~3COUT1_45\)), GLOBAL(\u5|dout~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u5|dout~regout\,
	dataa => \u7|comb\(10),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin => \u7|comb[5]~11\,
	cin0 => \u7|comb[9]~3\,
	cin1 => \u7|comb[9]~3COUT1_45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u7|comb\(10));

\u8|comb[0]\ : cyclone_lcell
-- Equation(s):
-- \u8|comb\(0) = DFFEAS(!\u8|comb\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u7|comb\(0), , , !\u8|LessThan0~0_combout\)
-- \u8|comb[0]~65\ = CARRY(\u8|comb\(0))
-- \u8|comb[0]~65COUT1_76\ = CARRY(\u8|comb\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u8|comb\(0),
	datac => \u7|comb\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u8|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comb\(0),
	cout0 => \u8|comb[0]~65\,
	cout1 => \u8|comb[0]~65COUT1_76\);

\u8|comb[1]\ : cyclone_lcell
-- Equation(s):
-- \u8|comb\(1) = DFFEAS(\u8|comb\(1) $ (\u8|comb[0]~65\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u7|comb\(1), , , !\u8|LessThan0~0_combout\)
-- \u8|comb[1]~63\ = CARRY(!\u8|comb[0]~65\ # !\u8|comb\(1))
-- \u8|comb[1]~63COUT1_78\ = CARRY(!\u8|comb[0]~65COUT1_76\ # !\u8|comb\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|comb\(1),
	datac => \u7|comb\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u8|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin0 => \u8|comb[0]~65\,
	cin1 => \u8|comb[0]~65COUT1_76\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comb\(1),
	cout0 => \u8|comb[1]~63\,
	cout1 => \u8|comb[1]~63COUT1_78\);

\u8|comb[2]\ : cyclone_lcell
-- Equation(s):
-- \u8|comb\(2) = DFFEAS(\u8|comb\(2) $ (!\u8|comb[1]~63\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u7|comb\(2), , , !\u8|LessThan0~0_combout\)
-- \u8|comb[2]~61\ = CARRY(\u8|comb\(2) & (!\u8|comb[1]~63\))
-- \u8|comb[2]~61COUT1_80\ = CARRY(\u8|comb\(2) & (!\u8|comb[1]~63COUT1_78\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|comb\(2),
	datac => \u7|comb\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u8|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin0 => \u8|comb[1]~63\,
	cin1 => \u8|comb[1]~63COUT1_78\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comb\(2),
	cout0 => \u8|comb[2]~61\,
	cout1 => \u8|comb[2]~61COUT1_80\);

\u8|comb[3]\ : cyclone_lcell
-- Equation(s):
-- \u8|comb\(3) = DFFEAS(\u8|comb\(3) $ \u8|comb[2]~61\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u7|comb\(3), , , !\u8|LessThan0~0_combout\)
-- \u8|comb[3]~59\ = CARRY(!\u8|comb[2]~61\ # !\u8|comb\(3))
-- \u8|comb[3]~59COUT1_82\ = CARRY(!\u8|comb[2]~61COUT1_80\ # !\u8|comb\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u8|comb\(3),
	datac => \u7|comb\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u8|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin0 => \u8|comb[2]~61\,
	cin1 => \u8|comb[2]~61COUT1_80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comb\(3),
	cout0 => \u8|comb[3]~59\,
	cout1 => \u8|comb[3]~59COUT1_82\);

\u8|comb[4]\ : cyclone_lcell
-- Equation(s):
-- \u8|comb\(4) = DFFEAS(\u8|comb\(4) $ (!\u8|comb[3]~59\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u7|comb\(4), , , !\u8|LessThan0~0_combout\)
-- \u8|comb[4]~57\ = CARRY(\u8|comb\(4) & (!\u8|comb[3]~59COUT1_82\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|comb\(4),
	datac => \u7|comb\(4),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u8|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin0 => \u8|comb[3]~59\,
	cin1 => \u8|comb[3]~59COUT1_82\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comb\(4),
	cout => \u8|comb[4]~57\);

\u8|comb[5]\ : cyclone_lcell
-- Equation(s):
-- \u8|comb\(5) = DFFEAS(\u8|comb\(5) $ \u8|comb[4]~57\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u7|comb\(5), , , !\u8|LessThan0~0_combout\)
-- \u8|comb[5]~55\ = CARRY(!\u8|comb[4]~57\ # !\u8|comb\(5))
-- \u8|comb[5]~55COUT1_84\ = CARRY(!\u8|comb[4]~57\ # !\u8|comb\(5))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u8|comb\(5),
	datac => \u7|comb\(5),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u8|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u8|comb[4]~57\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comb\(5),
	cout0 => \u8|comb[5]~55\,
	cout1 => \u8|comb[5]~55COUT1_84\);

\u8|comb[6]\ : cyclone_lcell
-- Equation(s):
-- \u8|comb\(6) = DFFEAS(\u8|comb\(6) $ (!(!\u8|comb[4]~57\ & \u8|comb[5]~55\) # (\u8|comb[4]~57\ & \u8|comb[5]~55COUT1_84\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u7|comb\(6), , , !\u8|LessThan0~0_combout\)
-- \u8|comb[6]~53\ = CARRY(\u8|comb\(6) & (!\u8|comb[5]~55\))
-- \u8|comb[6]~53COUT1_86\ = CARRY(\u8|comb\(6) & (!\u8|comb[5]~55COUT1_84\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|comb\(6),
	datac => \u7|comb\(6),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u8|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u8|comb[4]~57\,
	cin0 => \u8|comb[5]~55\,
	cin1 => \u8|comb[5]~55COUT1_84\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comb\(6),
	cout0 => \u8|comb[6]~53\,
	cout1 => \u8|comb[6]~53COUT1_86\);

\u8|comb[7]\ : cyclone_lcell
-- Equation(s):
-- \u8|comb\(7) = DFFEAS(\u8|comb\(7) $ ((!\u8|comb[4]~57\ & \u8|comb[6]~53\) # (\u8|comb[4]~57\ & \u8|comb[6]~53COUT1_86\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u7|comb\(7), , , !\u8|LessThan0~0_combout\)
-- \u8|comb[7]~51\ = CARRY(!\u8|comb[6]~53\ # !\u8|comb\(7))
-- \u8|comb[7]~51COUT1_88\ = CARRY(!\u8|comb[6]~53COUT1_86\ # !\u8|comb\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|comb\(7),
	datac => \u7|comb\(7),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u8|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u8|comb[4]~57\,
	cin0 => \u8|comb[6]~53\,
	cin1 => \u8|comb[6]~53COUT1_86\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comb\(7),
	cout0 => \u8|comb[7]~51\,
	cout1 => \u8|comb[7]~51COUT1_88\);

\u8|comb[8]\ : cyclone_lcell
-- Equation(s):
-- \u8|comb\(8) = DFFEAS(\u8|comb\(8) $ !(!\u8|comb[4]~57\ & \u8|comb[7]~51\) # (\u8|comb[4]~57\ & \u8|comb[7]~51COUT1_88\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u7|comb\(8), , , !\u8|LessThan0~0_combout\)
-- \u8|comb[8]~49\ = CARRY(\u8|comb\(8) & !\u8|comb[7]~51\)
-- \u8|comb[8]~49COUT1_90\ = CARRY(\u8|comb\(8) & !\u8|comb[7]~51COUT1_88\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u8|comb\(8),
	datac => \u7|comb\(8),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u8|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u8|comb[4]~57\,
	cin0 => \u8|comb[7]~51\,
	cin1 => \u8|comb[7]~51COUT1_88\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comb\(8),
	cout0 => \u8|comb[8]~49\,
	cout1 => \u8|comb[8]~49COUT1_90\);

\u8|comb[9]\ : cyclone_lcell
-- Equation(s):
-- \u8|comb\(9) = DFFEAS(\u8|comb\(9) $ (!\u8|comb[4]~57\ & \u8|comb[8]~49\) # (\u8|comb[4]~57\ & \u8|comb[8]~49COUT1_90\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u7|comb\(9), , , !\u8|LessThan0~0_combout\)
-- \u8|comb[9]~47\ = CARRY(!\u8|comb[8]~49COUT1_90\ # !\u8|comb\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u8|comb\(9),
	datac => \u7|comb\(9),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u8|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u8|comb[4]~57\,
	cin0 => \u8|comb[8]~49\,
	cin1 => \u8|comb[8]~49COUT1_90\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comb\(9),
	cout => \u8|comb[9]~47\);

\u8|comb[10]\ : cyclone_lcell
-- Equation(s):
-- \u8|comb\(10) = DFFEAS(\u8|comb[9]~47\ $ !\u8|comb\(10), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u7|comb\(10), , , !\u8|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "f00f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u7|comb\(10),
	datad => \u8|comb\(10),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u8|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u8|comb[9]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comb\(10));

\u8|LessThan0~52\ : cyclone_lcell
-- Equation(s):
-- \u8|LessThan0~52_cout0\ = CARRY(\u7|comb\(0) & !\u8|comb\(0))
-- \u8|LessThan0~52COUT1_65\ = CARRY(\u7|comb\(0) & !\u8|comb\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff22",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u7|comb\(0),
	datab => \u8|comb\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|LessThan0~50\,
	cout0 => \u8|LessThan0~52_cout0\,
	cout1 => \u8|LessThan0~52COUT1_65\);

\u8|LessThan0~47\ : cyclone_lcell
-- Equation(s):
-- \u8|LessThan0~47_cout0\ = CARRY(\u7|comb\(1) & \u8|comb\(1) & !\u8|LessThan0~52_cout0\ # !\u7|comb\(1) & (\u8|comb\(1) # !\u8|LessThan0~52_cout0\))
-- \u8|LessThan0~47COUT1_67\ = CARRY(\u7|comb\(1) & \u8|comb\(1) & !\u8|LessThan0~52COUT1_65\ # !\u7|comb\(1) & (\u8|comb\(1) # !\u8|LessThan0~52COUT1_65\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u7|comb\(1),
	datab => \u8|comb\(1),
	cin0 => \u8|LessThan0~52_cout0\,
	cin1 => \u8|LessThan0~52COUT1_65\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|LessThan0~45\,
	cout0 => \u8|LessThan0~47_cout0\,
	cout1 => \u8|LessThan0~47COUT1_67\);

\u8|LessThan0~42\ : cyclone_lcell
-- Equation(s):
-- \u8|LessThan0~42_cout0\ = CARRY(\u8|comb\(2) & \u7|comb\(2) & !\u8|LessThan0~47_cout0\ # !\u8|comb\(2) & (\u7|comb\(2) # !\u8|LessThan0~47_cout0\))
-- \u8|LessThan0~42COUT1_69\ = CARRY(\u8|comb\(2) & \u7|comb\(2) & !\u8|LessThan0~47COUT1_67\ # !\u8|comb\(2) & (\u7|comb\(2) # !\u8|LessThan0~47COUT1_67\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u8|comb\(2),
	datab => \u7|comb\(2),
	cin0 => \u8|LessThan0~47_cout0\,
	cin1 => \u8|LessThan0~47COUT1_67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|LessThan0~40\,
	cout0 => \u8|LessThan0~42_cout0\,
	cout1 => \u8|LessThan0~42COUT1_69\);

\u8|LessThan0~37\ : cyclone_lcell
-- Equation(s):
-- \u8|LessThan0~37_cout0\ = CARRY(\u8|comb\(3) & (!\u8|LessThan0~42_cout0\ # !\u7|comb\(3)) # !\u8|comb\(3) & !\u7|comb\(3) & !\u8|LessThan0~42_cout0\)
-- \u8|LessThan0~37COUT1_71\ = CARRY(\u8|comb\(3) & (!\u8|LessThan0~42COUT1_69\ # !\u7|comb\(3)) # !\u8|comb\(3) & !\u7|comb\(3) & !\u8|LessThan0~42COUT1_69\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u8|comb\(3),
	datab => \u7|comb\(3),
	cin0 => \u8|LessThan0~42_cout0\,
	cin1 => \u8|LessThan0~42COUT1_69\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|LessThan0~35\,
	cout0 => \u8|LessThan0~37_cout0\,
	cout1 => \u8|LessThan0~37COUT1_71\);

\u8|LessThan0~32\ : cyclone_lcell
-- Equation(s):
-- \u8|LessThan0~32_cout\ = CARRY(\u8|comb\(4) & \u7|comb\(4) & !\u8|LessThan0~37COUT1_71\ # !\u8|comb\(4) & (\u7|comb\(4) # !\u8|LessThan0~37COUT1_71\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u8|comb\(4),
	datab => \u7|comb\(4),
	cin0 => \u8|LessThan0~37_cout0\,
	cin1 => \u8|LessThan0~37COUT1_71\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|LessThan0~30\,
	cout => \u8|LessThan0~32_cout\);

\u8|LessThan0~27\ : cyclone_lcell
-- Equation(s):
-- \u8|LessThan0~27_cout0\ = CARRY(\u8|comb\(5) & (!\u8|LessThan0~32_cout\ # !\u7|comb\(5)) # !\u8|comb\(5) & !\u7|comb\(5) & !\u8|LessThan0~32_cout\)
-- \u8|LessThan0~27COUT1_73\ = CARRY(\u8|comb\(5) & (!\u8|LessThan0~32_cout\ # !\u7|comb\(5)) # !\u8|comb\(5) & !\u7|comb\(5) & !\u8|LessThan0~32_cout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u8|comb\(5),
	datab => \u7|comb\(5),
	cin => \u8|LessThan0~32_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|LessThan0~25\,
	cout0 => \u8|LessThan0~27_cout0\,
	cout1 => \u8|LessThan0~27COUT1_73\);

\u8|LessThan0~22\ : cyclone_lcell
-- Equation(s):
-- \u8|LessThan0~22_cout0\ = CARRY(\u8|comb\(6) & \u7|comb\(6) & !\u8|LessThan0~27_cout0\ # !\u8|comb\(6) & (\u7|comb\(6) # !\u8|LessThan0~27_cout0\))
-- \u8|LessThan0~22COUT1_75\ = CARRY(\u8|comb\(6) & \u7|comb\(6) & !\u8|LessThan0~27COUT1_73\ # !\u8|comb\(6) & (\u7|comb\(6) # !\u8|LessThan0~27COUT1_73\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u8|comb\(6),
	datab => \u7|comb\(6),
	cin => \u8|LessThan0~32_cout\,
	cin0 => \u8|LessThan0~27_cout0\,
	cin1 => \u8|LessThan0~27COUT1_73\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|LessThan0~20\,
	cout0 => \u8|LessThan0~22_cout0\,
	cout1 => \u8|LessThan0~22COUT1_75\);

\u8|LessThan0~17\ : cyclone_lcell
-- Equation(s):
-- \u8|LessThan0~17_cout0\ = CARRY(\u8|comb\(7) & (!\u8|LessThan0~22_cout0\ # !\u7|comb\(7)) # !\u8|comb\(7) & !\u7|comb\(7) & !\u8|LessThan0~22_cout0\)
-- \u8|LessThan0~17COUT1_77\ = CARRY(\u8|comb\(7) & (!\u8|LessThan0~22COUT1_75\ # !\u7|comb\(7)) # !\u8|comb\(7) & !\u7|comb\(7) & !\u8|LessThan0~22COUT1_75\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u8|comb\(7),
	datab => \u7|comb\(7),
	cin => \u8|LessThan0~32_cout\,
	cin0 => \u8|LessThan0~22_cout0\,
	cin1 => \u8|LessThan0~22COUT1_75\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|LessThan0~15\,
	cout0 => \u8|LessThan0~17_cout0\,
	cout1 => \u8|LessThan0~17COUT1_77\);

\u8|LessThan0~12\ : cyclone_lcell
-- Equation(s):
-- \u8|LessThan0~12_cout0\ = CARRY(\u7|comb\(8) & (!\u8|LessThan0~17_cout0\ # !\u8|comb\(8)) # !\u7|comb\(8) & !\u8|comb\(8) & !\u8|LessThan0~17_cout0\)
-- \u8|LessThan0~12COUT1_79\ = CARRY(\u7|comb\(8) & (!\u8|LessThan0~17COUT1_77\ # !\u8|comb\(8)) # !\u7|comb\(8) & !\u8|comb\(8) & !\u8|LessThan0~17COUT1_77\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u7|comb\(8),
	datab => \u8|comb\(8),
	cin => \u8|LessThan0~32_cout\,
	cin0 => \u8|LessThan0~17_cout0\,
	cin1 => \u8|LessThan0~17COUT1_77\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|LessThan0~10\,
	cout0 => \u8|LessThan0~12_cout0\,
	cout1 => \u8|LessThan0~12COUT1_79\);

\u8|LessThan0~7\ : cyclone_lcell
-- Equation(s):
-- \u8|LessThan0~7_cout\ = CARRY(\u7|comb\(9) & \u8|comb\(9) & !\u8|LessThan0~12COUT1_79\ # !\u7|comb\(9) & (\u8|comb\(9) # !\u8|LessThan0~12COUT1_79\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u7|comb\(9),
	datab => \u8|comb\(9),
	cin => \u8|LessThan0~32_cout\,
	cin0 => \u8|LessThan0~12_cout0\,
	cin1 => \u8|LessThan0~12COUT1_79\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|LessThan0~5\,
	cout => \u8|LessThan0~7_cout\);

\u8|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \u8|LessThan0~0_combout\ = \u8|comb\(10) & !\u8|LessThan0~7_cout\ & \u7|comb\(10) # !\u8|comb\(10) & (\u7|comb\(10) # !\u8|LessThan0~7_cout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3f03",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u8|comb\(10),
	datad => \u7|comb\(10),
	cin => \u8|LessThan0~7_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|LessThan0~0_combout\);

\u8|comba[3]~20\ : cyclone_lcell
-- Equation(s):
-- \u8|comba[3]~20_combout\ = \key_start~combout\ & \u8|LessThan0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \key_start~combout\,
	datad => \u8|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|comba[3]~20_combout\);

\u8|comba[0]\ : cyclone_lcell
-- Equation(s):
-- \u8|comba\(0) = DFFEAS(!\u8|comba\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u8|comba[3]~20_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u8|comba\(0),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u8|comba[3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comba\(0));

\u8|comba[2]\ : cyclone_lcell
-- Equation(s):
-- \u8|comba\(2) = DFFEAS(\u8|comba\(2) $ (\u8|comba\(1) & \u8|comba\(0)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u8|comba[3]~20_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3fc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u8|comba\(1),
	datac => \u8|comba\(0),
	datad => \u8|comba\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u8|comba[3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comba\(2));

\u8|comba[1]\ : cyclone_lcell
-- Equation(s):
-- \u8|comba\(1) = DFFEAS(\u8|comba\(1) & (!\u8|comba\(0)) # !\u8|comba\(1) & \u8|comba\(0) & (\u8|comba\(2) # !\u8|comba\(3)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u8|comba[3]~20_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c1c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|comba\(3),
	datab => \u8|comba\(1),
	datac => \u8|comba\(0),
	datad => \u8|comba\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u8|comba[3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comba\(1));

\u8|comba[3]\ : cyclone_lcell
-- Equation(s):
-- \u8|comba\(3) = DFFEAS(\u8|comba\(3) & (\u8|comba\(1) $ \u8|comba\(2) # !\u8|comba\(0)) # !\u8|comba\(3) & \u8|comba\(1) & \u8|comba\(0) & \u8|comba\(2), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u8|comba[3]~20_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6a8a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|comba\(3),
	datab => \u8|comba\(1),
	datac => \u8|comba\(0),
	datad => \u8|comba\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u8|comba[3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|comba\(3));

\u8|Equal3~0\ : cyclone_lcell
-- Equation(s):
-- \u8|Equal3~0_combout\ = \u8|comba\(3) & !\u8|comba\(1) & \u8|comba\(0) & !\u8|comba\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u8|comba\(3),
	datab => \u8|comba\(1),
	datac => \u8|comba\(0),
	datad => \u8|comba\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|Equal3~0_combout\);

\u8|combb[0]\ : cyclone_lcell
-- Equation(s):
-- \u8|combb\(0) = DFFEAS(\u8|Equal3~0_combout\ $ \u8|combb\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u8|comba[3]~20_combout\, , , \u8|process_0~1_combout\, )
-- \u8|combb[0]~27\ = CARRY(\u8|Equal3~0_combout\ & \u8|combb\(0))
-- \u8|combb[0]~27COUT1_33\ = CARRY(\u8|Equal3~0_combout\ & \u8|combb\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|Equal3~0_combout\,
	datab => \u8|combb\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u8|process_0~1_combout\,
	ena => \u8|comba[3]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|combb\(0),
	cout0 => \u8|combb[0]~27\,
	cout1 => \u8|combb[0]~27COUT1_33\);

\u8|combb[1]\ : cyclone_lcell
-- Equation(s):
-- \u8|combb\(1) = DFFEAS(\u8|combb\(1) $ (\u8|combb[0]~27\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u8|comba[3]~20_combout\, , , \u8|process_0~1_combout\, )
-- \u8|combb[1]~23\ = CARRY(!\u8|combb[0]~27\ # !\u8|combb\(1))
-- \u8|combb[1]~23COUT1_35\ = CARRY(!\u8|combb[0]~27COUT1_33\ # !\u8|combb\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|combb\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u8|process_0~1_combout\,
	ena => \u8|comba[3]~20_combout\,
	cin0 => \u8|combb[0]~27\,
	cin1 => \u8|combb[0]~27COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|combb\(1),
	cout0 => \u8|combb[1]~23\,
	cout1 => \u8|combb[1]~23COUT1_35\);

\u8|combb[2]\ : cyclone_lcell
-- Equation(s):
-- \u8|combb\(2) = DFFEAS(\u8|combb\(2) $ (!\u8|combb[1]~23\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u8|comba[3]~20_combout\, , , \u8|process_0~1_combout\, )
-- \u8|combb[2]~21\ = CARRY(\u8|combb\(2) & (!\u8|combb[1]~23\))
-- \u8|combb[2]~21COUT1_37\ = CARRY(\u8|combb\(2) & (!\u8|combb[1]~23COUT1_35\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|combb\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u8|process_0~1_combout\,
	ena => \u8|comba[3]~20_combout\,
	cin0 => \u8|combb[1]~23\,
	cin1 => \u8|combb[1]~23COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|combb\(2),
	cout0 => \u8|combb[2]~21\,
	cout1 => \u8|combb[2]~21COUT1_37\);

\u8|process_0~4\ : cyclone_lcell
-- Equation(s):
-- \u8|process_0~4_combout\ = \u8|combb\(2) & !\u8|combb\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u8|combb\(2),
	datad => \u8|combb\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|process_0~4_combout\);

\u8|combb[3]\ : cyclone_lcell
-- Equation(s):
-- \u8|combb\(3) = DFFEAS(\u8|combb[2]~21\ $ \u8|combb\(3), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u8|comba[3]~20_combout\, , , \u8|process_0~1_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u8|combb\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u8|process_0~1_combout\,
	ena => \u8|comba[3]~20_combout\,
	cin0 => \u8|combb[2]~21\,
	cin1 => \u8|combb[2]~21COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|combb\(3));

\u8|process_0~1\ : cyclone_lcell
-- Equation(s):
-- \u8|process_0~1_combout\ = \u8|Equal3~0_combout\ & \u8|combb\(0) & \u8|process_0~4_combout\ & !\u8|combb\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u8|Equal3~0_combout\,
	datab => \u8|combb\(0),
	datac => \u8|process_0~4_combout\,
	datad => \u8|combb\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|process_0~1_combout\);

\u8|combc[1]~17\ : cyclone_lcell
-- Equation(s):
-- \u8|combc[1]~17_combout\ = \u8|process_0~1_combout\ & \key_start~combout\ & \u8|LessThan0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u8|process_0~1_combout\,
	datac => \key_start~combout\,
	datad => \u8|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|combc[1]~17_combout\);

\u8|combc[0]\ : cyclone_lcell
-- Equation(s):
-- \u8|combc\(0) = DFFEAS(!\u8|combc\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u8|combc[1]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u8|combc\(0),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u8|combc[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|combc\(0));

\u8|combc[2]\ : cyclone_lcell
-- Equation(s):
-- \u8|combc\(2) = DFFEAS(\u8|combc\(2) $ (\u8|combc\(0) & \u8|combc\(1)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u8|combc[1]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3fc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u8|combc\(0),
	datac => \u8|combc\(1),
	datad => \u8|combc\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u8|combc[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|combc\(2));

\u8|combc[3]\ : cyclone_lcell
-- Equation(s):
-- \u8|combc\(3) = DFFEAS(\u8|combc\(3) & (\u8|combc\(1) $ \u8|combc\(2) # !\u8|combc\(0)) # !\u8|combc\(3) & \u8|combc\(0) & \u8|combc\(1) & \u8|combc\(2), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u8|combc[1]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6aa2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|combc\(3),
	datab => \u8|combc\(0),
	datac => \u8|combc\(1),
	datad => \u8|combc\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u8|combc[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|combc\(3));

\u8|combc[1]\ : cyclone_lcell
-- Equation(s):
-- \u8|combc\(1) = DFFEAS(\u8|combc\(0) & !\u8|combc\(1) & (\u8|combc\(2) # !\u8|combc\(3)) # !\u8|combc\(0) & (\u8|combc\(1)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u8|combc[1]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c34",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|combc\(3),
	datab => \u8|combc\(0),
	datac => \u8|combc\(1),
	datad => \u8|combc\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u8|combc[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|combc\(1));

\key_set~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key_set,
	combout => \key_set~combout\);

\u22|count[0]\ : cyclone_lcell
-- Equation(s):
-- \u22|count\(0) = DFFEAS(\u22|Equal0~0_combout\ $ !\u22|count\(0), GLOBAL(\clk~combout\), VCC, , , , , !\key_set~combout\, )
-- \u22|count[0]~15\ = CARRY(!\u22|Equal0~0_combout\ & \u22|count\(0))
-- \u22|count[0]~15COUT1_21\ = CARRY(!\u22|Equal0~0_combout\ & \u22|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9944",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u22|Equal0~0_combout\,
	datab => \u22|count\(0),
	aclr => GND,
	sclr => \ALT_INV_key_set~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u22|count\(0),
	cout0 => \u22|count[0]~15\,
	cout1 => \u22|count[0]~15COUT1_21\);

\u22|count[1]\ : cyclone_lcell
-- Equation(s):
-- \u22|count\(1) = DFFEAS(\u22|count\(1) $ (\u22|count[0]~15\), GLOBAL(\clk~combout\), VCC, , , , , !\key_set~combout\, )
-- \u22|count[1]~13\ = CARRY(!\u22|count[0]~15\ # !\u22|count\(1))
-- \u22|count[1]~13COUT1_23\ = CARRY(!\u22|count[0]~15COUT1_21\ # !\u22|count\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u22|count\(1),
	aclr => GND,
	sclr => \ALT_INV_key_set~combout\,
	cin0 => \u22|count[0]~15\,
	cin1 => \u22|count[0]~15COUT1_21\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u22|count\(1),
	cout0 => \u22|count[1]~13\,
	cout1 => \u22|count[1]~13COUT1_23\);

\u22|count[2]\ : cyclone_lcell
-- Equation(s):
-- \u22|count\(2) = DFFEAS(\u22|count\(2) $ (!\u22|count[1]~13\), GLOBAL(\clk~combout\), VCC, , , , , !\key_set~combout\, )
-- \u22|count[2]~9\ = CARRY(\u22|count\(2) & (!\u22|count[1]~13\))
-- \u22|count[2]~9COUT1_25\ = CARRY(\u22|count\(2) & (!\u22|count[1]~13COUT1_23\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u22|count\(2),
	aclr => GND,
	sclr => \ALT_INV_key_set~combout\,
	cin0 => \u22|count[1]~13\,
	cin1 => \u22|count[1]~13COUT1_23\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u22|count\(2),
	cout0 => \u22|count[2]~9\,
	cout1 => \u22|count[2]~9COUT1_25\);

\u22|count[3]\ : cyclone_lcell
-- Equation(s):
-- \u22|count\(3) = DFFEAS(\u22|count\(3) $ \u22|count[2]~9\, GLOBAL(\clk~combout\), VCC, , , , , !\key_set~combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u22|count\(3),
	aclr => GND,
	sclr => \ALT_INV_key_set~combout\,
	cin0 => \u22|count[2]~9\,
	cin1 => \u22|count[2]~9COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u22|count\(3));

\u22|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \u22|Equal0~0_combout\ = !\u22|count\(2) & !\u22|count\(0) & !\u22|count\(3) & \u22|count\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u22|count\(2),
	datab => \u22|count\(0),
	datac => \u22|count\(3),
	datad => \u22|count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u22|Equal0~0_combout\);

\u22|key_out~0\ : cyclone_lcell
-- Equation(s):
-- \u22|key_out~0_combout\ = \u22|count\(2) # \u22|count\(3) # \u22|count\(1) # !\u22|count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u22|count\(2),
	datab => \u22|count\(0),
	datac => \u22|count\(3),
	datad => \u22|count\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u22|key_out~0_combout\);

\u22|key_out\ : cyclone_lcell
-- Equation(s):
-- \u22|key_out~regout\ = DFFEAS(\key_set~combout\ & \u22|key_out~0_combout\ # !\key_set~combout\ & (\u22|key_out~regout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8b8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u22|key_out~0_combout\,
	datab => \key_set~combout\,
	datac => \u22|key_out~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u22|key_out~regout\);

\u24|d[4]~132\ : cyclone_lcell
-- Equation(s):
-- \u24|d[4]~132_combout\ = \u22|key_out~regout\ & (\u19|key_out~regout\ $ \u24|timesel~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5a00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u19|key_out~regout\,
	datac => \u24|timesel~regout\,
	datad => \u22|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|d[4]~132_combout\);

\u24|bit_sel[4]~129\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel[4]~129_combout\ = \u21|key_out~regout\ # \u19|key_out~regout\ $ \u24|timesel~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5fa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u19|key_out~regout\,
	datac => \u21|key_out~regout\,
	datad => \u24|timesel~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|bit_sel[4]~129_combout\);

\u24|bit_sel[1]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(1) = DFFEAS(!\u21|key_out~regout\ & \u24|Add0~70_combout\, GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3030",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u21|key_out~regout\,
	datac => \u24|Add0~70_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(1));

\u24|Add0~68\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~68_combout\ = \u24|bit_sel\(1) $ \u24|Add0~1\
-- \u24|Add0~69\ = CARRY(!\u24|Add0~1\ # !\u24|bit_sel\(1))
-- \u24|Add0~69COUT1_97\ = CARRY(!\u24|Add0~1\ # !\u24|bit_sel\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(1),
	cin => \u24|Add0~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~68_combout\,
	cout0 => \u24|Add0~69\,
	cout1 => \u24|Add0~69COUT1_97\);

\u24|Add0~52\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~52_combout\ = \u24|bit_sel\(2) $ (!(!\u24|Add0~1\ & \u24|Add0~69\) # (\u24|Add0~1\ & \u24|Add0~69COUT1_97\))
-- \u24|Add0~53\ = CARRY(\u24|bit_sel\(2) & (!\u24|Add0~69\))
-- \u24|Add0~53COUT1_99\ = CARRY(\u24|bit_sel\(2) & (!\u24|Add0~69COUT1_97\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(2),
	cin => \u24|Add0~1\,
	cin0 => \u24|Add0~69\,
	cin1 => \u24|Add0~69COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~52_combout\,
	cout0 => \u24|Add0~53\,
	cout1 => \u24|Add0~53COUT1_99\);

\u24|bit_sel[2]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(2) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~52_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(2)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ca",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(2),
	datab => \u24|Add0~52_combout\,
	datac => \u24|process_0~17_combout\,
	datad => \u21|key_out~regout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(2));

\u24|Add0~10\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~10_combout\ = \u24|bit_sel\(3) $ (!\u24|Add0~1\ & \u24|Add0~53\) # (\u24|Add0~1\ & \u24|Add0~53COUT1_99\)
-- \u24|Add0~11\ = CARRY(!\u24|Add0~53\ # !\u24|bit_sel\(3))
-- \u24|Add0~11COUT1_101\ = CARRY(!\u24|Add0~53COUT1_99\ # !\u24|bit_sel\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(3),
	cin => \u24|Add0~1\,
	cin0 => \u24|Add0~53\,
	cin1 => \u24|Add0~53COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~10_combout\,
	cout0 => \u24|Add0~11\,
	cout1 => \u24|Add0~11COUT1_101\);

\u24|bit_sel[3]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(3) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & \u24|Add0~10_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(3))), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2230",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add0~10_combout\,
	datab => \u21|key_out~regout\,
	datac => \u24|bit_sel\(3),
	datad => \u24|process_0~17_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(3));

\u24|Add0~26\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~26_combout\ = \u24|bit_sel\(4) $ !(!\u24|Add0~1\ & \u24|Add0~11\) # (\u24|Add0~1\ & \u24|Add0~11COUT1_101\)
-- \u24|Add0~27\ = CARRY(\u24|bit_sel\(4) & !\u24|Add0~11\)
-- \u24|Add0~27COUT1_103\ = CARRY(\u24|bit_sel\(4) & !\u24|Add0~11COUT1_101\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(4),
	cin => \u24|Add0~1\,
	cin0 => \u24|Add0~11\,
	cin1 => \u24|Add0~11COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~26_combout\,
	cout0 => \u24|Add0~27\,
	cout1 => \u24|Add0~27COUT1_103\);

\u24|bit_sel[4]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(4) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & \u24|Add0~26_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(4))), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add0~26_combout\,
	datab => \u24|bit_sel\(4),
	datac => \u21|key_out~regout\,
	datad => \u24|process_0~17_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(4));

\u24|Add0~12\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~12_combout\ = \u24|bit_sel\(5) $ ((!\u24|Add0~1\ & \u24|Add0~27\) # (\u24|Add0~1\ & \u24|Add0~27COUT1_103\))
-- \u24|Add0~13\ = CARRY(!\u24|Add0~27COUT1_103\ # !\u24|bit_sel\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(5),
	cin => \u24|Add0~1\,
	cin0 => \u24|Add0~27\,
	cin1 => \u24|Add0~27COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~12_combout\,
	cout => \u24|Add0~13\);

\u24|bit_sel[5]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(5) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~12_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(5)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e02",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(5),
	datab => \u24|process_0~17_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|Add0~12_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(5));

\u24|Add0~4\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~4_combout\ = \u24|bit_sel\(6) $ (!\u24|Add0~13\)
-- \u24|Add0~5\ = CARRY(\u24|bit_sel\(6) & (!\u24|Add0~13\))
-- \u24|Add0~5COUT1_105\ = CARRY(\u24|bit_sel\(6) & (!\u24|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(6),
	cin => \u24|Add0~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~4_combout\,
	cout0 => \u24|Add0~5\,
	cout1 => \u24|Add0~5COUT1_105\);

\u24|bit_sel[6]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(6) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & \u24|Add0~4_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(6))), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0d08",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~17_combout\,
	datab => \u24|Add0~4_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|bit_sel\(6),
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(6));

\u24|Add0~40\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~40_combout\ = \u24|bit_sel\(7) $ (!\u24|Add0~13\ & \u24|Add0~5\) # (\u24|Add0~13\ & \u24|Add0~5COUT1_105\)
-- \u24|Add0~41\ = CARRY(!\u24|Add0~5\ # !\u24|bit_sel\(7))
-- \u24|Add0~41COUT1_107\ = CARRY(!\u24|Add0~5COUT1_105\ # !\u24|bit_sel\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(7),
	cin => \u24|Add0~13\,
	cin0 => \u24|Add0~5\,
	cin1 => \u24|Add0~5COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~40_combout\,
	cout0 => \u24|Add0~41\,
	cout1 => \u24|Add0~41COUT1_107\);

\u24|bit_sel[7]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(7) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~40_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(7)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5410",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u21|key_out~regout\,
	datab => \u24|process_0~17_combout\,
	datac => \u24|bit_sel\(7),
	datad => \u24|Add0~40_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(7));

\u24|Add0~24\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~24_combout\ = \u24|bit_sel\(8) $ (!(!\u24|Add0~13\ & \u24|Add0~41\) # (\u24|Add0~13\ & \u24|Add0~41COUT1_107\))
-- \u24|Add0~25\ = CARRY(\u24|bit_sel\(8) & (!\u24|Add0~41\))
-- \u24|Add0~25COUT1_109\ = CARRY(\u24|bit_sel\(8) & (!\u24|Add0~41COUT1_107\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(8),
	cin => \u24|Add0~13\,
	cin0 => \u24|Add0~41\,
	cin1 => \u24|Add0~41COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~24_combout\,
	cout0 => \u24|Add0~25\,
	cout1 => \u24|Add0~25COUT1_109\);

\u24|bit_sel[8]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(8) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & \u24|Add0~24_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(8))), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0d08",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~17_combout\,
	datab => \u24|Add0~24_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|bit_sel\(8),
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(8));

\u24|Add0~32\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~32_combout\ = \u24|bit_sel\(9) $ (!\u24|Add0~13\ & \u24|Add0~25\) # (\u24|Add0~13\ & \u24|Add0~25COUT1_109\)
-- \u24|Add0~33\ = CARRY(!\u24|Add0~25\ # !\u24|bit_sel\(9))
-- \u24|Add0~33COUT1_111\ = CARRY(!\u24|Add0~25COUT1_109\ # !\u24|bit_sel\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(9),
	cin => \u24|Add0~13\,
	cin0 => \u24|Add0~25\,
	cin1 => \u24|Add0~25COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~32_combout\,
	cout0 => \u24|Add0~33\,
	cout1 => \u24|Add0~33COUT1_111\);

\u24|bit_sel[9]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(9) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~32_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(9)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e02",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(9),
	datab => \u24|process_0~17_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|Add0~32_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(9));

\u24|Add0~44\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~44_combout\ = \u24|bit_sel\(10) $ !(!\u24|Add0~13\ & \u24|Add0~33\) # (\u24|Add0~13\ & \u24|Add0~33COUT1_111\)
-- \u24|Add0~45\ = CARRY(\u24|bit_sel\(10) & !\u24|Add0~33COUT1_111\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(10),
	cin => \u24|Add0~13\,
	cin0 => \u24|Add0~33\,
	cin1 => \u24|Add0~33COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~44_combout\,
	cout => \u24|Add0~45\);

\u24|bit_sel[10]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(10) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~44_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(10)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e02",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(10),
	datab => \u24|process_0~17_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|Add0~44_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(10));

\u24|Add0~57\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~57_combout\ = \u24|bit_sel\(11) $ \u24|Add0~45\
-- \u24|Add0~58\ = CARRY(!\u24|Add0~45\ # !\u24|bit_sel\(11))
-- \u24|Add0~58COUT1_113\ = CARRY(!\u24|Add0~45\ # !\u24|bit_sel\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(11),
	cin => \u24|Add0~45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~57_combout\,
	cout0 => \u24|Add0~58\,
	cout1 => \u24|Add0~58COUT1_113\);

\u24|bit_sel[11]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(11) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & \u24|Add0~57_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(11))), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0d08",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~17_combout\,
	datab => \u24|Add0~57_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|bit_sel\(11),
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(11));

\u24|Add0~18\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~18_combout\ = \u24|bit_sel\(12) $ !(!\u24|Add0~45\ & \u24|Add0~58\) # (\u24|Add0~45\ & \u24|Add0~58COUT1_113\)
-- \u24|Add0~19\ = CARRY(\u24|bit_sel\(12) & !\u24|Add0~58\)
-- \u24|Add0~19COUT1_115\ = CARRY(\u24|bit_sel\(12) & !\u24|Add0~58COUT1_113\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(12),
	cin => \u24|Add0~45\,
	cin0 => \u24|Add0~58\,
	cin1 => \u24|Add0~58COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~18_combout\,
	cout0 => \u24|Add0~19\,
	cout1 => \u24|Add0~19COUT1_115\);

\u24|bit_sel[12]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(12) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & \u24|Add0~18_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(12))), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0b08",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add0~18_combout\,
	datab => \u24|process_0~17_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|bit_sel\(12),
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(12));

\u24|Add0~8\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~8_combout\ = \u24|bit_sel\(13) $ (!\u24|Add0~45\ & \u24|Add0~19\) # (\u24|Add0~45\ & \u24|Add0~19COUT1_115\)
-- \u24|Add0~9\ = CARRY(!\u24|Add0~19\ # !\u24|bit_sel\(13))
-- \u24|Add0~9COUT1_117\ = CARRY(!\u24|Add0~19COUT1_115\ # !\u24|bit_sel\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(13),
	cin => \u24|Add0~45\,
	cin0 => \u24|Add0~19\,
	cin1 => \u24|Add0~19COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~8_combout\,
	cout0 => \u24|Add0~9\,
	cout1 => \u24|Add0~9COUT1_117\);

\u24|bit_sel[13]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(13) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & \u24|Add0~8_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(13))), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4540",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u21|key_out~regout\,
	datab => \u24|Add0~8_combout\,
	datac => \u24|process_0~17_combout\,
	datad => \u24|bit_sel\(13),
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(13));

\u24|Add0~36\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~36_combout\ = \u24|bit_sel\(14) $ !(!\u24|Add0~45\ & \u24|Add0~9\) # (\u24|Add0~45\ & \u24|Add0~9COUT1_117\)
-- \u24|Add0~37\ = CARRY(\u24|bit_sel\(14) & !\u24|Add0~9\)
-- \u24|Add0~37COUT1_119\ = CARRY(\u24|bit_sel\(14) & !\u24|Add0~9COUT1_117\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(14),
	cin => \u24|Add0~45\,
	cin0 => \u24|Add0~9\,
	cin1 => \u24|Add0~9COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~36_combout\,
	cout0 => \u24|Add0~37\,
	cout1 => \u24|Add0~37COUT1_119\);

\u24|bit_sel[14]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(14) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~36_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(14)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5410",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u21|key_out~regout\,
	datab => \u24|process_0~17_combout\,
	datac => \u24|bit_sel\(14),
	datad => \u24|Add0~36_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(14));

\u24|Add0~54\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~54_combout\ = \u24|bit_sel\(15) $ ((!\u24|Add0~45\ & \u24|Add0~37\) # (\u24|Add0~45\ & \u24|Add0~37COUT1_119\))
-- \u24|Add0~55\ = CARRY(!\u24|Add0~37COUT1_119\ # !\u24|bit_sel\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(15),
	cin => \u24|Add0~45\,
	cin0 => \u24|Add0~37\,
	cin1 => \u24|Add0~37COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~54_combout\,
	cout => \u24|Add0~55\);

\u24|bit_sel[15]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(15) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~54_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(15)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(15),
	datab => \u24|Add0~54_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|process_0~17_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(15));

\u24|Add0~65\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~65_combout\ = \u24|bit_sel\(16) $ (!\u24|Add0~55\)
-- \u24|Add0~66\ = CARRY(\u24|bit_sel\(16) & (!\u24|Add0~55\))
-- \u24|Add0~66COUT1_121\ = CARRY(\u24|bit_sel\(16) & (!\u24|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(16),
	cin => \u24|Add0~55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~65_combout\,
	cout0 => \u24|Add0~66\,
	cout1 => \u24|Add0~66COUT1_121\);

\u24|bit_sel[16]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(16) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~65_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(16)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(16),
	datab => \u24|Add0~65_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|process_0~17_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(16));

\u24|Add0~34\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~34_combout\ = \u24|bit_sel\(17) $ (!\u24|Add0~55\ & \u24|Add0~66\) # (\u24|Add0~55\ & \u24|Add0~66COUT1_121\)
-- \u24|Add0~35\ = CARRY(!\u24|Add0~66\ # !\u24|bit_sel\(17))
-- \u24|Add0~35COUT1_123\ = CARRY(!\u24|Add0~66COUT1_121\ # !\u24|bit_sel\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(17),
	cin => \u24|Add0~55\,
	cin0 => \u24|Add0~66\,
	cin1 => \u24|Add0~66COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~34_combout\,
	cout0 => \u24|Add0~35\,
	cout1 => \u24|Add0~35COUT1_123\);

\u24|bit_sel[17]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(17) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~34_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(17)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e02",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(17),
	datab => \u24|process_0~17_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|Add0~34_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(17));

\u24|Add0~14\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~14_combout\ = \u24|bit_sel\(18) $ (!(!\u24|Add0~55\ & \u24|Add0~35\) # (\u24|Add0~55\ & \u24|Add0~35COUT1_123\))
-- \u24|Add0~15\ = CARRY(\u24|bit_sel\(18) & (!\u24|Add0~35\))
-- \u24|Add0~15COUT1_125\ = CARRY(\u24|bit_sel\(18) & (!\u24|Add0~35COUT1_123\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(18),
	cin => \u24|Add0~55\,
	cin0 => \u24|Add0~35\,
	cin1 => \u24|Add0~35COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~14_combout\,
	cout0 => \u24|Add0~15\,
	cout1 => \u24|Add0~15COUT1_125\);

\u24|bit_sel[18]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(18) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~14_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(18)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(18),
	datab => \u24|Add0~14_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|process_0~17_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(18));

\u24|Add0~46\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~46_combout\ = \u24|bit_sel\(19) $ ((!\u24|Add0~55\ & \u24|Add0~15\) # (\u24|Add0~55\ & \u24|Add0~15COUT1_125\))
-- \u24|Add0~47\ = CARRY(!\u24|Add0~15\ # !\u24|bit_sel\(19))
-- \u24|Add0~47COUT1_127\ = CARRY(!\u24|Add0~15COUT1_125\ # !\u24|bit_sel\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(19),
	cin => \u24|Add0~55\,
	cin0 => \u24|Add0~15\,
	cin1 => \u24|Add0~15COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~46_combout\,
	cout0 => \u24|Add0~47\,
	cout1 => \u24|Add0~47COUT1_127\);

\u24|bit_sel[19]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(19) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~46_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(19)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e02",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(19),
	datab => \u24|process_0~17_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|Add0~46_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(19));

\u24|Add0~59\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~59_combout\ = \u24|bit_sel\(20) $ !(!\u24|Add0~55\ & \u24|Add0~47\) # (\u24|Add0~55\ & \u24|Add0~47COUT1_127\)
-- \u24|Add0~60\ = CARRY(\u24|bit_sel\(20) & !\u24|Add0~47COUT1_127\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(20),
	cin => \u24|Add0~55\,
	cin0 => \u24|Add0~47\,
	cin1 => \u24|Add0~47COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~59_combout\,
	cout => \u24|Add0~60\);

\u24|bit_sel[20]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(20) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~59_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(20)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e04",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~17_combout\,
	datab => \u24|bit_sel\(20),
	datac => \u21|key_out~regout\,
	datad => \u24|Add0~59_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(20));

\u24|Add0~50\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~50_combout\ = \u24|bit_sel\(21) $ \u24|Add0~60\
-- \u24|Add0~51\ = CARRY(!\u24|Add0~60\ # !\u24|bit_sel\(21))
-- \u24|Add0~51COUT1_129\ = CARRY(!\u24|Add0~60\ # !\u24|bit_sel\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(21),
	cin => \u24|Add0~60\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~50_combout\,
	cout0 => \u24|Add0~51\,
	cout1 => \u24|Add0~51COUT1_129\);

\u24|bit_sel[21]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(21) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & \u24|Add0~50_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(21))), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4540",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u21|key_out~regout\,
	datab => \u24|Add0~50_combout\,
	datac => \u24|process_0~17_combout\,
	datad => \u24|bit_sel\(21),
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(21));

\u24|Add0~48\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~48_combout\ = \u24|bit_sel\(22) $ !(!\u24|Add0~60\ & \u24|Add0~51\) # (\u24|Add0~60\ & \u24|Add0~51COUT1_129\)
-- \u24|Add0~49\ = CARRY(\u24|bit_sel\(22) & !\u24|Add0~51\)
-- \u24|Add0~49COUT1_131\ = CARRY(\u24|bit_sel\(22) & !\u24|Add0~51COUT1_129\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(22),
	cin => \u24|Add0~60\,
	cin0 => \u24|Add0~51\,
	cin1 => \u24|Add0~51COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~48_combout\,
	cout0 => \u24|Add0~49\,
	cout1 => \u24|Add0~49COUT1_131\);

\u24|bit_sel[22]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(22) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~48_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(22)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e02",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(22),
	datab => \u24|process_0~17_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|Add0~48_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(22));

\u24|Add0~6\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~6_combout\ = \u24|bit_sel\(23) $ (!\u24|Add0~60\ & \u24|Add0~49\) # (\u24|Add0~60\ & \u24|Add0~49COUT1_131\)
-- \u24|Add0~7\ = CARRY(!\u24|Add0~49\ # !\u24|bit_sel\(23))
-- \u24|Add0~7COUT1_133\ = CARRY(!\u24|Add0~49COUT1_131\ # !\u24|bit_sel\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(23),
	cin => \u24|Add0~60\,
	cin0 => \u24|Add0~49\,
	cin1 => \u24|Add0~49COUT1_131\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~6_combout\,
	cout0 => \u24|Add0~7\,
	cout1 => \u24|Add0~7COUT1_133\);

\u24|bit_sel[23]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(23) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & \u24|Add0~6_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(23))), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add0~6_combout\,
	datab => \u24|bit_sel\(23),
	datac => \u21|key_out~regout\,
	datad => \u24|process_0~17_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(23));

\u24|Add0~16\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~16_combout\ = \u24|bit_sel\(24) $ !(!\u24|Add0~60\ & \u24|Add0~7\) # (\u24|Add0~60\ & \u24|Add0~7COUT1_133\)
-- \u24|Add0~17\ = CARRY(\u24|bit_sel\(24) & !\u24|Add0~7\)
-- \u24|Add0~17COUT1_135\ = CARRY(\u24|bit_sel\(24) & !\u24|Add0~7COUT1_133\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(24),
	cin => \u24|Add0~60\,
	cin0 => \u24|Add0~7\,
	cin1 => \u24|Add0~7COUT1_133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~16_combout\,
	cout0 => \u24|Add0~17\,
	cout1 => \u24|Add0~17COUT1_135\);

\u24|bit_sel[24]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(24) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~16_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(24)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(24),
	datab => \u24|Add0~16_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|process_0~17_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(24));

\u24|Add0~22\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~22_combout\ = \u24|bit_sel\(25) $ (!\u24|Add0~60\ & \u24|Add0~17\) # (\u24|Add0~60\ & \u24|Add0~17COUT1_135\)
-- \u24|Add0~23\ = CARRY(!\u24|Add0~17COUT1_135\ # !\u24|bit_sel\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(25),
	cin => \u24|Add0~60\,
	cin0 => \u24|Add0~17\,
	cin1 => \u24|Add0~17COUT1_135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~22_combout\,
	cout => \u24|Add0~23\);

\u24|bit_sel[25]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(25) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & \u24|Add0~22_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(25))), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0b08",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add0~22_combout\,
	datab => \u24|process_0~17_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|bit_sel\(25),
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(25));

\u24|Add0~20\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~20_combout\ = \u24|bit_sel\(26) $ !\u24|Add0~23\
-- \u24|Add0~21\ = CARRY(\u24|bit_sel\(26) & !\u24|Add0~23\)
-- \u24|Add0~21COUT1_137\ = CARRY(\u24|bit_sel\(26) & !\u24|Add0~23\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(26),
	cin => \u24|Add0~23\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~20_combout\,
	cout0 => \u24|Add0~21\,
	cout1 => \u24|Add0~21COUT1_137\);

\u24|bit_sel[26]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(26) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~20_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(26)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(26),
	datab => \u24|Add0~20_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|process_0~17_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(26));

\u24|Add0~38\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~38_combout\ = \u24|bit_sel\(27) $ ((!\u24|Add0~23\ & \u24|Add0~21\) # (\u24|Add0~23\ & \u24|Add0~21COUT1_137\))
-- \u24|Add0~39\ = CARRY(!\u24|Add0~21\ # !\u24|bit_sel\(27))
-- \u24|Add0~39COUT1_139\ = CARRY(!\u24|Add0~21COUT1_137\ # !\u24|bit_sel\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(27),
	cin => \u24|Add0~23\,
	cin0 => \u24|Add0~21\,
	cin1 => \u24|Add0~21COUT1_137\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~38_combout\,
	cout0 => \u24|Add0~39\,
	cout1 => \u24|Add0~39COUT1_139\);

\u24|bit_sel[27]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(27) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & \u24|Add0~38_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(27))), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00b8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add0~38_combout\,
	datab => \u24|process_0~17_combout\,
	datac => \u24|bit_sel\(27),
	datad => \u21|key_out~regout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(27));

\u24|Add0~42\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~42_combout\ = \u24|bit_sel\(28) $ (!(!\u24|Add0~23\ & \u24|Add0~39\) # (\u24|Add0~23\ & \u24|Add0~39COUT1_139\))
-- \u24|Add0~43\ = CARRY(\u24|bit_sel\(28) & (!\u24|Add0~39\))
-- \u24|Add0~43COUT1_141\ = CARRY(\u24|bit_sel\(28) & (!\u24|Add0~39COUT1_139\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(28),
	cin => \u24|Add0~23\,
	cin0 => \u24|Add0~39\,
	cin1 => \u24|Add0~39COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~42_combout\,
	cout0 => \u24|Add0~43\,
	cout1 => \u24|Add0~43COUT1_141\);

\u24|bit_sel[28]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(28) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~42_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(28)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(28),
	datab => \u24|process_0~17_combout\,
	datac => \u24|Add0~42_combout\,
	datad => \u21|key_out~regout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(28));

\u24|Add0~30\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~30_combout\ = \u24|bit_sel\(29) $ (!\u24|Add0~23\ & \u24|Add0~43\) # (\u24|Add0~23\ & \u24|Add0~43COUT1_141\)
-- \u24|Add0~31\ = CARRY(!\u24|Add0~43\ # !\u24|bit_sel\(29))
-- \u24|Add0~31COUT1_143\ = CARRY(!\u24|Add0~43COUT1_141\ # !\u24|bit_sel\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(29),
	cin => \u24|Add0~23\,
	cin0 => \u24|Add0~43\,
	cin1 => \u24|Add0~43COUT1_141\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~30_combout\,
	cout0 => \u24|Add0~31\,
	cout1 => \u24|Add0~31COUT1_143\);

\u24|bit_sel[29]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(29) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~30_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(29)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0e02",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(29),
	datab => \u24|process_0~17_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|Add0~30_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(29));

\u24|Add0~28\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~28_combout\ = \u24|bit_sel\(30) $ !(!\u24|Add0~23\ & \u24|Add0~31\) # (\u24|Add0~23\ & \u24|Add0~31COUT1_143\)
-- \u24|Add0~29\ = CARRY(\u24|bit_sel\(30) & !\u24|Add0~31COUT1_143\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(30),
	cin => \u24|Add0~23\,
	cin0 => \u24|Add0~31\,
	cin1 => \u24|Add0~31COUT1_143\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~28_combout\,
	cout => \u24|Add0~29\);

\u24|bit_sel[30]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(30) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & \u24|Add0~28_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(30))), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5140",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u21|key_out~regout\,
	datab => \u24|process_0~17_combout\,
	datac => \u24|Add0~28_combout\,
	datad => \u24|bit_sel\(30),
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(30));

\u24|Add0~62\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~62_combout\ = \u24|Add0~29\ $ \u24|bit_sel\(31)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u24|bit_sel\(31),
	cin => \u24|Add0~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~62_combout\);

\u24|bit_sel[31]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(31) = DFFEAS(!\u21|key_out~regout\ & (\u24|process_0~17_combout\ & (\u24|Add0~62_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(31)), GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0c0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|bit_sel\(31),
	datab => \u24|Add0~62_combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|process_0~17_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(31));

\u24|process_0~16\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~16_combout\ = \u24|bit_sel\(1) & \u24|bit_sel\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u24|bit_sel\(1),
	datad => \u24|bit_sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~16_combout\);

\u24|process_0~12\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~12_combout\ = !\u24|bit_sel\(8) & !\u24|bit_sel\(10) & !\u24|bit_sel\(7) & !\u24|bit_sel\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(8),
	datab => \u24|bit_sel\(10),
	datac => \u24|bit_sel\(7),
	datad => \u24|bit_sel\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~12_combout\);

\u24|process_0~11\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~11_combout\ = !\u24|bit_sel\(12) & !\u24|bit_sel\(13) & !\u24|bit_sel\(14) & !\u24|bit_sel\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(12),
	datab => \u24|bit_sel\(13),
	datac => \u24|bit_sel\(14),
	datad => \u24|bit_sel\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~11_combout\);

\u24|process_0~13\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~13_combout\ = !\u24|bit_sel\(5) & !\u24|bit_sel\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u24|bit_sel\(5),
	datad => \u24|bit_sel\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~13_combout\);

\u24|process_0~14\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~14_combout\ = !\u24|bit_sel\(2) & !\u24|bit_sel\(4) & !\u24|bit_sel\(3) & \u24|process_0~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(2),
	datab => \u24|bit_sel\(4),
	datac => \u24|bit_sel\(3),
	datad => \u24|process_0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~14_combout\);

\u24|process_0~7\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~7_combout\ = !\u24|bit_sel\(26) & !\u24|bit_sel\(23) & !\u24|bit_sel\(24) & !\u24|bit_sel\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(26),
	datab => \u24|bit_sel\(23),
	datac => \u24|bit_sel\(24),
	datad => \u24|bit_sel\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~7_combout\);

\u24|process_0~8\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~8_combout\ = !\u24|bit_sel\(22) & !\u24|bit_sel\(21) & !\u24|bit_sel\(19) & !\u24|bit_sel\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(22),
	datab => \u24|bit_sel\(21),
	datac => \u24|bit_sel\(19),
	datad => \u24|bit_sel\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~8_combout\);

\u24|process_0~9\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~9_combout\ = !\u24|bit_sel\(15) & !\u24|bit_sel\(18) & !\u24|bit_sel\(17) & !\u24|bit_sel\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(15),
	datab => \u24|bit_sel\(18),
	datac => \u24|bit_sel\(17),
	datad => \u24|bit_sel\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~9_combout\);

\u24|process_0~6\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~6_combout\ = !\u24|bit_sel\(27) & !\u24|bit_sel\(29) & !\u24|bit_sel\(30) & !\u24|bit_sel\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(27),
	datab => \u24|bit_sel\(29),
	datac => \u24|bit_sel\(30),
	datad => \u24|bit_sel\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~6_combout\);

\u24|process_0~10\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~10_combout\ = \u24|process_0~7_combout\ & \u24|process_0~8_combout\ & \u24|process_0~9_combout\ & \u24|process_0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~7_combout\,
	datab => \u24|process_0~8_combout\,
	datac => \u24|process_0~9_combout\,
	datad => \u24|process_0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~10_combout\);

\u24|process_0~15\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~15_combout\ = \u24|process_0~12_combout\ & \u24|process_0~11_combout\ & \u24|process_0~14_combout\ & \u24|process_0~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~12_combout\,
	datab => \u24|process_0~11_combout\,
	datac => \u24|process_0~14_combout\,
	datad => \u24|process_0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~15_combout\);

\key_select~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key_select,
	combout => \key_select~combout\);

\u20|count[0]\ : cyclone_lcell
-- Equation(s):
-- \u20|count\(0) = DFFEAS(\u20|Equal0~0_combout\ $ !\u20|count\(0), GLOBAL(\clk~combout\), VCC, , , , , !\key_select~combout\, )
-- \u20|count[0]~15\ = CARRY(!\u20|Equal0~0_combout\ & \u20|count\(0))
-- \u20|count[0]~15COUT1_21\ = CARRY(!\u20|Equal0~0_combout\ & \u20|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9944",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u20|Equal0~0_combout\,
	datab => \u20|count\(0),
	aclr => GND,
	sclr => \ALT_INV_key_select~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u20|count\(0),
	cout0 => \u20|count[0]~15\,
	cout1 => \u20|count[0]~15COUT1_21\);

\u20|count[1]\ : cyclone_lcell
-- Equation(s):
-- \u20|count\(1) = DFFEAS(\u20|count\(1) $ (\u20|count[0]~15\), GLOBAL(\clk~combout\), VCC, , , , , !\key_select~combout\, )
-- \u20|count[1]~13\ = CARRY(!\u20|count[0]~15\ # !\u20|count\(1))
-- \u20|count[1]~13COUT1_23\ = CARRY(!\u20|count[0]~15COUT1_21\ # !\u20|count\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u20|count\(1),
	aclr => GND,
	sclr => \ALT_INV_key_select~combout\,
	cin0 => \u20|count[0]~15\,
	cin1 => \u20|count[0]~15COUT1_21\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u20|count\(1),
	cout0 => \u20|count[1]~13\,
	cout1 => \u20|count[1]~13COUT1_23\);

\u20|count[2]\ : cyclone_lcell
-- Equation(s):
-- \u20|count\(2) = DFFEAS(\u20|count\(2) $ (!\u20|count[1]~13\), GLOBAL(\clk~combout\), VCC, , , , , !\key_select~combout\, )
-- \u20|count[2]~9\ = CARRY(\u20|count\(2) & (!\u20|count[1]~13\))
-- \u20|count[2]~9COUT1_25\ = CARRY(\u20|count\(2) & (!\u20|count[1]~13COUT1_23\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u20|count\(2),
	aclr => GND,
	sclr => \ALT_INV_key_select~combout\,
	cin0 => \u20|count[1]~13\,
	cin1 => \u20|count[1]~13COUT1_23\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u20|count\(2),
	cout0 => \u20|count[2]~9\,
	cout1 => \u20|count[2]~9COUT1_25\);

\u20|count[3]\ : cyclone_lcell
-- Equation(s):
-- \u20|count\(3) = DFFEAS(\u20|count[2]~9\ $ \u20|count\(3), GLOBAL(\clk~combout\), VCC, , , , , !\key_select~combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u20|count\(3),
	aclr => GND,
	sclr => \ALT_INV_key_select~combout\,
	cin0 => \u20|count[2]~9\,
	cin1 => \u20|count[2]~9COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u20|count\(3));

\u20|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \u20|Equal0~0_combout\ = \u20|count\(1) & !\u20|count\(3) & !\u20|count\(2) & !\u20|count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u20|count\(1),
	datab => \u20|count\(3),
	datac => \u20|count\(2),
	datad => \u20|count\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u20|Equal0~0_combout\);

\u20|key_out~0\ : cyclone_lcell
-- Equation(s):
-- \u20|key_out~0_combout\ = \u20|count\(1) # \u20|count\(3) # \u20|count\(2) # !\u20|count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "feff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u20|count\(1),
	datab => \u20|count\(3),
	datac => \u20|count\(2),
	datad => \u20|count\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u20|key_out~0_combout\);

\u20|key_out\ : cyclone_lcell
-- Equation(s):
-- \u20|key_out~regout\ = DFFEAS(\key_select~combout\ & \u20|key_out~0_combout\ # !\key_select~combout\ & (\u20|key_out~regout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \key_select~combout\,
	datac => \u20|key_out~0_combout\,
	datad => \u20|key_out~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u20|key_out~regout\);

\u24|process_0~17\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~17_combout\ = \u20|key_out~regout\ & (\u24|bit_sel\(31) # !\u24|process_0~16_combout\ & \u24|process_0~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(31),
	datab => \u24|process_0~16_combout\,
	datac => \u24|process_0~15_combout\,
	datad => \u20|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~17_combout\);

\u24|Add0~2\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~2_combout\ = !\u24|bit_sel\(31) & !\u24|process_0~15_combout\ # !\u20|key_out~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "11ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(31),
	datab => \u24|process_0~15_combout\,
	datad => \u20|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~2_combout\);

\u24|Add0~0\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~0_combout\ = !\u24|bit_sel\(0)
-- \u24|Add0~1\ = CARRY(\u24|bit_sel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~0_combout\,
	cout => \u24|Add0~1\);

\u24|Add0~3\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~3_combout\ = \u24|process_0~17_combout\ & (\u24|Add0~0_combout\ # \u24|Add0~2_combout\ & \u24|bit_sel\(0)) # !\u24|process_0~17_combout\ & \u24|Add0~2_combout\ & (\u24|bit_sel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "eca0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~17_combout\,
	datab => \u24|Add0~2_combout\,
	datac => \u24|Add0~0_combout\,
	datad => \u24|bit_sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~3_combout\);

\u24|bit_sel[0]\ : cyclone_lcell
-- Equation(s):
-- \u24|bit_sel\(0) = DFFEAS(!\u21|key_out~regout\ & \u24|Add0~3_combout\, GLOBAL(\clk~combout\), VCC, , \u24|bit_sel[4]~129_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u21|key_out~regout\,
	datad => \u24|Add0~3_combout\,
	aclr => GND,
	ena => \u24|bit_sel[4]~129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|bit_sel\(0));

\u24|Add0~70\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~70_combout\ = \u24|Add0~68_combout\ & (\u24|process_0~17_combout\ # \u24|bit_sel\(1) & \u24|Add0~2_combout\) # !\u24|Add0~68_combout\ & (\u24|bit_sel\(1) & \u24|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f888",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add0~68_combout\,
	datab => \u24|process_0~17_combout\,
	datac => \u24|bit_sel\(1),
	datad => \u24|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~70_combout\);

\u24|Equal6~14\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~14_combout\ = \u24|Add0~40_combout\ # \u24|Add0~42_combout\ # \u24|Add0~38_combout\ # \u24|Add0~36_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add0~40_combout\,
	datab => \u24|Add0~42_combout\,
	datac => \u24|Add0~38_combout\,
	datad => \u24|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~14_combout\);

\u24|Equal6~13\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~13_combout\ = \u24|bit_sel\(7) # \u24|bit_sel\(27) # \u24|bit_sel\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(7),
	datac => \u24|bit_sel\(27),
	datad => \u24|bit_sel\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~13_combout\);

\u24|Equal6~15\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~15_combout\ = \u24|process_0~17_combout\ & !\u24|Equal6~14_combout\ # !\u24|process_0~17_combout\ & (!\u24|bit_sel\(14) & !\u24|Equal6~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4447",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Equal6~14_combout\,
	datab => \u24|process_0~17_combout\,
	datac => \u24|bit_sel\(14),
	datad => \u24|Equal6~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~15_combout\);

\u24|Equal6~16\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~16_combout\ = \u24|bit_sel\(21) # \u24|bit_sel\(19) # \u24|bit_sel\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(21),
	datac => \u24|bit_sel\(19),
	datad => \u24|bit_sel\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~16_combout\);

\u24|Equal6~17\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~17_combout\ = \u24|Add0~48_combout\ # \u24|Add0~46_combout\ # \u24|Add0~50_combout\ # \u24|Add0~44_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add0~48_combout\,
	datab => \u24|Add0~46_combout\,
	datac => \u24|Add0~50_combout\,
	datad => \u24|Add0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~17_combout\);

\u24|Equal6~18\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~18_combout\ = \u24|process_0~17_combout\ & (!\u24|Equal6~17_combout\) # !\u24|process_0~17_combout\ & !\u24|bit_sel\(10) & !\u24|Equal6~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "01f1",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(10),
	datab => \u24|Equal6~16_combout\,
	datac => \u24|process_0~17_combout\,
	datad => \u24|Equal6~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~18_combout\);

\u24|Equal6~4\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~4_combout\ = \u24|Add0~12_combout\ # \u24|Add0~16_combout\ # \u24|Add0~18_combout\ # \u24|Add0~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add0~12_combout\,
	datab => \u24|Add0~16_combout\,
	datac => \u24|Add0~18_combout\,
	datad => \u24|Add0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~4_combout\);

\u24|Equal6~3\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~3_combout\ = \u24|bit_sel\(18) # \u24|bit_sel\(24) # \u24|bit_sel\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(18),
	datac => \u24|bit_sel\(24),
	datad => \u24|bit_sel\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~3_combout\);

\u24|Equal6~5\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~5_combout\ = \u24|process_0~17_combout\ & (!\u24|Equal6~4_combout\) # !\u24|process_0~17_combout\ & !\u24|bit_sel\(5) & (!\u24|Equal6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3305",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(5),
	datab => \u24|Equal6~4_combout\,
	datac => \u24|Equal6~3_combout\,
	datad => \u24|process_0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~5_combout\);

\u24|Equal6~6\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~6_combout\ = \u24|bit_sel\(25) # \u24|bit_sel\(8) # \u24|bit_sel\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffee",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(25),
	datab => \u24|bit_sel\(8),
	datad => \u24|bit_sel\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~6_combout\);

\u24|Equal6~7\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~7_combout\ = \u24|Add0~22_combout\ # \u24|Add0~20_combout\ # \u24|Add0~24_combout\ # \u24|Add0~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add0~22_combout\,
	datab => \u24|Add0~20_combout\,
	datac => \u24|Add0~24_combout\,
	datad => \u24|Add0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~7_combout\);

\u24|Equal6~8\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~8_combout\ = \u24|process_0~17_combout\ & (!\u24|Equal6~7_combout\) # !\u24|process_0~17_combout\ & !\u24|bit_sel\(26) & !\u24|Equal6~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "01cd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(26),
	datab => \u24|process_0~17_combout\,
	datac => \u24|Equal6~6_combout\,
	datad => \u24|Equal6~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~8_combout\);

\u24|Equal6~9\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~9_combout\ = \u24|bit_sel\(9) # \u24|bit_sel\(29) # \u24|bit_sel\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|bit_sel\(9),
	datac => \u24|bit_sel\(29),
	datad => \u24|bit_sel\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~9_combout\);

\u24|Equal6~10\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~10_combout\ = \u24|Add0~30_combout\ # \u24|Add0~34_combout\ # \u24|Add0~28_combout\ # \u24|Add0~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add0~30_combout\,
	datab => \u24|Add0~34_combout\,
	datac => \u24|Add0~28_combout\,
	datad => \u24|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~10_combout\);

\u24|Equal6~11\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~11_combout\ = \u24|process_0~17_combout\ & (!\u24|Equal6~10_combout\) # !\u24|process_0~17_combout\ & !\u24|Equal6~9_combout\ & (!\u24|bit_sel\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3035",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Equal6~9_combout\,
	datab => \u24|Equal6~10_combout\,
	datac => \u24|process_0~17_combout\,
	datad => \u24|bit_sel\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~11_combout\);

\u24|Equal6~0\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~0_combout\ = \u24|bit_sel\(23) # \u24|bit_sel\(13) # \u24|bit_sel\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fefe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(23),
	datab => \u24|bit_sel\(13),
	datac => \u24|bit_sel\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~0_combout\);

\u24|Equal6~1\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~1_combout\ = \u24|Add0~8_combout\ # \u24|Add0~6_combout\ # \u24|Add0~4_combout\ # \u24|Add0~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffe",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add0~8_combout\,
	datab => \u24|Add0~6_combout\,
	datac => \u24|Add0~4_combout\,
	datad => \u24|Add0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~1_combout\);

\u24|Equal6~2\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~2_combout\ = \u24|process_0~17_combout\ & (!\u24|Equal6~1_combout\) # !\u24|process_0~17_combout\ & !\u24|Equal6~0_combout\ & !\u24|bit_sel\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f11",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Equal6~0_combout\,
	datab => \u24|bit_sel\(6),
	datac => \u24|Equal6~1_combout\,
	datad => \u24|process_0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~2_combout\);

\u24|Equal6~12\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~12_combout\ = \u24|Equal6~5_combout\ & \u24|Equal6~8_combout\ & \u24|Equal6~11_combout\ & \u24|Equal6~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Equal6~5_combout\,
	datab => \u24|Equal6~8_combout\,
	datac => \u24|Equal6~11_combout\,
	datad => \u24|Equal6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~12_combout\);

\u24|Add0~64\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~64_combout\ = \u24|process_0~17_combout\ & (\u24|Add0~62_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(31),
	datac => \u24|Add0~62_combout\,
	datad => \u24|process_0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~64_combout\);

\u24|Add0~67\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~67_combout\ = \u24|process_0~17_combout\ & (\u24|Add0~65_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(16),
	datac => \u24|Add0~65_combout\,
	datad => \u24|process_0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~67_combout\);

\u24|Add0~56\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~56_combout\ = \u24|process_0~17_combout\ & (\u24|Add0~54_combout\) # !\u24|process_0~17_combout\ & \u24|bit_sel\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(15),
	datab => \u24|Add0~54_combout\,
	datac => \u24|process_0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~56_combout\);

\u24|Equal6~19\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~19_combout\ = !\u24|Add0~56_combout\ & (\u24|process_0~17_combout\ & (!\u24|Add0~52_combout\) # !\u24|process_0~17_combout\ & !\u24|bit_sel\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0035",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|bit_sel\(2),
	datab => \u24|Add0~52_combout\,
	datac => \u24|process_0~17_combout\,
	datad => \u24|Add0~56_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~19_combout\);

\u24|Add0~61\ : cyclone_lcell
-- Equation(s):
-- \u24|Add0~61_combout\ = \u24|process_0~17_combout\ & \u24|Add0~59_combout\ # !\u24|process_0~17_combout\ & (\u24|bit_sel\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add0~59_combout\,
	datac => \u24|bit_sel\(20),
	datad => \u24|process_0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add0~61_combout\);

\u24|Equal6~20\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~20_combout\ = !\u24|Add0~61_combout\ & (\u24|process_0~17_combout\ & !\u24|Add0~57_combout\ # !\u24|process_0~17_combout\ & (!\u24|bit_sel\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0213",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~17_combout\,
	datab => \u24|Add0~61_combout\,
	datac => \u24|Add0~57_combout\,
	datad => \u24|bit_sel\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~20_combout\);

\u24|Equal6~21\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~21_combout\ = !\u24|Add0~64_combout\ & !\u24|Add0~67_combout\ & \u24|Equal6~19_combout\ & \u24|Equal6~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add0~64_combout\,
	datab => \u24|Add0~67_combout\,
	datac => \u24|Equal6~19_combout\,
	datad => \u24|Equal6~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~21_combout\);

\u24|Equal6~22\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal6~22_combout\ = \u24|Equal6~15_combout\ & \u24|Equal6~18_combout\ & \u24|Equal6~12_combout\ & \u24|Equal6~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Equal6~15_combout\,
	datab => \u24|Equal6~18_combout\,
	datac => \u24|Equal6~12_combout\,
	datad => \u24|Equal6~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal6~22_combout\);

\u24|a[31]~132\ : cyclone_lcell
-- Equation(s):
-- \u24|a[31]~132_combout\ = \u24|d[4]~132_combout\ & \u24|Add0~70_combout\ & \u24|Add0~3_combout\ & \u24|Equal6~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d[4]~132_combout\,
	datab => \u24|Add0~70_combout\,
	datac => \u24|Add0~3_combout\,
	datad => \u24|Equal6~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|a[31]~132_combout\);

\u24|a[3]~133\ : cyclone_lcell
-- Equation(s):
-- \u24|a[3]~133_combout\ = \u24|a[31]~132_combout\ & (\u24|LessThan5~10_combout\ # !\u24|Equal5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f500",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Equal5~0_combout\,
	datac => \u24|LessThan5~10_combout\,
	datad => \u24|a[31]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|a[3]~133_combout\);

\u24|Add5~48\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~48_combout\ = \u24|a\(11) $ (\u24|Add5~51\)
-- \u24|Add5~49\ = CARRY(!\u24|Add5~51\ # !\u24|a\(11))
-- \u24|Add5~49COUT1_106\ = CARRY(!\u24|Add5~51\ # !\u24|a\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(11),
	cin => \u24|Add5~51\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~48_combout\,
	cout0 => \u24|Add5~49\,
	cout1 => \u24|Add5~49COUT1_106\);

\u24|Add5~46\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~46_combout\ = \u24|a\(12) $ (!(!\u24|Add5~51\ & \u24|Add5~49\) # (\u24|Add5~51\ & \u24|Add5~49COUT1_106\))
-- \u24|Add5~47\ = CARRY(\u24|a\(12) & (!\u24|Add5~49\))
-- \u24|Add5~47COUT1_108\ = CARRY(\u24|a\(12) & (!\u24|Add5~49COUT1_106\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(12),
	cin => \u24|Add5~51\,
	cin0 => \u24|Add5~49\,
	cin1 => \u24|Add5~49COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~46_combout\,
	cout0 => \u24|Add5~47\,
	cout1 => \u24|Add5~47COUT1_108\);

\u24|a[12]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(12) = DFFEAS(\u24|a[3]~133_combout\ & \u24|LessThan5~10_combout\ & (\u24|Add5~46_combout\) # !\u24|a[3]~133_combout\ & (\u24|a\(12)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|a\(12),
	datac => \u24|a[3]~133_combout\,
	datad => \u24|Add5~46_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(12));

\u24|Add5~44\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~44_combout\ = \u24|a\(13) $ (!\u24|Add5~51\ & \u24|Add5~47\) # (\u24|Add5~51\ & \u24|Add5~47COUT1_108\)
-- \u24|Add5~45\ = CARRY(!\u24|Add5~47\ # !\u24|a\(13))
-- \u24|Add5~45COUT1_110\ = CARRY(!\u24|Add5~47COUT1_108\ # !\u24|a\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(13),
	cin => \u24|Add5~51\,
	cin0 => \u24|Add5~47\,
	cin1 => \u24|Add5~47COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~44_combout\,
	cout0 => \u24|Add5~45\,
	cout1 => \u24|Add5~45COUT1_110\);

\u24|a[13]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(13) = DFFEAS(\u24|a[3]~133_combout\ & (\u24|Add5~44_combout\ & \u24|LessThan5~10_combout\) # !\u24|a[3]~133_combout\ & \u24|a\(13), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|a\(13),
	datab => \u24|Add5~44_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|LessThan5~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(13));

\u24|Add5~42\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~42_combout\ = \u24|a\(14) $ (!(!\u24|Add5~51\ & \u24|Add5~45\) # (\u24|Add5~51\ & \u24|Add5~45COUT1_110\))
-- \u24|Add5~43\ = CARRY(\u24|a\(14) & (!\u24|Add5~45\))
-- \u24|Add5~43COUT1_112\ = CARRY(\u24|a\(14) & (!\u24|Add5~45COUT1_110\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(14),
	cin => \u24|Add5~51\,
	cin0 => \u24|Add5~45\,
	cin1 => \u24|Add5~45COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~42_combout\,
	cout0 => \u24|Add5~43\,
	cout1 => \u24|Add5~43COUT1_112\);

\u24|a[14]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(14) = DFFEAS(\u24|a[3]~133_combout\ & \u24|LessThan5~10_combout\ & \u24|Add5~42_combout\ # !\u24|a[3]~133_combout\ & (\u24|a\(14)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|a[3]~133_combout\,
	datac => \u24|Add5~42_combout\,
	datad => \u24|a\(14),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(14));

\u24|Add5~40\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~40_combout\ = \u24|a\(15) $ (!\u24|Add5~51\ & \u24|Add5~43\) # (\u24|Add5~51\ & \u24|Add5~43COUT1_112\)
-- \u24|Add5~41\ = CARRY(!\u24|Add5~43COUT1_112\ # !\u24|a\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(15),
	cin => \u24|Add5~51\,
	cin0 => \u24|Add5~43\,
	cin1 => \u24|Add5~43COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~40_combout\,
	cout => \u24|Add5~41\);

\u24|a[15]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(15) = DFFEAS(\u24|a[3]~133_combout\ & \u24|LessThan5~10_combout\ & \u24|Add5~40_combout\ # !\u24|a[3]~133_combout\ & (\u24|a\(15)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|Add5~40_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|a\(15),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(15));

\u24|Add5~38\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~38_combout\ = \u24|a\(16) $ (!\u24|Add5~41\)
-- \u24|Add5~39\ = CARRY(\u24|a\(16) & (!\u24|Add5~41\))
-- \u24|Add5~39COUT1_114\ = CARRY(\u24|a\(16) & (!\u24|Add5~41\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(16),
	cin => \u24|Add5~41\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~38_combout\,
	cout0 => \u24|Add5~39\,
	cout1 => \u24|Add5~39COUT1_114\);

\u24|a[16]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(16) = DFFEAS(\u24|a[3]~133_combout\ & \u24|Add5~38_combout\ & \u24|LessThan5~10_combout\ # !\u24|a[3]~133_combout\ & (\u24|a\(16)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add5~38_combout\,
	datab => \u24|LessThan5~10_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|a\(16),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(16));

\u24|Add5~36\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~36_combout\ = \u24|a\(17) $ ((!\u24|Add5~41\ & \u24|Add5~39\) # (\u24|Add5~41\ & \u24|Add5~39COUT1_114\))
-- \u24|Add5~37\ = CARRY(!\u24|Add5~39\ # !\u24|a\(17))
-- \u24|Add5~37COUT1_116\ = CARRY(!\u24|Add5~39COUT1_114\ # !\u24|a\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(17),
	cin => \u24|Add5~41\,
	cin0 => \u24|Add5~39\,
	cin1 => \u24|Add5~39COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~36_combout\,
	cout0 => \u24|Add5~37\,
	cout1 => \u24|Add5~37COUT1_116\);

\u24|a[17]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(17) = DFFEAS(\u24|a[3]~133_combout\ & (\u24|LessThan5~10_combout\ & \u24|Add5~36_combout\) # !\u24|a[3]~133_combout\ & \u24|a\(17), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|a\(17),
	datab => \u24|LessThan5~10_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|Add5~36_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(17));

\u24|Add5~34\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~34_combout\ = \u24|a\(18) $ !(!\u24|Add5~41\ & \u24|Add5~37\) # (\u24|Add5~41\ & \u24|Add5~37COUT1_116\)
-- \u24|Add5~35\ = CARRY(\u24|a\(18) & !\u24|Add5~37\)
-- \u24|Add5~35COUT1_118\ = CARRY(\u24|a\(18) & !\u24|Add5~37COUT1_116\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(18),
	cin => \u24|Add5~41\,
	cin0 => \u24|Add5~37\,
	cin1 => \u24|Add5~37COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~34_combout\,
	cout0 => \u24|Add5~35\,
	cout1 => \u24|Add5~35COUT1_118\);

\u24|a[18]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(18) = DFFEAS(\u24|a[3]~133_combout\ & \u24|Add5~34_combout\ & (\u24|LessThan5~10_combout\) # !\u24|a[3]~133_combout\ & (\u24|a\(18)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add5~34_combout\,
	datab => \u24|a\(18),
	datac => \u24|a[3]~133_combout\,
	datad => \u24|LessThan5~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(18));

\u24|Add5~32\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~32_combout\ = \u24|a\(19) $ ((!\u24|Add5~41\ & \u24|Add5~35\) # (\u24|Add5~41\ & \u24|Add5~35COUT1_118\))
-- \u24|Add5~33\ = CARRY(!\u24|Add5~35\ # !\u24|a\(19))
-- \u24|Add5~33COUT1_120\ = CARRY(!\u24|Add5~35COUT1_118\ # !\u24|a\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(19),
	cin => \u24|Add5~41\,
	cin0 => \u24|Add5~35\,
	cin1 => \u24|Add5~35COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~32_combout\,
	cout0 => \u24|Add5~33\,
	cout1 => \u24|Add5~33COUT1_120\);

\u24|a[19]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(19) = DFFEAS(\u24|a[3]~133_combout\ & \u24|Add5~32_combout\ & \u24|LessThan5~10_combout\ # !\u24|a[3]~133_combout\ & (\u24|a\(19)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add5~32_combout\,
	datab => \u24|LessThan5~10_combout\,
	datac => \u24|a\(19),
	datad => \u24|a[3]~133_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(19));

\u24|Add5~30\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~30_combout\ = \u24|a\(20) $ !(!\u24|Add5~41\ & \u24|Add5~33\) # (\u24|Add5~41\ & \u24|Add5~33COUT1_120\)
-- \u24|Add5~31\ = CARRY(\u24|a\(20) & !\u24|Add5~33COUT1_120\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(20),
	cin => \u24|Add5~41\,
	cin0 => \u24|Add5~33\,
	cin1 => \u24|Add5~33COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~30_combout\,
	cout => \u24|Add5~31\);

\u24|a[20]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(20) = DFFEAS(\u24|a[3]~133_combout\ & \u24|Add5~30_combout\ & \u24|LessThan5~10_combout\ # !\u24|a[3]~133_combout\ & (\u24|a\(20)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add5~30_combout\,
	datab => \u24|LessThan5~10_combout\,
	datac => \u24|a\(20),
	datad => \u24|a[3]~133_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(20));

\u24|Add5~28\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~28_combout\ = \u24|a\(21) $ \u24|Add5~31\
-- \u24|Add5~29\ = CARRY(!\u24|Add5~31\ # !\u24|a\(21))
-- \u24|Add5~29COUT1_122\ = CARRY(!\u24|Add5~31\ # !\u24|a\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(21),
	cin => \u24|Add5~31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~28_combout\,
	cout0 => \u24|Add5~29\,
	cout1 => \u24|Add5~29COUT1_122\);

\u24|a[21]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(21) = DFFEAS(\u24|a[3]~133_combout\ & (\u24|LessThan5~10_combout\ & \u24|Add5~28_combout\) # !\u24|a[3]~133_combout\ & \u24|a\(21), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|a\(21),
	datab => \u24|LessThan5~10_combout\,
	datac => \u24|Add5~28_combout\,
	datad => \u24|a[3]~133_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(21));

\u24|Add5~26\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~26_combout\ = \u24|a\(22) $ !(!\u24|Add5~31\ & \u24|Add5~29\) # (\u24|Add5~31\ & \u24|Add5~29COUT1_122\)
-- \u24|Add5~27\ = CARRY(\u24|a\(22) & !\u24|Add5~29\)
-- \u24|Add5~27COUT1_124\ = CARRY(\u24|a\(22) & !\u24|Add5~29COUT1_122\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(22),
	cin => \u24|Add5~31\,
	cin0 => \u24|Add5~29\,
	cin1 => \u24|Add5~29COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~26_combout\,
	cout0 => \u24|Add5~27\,
	cout1 => \u24|Add5~27COUT1_124\);

\u24|a[22]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(22) = DFFEAS(\u24|a[3]~133_combout\ & (\u24|LessThan5~10_combout\ & \u24|Add5~26_combout\) # !\u24|a[3]~133_combout\ & \u24|a\(22), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|a\(22),
	datab => \u24|LessThan5~10_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|Add5~26_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(22));

\u24|Add5~24\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~24_combout\ = \u24|a\(23) $ (!\u24|Add5~31\ & \u24|Add5~27\) # (\u24|Add5~31\ & \u24|Add5~27COUT1_124\)
-- \u24|Add5~25\ = CARRY(!\u24|Add5~27\ # !\u24|a\(23))
-- \u24|Add5~25COUT1_126\ = CARRY(!\u24|Add5~27COUT1_124\ # !\u24|a\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(23),
	cin => \u24|Add5~31\,
	cin0 => \u24|Add5~27\,
	cin1 => \u24|Add5~27COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~24_combout\,
	cout0 => \u24|Add5~25\,
	cout1 => \u24|Add5~25COUT1_126\);

\u24|a[23]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(23) = DFFEAS(\u24|a[3]~133_combout\ & \u24|Add5~24_combout\ & \u24|LessThan5~10_combout\ # !\u24|a[3]~133_combout\ & (\u24|a\(23)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add5~24_combout\,
	datab => \u24|LessThan5~10_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|a\(23),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(23));

\u24|Add5~22\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~22_combout\ = \u24|a\(24) $ !(!\u24|Add5~31\ & \u24|Add5~25\) # (\u24|Add5~31\ & \u24|Add5~25COUT1_126\)
-- \u24|Add5~23\ = CARRY(\u24|a\(24) & !\u24|Add5~25\)
-- \u24|Add5~23COUT1_128\ = CARRY(\u24|a\(24) & !\u24|Add5~25COUT1_126\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(24),
	cin => \u24|Add5~31\,
	cin0 => \u24|Add5~25\,
	cin1 => \u24|Add5~25COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~22_combout\,
	cout0 => \u24|Add5~23\,
	cout1 => \u24|Add5~23COUT1_128\);

\u24|a[24]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(24) = DFFEAS(\u24|a[3]~133_combout\ & (\u24|LessThan5~10_combout\ & \u24|Add5~22_combout\) # !\u24|a[3]~133_combout\ & \u24|a\(24), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|a\(24),
	datab => \u24|LessThan5~10_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|Add5~22_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(24));

\u24|Add5~20\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~20_combout\ = \u24|a\(25) $ ((!\u24|Add5~31\ & \u24|Add5~23\) # (\u24|Add5~31\ & \u24|Add5~23COUT1_128\))
-- \u24|Add5~21\ = CARRY(!\u24|Add5~23COUT1_128\ # !\u24|a\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(25),
	cin => \u24|Add5~31\,
	cin0 => \u24|Add5~23\,
	cin1 => \u24|Add5~23COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~20_combout\,
	cout => \u24|Add5~21\);

\u24|a[25]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(25) = DFFEAS(\u24|a[3]~133_combout\ & (\u24|LessThan5~10_combout\ & \u24|Add5~20_combout\) # !\u24|a[3]~133_combout\ & \u24|a\(25), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|a\(25),
	datab => \u24|LessThan5~10_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|Add5~20_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(25));

\u24|Add5~18\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~18_combout\ = \u24|a\(26) $ !\u24|Add5~21\
-- \u24|Add5~19\ = CARRY(\u24|a\(26) & !\u24|Add5~21\)
-- \u24|Add5~19COUT1_130\ = CARRY(\u24|a\(26) & !\u24|Add5~21\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(26),
	cin => \u24|Add5~21\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~18_combout\,
	cout0 => \u24|Add5~19\,
	cout1 => \u24|Add5~19COUT1_130\);

\u24|a[26]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(26) = DFFEAS(\u24|a[3]~133_combout\ & \u24|LessThan5~10_combout\ & (\u24|Add5~18_combout\) # !\u24|a[3]~133_combout\ & (\u24|a\(26)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|a\(26),
	datac => \u24|a[3]~133_combout\,
	datad => \u24|Add5~18_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(26));

\u24|Add5~16\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~16_combout\ = \u24|a\(27) $ ((!\u24|Add5~21\ & \u24|Add5~19\) # (\u24|Add5~21\ & \u24|Add5~19COUT1_130\))
-- \u24|Add5~17\ = CARRY(!\u24|Add5~19\ # !\u24|a\(27))
-- \u24|Add5~17COUT1_132\ = CARRY(!\u24|Add5~19COUT1_130\ # !\u24|a\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(27),
	cin => \u24|Add5~21\,
	cin0 => \u24|Add5~19\,
	cin1 => \u24|Add5~19COUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~16_combout\,
	cout0 => \u24|Add5~17\,
	cout1 => \u24|Add5~17COUT1_132\);

\u24|a[27]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(27) = DFFEAS(\u24|a[3]~133_combout\ & \u24|Add5~16_combout\ & (\u24|LessThan5~10_combout\) # !\u24|a[3]~133_combout\ & (\u24|a\(27)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add5~16_combout\,
	datab => \u24|a[3]~133_combout\,
	datac => \u24|a\(27),
	datad => \u24|LessThan5~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(27));

\u24|Add5~14\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~14_combout\ = \u24|a\(28) $ (!(!\u24|Add5~21\ & \u24|Add5~17\) # (\u24|Add5~21\ & \u24|Add5~17COUT1_132\))
-- \u24|Add5~15\ = CARRY(\u24|a\(28) & (!\u24|Add5~17\))
-- \u24|Add5~15COUT1_134\ = CARRY(\u24|a\(28) & (!\u24|Add5~17COUT1_132\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(28),
	cin => \u24|Add5~21\,
	cin0 => \u24|Add5~17\,
	cin1 => \u24|Add5~17COUT1_132\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~14_combout\,
	cout0 => \u24|Add5~15\,
	cout1 => \u24|Add5~15COUT1_134\);

\u24|a[28]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(28) = DFFEAS(\u24|a[3]~133_combout\ & (\u24|Add5~14_combout\ & \u24|LessThan5~10_combout\) # !\u24|a[3]~133_combout\ & \u24|a\(28), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|a\(28),
	datab => \u24|a[3]~133_combout\,
	datac => \u24|Add5~14_combout\,
	datad => \u24|LessThan5~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(28));

\u24|Add5~12\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~12_combout\ = \u24|a\(29) $ ((!\u24|Add5~21\ & \u24|Add5~15\) # (\u24|Add5~21\ & \u24|Add5~15COUT1_134\))
-- \u24|Add5~13\ = CARRY(!\u24|Add5~15\ # !\u24|a\(29))
-- \u24|Add5~13COUT1_136\ = CARRY(!\u24|Add5~15COUT1_134\ # !\u24|a\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(29),
	cin => \u24|Add5~21\,
	cin0 => \u24|Add5~15\,
	cin1 => \u24|Add5~15COUT1_134\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~12_combout\,
	cout0 => \u24|Add5~13\,
	cout1 => \u24|Add5~13COUT1_136\);

\u24|a[29]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(29) = DFFEAS(\u24|a[3]~133_combout\ & \u24|LessThan5~10_combout\ & (\u24|Add5~12_combout\) # !\u24|a[3]~133_combout\ & (\u24|a\(29)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|a[3]~133_combout\,
	datac => \u24|a\(29),
	datad => \u24|Add5~12_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(29));

\u24|Add5~10\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~10_combout\ = \u24|a\(30) $ (!(!\u24|Add5~21\ & \u24|Add5~13\) # (\u24|Add5~21\ & \u24|Add5~13COUT1_136\))
-- \u24|Add5~11\ = CARRY(\u24|a\(30) & (!\u24|Add5~13COUT1_136\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(30),
	cin => \u24|Add5~21\,
	cin0 => \u24|Add5~13\,
	cin1 => \u24|Add5~13COUT1_136\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~10_combout\,
	cout => \u24|Add5~11\);

\u24|a[30]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(30) = DFFEAS(\u24|a[3]~133_combout\ & \u24|LessThan5~10_combout\ & (\u24|Add5~10_combout\) # !\u24|a[3]~133_combout\ & (\u24|a\(30)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|a\(30),
	datac => \u24|a[3]~133_combout\,
	datad => \u24|Add5~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(30));

\u24|Add5~8\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~8_combout\ = \u24|Add5~11\ $ \u24|a\(31)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u24|a\(31),
	cin => \u24|Add5~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~8_combout\);

\u24|a[31]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(31) = DFFEAS(\u24|a[31]~132_combout\ & \u24|LessThan5~10_combout\ & \u24|Add5~8_combout\ # !\u24|a[31]~132_combout\ & (\u24|a\(31)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|a[31]~132_combout\,
	datac => \u24|Add5~8_combout\,
	datad => \u24|a\(31),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(31));

\u24|Add5~6\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~6_combout\ = !\u24|a\(0)
-- \u24|Add5~7\ = CARRY(\u24|a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~6_combout\,
	cout => \u24|Add5~7\);

\u24|a[0]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(0) = DFFEAS(\u24|a[3]~133_combout\ & \u24|Add5~6_combout\ & (\u24|LessThan5~10_combout\) # !\u24|a[3]~133_combout\ & (\u24|a\(0)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add5~6_combout\,
	datab => \u24|a[3]~133_combout\,
	datac => \u24|a\(0),
	datad => \u24|LessThan5~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(0));

\u24|Add5~2\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~2_combout\ = \u24|a\(1) $ \u24|Add5~7\
-- \u24|Add5~3\ = CARRY(!\u24|Add5~7\ # !\u24|a\(1))
-- \u24|Add5~3COUT1_90\ = CARRY(!\u24|Add5~7\ # !\u24|a\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(1),
	cin => \u24|Add5~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~2_combout\,
	cout0 => \u24|Add5~3\,
	cout1 => \u24|Add5~3COUT1_90\);

\u24|a[1]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(1) = DFFEAS(\u24|a[3]~133_combout\ & \u24|LessThan5~10_combout\ & \u24|Add5~2_combout\ # !\u24|a[3]~133_combout\ & (\u24|a\(1)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|Add5~2_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|a\(1),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(1));

\u24|LessThan5~10\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan5~10_combout\ = \u24|a\(31) # \u24|LessThan5~9_combout\ & !\u24|a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0fa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|LessThan5~9_combout\,
	datac => \u24|a\(31),
	datad => \u24|a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan5~10_combout\);

\u24|Add5~0\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~0_combout\ = \u24|a\(2) $ (!(!\u24|Add5~7\ & \u24|Add5~3\) # (\u24|Add5~7\ & \u24|Add5~3COUT1_90\))
-- \u24|Add5~1\ = CARRY(\u24|a\(2) & (!\u24|Add5~3\))
-- \u24|Add5~1COUT1_92\ = CARRY(\u24|a\(2) & (!\u24|Add5~3COUT1_90\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(2),
	cin => \u24|Add5~7\,
	cin0 => \u24|Add5~3\,
	cin1 => \u24|Add5~3COUT1_90\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~0_combout\,
	cout0 => \u24|Add5~1\,
	cout1 => \u24|Add5~1COUT1_92\);

\u24|a[2]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(2) = DFFEAS(\u24|a[3]~133_combout\ & (\u24|Add5~0_combout\ & \u24|LessThan5~10_combout\) # !\u24|a[3]~133_combout\ & \u24|a\(2), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|a\(2),
	datab => \u24|a[3]~133_combout\,
	datac => \u24|Add5~0_combout\,
	datad => \u24|LessThan5~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(2));

\u24|Add5~4\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~4_combout\ = \u24|a\(3) $ ((!\u24|Add5~7\ & \u24|Add5~1\) # (\u24|Add5~7\ & \u24|Add5~1COUT1_92\))
-- \u24|Add5~5\ = CARRY(!\u24|Add5~1\ # !\u24|a\(3))
-- \u24|Add5~5COUT1_94\ = CARRY(!\u24|Add5~1COUT1_92\ # !\u24|a\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(3),
	cin => \u24|Add5~7\,
	cin0 => \u24|Add5~1\,
	cin1 => \u24|Add5~1COUT1_92\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~4_combout\,
	cout0 => \u24|Add5~5\,
	cout1 => \u24|Add5~5COUT1_94\);

\u24|a[3]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(3) = DFFEAS(\u24|a[3]~133_combout\ & \u24|LessThan5~10_combout\ & \u24|Add5~4_combout\ # !\u24|a[3]~133_combout\ & (\u24|a\(3)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|a[3]~133_combout\,
	datac => \u24|Add5~4_combout\,
	datad => \u24|a\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(3));

\u24|Add5~58\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~58_combout\ = \u24|a\(4) $ !(!\u24|Add5~7\ & \u24|Add5~5\) # (\u24|Add5~7\ & \u24|Add5~5COUT1_94\)
-- \u24|Add5~59\ = CARRY(\u24|a\(4) & !\u24|Add5~5\)
-- \u24|Add5~59COUT1_96\ = CARRY(\u24|a\(4) & !\u24|Add5~5COUT1_94\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(4),
	cin => \u24|Add5~7\,
	cin0 => \u24|Add5~5\,
	cin1 => \u24|Add5~5COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~58_combout\,
	cout0 => \u24|Add5~59\,
	cout1 => \u24|Add5~59COUT1_96\);

\u24|a[4]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(4) = DFFEAS(\u24|a[3]~133_combout\ & (\u24|LessThan5~10_combout\ & \u24|Add5~58_combout\) # !\u24|a[3]~133_combout\ & \u24|a\(4), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|a\(4),
	datab => \u24|LessThan5~10_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|Add5~58_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(4));

\u24|Add5~62\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~62_combout\ = \u24|a\(5) $ (!\u24|Add5~7\ & \u24|Add5~59\) # (\u24|Add5~7\ & \u24|Add5~59COUT1_96\)
-- \u24|Add5~63\ = CARRY(!\u24|Add5~59COUT1_96\ # !\u24|a\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(5),
	cin => \u24|Add5~7\,
	cin0 => \u24|Add5~59\,
	cin1 => \u24|Add5~59COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~62_combout\,
	cout => \u24|Add5~63\);

\u24|a[5]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(5) = DFFEAS(\u24|a[3]~133_combout\ & \u24|Add5~62_combout\ & \u24|LessThan5~10_combout\ # !\u24|a[3]~133_combout\ & (\u24|a\(5)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add5~62_combout\,
	datab => \u24|LessThan5~10_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|a\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(5));

\u24|Add5~60\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~60_combout\ = \u24|a\(6) $ !\u24|Add5~63\
-- \u24|Add5~61\ = CARRY(\u24|a\(6) & !\u24|Add5~63\)
-- \u24|Add5~61COUT1_98\ = CARRY(\u24|a\(6) & !\u24|Add5~63\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(6),
	cin => \u24|Add5~63\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~60_combout\,
	cout0 => \u24|Add5~61\,
	cout1 => \u24|Add5~61COUT1_98\);

\u24|a[6]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(6) = DFFEAS(\u24|a[3]~133_combout\ & \u24|LessThan5~10_combout\ & \u24|Add5~60_combout\ # !\u24|a[3]~133_combout\ & (\u24|a\(6)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|a[3]~133_combout\,
	datac => \u24|Add5~60_combout\,
	datad => \u24|a\(6),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(6));

\u24|Add5~56\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~56_combout\ = \u24|a\(7) $ ((!\u24|Add5~63\ & \u24|Add5~61\) # (\u24|Add5~63\ & \u24|Add5~61COUT1_98\))
-- \u24|Add5~57\ = CARRY(!\u24|Add5~61\ # !\u24|a\(7))
-- \u24|Add5~57COUT1_100\ = CARRY(!\u24|Add5~61COUT1_98\ # !\u24|a\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(7),
	cin => \u24|Add5~63\,
	cin0 => \u24|Add5~61\,
	cin1 => \u24|Add5~61COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~56_combout\,
	cout0 => \u24|Add5~57\,
	cout1 => \u24|Add5~57COUT1_100\);

\u24|a[7]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(7) = DFFEAS(\u24|a[3]~133_combout\ & (\u24|LessThan5~10_combout\ & \u24|Add5~56_combout\) # !\u24|a[3]~133_combout\ & \u24|a\(7), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|a\(7),
	datab => \u24|LessThan5~10_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|Add5~56_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(7));

\u24|Add5~54\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~54_combout\ = \u24|a\(8) $ (!(!\u24|Add5~63\ & \u24|Add5~57\) # (\u24|Add5~63\ & \u24|Add5~57COUT1_100\))
-- \u24|Add5~55\ = CARRY(\u24|a\(8) & (!\u24|Add5~57\))
-- \u24|Add5~55COUT1_102\ = CARRY(\u24|a\(8) & (!\u24|Add5~57COUT1_100\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(8),
	cin => \u24|Add5~63\,
	cin0 => \u24|Add5~57\,
	cin1 => \u24|Add5~57COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~54_combout\,
	cout0 => \u24|Add5~55\,
	cout1 => \u24|Add5~55COUT1_102\);

\u24|a[8]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(8) = DFFEAS(\u24|a[3]~133_combout\ & \u24|Add5~54_combout\ & (\u24|LessThan5~10_combout\) # !\u24|a[3]~133_combout\ & (\u24|a\(8)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add5~54_combout\,
	datab => \u24|a\(8),
	datac => \u24|a[3]~133_combout\,
	datad => \u24|LessThan5~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(8));

\u24|Add5~52\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~52_combout\ = \u24|a\(9) $ (!\u24|Add5~63\ & \u24|Add5~55\) # (\u24|Add5~63\ & \u24|Add5~55COUT1_102\)
-- \u24|Add5~53\ = CARRY(!\u24|Add5~55\ # !\u24|a\(9))
-- \u24|Add5~53COUT1_104\ = CARRY(!\u24|Add5~55COUT1_102\ # !\u24|a\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(9),
	cin => \u24|Add5~63\,
	cin0 => \u24|Add5~55\,
	cin1 => \u24|Add5~55COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~52_combout\,
	cout0 => \u24|Add5~53\,
	cout1 => \u24|Add5~53COUT1_104\);

\u24|a[9]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(9) = DFFEAS(\u24|a[3]~133_combout\ & \u24|LessThan5~10_combout\ & (\u24|Add5~52_combout\) # !\u24|a[3]~133_combout\ & (\u24|a\(9)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|a[3]~133_combout\,
	datac => \u24|a\(9),
	datad => \u24|Add5~52_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(9));

\u24|Add5~50\ : cyclone_lcell
-- Equation(s):
-- \u24|Add5~50_combout\ = \u24|a\(10) $ (!(!\u24|Add5~63\ & \u24|Add5~53\) # (\u24|Add5~63\ & \u24|Add5~53COUT1_104\))
-- \u24|Add5~51\ = CARRY(\u24|a\(10) & (!\u24|Add5~53COUT1_104\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(10),
	cin => \u24|Add5~63\,
	cin0 => \u24|Add5~53\,
	cin1 => \u24|Add5~53COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add5~50_combout\,
	cout => \u24|Add5~51\);

\u24|a[10]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(10) = DFFEAS(\u24|a[3]~133_combout\ & \u24|LessThan5~10_combout\ & \u24|Add5~50_combout\ # !\u24|a[3]~133_combout\ & (\u24|a\(10)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|Add5~50_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|a\(10),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(10));

\u24|a[11]\ : cyclone_lcell
-- Equation(s):
-- \u24|a\(11) = DFFEAS(\u24|a[3]~133_combout\ & (\u24|Add5~48_combout\ & \u24|LessThan5~10_combout\) # !\u24|a[3]~133_combout\ & \u24|a\(11), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|a\(11),
	datab => \u24|Add5~48_combout\,
	datac => \u24|a[3]~133_combout\,
	datad => \u24|LessThan5~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|a\(11));

\u24|LessThan5~6\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan5~6_combout\ = !\u24|a\(11) & !\u24|a\(12) & !\u24|a\(9) & !\u24|a\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(11),
	datab => \u24|a\(12),
	datac => \u24|a\(9),
	datad => \u24|a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan5~6_combout\);

\u24|LessThan5~7\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan5~7_combout\ = !\u24|a\(8) & !\u24|a\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u24|a\(8),
	datad => \u24|a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan5~7_combout\);

\u24|LessThan5~8\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan5~8_combout\ = !\u24|a\(4) & !\u24|a\(6) & \u24|LessThan5~7_combout\ & !\u24|a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(4),
	datab => \u24|a\(6),
	datac => \u24|LessThan5~7_combout\,
	datad => \u24|a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan5~8_combout\);

\u24|LessThan5~2\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan5~2_combout\ = !\u24|a\(22) & !\u24|a\(23) & !\u24|a\(24) & !\u24|a\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(22),
	datab => \u24|a\(23),
	datac => \u24|a\(24),
	datad => \u24|a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan5~2_combout\);

\u24|LessThan5~3\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan5~3_combout\ = !\u24|a\(17) & !\u24|a\(19) & !\u24|a\(20) & !\u24|a\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(17),
	datab => \u24|a\(19),
	datac => \u24|a\(20),
	datad => \u24|a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan5~3_combout\);

\u24|LessThan5~0\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan5~0_combout\ = !\u24|a\(2) & !\u24|a\(3) & !\u24|a\(29) & !\u24|a\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(2),
	datab => \u24|a\(3),
	datac => \u24|a\(29),
	datad => \u24|a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan5~0_combout\);

\u24|LessThan5~1\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan5~1_combout\ = !\u24|a\(27) & !\u24|a\(26) & !\u24|a\(25) & !\u24|a\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(27),
	datab => \u24|a\(26),
	datac => \u24|a\(25),
	datad => \u24|a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan5~1_combout\);

\u24|LessThan5~4\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan5~4_combout\ = \u24|LessThan5~2_combout\ & \u24|LessThan5~3_combout\ & \u24|LessThan5~0_combout\ & \u24|LessThan5~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|LessThan5~2_combout\,
	datab => \u24|LessThan5~3_combout\,
	datac => \u24|LessThan5~0_combout\,
	datad => \u24|LessThan5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan5~4_combout\);

\u24|LessThan5~5\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan5~5_combout\ = !\u24|a\(13) & !\u24|a\(16) & !\u24|a\(15) & !\u24|a\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(13),
	datab => \u24|a\(16),
	datac => \u24|a\(15),
	datad => \u24|a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan5~5_combout\);

\u24|LessThan5~9\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan5~9_combout\ = \u24|LessThan5~6_combout\ & \u24|LessThan5~8_combout\ & \u24|LessThan5~4_combout\ & \u24|LessThan5~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|LessThan5~6_combout\,
	datab => \u24|LessThan5~8_combout\,
	datac => \u24|LessThan5~4_combout\,
	datad => \u24|LessThan5~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan5~9_combout\);

\u24|Equal5~0\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal5~0_combout\ = \u24|a\(31) # \u24|a\(0) # !\u24|a\(1) # !\u24|LessThan5~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fdff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|LessThan5~9_combout\,
	datab => \u24|a\(31),
	datac => \u24|a\(0),
	datad => \u24|a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal5~0_combout\);

\u24|hour_f[2]~0\ : cyclone_lcell
-- Equation(s):
-- \u24|hour_f[2]~0_combout\ = \u24|d[4]~132_combout\ & \u24|Add0~70_combout\ & !\u24|Add0~3_combout\ & \u24|Equal6~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d[4]~132_combout\,
	datab => \u24|Add0~70_combout\,
	datac => \u24|Add0~3_combout\,
	datad => \u24|Equal6~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|hour_f[2]~0_combout\);

\u24|hour_f[0]\ : cyclone_lcell
-- Equation(s):
-- \u24|hour_f\(0) = DFFEAS(\u24|Add3~92_combout\ & !\u24|process_0~5_combout\ & !\u24|process_0~38_combout\ # !\u24|Add3~92_combout\ & (\u24|process_0~38_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5252",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add3~92_combout\,
	datab => \u24|process_0~5_combout\,
	datac => \u24|process_0~38_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|hour_f\(0));

\u24|Add3~90\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~90_combout\ = !\u24|hour_f\(0)
-- \u24|Add3~91\ = CARRY(\u24|hour_f\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|hour_f\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~90_combout\,
	cout => \u24|Add3~91\);

\u24|Add3~93\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~93_combout\ = \u24|hour_f\(1) $ \u24|Add3~91\
-- \u24|Add3~94\ = CARRY(!\u24|Add3~91\ # !\u24|hour_f\(1))
-- \u24|Add3~94COUT1_122\ = CARRY(!\u24|Add3~91\ # !\u24|hour_f\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|hour_f\(1),
	cin => \u24|Add3~91\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~93_combout\,
	cout0 => \u24|Add3~94\,
	cout1 => \u24|Add3~94COUT1_122\);

\u24|Add3~87\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~87_combout\ = \u24|hour_f\(2) $ (!(!\u24|Add3~91\ & \u24|Add3~94\) # (\u24|Add3~91\ & \u24|Add3~94COUT1_122\))
-- \u24|Add3~88\ = CARRY(\u24|hour_f\(2) & (!\u24|Add3~94\))
-- \u24|Add3~88COUT1_124\ = CARRY(\u24|hour_f\(2) & (!\u24|Add3~94COUT1_122\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|hour_f\(2),
	cin => \u24|Add3~91\,
	cin0 => \u24|Add3~94\,
	cin1 => \u24|Add3~94COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~87_combout\,
	cout0 => \u24|Add3~88\,
	cout1 => \u24|Add3~88COUT1_124\);

\u24|Add3~89\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~89_combout\ = \u24|process_0~27_combout\ & \u24|Add3~87_combout\ # !\u24|process_0~27_combout\ & (\u24|hour_f\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~87_combout\,
	datab => \u24|process_0~27_combout\,
	datad => \u24|hour_f\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~89_combout\);

\u24|Add4~63\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~63_cout\ = CARRY(\u24|Add3~92_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~92_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~62\,
	cout => \u24|Add4~63_cout\);

\u24|Add3~95\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~95_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~93_combout\) # !\u24|process_0~27_combout\ & (\u24|hour_f\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~27_combout\,
	datac => \u24|Add3~93_combout\,
	datad => \u24|hour_f\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~95_combout\);

\u24|Add4~2\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~2_combout\ = \u24|Add3~95_combout\ $ \u24|Add4~63_cout\
-- \u24|Add4~3\ = CARRY(!\u24|Add4~63_cout\ # !\u24|Add3~95_combout\)
-- \u24|Add4~3COUT1_90\ = CARRY(!\u24|Add4~63_cout\ # !\u24|Add3~95_combout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~95_combout\,
	cin => \u24|Add4~63_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~2_combout\,
	cout0 => \u24|Add4~3\,
	cout1 => \u24|Add4~3COUT1_90\);

\u24|Add4~0\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~0_combout\ = \u24|Add3~89_combout\ $ !(!\u24|Add4~63_cout\ & \u24|Add4~3\) # (\u24|Add4~63_cout\ & \u24|Add4~3COUT1_90\)
-- \u24|Add4~1\ = CARRY(\u24|Add3~89_combout\ & !\u24|Add4~3\)
-- \u24|Add4~1COUT1_92\ = CARRY(\u24|Add3~89_combout\ & !\u24|Add4~3COUT1_90\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~89_combout\,
	cin => \u24|Add4~63_cout\,
	cin0 => \u24|Add4~3\,
	cin1 => \u24|Add4~3COUT1_90\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~0_combout\,
	cout0 => \u24|Add4~1\,
	cout1 => \u24|Add4~1COUT1_92\);

\u24|hour_f[2]\ : cyclone_lcell
-- Equation(s):
-- \u24|hour_f\(2) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~0_combout\) # !\u24|process_0~38_combout\ & !\u24|process_0~5_combout\ & \u24|Add3~89_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc10",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~5_combout\,
	datab => \u24|process_0~38_combout\,
	datac => \u24|Add3~89_combout\,
	datad => \u24|Add4~0_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|hour_f\(2));

\u24|Add3~15\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~15_combout\ = \u24|hour_f\(3) $ (!\u24|Add3~91\ & \u24|Add3~88\) # (\u24|Add3~91\ & \u24|Add3~88COUT1_124\)
-- \u24|Add3~16\ = CARRY(!\u24|Add3~88\ # !\u24|hour_f\(3))
-- \u24|Add3~16COUT1_126\ = CARRY(!\u24|Add3~88COUT1_124\ # !\u24|hour_f\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|hour_f\(3),
	cin => \u24|Add3~91\,
	cin0 => \u24|Add3~88\,
	cin1 => \u24|Add3~88COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~15_combout\,
	cout0 => \u24|Add3~16\,
	cout1 => \u24|Add3~16COUT1_126\);

\u24|process_0~29\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~29_combout\ = !\u24|hour_f\(2) & \u24|hour_f\(0) & !\u24|hour_f\(1) & \u24|hour_f\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|hour_f\(2),
	datab => \u24|hour_f\(0),
	datac => \u24|hour_f\(1),
	datad => \u24|hour_f\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~29_combout\);

\u24|process_0~3\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~3_combout\ = \u24|LessThan5~10_combout\ & \u24|process_0~26_combout\ & !\u24|b\(31) & \u24|process_0~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|process_0~26_combout\,
	datac => \u24|b\(31),
	datad => \u24|process_0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~3_combout\);

\u24|Add3~17\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~17_combout\ = \u24|process_0~27_combout\ & \u24|Add3~15_combout\ # !\u24|process_0~27_combout\ & (!\u24|process_0~3_combout\ & \u24|hour_f\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~15_combout\,
	datab => \u24|process_0~3_combout\,
	datac => \u24|hour_f\(3),
	datad => \u24|process_0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~17_combout\);

\u24|Add4~4\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~4_combout\ = \u24|Add3~17_combout\ $ (!\u24|Add4~63_cout\ & \u24|Add4~1\) # (\u24|Add4~63_cout\ & \u24|Add4~1COUT1_92\)
-- \u24|Add4~5\ = CARRY(!\u24|Add4~1\ # !\u24|Add3~17_combout\)
-- \u24|Add4~5COUT1_94\ = CARRY(!\u24|Add4~1COUT1_92\ # !\u24|Add3~17_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~17_combout\,
	cin => \u24|Add4~63_cout\,
	cin0 => \u24|Add4~1\,
	cin1 => \u24|Add4~1COUT1_92\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~4_combout\,
	cout0 => \u24|Add4~5\,
	cout1 => \u24|Add4~5COUT1_94\);

\u24|hour_f[3]\ : cyclone_lcell
-- Equation(s):
-- \u24|hour_f\(3) = DFFEAS(\u24|process_0~38_combout\ & \u24|Add4~4_combout\ # !\u24|process_0~38_combout\ & (!\u24|process_0~5_combout\ & \u24|Add3~17_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa30",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add4~4_combout\,
	datab => \u24|process_0~5_combout\,
	datac => \u24|Add3~17_combout\,
	datad => \u24|process_0~38_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|hour_f\(3));

\u24|Add3~3\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~3_combout\ = \u24|b\(4) $ (!(!\u24|Add3~91\ & \u24|Add3~16\) # (\u24|Add3~91\ & \u24|Add3~16COUT1_126\))
-- \u24|Add3~4\ = CARRY(\u24|b\(4) & (!\u24|Add3~16\))
-- \u24|Add3~4COUT1_128\ = CARRY(\u24|b\(4) & (!\u24|Add3~16COUT1_126\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(4),
	cin => \u24|Add3~91\,
	cin0 => \u24|Add3~16\,
	cin1 => \u24|Add3~16COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~3_combout\,
	cout0 => \u24|Add3~4\,
	cout1 => \u24|Add3~4COUT1_128\);

\u24|Add3~5\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~5_combout\ = \u24|process_0~27_combout\ & \u24|Add3~3_combout\ # !\u24|process_0~27_combout\ & (\u24|b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8b8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~3_combout\,
	datab => \u24|process_0~27_combout\,
	datac => \u24|b\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~5_combout\);

\u24|Add4~60\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~60_combout\ = \u24|Add3~5_combout\ $ !(!\u24|Add4~63_cout\ & \u24|Add4~5\) # (\u24|Add4~63_cout\ & \u24|Add4~5COUT1_94\)
-- \u24|Add4~61\ = CARRY(\u24|Add3~5_combout\ & !\u24|Add4~5\)
-- \u24|Add4~61COUT1_96\ = CARRY(\u24|Add3~5_combout\ & !\u24|Add4~5COUT1_94\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~5_combout\,
	cin => \u24|Add4~63_cout\,
	cin0 => \u24|Add4~5\,
	cin1 => \u24|Add4~5COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~60_combout\,
	cout0 => \u24|Add4~61\,
	cout1 => \u24|Add4~61COUT1_96\);

\u24|b[4]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(4) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~60_combout\) # !\u24|process_0~38_combout\ & !\u24|process_0~5_combout\ & (\u24|Add3~5_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b1a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~38_combout\,
	datab => \u24|process_0~5_combout\,
	datac => \u24|Add4~60_combout\,
	datad => \u24|Add3~5_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(4));

\u24|Add3~36\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~36_combout\ = \u24|b\(5) $ (!\u24|Add3~91\ & \u24|Add3~4\) # (\u24|Add3~91\ & \u24|Add3~4COUT1_128\)
-- \u24|Add3~37\ = CARRY(!\u24|Add3~4COUT1_128\ # !\u24|b\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(5),
	cin => \u24|Add3~91\,
	cin0 => \u24|Add3~4\,
	cin1 => \u24|Add3~4COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~36_combout\,
	cout => \u24|Add3~37\);

\u24|Add3~38\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~38_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~36_combout\) # !\u24|process_0~27_combout\ & \u24|b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~27_combout\,
	datab => \u24|b\(5),
	datac => \u24|Add3~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~38_combout\);

\u24|Add4~58\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~58_combout\ = \u24|Add3~38_combout\ $ (!\u24|Add4~63_cout\ & \u24|Add4~61\) # (\u24|Add4~63_cout\ & \u24|Add4~61COUT1_96\)
-- \u24|Add4~59\ = CARRY(!\u24|Add4~61COUT1_96\ # !\u24|Add3~38_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~38_combout\,
	cin => \u24|Add4~63_cout\,
	cin0 => \u24|Add4~61\,
	cin1 => \u24|Add4~61COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~58_combout\,
	cout => \u24|Add4~59\);

\u24|b[5]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(5) = DFFEAS(\u24|process_0~38_combout\ & \u24|Add4~58_combout\ # !\u24|process_0~38_combout\ & (\u24|Add3~38_combout\ & !\u24|process_0~5_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add4~58_combout\,
	datab => \u24|Add3~38_combout\,
	datac => \u24|process_0~5_combout\,
	datad => \u24|process_0~38_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(5));

\u24|Add3~81\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~81_combout\ = \u24|b\(6) $ (!\u24|Add3~37\)
-- \u24|Add3~82\ = CARRY(\u24|b\(6) & (!\u24|Add3~37\))
-- \u24|Add3~82COUT1_130\ = CARRY(\u24|b\(6) & (!\u24|Add3~37\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(6),
	cin => \u24|Add3~37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~81_combout\,
	cout0 => \u24|Add3~82\,
	cout1 => \u24|Add3~82COUT1_130\);

\u24|Add3~83\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~83_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~81_combout\) # !\u24|process_0~27_combout\ & (\u24|b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~27_combout\,
	datac => \u24|Add3~81_combout\,
	datad => \u24|b\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~83_combout\);

\u24|Add4~56\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~56_combout\ = \u24|Add3~83_combout\ $ !\u24|Add4~59\
-- \u24|Add4~57\ = CARRY(\u24|Add3~83_combout\ & !\u24|Add4~59\)
-- \u24|Add4~57COUT1_98\ = CARRY(\u24|Add3~83_combout\ & !\u24|Add4~59\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~83_combout\,
	cin => \u24|Add4~59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~56_combout\,
	cout0 => \u24|Add4~57\,
	cout1 => \u24|Add4~57COUT1_98\);

\u24|b[6]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(6) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~56_combout\) # !\u24|process_0~38_combout\ & !\u24|process_0~5_combout\ & (\u24|Add3~83_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d1c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~5_combout\,
	datab => \u24|process_0~38_combout\,
	datac => \u24|Add4~56_combout\,
	datad => \u24|Add3~83_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(6));

\u24|Add3~18\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~18_combout\ = \u24|b\(7) $ (!\u24|Add3~37\ & \u24|Add3~82\) # (\u24|Add3~37\ & \u24|Add3~82COUT1_130\)
-- \u24|Add3~19\ = CARRY(!\u24|Add3~82\ # !\u24|b\(7))
-- \u24|Add3~19COUT1_132\ = CARRY(!\u24|Add3~82COUT1_130\ # !\u24|b\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(7),
	cin => \u24|Add3~37\,
	cin0 => \u24|Add3~82\,
	cin1 => \u24|Add3~82COUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~18_combout\,
	cout0 => \u24|Add3~19\,
	cout1 => \u24|Add3~19COUT1_132\);

\u24|Add3~20\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~20_combout\ = \u24|process_0~27_combout\ & \u24|Add3~18_combout\ # !\u24|process_0~27_combout\ & (\u24|b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~18_combout\,
	datac => \u24|b\(7),
	datad => \u24|process_0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~20_combout\);

\u24|Add4~54\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~54_combout\ = \u24|Add3~20_combout\ $ (!\u24|Add4~59\ & \u24|Add4~57\) # (\u24|Add4~59\ & \u24|Add4~57COUT1_98\)
-- \u24|Add4~55\ = CARRY(!\u24|Add4~57\ # !\u24|Add3~20_combout\)
-- \u24|Add4~55COUT1_100\ = CARRY(!\u24|Add4~57COUT1_98\ # !\u24|Add3~20_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~20_combout\,
	cin => \u24|Add4~59\,
	cin0 => \u24|Add4~57\,
	cin1 => \u24|Add4~57COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~54_combout\,
	cout0 => \u24|Add4~55\,
	cout1 => \u24|Add4~55COUT1_100\);

\u24|b[7]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(7) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~54_combout\) # !\u24|process_0~38_combout\ & !\u24|process_0~5_combout\ & \u24|Add3~20_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f404",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~5_combout\,
	datab => \u24|Add3~20_combout\,
	datac => \u24|process_0~38_combout\,
	datad => \u24|Add4~54_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(7));

\u24|Add3~45\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~45_combout\ = \u24|b\(8) $ !(!\u24|Add3~37\ & \u24|Add3~19\) # (\u24|Add3~37\ & \u24|Add3~19COUT1_132\)
-- \u24|Add3~46\ = CARRY(\u24|b\(8) & !\u24|Add3~19\)
-- \u24|Add3~46COUT1_134\ = CARRY(\u24|b\(8) & !\u24|Add3~19COUT1_132\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(8),
	cin => \u24|Add3~37\,
	cin0 => \u24|Add3~19\,
	cin1 => \u24|Add3~19COUT1_132\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~45_combout\,
	cout0 => \u24|Add3~46\,
	cout1 => \u24|Add3~46COUT1_134\);

\u24|Add3~47\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~47_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~45_combout\) # !\u24|process_0~27_combout\ & \u24|b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(8),
	datac => \u24|Add3~45_combout\,
	datad => \u24|process_0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~47_combout\);

\u24|Add4~52\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~52_combout\ = \u24|Add3~47_combout\ $ !(!\u24|Add4~59\ & \u24|Add4~55\) # (\u24|Add4~59\ & \u24|Add4~55COUT1_100\)
-- \u24|Add4~53\ = CARRY(\u24|Add3~47_combout\ & !\u24|Add4~55\)
-- \u24|Add4~53COUT1_102\ = CARRY(\u24|Add3~47_combout\ & !\u24|Add4~55COUT1_100\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~47_combout\,
	cin => \u24|Add4~59\,
	cin0 => \u24|Add4~55\,
	cin1 => \u24|Add4~55COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~52_combout\,
	cout0 => \u24|Add4~53\,
	cout1 => \u24|Add4~53COUT1_102\);

\u24|b[8]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(8) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~52_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~47_combout\ & (!\u24|process_0~5_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0e4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~38_combout\,
	datab => \u24|Add3~47_combout\,
	datac => \u24|Add4~52_combout\,
	datad => \u24|process_0~5_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(8));

\u24|Add3~33\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~33_combout\ = \u24|b\(9) $ ((!\u24|Add3~37\ & \u24|Add3~46\) # (\u24|Add3~37\ & \u24|Add3~46COUT1_134\))
-- \u24|Add3~34\ = CARRY(!\u24|Add3~46\ # !\u24|b\(9))
-- \u24|Add3~34COUT1_136\ = CARRY(!\u24|Add3~46COUT1_134\ # !\u24|b\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(9),
	cin => \u24|Add3~37\,
	cin0 => \u24|Add3~46\,
	cin1 => \u24|Add3~46COUT1_134\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~33_combout\,
	cout0 => \u24|Add3~34\,
	cout1 => \u24|Add3~34COUT1_136\);

\u24|Add3~35\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~35_combout\ = \u24|process_0~27_combout\ & \u24|Add3~33_combout\ # !\u24|process_0~27_combout\ & (\u24|b\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~27_combout\,
	datab => \u24|Add3~33_combout\,
	datac => \u24|b\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~35_combout\);

\u24|Add4~50\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~50_combout\ = \u24|Add3~35_combout\ $ (!\u24|Add4~59\ & \u24|Add4~53\) # (\u24|Add4~59\ & \u24|Add4~53COUT1_102\)
-- \u24|Add4~51\ = CARRY(!\u24|Add4~53\ # !\u24|Add3~35_combout\)
-- \u24|Add4~51COUT1_104\ = CARRY(!\u24|Add4~53COUT1_102\ # !\u24|Add3~35_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~35_combout\,
	cin => \u24|Add4~59\,
	cin0 => \u24|Add4~53\,
	cin1 => \u24|Add4~53COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~50_combout\,
	cout0 => \u24|Add4~51\,
	cout1 => \u24|Add4~51COUT1_104\);

\u24|b[9]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(9) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~50_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~35_combout\ & !\u24|process_0~5_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ce02",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add3~35_combout\,
	datab => \u24|process_0~38_combout\,
	datac => \u24|process_0~5_combout\,
	datad => \u24|Add4~50_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(9));

\u24|Add3~78\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~78_combout\ = \u24|b\(10) $ !(!\u24|Add3~37\ & \u24|Add3~34\) # (\u24|Add3~37\ & \u24|Add3~34COUT1_136\)
-- \u24|Add3~79\ = CARRY(\u24|b\(10) & !\u24|Add3~34COUT1_136\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(10),
	cin => \u24|Add3~37\,
	cin0 => \u24|Add3~34\,
	cin1 => \u24|Add3~34COUT1_136\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~78_combout\,
	cout => \u24|Add3~79\);

\u24|Add3~80\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~80_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~78_combout\) # !\u24|process_0~27_combout\ & \u24|b\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(10),
	datab => \u24|Add3~78_combout\,
	datac => \u24|process_0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~80_combout\);

\u24|Add4~48\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~48_combout\ = \u24|Add3~80_combout\ $ !(!\u24|Add4~59\ & \u24|Add4~51\) # (\u24|Add4~59\ & \u24|Add4~51COUT1_104\)
-- \u24|Add4~49\ = CARRY(\u24|Add3~80_combout\ & !\u24|Add4~51COUT1_104\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~80_combout\,
	cin => \u24|Add4~59\,
	cin0 => \u24|Add4~51\,
	cin1 => \u24|Add4~51COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~48_combout\,
	cout => \u24|Add4~49\);

\u24|b[10]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(10) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~48_combout\) # !\u24|process_0~38_combout\ & !\u24|process_0~5_combout\ & \u24|Add3~80_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc10",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~5_combout\,
	datab => \u24|process_0~38_combout\,
	datac => \u24|Add3~80_combout\,
	datad => \u24|Add4~48_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(10));

\u24|process_0~24\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~24_combout\ = !\u24|b\(7) & !\u24|b\(9) & !\u24|b\(10) & !\u24|b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(7),
	datab => \u24|b\(9),
	datac => \u24|b\(10),
	datad => \u24|b\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~24_combout\);

\u24|process_0~25\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~25_combout\ = !\u24|b\(6) & !\u24|b\(5) & !\u24|b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(6),
	datab => \u24|b\(5),
	datac => \u24|b\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~25_combout\);

\u24|Add3~66\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~66_combout\ = \u24|b\(11) $ (\u24|Add3~79\)
-- \u24|Add3~67\ = CARRY(!\u24|Add3~79\ # !\u24|b\(11))
-- \u24|Add3~67COUT1_138\ = CARRY(!\u24|Add3~79\ # !\u24|b\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(11),
	cin => \u24|Add3~79\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~66_combout\,
	cout0 => \u24|Add3~67\,
	cout1 => \u24|Add3~67COUT1_138\);

\u24|Add3~68\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~68_combout\ = \u24|process_0~27_combout\ & \u24|Add3~66_combout\ # !\u24|process_0~27_combout\ & (\u24|b\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~66_combout\,
	datac => \u24|process_0~27_combout\,
	datad => \u24|b\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~68_combout\);

\u24|Add4~46\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~46_combout\ = \u24|Add3~68_combout\ $ \u24|Add4~49\
-- \u24|Add4~47\ = CARRY(!\u24|Add4~49\ # !\u24|Add3~68_combout\)
-- \u24|Add4~47COUT1_106\ = CARRY(!\u24|Add4~49\ # !\u24|Add3~68_combout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~68_combout\,
	cin => \u24|Add4~49\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~46_combout\,
	cout0 => \u24|Add4~47\,
	cout1 => \u24|Add4~47COUT1_106\);

\u24|b[11]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(11) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~46_combout\) # !\u24|process_0~38_combout\ & !\u24|process_0~5_combout\ & \u24|Add3~68_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc10",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~5_combout\,
	datab => \u24|process_0~38_combout\,
	datac => \u24|Add3~68_combout\,
	datad => \u24|Add4~46_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(11));

\u24|Add3~21\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~21_combout\ = \u24|b\(12) $ !(!\u24|Add3~79\ & \u24|Add3~67\) # (\u24|Add3~79\ & \u24|Add3~67COUT1_138\)
-- \u24|Add3~22\ = CARRY(\u24|b\(12) & !\u24|Add3~67\)
-- \u24|Add3~22COUT1_140\ = CARRY(\u24|b\(12) & !\u24|Add3~67COUT1_138\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(12),
	cin => \u24|Add3~79\,
	cin0 => \u24|Add3~67\,
	cin1 => \u24|Add3~67COUT1_138\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~21_combout\,
	cout0 => \u24|Add3~22\,
	cout1 => \u24|Add3~22COUT1_140\);

\u24|Add3~23\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~23_combout\ = \u24|process_0~27_combout\ & \u24|Add3~21_combout\ # !\u24|process_0~27_combout\ & (\u24|b\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~21_combout\,
	datac => \u24|b\(12),
	datad => \u24|process_0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~23_combout\);

\u24|Add4~44\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~44_combout\ = \u24|Add3~23_combout\ $ (!(!\u24|Add4~49\ & \u24|Add4~47\) # (\u24|Add4~49\ & \u24|Add4~47COUT1_106\))
-- \u24|Add4~45\ = CARRY(\u24|Add3~23_combout\ & (!\u24|Add4~47\))
-- \u24|Add4~45COUT1_108\ = CARRY(\u24|Add3~23_combout\ & (!\u24|Add4~47COUT1_106\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~23_combout\,
	cin => \u24|Add4~49\,
	cin0 => \u24|Add4~47\,
	cin1 => \u24|Add4~47COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~44_combout\,
	cout0 => \u24|Add4~45\,
	cout1 => \u24|Add4~45COUT1_108\);

\u24|b[12]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(12) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~44_combout\) # !\u24|process_0~38_combout\ & !\u24|process_0~5_combout\ & \u24|Add3~23_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f404",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~5_combout\,
	datab => \u24|Add3~23_combout\,
	datac => \u24|process_0~38_combout\,
	datad => \u24|Add4~44_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(12));

\u24|Add3~27\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~27_combout\ = \u24|b\(13) $ (!\u24|Add3~79\ & \u24|Add3~22\) # (\u24|Add3~79\ & \u24|Add3~22COUT1_140\)
-- \u24|Add3~28\ = CARRY(!\u24|Add3~22\ # !\u24|b\(13))
-- \u24|Add3~28COUT1_142\ = CARRY(!\u24|Add3~22COUT1_140\ # !\u24|b\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(13),
	cin => \u24|Add3~79\,
	cin0 => \u24|Add3~22\,
	cin1 => \u24|Add3~22COUT1_140\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~27_combout\,
	cout0 => \u24|Add3~28\,
	cout1 => \u24|Add3~28COUT1_142\);

\u24|Add3~29\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~29_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~27_combout\) # !\u24|process_0~27_combout\ & \u24|b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~27_combout\,
	datab => \u24|b\(13),
	datac => \u24|Add3~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~29_combout\);

\u24|Add4~42\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~42_combout\ = \u24|Add3~29_combout\ $ ((!\u24|Add4~49\ & \u24|Add4~45\) # (\u24|Add4~49\ & \u24|Add4~45COUT1_108\))
-- \u24|Add4~43\ = CARRY(!\u24|Add4~45\ # !\u24|Add3~29_combout\)
-- \u24|Add4~43COUT1_110\ = CARRY(!\u24|Add4~45COUT1_108\ # !\u24|Add3~29_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~29_combout\,
	cin => \u24|Add4~49\,
	cin0 => \u24|Add4~45\,
	cin1 => \u24|Add4~45COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~42_combout\,
	cout0 => \u24|Add4~43\,
	cout1 => \u24|Add4~43COUT1_110\);

\u24|b[13]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(13) = DFFEAS(\u24|process_0~38_combout\ & \u24|Add4~42_combout\ # !\u24|process_0~38_combout\ & (!\u24|process_0~5_combout\ & \u24|Add3~29_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a3a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add4~42_combout\,
	datab => \u24|process_0~5_combout\,
	datac => \u24|process_0~38_combout\,
	datad => \u24|Add3~29_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(13));

\u24|Add3~57\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~57_combout\ = \u24|b\(14) $ (!(!\u24|Add3~79\ & \u24|Add3~28\) # (\u24|Add3~79\ & \u24|Add3~28COUT1_142\))
-- \u24|Add3~58\ = CARRY(\u24|b\(14) & (!\u24|Add3~28\))
-- \u24|Add3~58COUT1_144\ = CARRY(\u24|b\(14) & (!\u24|Add3~28COUT1_142\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(14),
	cin => \u24|Add3~79\,
	cin0 => \u24|Add3~28\,
	cin1 => \u24|Add3~28COUT1_142\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~57_combout\,
	cout0 => \u24|Add3~58\,
	cout1 => \u24|Add3~58COUT1_144\);

\u24|Add3~59\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~59_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~57_combout\) # !\u24|process_0~27_combout\ & \u24|b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(14),
	datab => \u24|Add3~57_combout\,
	datac => \u24|process_0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~59_combout\);

\u24|Add4~40\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~40_combout\ = \u24|Add3~59_combout\ $ !(!\u24|Add4~49\ & \u24|Add4~43\) # (\u24|Add4~49\ & \u24|Add4~43COUT1_110\)
-- \u24|Add4~41\ = CARRY(\u24|Add3~59_combout\ & !\u24|Add4~43\)
-- \u24|Add4~41COUT1_112\ = CARRY(\u24|Add3~59_combout\ & !\u24|Add4~43COUT1_110\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~59_combout\,
	cin => \u24|Add4~49\,
	cin0 => \u24|Add4~43\,
	cin1 => \u24|Add4~43COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~40_combout\,
	cout0 => \u24|Add4~41\,
	cout1 => \u24|Add4~41COUT1_112\);

\u24|b[14]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(14) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~40_combout\) # !\u24|process_0~38_combout\ & !\u24|process_0~5_combout\ & \u24|Add3~59_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f404",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~5_combout\,
	datab => \u24|Add3~59_combout\,
	datac => \u24|process_0~38_combout\,
	datad => \u24|Add4~40_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(14));

\u24|process_0~23\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~23_combout\ = !\u24|b\(13) & !\u24|b\(12) & !\u24|b\(14) & !\u24|b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(13),
	datab => \u24|b\(12),
	datac => \u24|b\(14),
	datad => \u24|b\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~23_combout\);

\u24|Add3~54\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~54_combout\ = \u24|b\(15) $ ((!\u24|Add3~79\ & \u24|Add3~58\) # (\u24|Add3~79\ & \u24|Add3~58COUT1_144\))
-- \u24|Add3~55\ = CARRY(!\u24|Add3~58COUT1_144\ # !\u24|b\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(15),
	cin => \u24|Add3~79\,
	cin0 => \u24|Add3~58\,
	cin1 => \u24|Add3~58COUT1_144\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~54_combout\,
	cout => \u24|Add3~55\);

\u24|Add3~56\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~56_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~54_combout\) # !\u24|process_0~27_combout\ & \u24|b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(15),
	datac => \u24|process_0~27_combout\,
	datad => \u24|Add3~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~56_combout\);

\u24|Add4~38\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~38_combout\ = \u24|Add3~56_combout\ $ (!\u24|Add4~49\ & \u24|Add4~41\) # (\u24|Add4~49\ & \u24|Add4~41COUT1_112\)
-- \u24|Add4~39\ = CARRY(!\u24|Add4~41COUT1_112\ # !\u24|Add3~56_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~56_combout\,
	cin => \u24|Add4~49\,
	cin0 => \u24|Add4~41\,
	cin1 => \u24|Add4~41COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~38_combout\,
	cout => \u24|Add4~39\);

\u24|b[15]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(15) = DFFEAS(\u24|process_0~38_combout\ & \u24|Add4~38_combout\ # !\u24|process_0~38_combout\ & (\u24|Add3~56_combout\ & !\u24|process_0~5_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add4~38_combout\,
	datab => \u24|Add3~56_combout\,
	datac => \u24|process_0~5_combout\,
	datad => \u24|process_0~38_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(15));

\u24|Add3~42\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~42_combout\ = \u24|b\(16) $ !\u24|Add3~55\
-- \u24|Add3~43\ = CARRY(\u24|b\(16) & !\u24|Add3~55\)
-- \u24|Add3~43COUT1_146\ = CARRY(\u24|b\(16) & !\u24|Add3~55\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(16),
	cin => \u24|Add3~55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~42_combout\,
	cout0 => \u24|Add3~43\,
	cout1 => \u24|Add3~43COUT1_146\);

\u24|Add3~44\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~44_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~42_combout\) # !\u24|process_0~27_combout\ & \u24|b\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(16),
	datab => \u24|process_0~27_combout\,
	datac => \u24|Add3~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~44_combout\);

\u24|Add4~36\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~36_combout\ = \u24|Add3~44_combout\ $ !\u24|Add4~39\
-- \u24|Add4~37\ = CARRY(\u24|Add3~44_combout\ & !\u24|Add4~39\)
-- \u24|Add4~37COUT1_114\ = CARRY(\u24|Add3~44_combout\ & !\u24|Add4~39\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~44_combout\,
	cin => \u24|Add4~39\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~36_combout\,
	cout0 => \u24|Add4~37\,
	cout1 => \u24|Add4~37COUT1_114\);

\u24|b[16]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(16) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~36_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~44_combout\ & (!\u24|process_0~5_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add3~44_combout\,
	datab => \u24|Add4~36_combout\,
	datac => \u24|process_0~5_combout\,
	datad => \u24|process_0~38_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(16));

\u24|Add3~30\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~30_combout\ = \u24|b\(17) $ (!\u24|Add3~55\ & \u24|Add3~43\) # (\u24|Add3~55\ & \u24|Add3~43COUT1_146\)
-- \u24|Add3~31\ = CARRY(!\u24|Add3~43\ # !\u24|b\(17))
-- \u24|Add3~31COUT1_148\ = CARRY(!\u24|Add3~43COUT1_146\ # !\u24|b\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(17),
	cin => \u24|Add3~55\,
	cin0 => \u24|Add3~43\,
	cin1 => \u24|Add3~43COUT1_146\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~30_combout\,
	cout0 => \u24|Add3~31\,
	cout1 => \u24|Add3~31COUT1_148\);

\u24|Add3~32\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~32_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~30_combout\) # !\u24|process_0~27_combout\ & \u24|b\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(17),
	datac => \u24|process_0~27_combout\,
	datad => \u24|Add3~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~32_combout\);

\u24|Add4~34\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~34_combout\ = \u24|Add3~32_combout\ $ (!\u24|Add4~39\ & \u24|Add4~37\) # (\u24|Add4~39\ & \u24|Add4~37COUT1_114\)
-- \u24|Add4~35\ = CARRY(!\u24|Add4~37\ # !\u24|Add3~32_combout\)
-- \u24|Add4~35COUT1_116\ = CARRY(!\u24|Add4~37COUT1_114\ # !\u24|Add3~32_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~32_combout\,
	cin => \u24|Add4~39\,
	cin0 => \u24|Add4~37\,
	cin1 => \u24|Add4~37COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~34_combout\,
	cout0 => \u24|Add4~35\,
	cout1 => \u24|Add4~35COUT1_116\);

\u24|b[17]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(17) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~34_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~32_combout\ & !\u24|process_0~5_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add3~32_combout\,
	datab => \u24|process_0~5_combout\,
	datac => \u24|process_0~38_combout\,
	datad => \u24|Add4~34_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(17));

\u24|Add3~51\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~51_combout\ = \u24|b\(18) $ !(!\u24|Add3~55\ & \u24|Add3~31\) # (\u24|Add3~55\ & \u24|Add3~31COUT1_148\)
-- \u24|Add3~52\ = CARRY(\u24|b\(18) & !\u24|Add3~31\)
-- \u24|Add3~52COUT1_150\ = CARRY(\u24|b\(18) & !\u24|Add3~31COUT1_148\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(18),
	cin => \u24|Add3~55\,
	cin0 => \u24|Add3~31\,
	cin1 => \u24|Add3~31COUT1_148\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~51_combout\,
	cout0 => \u24|Add3~52\,
	cout1 => \u24|Add3~52COUT1_150\);

\u24|Add3~53\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~53_combout\ = \u24|process_0~27_combout\ & \u24|Add3~51_combout\ # !\u24|process_0~27_combout\ & (\u24|b\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~51_combout\,
	datac => \u24|process_0~27_combout\,
	datad => \u24|b\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~53_combout\);

\u24|Add4~32\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~32_combout\ = \u24|Add3~53_combout\ $ (!(!\u24|Add4~39\ & \u24|Add4~35\) # (\u24|Add4~39\ & \u24|Add4~35COUT1_116\))
-- \u24|Add4~33\ = CARRY(\u24|Add3~53_combout\ & (!\u24|Add4~35\))
-- \u24|Add4~33COUT1_118\ = CARRY(\u24|Add3~53_combout\ & (!\u24|Add4~35COUT1_116\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~53_combout\,
	cin => \u24|Add4~39\,
	cin0 => \u24|Add4~35\,
	cin1 => \u24|Add4~35COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~32_combout\,
	cout0 => \u24|Add4~33\,
	cout1 => \u24|Add4~33COUT1_118\);

\u24|b[18]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(18) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~32_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~53_combout\ & !\u24|process_0~5_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ce02",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add3~53_combout\,
	datab => \u24|process_0~38_combout\,
	datac => \u24|process_0~5_combout\,
	datad => \u24|Add4~32_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(18));

\u24|Add3~48\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~48_combout\ = \u24|b\(19) $ (!\u24|Add3~55\ & \u24|Add3~52\) # (\u24|Add3~55\ & \u24|Add3~52COUT1_150\)
-- \u24|Add3~49\ = CARRY(!\u24|Add3~52\ # !\u24|b\(19))
-- \u24|Add3~49COUT1_152\ = CARRY(!\u24|Add3~52COUT1_150\ # !\u24|b\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(19),
	cin => \u24|Add3~55\,
	cin0 => \u24|Add3~52\,
	cin1 => \u24|Add3~52COUT1_150\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~48_combout\,
	cout0 => \u24|Add3~49\,
	cout1 => \u24|Add3~49COUT1_152\);

\u24|Add3~50\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~50_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~48_combout\) # !\u24|process_0~27_combout\ & \u24|b\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(19),
	datac => \u24|process_0~27_combout\,
	datad => \u24|Add3~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~50_combout\);

\u24|Add4~30\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~30_combout\ = \u24|Add3~50_combout\ $ ((!\u24|Add4~39\ & \u24|Add4~33\) # (\u24|Add4~39\ & \u24|Add4~33COUT1_118\))
-- \u24|Add4~31\ = CARRY(!\u24|Add4~33\ # !\u24|Add3~50_combout\)
-- \u24|Add4~31COUT1_120\ = CARRY(!\u24|Add4~33COUT1_118\ # !\u24|Add3~50_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~50_combout\,
	cin => \u24|Add4~39\,
	cin0 => \u24|Add4~33\,
	cin1 => \u24|Add4~33COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~30_combout\,
	cout0 => \u24|Add4~31\,
	cout1 => \u24|Add4~31COUT1_120\);

\u24|b[19]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(19) = DFFEAS(\u24|process_0~38_combout\ & \u24|Add4~30_combout\ # !\u24|process_0~38_combout\ & (\u24|Add3~50_combout\ & !\u24|process_0~5_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add4~30_combout\,
	datab => \u24|Add3~50_combout\,
	datac => \u24|process_0~5_combout\,
	datad => \u24|process_0~38_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(19));

\u24|Add3~69\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~69_combout\ = \u24|b\(20) $ (!(!\u24|Add3~55\ & \u24|Add3~49\) # (\u24|Add3~55\ & \u24|Add3~49COUT1_152\))
-- \u24|Add3~70\ = CARRY(\u24|b\(20) & (!\u24|Add3~49COUT1_152\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(20),
	cin => \u24|Add3~55\,
	cin0 => \u24|Add3~49\,
	cin1 => \u24|Add3~49COUT1_152\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~69_combout\,
	cout => \u24|Add3~70\);

\u24|Add3~71\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~71_combout\ = \u24|process_0~27_combout\ & \u24|Add3~69_combout\ # !\u24|process_0~27_combout\ & (\u24|b\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8b8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~69_combout\,
	datab => \u24|process_0~27_combout\,
	datac => \u24|b\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~71_combout\);

\u24|Add4~28\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~28_combout\ = \u24|Add3~71_combout\ $ !(!\u24|Add4~39\ & \u24|Add4~31\) # (\u24|Add4~39\ & \u24|Add4~31COUT1_120\)
-- \u24|Add4~29\ = CARRY(\u24|Add3~71_combout\ & !\u24|Add4~31COUT1_120\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~71_combout\,
	cin => \u24|Add4~39\,
	cin0 => \u24|Add4~31\,
	cin1 => \u24|Add4~31COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~28_combout\,
	cout => \u24|Add4~29\);

\u24|b[20]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(20) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~28_combout\) # !\u24|process_0~38_combout\ & !\u24|process_0~5_combout\ & \u24|Add3~71_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc10",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~5_combout\,
	datab => \u24|process_0~38_combout\,
	datac => \u24|Add3~71_combout\,
	datad => \u24|Add4~28_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(20));

\u24|Add3~84\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~84_combout\ = \u24|b\(21) $ \u24|Add3~70\
-- \u24|Add3~85\ = CARRY(!\u24|Add3~70\ # !\u24|b\(21))
-- \u24|Add3~85COUT1_154\ = CARRY(!\u24|Add3~70\ # !\u24|b\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(21),
	cin => \u24|Add3~70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~84_combout\,
	cout0 => \u24|Add3~85\,
	cout1 => \u24|Add3~85COUT1_154\);

\u24|Add3~86\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~86_combout\ = \u24|process_0~27_combout\ & \u24|Add3~84_combout\ # !\u24|process_0~27_combout\ & (\u24|b\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|process_0~27_combout\,
	datac => \u24|Add3~84_combout\,
	datad => \u24|b\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~86_combout\);

\u24|Add4~26\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~26_combout\ = \u24|Add3~86_combout\ $ (\u24|Add4~29\)
-- \u24|Add4~27\ = CARRY(!\u24|Add4~29\ # !\u24|Add3~86_combout\)
-- \u24|Add4~27COUT1_122\ = CARRY(!\u24|Add4~29\ # !\u24|Add3~86_combout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~86_combout\,
	cin => \u24|Add4~29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~26_combout\,
	cout0 => \u24|Add4~27\,
	cout1 => \u24|Add4~27COUT1_122\);

\u24|b[21]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(21) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~26_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~86_combout\ & (!\u24|process_0~5_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add3~86_combout\,
	datab => \u24|process_0~38_combout\,
	datac => \u24|Add4~26_combout\,
	datad => \u24|process_0~5_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(21));

\u24|Add3~75\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~75_combout\ = \u24|b\(22) $ (!(!\u24|Add3~70\ & \u24|Add3~85\) # (\u24|Add3~70\ & \u24|Add3~85COUT1_154\))
-- \u24|Add3~76\ = CARRY(\u24|b\(22) & (!\u24|Add3~85\))
-- \u24|Add3~76COUT1_156\ = CARRY(\u24|b\(22) & (!\u24|Add3~85COUT1_154\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(22),
	cin => \u24|Add3~70\,
	cin0 => \u24|Add3~85\,
	cin1 => \u24|Add3~85COUT1_154\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~75_combout\,
	cout0 => \u24|Add3~76\,
	cout1 => \u24|Add3~76COUT1_156\);

\u24|Add3~77\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~77_combout\ = \u24|process_0~27_combout\ & \u24|Add3~75_combout\ # !\u24|process_0~27_combout\ & (\u24|b\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~75_combout\,
	datac => \u24|process_0~27_combout\,
	datad => \u24|b\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~77_combout\);

\u24|Add4~24\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~24_combout\ = \u24|Add3~77_combout\ $ (!(!\u24|Add4~29\ & \u24|Add4~27\) # (\u24|Add4~29\ & \u24|Add4~27COUT1_122\))
-- \u24|Add4~25\ = CARRY(\u24|Add3~77_combout\ & (!\u24|Add4~27\))
-- \u24|Add4~25COUT1_124\ = CARRY(\u24|Add3~77_combout\ & (!\u24|Add4~27COUT1_122\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~77_combout\,
	cin => \u24|Add4~29\,
	cin0 => \u24|Add4~27\,
	cin1 => \u24|Add4~27COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~24_combout\,
	cout0 => \u24|Add4~25\,
	cout1 => \u24|Add4~25COUT1_124\);

\u24|b[22]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(22) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~24_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~77_combout\ & (!\u24|process_0~5_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add3~77_combout\,
	datab => \u24|process_0~38_combout\,
	datac => \u24|Add4~24_combout\,
	datad => \u24|process_0~5_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(22));

\u24|process_0~20\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~20_combout\ = !\u24|b\(21) & !\u24|b\(22) & !\u24|b\(19) & !\u24|b\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(21),
	datab => \u24|b\(22),
	datac => \u24|b\(19),
	datad => \u24|b\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~20_combout\);

\u24|Add3~72\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~72_combout\ = \u24|b\(23) $ (!\u24|Add3~70\ & \u24|Add3~76\) # (\u24|Add3~70\ & \u24|Add3~76COUT1_156\)
-- \u24|Add3~73\ = CARRY(!\u24|Add3~76\ # !\u24|b\(23))
-- \u24|Add3~73COUT1_158\ = CARRY(!\u24|Add3~76COUT1_156\ # !\u24|b\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(23),
	cin => \u24|Add3~70\,
	cin0 => \u24|Add3~76\,
	cin1 => \u24|Add3~76COUT1_156\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~72_combout\,
	cout0 => \u24|Add3~73\,
	cout1 => \u24|Add3~73COUT1_158\);

\u24|Add3~74\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~74_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~72_combout\) # !\u24|process_0~27_combout\ & \u24|b\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~27_combout\,
	datab => \u24|b\(23),
	datac => \u24|Add3~72_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~74_combout\);

\u24|Add4~22\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~22_combout\ = \u24|Add3~74_combout\ $ (!\u24|Add4~29\ & \u24|Add4~25\) # (\u24|Add4~29\ & \u24|Add4~25COUT1_124\)
-- \u24|Add4~23\ = CARRY(!\u24|Add4~25\ # !\u24|Add3~74_combout\)
-- \u24|Add4~23COUT1_126\ = CARRY(!\u24|Add4~25COUT1_124\ # !\u24|Add3~74_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~74_combout\,
	cin => \u24|Add4~29\,
	cin0 => \u24|Add4~25\,
	cin1 => \u24|Add4~25COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~22_combout\,
	cout0 => \u24|Add4~23\,
	cout1 => \u24|Add4~23COUT1_126\);

\u24|b[23]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(23) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~22_combout\) # !\u24|process_0~38_combout\ & !\u24|process_0~5_combout\ & \u24|Add3~74_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f044",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~5_combout\,
	datab => \u24|Add3~74_combout\,
	datac => \u24|Add4~22_combout\,
	datad => \u24|process_0~38_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(23));

\u24|Add3~6\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~6_combout\ = \u24|b\(24) $ (!(!\u24|Add3~70\ & \u24|Add3~73\) # (\u24|Add3~70\ & \u24|Add3~73COUT1_158\))
-- \u24|Add3~7\ = CARRY(\u24|b\(24) & (!\u24|Add3~73\))
-- \u24|Add3~7COUT1_160\ = CARRY(\u24|b\(24) & (!\u24|Add3~73COUT1_158\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(24),
	cin => \u24|Add3~70\,
	cin0 => \u24|Add3~73\,
	cin1 => \u24|Add3~73COUT1_158\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~6_combout\,
	cout0 => \u24|Add3~7\,
	cout1 => \u24|Add3~7COUT1_160\);

\u24|Add3~8\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~8_combout\ = \u24|process_0~27_combout\ & \u24|Add3~6_combout\ # !\u24|process_0~27_combout\ & (\u24|b\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~6_combout\,
	datab => \u24|process_0~27_combout\,
	datad => \u24|b\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~8_combout\);

\u24|Add4~20\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~20_combout\ = \u24|Add3~8_combout\ $ !(!\u24|Add4~29\ & \u24|Add4~23\) # (\u24|Add4~29\ & \u24|Add4~23COUT1_126\)
-- \u24|Add4~21\ = CARRY(\u24|Add3~8_combout\ & !\u24|Add4~23\)
-- \u24|Add4~21COUT1_128\ = CARRY(\u24|Add3~8_combout\ & !\u24|Add4~23COUT1_126\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~8_combout\,
	cin => \u24|Add4~29\,
	cin0 => \u24|Add4~23\,
	cin1 => \u24|Add4~23COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~20_combout\,
	cout0 => \u24|Add4~21\,
	cout1 => \u24|Add4~21COUT1_128\);

\u24|b[24]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(24) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~20_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~8_combout\ & !\u24|process_0~5_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add3~8_combout\,
	datab => \u24|process_0~5_combout\,
	datac => \u24|process_0~38_combout\,
	datad => \u24|Add4~20_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(24));

\u24|Add3~24\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~24_combout\ = \u24|b\(25) $ (!\u24|Add3~70\ & \u24|Add3~7\) # (\u24|Add3~70\ & \u24|Add3~7COUT1_160\)
-- \u24|Add3~25\ = CARRY(!\u24|Add3~7COUT1_160\ # !\u24|b\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(25),
	cin => \u24|Add3~70\,
	cin0 => \u24|Add3~7\,
	cin1 => \u24|Add3~7COUT1_160\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~24_combout\,
	cout => \u24|Add3~25\);

\u24|Add3~26\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~26_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~24_combout\) # !\u24|process_0~27_combout\ & \u24|b\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(25),
	datac => \u24|process_0~27_combout\,
	datad => \u24|Add3~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~26_combout\);

\u24|Add4~18\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~18_combout\ = \u24|Add3~26_combout\ $ ((!\u24|Add4~29\ & \u24|Add4~21\) # (\u24|Add4~29\ & \u24|Add4~21COUT1_128\))
-- \u24|Add4~19\ = CARRY(!\u24|Add4~21COUT1_128\ # !\u24|Add3~26_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~26_combout\,
	cin => \u24|Add4~29\,
	cin0 => \u24|Add4~21\,
	cin1 => \u24|Add4~21COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~18_combout\,
	cout => \u24|Add4~19\);

\u24|b[25]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(25) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~18_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~26_combout\ & !\u24|process_0~5_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f202",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add3~26_combout\,
	datab => \u24|process_0~5_combout\,
	datac => \u24|process_0~38_combout\,
	datad => \u24|Add4~18_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(25));

\u24|Add3~12\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~12_combout\ = \u24|b\(26) $ (!\u24|Add3~25\)
-- \u24|Add3~13\ = CARRY(\u24|b\(26) & (!\u24|Add3~25\))
-- \u24|Add3~13COUT1_162\ = CARRY(\u24|b\(26) & (!\u24|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(26),
	cin => \u24|Add3~25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~12_combout\,
	cout0 => \u24|Add3~13\,
	cout1 => \u24|Add3~13COUT1_162\);

\u24|Add3~14\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~14_combout\ = \u24|process_0~27_combout\ & \u24|Add3~12_combout\ # !\u24|process_0~27_combout\ & (\u24|b\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~12_combout\,
	datac => \u24|b\(26),
	datad => \u24|process_0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~14_combout\);

\u24|Add4~16\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~16_combout\ = \u24|Add3~14_combout\ $ !\u24|Add4~19\
-- \u24|Add4~17\ = CARRY(\u24|Add3~14_combout\ & !\u24|Add4~19\)
-- \u24|Add4~17COUT1_130\ = CARRY(\u24|Add3~14_combout\ & !\u24|Add4~19\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~14_combout\,
	cin => \u24|Add4~19\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~16_combout\,
	cout0 => \u24|Add4~17\,
	cout1 => \u24|Add4~17COUT1_130\);

\u24|b[26]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(26) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~16_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~14_combout\ & (!\u24|process_0~5_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add3~14_combout\,
	datab => \u24|process_0~38_combout\,
	datac => \u24|Add4~16_combout\,
	datad => \u24|process_0~5_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(26));

\u24|process_0~19\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~19_combout\ = !\u24|b\(25) & !\u24|b\(23) & !\u24|b\(26) & !\u24|b\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(25),
	datab => \u24|b\(23),
	datac => \u24|b\(26),
	datad => \u24|b\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~19_combout\);

\u24|process_0~21\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~21_combout\ = !\u24|b\(16) & !\u24|b\(18) & !\u24|b\(15) & !\u24|b\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(16),
	datab => \u24|b\(18),
	datac => \u24|b\(15),
	datad => \u24|b\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~21_combout\);

\u24|Add3~9\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~9_combout\ = \u24|b\(27) $ (!\u24|Add3~25\ & \u24|Add3~13\) # (\u24|Add3~25\ & \u24|Add3~13COUT1_162\)
-- \u24|Add3~10\ = CARRY(!\u24|Add3~13\ # !\u24|b\(27))
-- \u24|Add3~10COUT1_164\ = CARRY(!\u24|Add3~13COUT1_162\ # !\u24|b\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(27),
	cin => \u24|Add3~25\,
	cin0 => \u24|Add3~13\,
	cin1 => \u24|Add3~13COUT1_162\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~9_combout\,
	cout0 => \u24|Add3~10\,
	cout1 => \u24|Add3~10COUT1_164\);

\u24|Add3~11\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~11_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~9_combout\) # !\u24|process_0~27_combout\ & (\u24|b\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~27_combout\,
	datac => \u24|Add3~9_combout\,
	datad => \u24|b\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~11_combout\);

\u24|Add4~14\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~14_combout\ = \u24|Add3~11_combout\ $ (!\u24|Add4~19\ & \u24|Add4~17\) # (\u24|Add4~19\ & \u24|Add4~17COUT1_130\)
-- \u24|Add4~15\ = CARRY(!\u24|Add4~17\ # !\u24|Add3~11_combout\)
-- \u24|Add4~15COUT1_132\ = CARRY(!\u24|Add4~17COUT1_130\ # !\u24|Add3~11_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~11_combout\,
	cin => \u24|Add4~19\,
	cin0 => \u24|Add4~17\,
	cin1 => \u24|Add4~17COUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~14_combout\,
	cout0 => \u24|Add4~15\,
	cout1 => \u24|Add4~15COUT1_132\);

\u24|b[27]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(27) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~14_combout\) # !\u24|process_0~38_combout\ & !\u24|process_0~5_combout\ & \u24|Add3~11_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f404",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~5_combout\,
	datab => \u24|Add3~11_combout\,
	datac => \u24|process_0~38_combout\,
	datad => \u24|Add4~14_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(27));

\u24|Add3~60\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~60_combout\ = \u24|b\(28) $ (!(!\u24|Add3~25\ & \u24|Add3~10\) # (\u24|Add3~25\ & \u24|Add3~10COUT1_164\))
-- \u24|Add3~61\ = CARRY(\u24|b\(28) & (!\u24|Add3~10\))
-- \u24|Add3~61COUT1_166\ = CARRY(\u24|b\(28) & (!\u24|Add3~10COUT1_164\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(28),
	cin => \u24|Add3~25\,
	cin0 => \u24|Add3~10\,
	cin1 => \u24|Add3~10COUT1_164\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~60_combout\,
	cout0 => \u24|Add3~61\,
	cout1 => \u24|Add3~61COUT1_166\);

\u24|Add3~62\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~62_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~60_combout\) # !\u24|process_0~27_combout\ & (\u24|b\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~27_combout\,
	datac => \u24|Add3~60_combout\,
	datad => \u24|b\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~62_combout\);

\u24|Add4~12\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~12_combout\ = \u24|Add3~62_combout\ $ !(!\u24|Add4~19\ & \u24|Add4~15\) # (\u24|Add4~19\ & \u24|Add4~15COUT1_132\)
-- \u24|Add4~13\ = CARRY(\u24|Add3~62_combout\ & !\u24|Add4~15\)
-- \u24|Add4~13COUT1_134\ = CARRY(\u24|Add3~62_combout\ & !\u24|Add4~15COUT1_132\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~62_combout\,
	cin => \u24|Add4~19\,
	cin0 => \u24|Add4~15\,
	cin1 => \u24|Add4~15COUT1_132\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~12_combout\,
	cout0 => \u24|Add4~13\,
	cout1 => \u24|Add4~13COUT1_134\);

\u24|b[28]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(28) = DFFEAS(\u24|process_0~38_combout\ & \u24|Add4~12_combout\ # !\u24|process_0~38_combout\ & (\u24|Add3~62_combout\ & !\u24|process_0~5_combout\), GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0ac",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add4~12_combout\,
	datab => \u24|Add3~62_combout\,
	datac => \u24|process_0~38_combout\,
	datad => \u24|process_0~5_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(28));

\u24|Add3~63\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~63_combout\ = \u24|b\(29) $ (!\u24|Add3~25\ & \u24|Add3~61\) # (\u24|Add3~25\ & \u24|Add3~61COUT1_166\)
-- \u24|Add3~64\ = CARRY(!\u24|Add3~61\ # !\u24|b\(29))
-- \u24|Add3~64COUT1_168\ = CARRY(!\u24|Add3~61COUT1_166\ # !\u24|b\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(29),
	cin => \u24|Add3~25\,
	cin0 => \u24|Add3~61\,
	cin1 => \u24|Add3~61COUT1_166\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~63_combout\,
	cout0 => \u24|Add3~64\,
	cout1 => \u24|Add3~64COUT1_168\);

\u24|Add3~65\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~65_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~63_combout\) # !\u24|process_0~27_combout\ & (\u24|b\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~27_combout\,
	datac => \u24|b\(29),
	datad => \u24|Add3~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~65_combout\);

\u24|Add4~10\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~10_combout\ = \u24|Add3~65_combout\ $ (!\u24|Add4~19\ & \u24|Add4~13\) # (\u24|Add4~19\ & \u24|Add4~13COUT1_134\)
-- \u24|Add4~11\ = CARRY(!\u24|Add4~13\ # !\u24|Add3~65_combout\)
-- \u24|Add4~11COUT1_136\ = CARRY(!\u24|Add4~13COUT1_134\ # !\u24|Add3~65_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~65_combout\,
	cin => \u24|Add4~19\,
	cin0 => \u24|Add4~13\,
	cin1 => \u24|Add4~13COUT1_134\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~10_combout\,
	cout0 => \u24|Add4~11\,
	cout1 => \u24|Add4~11COUT1_136\);

\u24|b[29]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(29) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~10_combout\) # !\u24|process_0~38_combout\ & !\u24|process_0~5_combout\ & \u24|Add3~65_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ba10",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~38_combout\,
	datab => \u24|process_0~5_combout\,
	datac => \u24|Add3~65_combout\,
	datad => \u24|Add4~10_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(29));

\u24|Add3~39\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~39_combout\ = \u24|b\(30) $ (!(!\u24|Add3~25\ & \u24|Add3~64\) # (\u24|Add3~25\ & \u24|Add3~64COUT1_168\))
-- \u24|Add3~40\ = CARRY(\u24|b\(30) & (!\u24|Add3~64COUT1_168\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(30),
	cin => \u24|Add3~25\,
	cin0 => \u24|Add3~64\,
	cin1 => \u24|Add3~64COUT1_168\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~39_combout\,
	cout => \u24|Add3~40\);

\u24|Add3~41\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~41_combout\ = \u24|process_0~27_combout\ & \u24|Add3~39_combout\ # !\u24|process_0~27_combout\ & (\u24|b\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~39_combout\,
	datab => \u24|process_0~27_combout\,
	datad => \u24|b\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~41_combout\);

\u24|Add4~8\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~8_combout\ = \u24|Add3~41_combout\ $ !(!\u24|Add4~19\ & \u24|Add4~11\) # (\u24|Add4~19\ & \u24|Add4~11COUT1_136\)
-- \u24|Add4~9\ = CARRY(\u24|Add3~41_combout\ & !\u24|Add4~11COUT1_136\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|Add3~41_combout\,
	cin => \u24|Add4~19\,
	cin0 => \u24|Add4~11\,
	cin1 => \u24|Add4~11COUT1_136\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~8_combout\,
	cout => \u24|Add4~9\);

\u24|b[30]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(30) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~8_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~41_combout\ & !\u24|process_0~5_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f022",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add3~41_combout\,
	datab => \u24|process_0~5_combout\,
	datac => \u24|Add4~8_combout\,
	datad => \u24|process_0~38_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(30));

\u24|process_0~18\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~18_combout\ = !\u24|b\(30) & !\u24|b\(29) & !\u24|b\(27) & !\u24|b\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(30),
	datab => \u24|b\(29),
	datac => \u24|b\(27),
	datad => \u24|b\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~18_combout\);

\u24|process_0~22\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~22_combout\ = \u24|process_0~20_combout\ & \u24|process_0~19_combout\ & \u24|process_0~21_combout\ & \u24|process_0~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~20_combout\,
	datab => \u24|process_0~19_combout\,
	datac => \u24|process_0~21_combout\,
	datad => \u24|process_0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~22_combout\);

\u24|process_0~26\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~26_combout\ = \u24|process_0~24_combout\ & \u24|process_0~25_combout\ & \u24|process_0~23_combout\ & \u24|process_0~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~24_combout\,
	datab => \u24|process_0~25_combout\,
	datac => \u24|process_0~23_combout\,
	datad => \u24|process_0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~26_combout\);

\u24|LessThan3~0\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan3~0_combout\ = !\u24|hour_f\(2) & !\u24|hour_f\(0) & !\u24|hour_f\(1) # !\u24|hour_f\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "01ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|hour_f\(2),
	datab => \u24|hour_f\(0),
	datac => \u24|hour_f\(1),
	datad => \u24|hour_f\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan3~0_combout\);

\u24|process_0~27\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~27_combout\ = \u24|LessThan5~10_combout\ & (\u24|b\(31) # \u24|process_0~26_combout\ & \u24|LessThan3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a8a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|LessThan5~10_combout\,
	datab => \u24|process_0~26_combout\,
	datac => \u24|b\(31),
	datad => \u24|LessThan3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~27_combout\);

\u24|Add3~92\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~92_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~90_combout\) # !\u24|process_0~27_combout\ & !\u24|process_0~3_combout\ & (\u24|hour_f\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b1a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~27_combout\,
	datab => \u24|process_0~3_combout\,
	datac => \u24|Add3~90_combout\,
	datad => \u24|hour_f\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~92_combout\);

\u24|process_0~39\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~39_combout\ = !\u24|Add3~92_combout\ & \u24|Add3~89_combout\ & (!\u24|Add3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0044",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~92_combout\,
	datab => \u24|Add3~89_combout\,
	datad => \u24|Add3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~39_combout\);

\u24|process_0~32\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~32_combout\ = !\u24|Add3~41_combout\ & !\u24|Add3~47_combout\ & !\u24|Add3~44_combout\ & !\u24|Add3~38_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~41_combout\,
	datab => \u24|Add3~47_combout\,
	datac => \u24|Add3~44_combout\,
	datad => \u24|Add3~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~32_combout\);

\u24|process_0~34\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~34_combout\ = !\u24|Add3~71_combout\ & !\u24|Add3~65_combout\ & !\u24|Add3~68_combout\ & !\u24|Add3~62_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~71_combout\,
	datab => \u24|Add3~65_combout\,
	datac => \u24|Add3~68_combout\,
	datad => \u24|Add3~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~34_combout\);

\u24|process_0~35\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~35_combout\ = !\u24|Add3~83_combout\ & !\u24|Add3~74_combout\ & !\u24|Add3~80_combout\ & !\u24|Add3~77_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~83_combout\,
	datab => \u24|Add3~74_combout\,
	datac => \u24|Add3~80_combout\,
	datad => \u24|Add3~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~35_combout\);

\u24|process_0~33\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~33_combout\ = !\u24|Add3~53_combout\ & !\u24|Add3~50_combout\ & !\u24|Add3~56_combout\ & !\u24|Add3~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~53_combout\,
	datab => \u24|Add3~50_combout\,
	datac => \u24|Add3~56_combout\,
	datad => \u24|Add3~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~33_combout\);

\u24|process_0~36\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~36_combout\ = \u24|process_0~34_combout\ & \u24|process_0~35_combout\ & !\u24|Add3~86_combout\ & \u24|process_0~33_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~34_combout\,
	datab => \u24|process_0~35_combout\,
	datac => \u24|Add3~86_combout\,
	datad => \u24|process_0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~36_combout\);

\u24|process_0~31\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~31_combout\ = !\u24|Add3~35_combout\ & !\u24|Add3~29_combout\ & !\u24|Add3~26_combout\ & !\u24|Add3~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~35_combout\,
	datab => \u24|Add3~29_combout\,
	datac => \u24|Add3~26_combout\,
	datad => \u24|Add3~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~31_combout\);

\u24|process_0~28\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~28_combout\ = !\u24|Add3~8_combout\ & !\u24|Add3~5_combout\ & !\u24|Add3~11_combout\ & !\u24|Add3~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~8_combout\,
	datab => \u24|Add3~5_combout\,
	datac => \u24|Add3~11_combout\,
	datad => \u24|Add3~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~28_combout\);

\u24|process_0~30\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~30_combout\ = !\u24|Add3~17_combout\ & !\u24|Add3~20_combout\ & !\u24|Add3~23_combout\ & \u24|process_0~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~17_combout\,
	datab => \u24|Add3~20_combout\,
	datac => \u24|Add3~23_combout\,
	datad => \u24|process_0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~30_combout\);

\u24|process_0~37\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~37_combout\ = \u24|process_0~32_combout\ & \u24|process_0~36_combout\ & \u24|process_0~31_combout\ & \u24|process_0~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|process_0~32_combout\,
	datab => \u24|process_0~36_combout\,
	datac => \u24|process_0~31_combout\,
	datad => \u24|process_0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~37_combout\);

\u24|process_0~5\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~5_combout\ = !\u24|Equal5~0_combout\ & \u24|process_0~39_combout\ & \u24|process_0~37_combout\ & !\u24|Add3~95_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Equal5~0_combout\,
	datab => \u24|process_0~39_combout\,
	datac => \u24|process_0~37_combout\,
	datad => \u24|Add3~95_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~5_combout\);

\u24|Add4~6\ : cyclone_lcell
-- Equation(s):
-- \u24|Add4~6_combout\ = \u24|Add4~9\ $ \u24|Add3~2_combout\

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u24|Add3~2_combout\,
	cin => \u24|Add4~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add4~6_combout\);

\u24|b[31]\ : cyclone_lcell
-- Equation(s):
-- \u24|b\(31) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~6_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~2_combout\ & !\u24|process_0~5_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ce02",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add3~2_combout\,
	datab => \u24|process_0~38_combout\,
	datac => \u24|process_0~5_combout\,
	datad => \u24|Add4~6_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|b\(31));

\u24|Add3~0\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~0_combout\ = \u24|b\(31) $ \u24|Add3~40\

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|b\(31),
	cin => \u24|Add3~40\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~0_combout\);

\u24|Add3~2\ : cyclone_lcell
-- Equation(s):
-- \u24|Add3~2_combout\ = \u24|process_0~27_combout\ & (\u24|Add3~0_combout\) # !\u24|process_0~27_combout\ & \u24|b\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|b\(31),
	datac => \u24|Add3~0_combout\,
	datad => \u24|process_0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add3~2_combout\);

\u24|process_0~38\ : cyclone_lcell
-- Equation(s):
-- \u24|process_0~38_combout\ = !\u24|Equal5~0_combout\ & (\u24|Add3~2_combout\ # !\u24|Add3~89_combout\ & \u24|process_0~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ba",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add3~2_combout\,
	datab => \u24|Add3~89_combout\,
	datac => \u24|process_0~37_combout\,
	datad => \u24|Equal5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|process_0~38_combout\);

\u24|hour_f[1]\ : cyclone_lcell
-- Equation(s):
-- \u24|hour_f\(1) = DFFEAS(\u24|process_0~38_combout\ & (\u24|Add4~2_combout\) # !\u24|process_0~38_combout\ & \u24|Add3~95_combout\ & !\u24|process_0~5_combout\, GLOBAL(\clk~combout\), VCC, , \u24|hour_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ae04",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|process_0~38_combout\,
	datab => \u24|Add3~95_combout\,
	datac => \u24|process_0~5_combout\,
	datad => \u24|Add4~2_combout\,
	aclr => GND,
	ena => \u24|hour_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|hour_f\(1));

\u29|vfhtemp[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|vfhtemp\(1) = GLOBAL(\key_start~combout\) & \u24|hour_f\(1) # !GLOBAL(\key_start~combout\) & (\u29|vfhtemp\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|hour_f\(1),
	datac => \key_start~combout\,
	datad => \u29|vfhtemp\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vfhtemp\(1));

\u29|rshtemp[0]~0\ : cyclone_lcell
-- Equation(s):
-- \u29|rshtemp[0]~0_combout\ = \u24|timesel~regout\ & \key_start~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u24|timesel~regout\,
	datad => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rshtemp[0]~0_combout\);

\u29|rfhtemp[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|rfhtemp\(1) = GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|vfhtemp\(1)) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|rfhtemp\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rfhtemp\(1),
	datac => \u29|vfhtemp\(1),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rfhtemp\(1));

\u8|fh[3]~8\ : cyclone_lcell
-- Equation(s):
-- \u8|fh[3]~8_combout\ = \key_start~combout\ & !\u8|LessThan0~0_combout\ & !\u12|current_state.start_reset~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \key_start~combout\,
	datac => \u8|LessThan0~0_combout\,
	datad => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|fh[3]~8_combout\);

\u8|fh[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|rfh~5\ = \u24|timesel~regout\ & (\u29|rfhtemp\(1)) # !\u24|timesel~regout\ & (H1_fh[1])

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|timesel~regout\,
	datac => \u8|combc\(1),
	datad => \u29|rfhtemp\(1),
	aclr => GND,
	sload => VCC,
	ena => \u8|fh[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rfh~5\,
	regout => \u8|fh\(1));

\u29|rfh[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|rfh\(1) = GLOBAL(\key_start~combout\) & (\u29|rfh~5\) # !GLOBAL(\key_start~combout\) & \u29|rfh\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rfh\(1),
	datac => \key_start~combout\,
	datad => \u29|rfh~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rfh\(1));

\u24|d[4]~133\ : cyclone_lcell
-- Equation(s):
-- \u24|d[4]~133_combout\ = !\u24|Add0~70_combout\ & !\u24|Add0~3_combout\ & \u24|d[4]~132_combout\ & \u24|Equal6~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|Add0~70_combout\,
	datab => \u24|Add0~3_combout\,
	datac => \u24|d[4]~132_combout\,
	datad => \u24|Equal6~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|d[4]~133_combout\);

\u24|Add1~8\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~8_combout\ = !\u24|min_f\(0)
-- \u24|Add1~9\ = CARRY(\u24|min_f\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_f\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~8_combout\,
	cout => \u24|Add1~9\);

\u24|LessThan1~11\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan1~11_combout\ = \u24|d\(31) # \u24|LessThan1~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u24|d\(31),
	datad => \u24|LessThan1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan1~11_combout\);

\u24|Add1~3\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~3_combout\ = \u24|min_f\(1) $ (\u24|Add1~9\)
-- \u24|Add1~4\ = CARRY(!\u24|Add1~9\ # !\u24|min_f\(1))
-- \u24|Add1~4COUT1_93\ = CARRY(!\u24|Add1~9\ # !\u24|min_f\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_f\(1),
	cin => \u24|Add1~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~3_combout\,
	cout0 => \u24|Add1~4\,
	cout1 => \u24|Add1~4COUT1_93\);

\u24|Add1~0\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~0_combout\ = \u24|min_f\(2) $ !(!\u24|Add1~9\ & \u24|Add1~4\) # (\u24|Add1~9\ & \u24|Add1~4COUT1_93\)
-- \u24|Add1~1\ = CARRY(\u24|min_f\(2) & !\u24|Add1~4\)
-- \u24|Add1~1COUT1_95\ = CARRY(\u24|min_f\(2) & !\u24|Add1~4COUT1_93\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|min_f\(2),
	cin => \u24|Add1~9\,
	cin0 => \u24|Add1~4\,
	cin1 => \u24|Add1~4COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~0_combout\,
	cout0 => \u24|Add1~1\,
	cout1 => \u24|Add1~1COUT1_95\);

\u24|min_f[2]\ : cyclone_lcell
-- Equation(s):
-- \u24|min_f\(2) = DFFEAS(\u24|Add1~0_combout\ & (\u24|d\(31) # \u24|LessThan1~10_combout\), GLOBAL(\clk~combout\), VCC, , \u24|min_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add1~0_combout\,
	datac => \u24|d\(31),
	datad => \u24|LessThan1~10_combout\,
	aclr => GND,
	ena => \u24|min_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|min_f\(2));

\u24|Add1~6\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~6_combout\ = \u24|min_f\(3) $ ((!\u24|Add1~9\ & \u24|Add1~1\) # (\u24|Add1~9\ & \u24|Add1~1COUT1_95\))
-- \u24|Add1~7\ = CARRY(!\u24|Add1~1\ # !\u24|min_f\(3))
-- \u24|Add1~7COUT1_97\ = CARRY(!\u24|Add1~1COUT1_95\ # !\u24|min_f\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_f\(3),
	cin => \u24|Add1~9\,
	cin0 => \u24|Add1~1\,
	cin1 => \u24|Add1~1COUT1_95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~6_combout\,
	cout0 => \u24|Add1~7\,
	cout1 => \u24|Add1~7COUT1_97\);

\u24|min_f[3]\ : cyclone_lcell
-- Equation(s):
-- \u24|min_f\(3) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|LessThan1~11_combout\ & \u24|Add1~6_combout\ # !\u24|min_f[2]~0_combout\ & (\u24|min_f\(3)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan1~11_combout\,
	datab => \u24|Add1~6_combout\,
	datac => \u24|min_f\(3),
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|min_f\(3));

\u24|Add1~65\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~65_combout\ = \u24|d\(4) $ (!(!\u24|Add1~9\ & \u24|Add1~7\) # (\u24|Add1~9\ & \u24|Add1~7COUT1_97\))
-- \u24|Add1~66\ = CARRY(\u24|d\(4) & (!\u24|Add1~7\))
-- \u24|Add1~66COUT1_99\ = CARRY(\u24|d\(4) & (!\u24|Add1~7COUT1_97\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(4),
	cin => \u24|Add1~9\,
	cin0 => \u24|Add1~7\,
	cin1 => \u24|Add1~7COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~65_combout\,
	cout0 => \u24|Add1~66\,
	cout1 => \u24|Add1~66COUT1_99\);

\u24|d[4]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(4) = DFFEAS(\u24|min_f[2]~0_combout\ & (\u24|LessThan1~11_combout\ & \u24|Add1~65_combout\) # !\u24|min_f[2]~0_combout\ & \u24|d\(4), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d\(4),
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|Add1~65_combout\,
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(4));

\u24|Add1~63\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~63_combout\ = \u24|d\(5) $ (!\u24|Add1~9\ & \u24|Add1~66\) # (\u24|Add1~9\ & \u24|Add1~66COUT1_99\)
-- \u24|Add1~64\ = CARRY(!\u24|Add1~66COUT1_99\ # !\u24|d\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(5),
	cin => \u24|Add1~9\,
	cin0 => \u24|Add1~66\,
	cin1 => \u24|Add1~66COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~63_combout\,
	cout => \u24|Add1~64\);

\u24|d[5]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(5) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|LessThan1~11_combout\ & (\u24|Add1~63_combout\) # !\u24|min_f[2]~0_combout\ & (\u24|d\(5)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan1~11_combout\,
	datab => \u24|d\(5),
	datac => \u24|Add1~63_combout\,
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(5));

\u24|Add1~61\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~61_combout\ = \u24|d\(6) $ !\u24|Add1~64\
-- \u24|Add1~62\ = CARRY(\u24|d\(6) & !\u24|Add1~64\)
-- \u24|Add1~62COUT1_101\ = CARRY(\u24|d\(6) & !\u24|Add1~64\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(6),
	cin => \u24|Add1~64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~61_combout\,
	cout0 => \u24|Add1~62\,
	cout1 => \u24|Add1~62COUT1_101\);

\u24|d[6]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(6) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|LessThan1~11_combout\ & \u24|Add1~61_combout\ # !\u24|min_f[2]~0_combout\ & (\u24|d\(6)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan1~11_combout\,
	datab => \u24|Add1~61_combout\,
	datac => \u24|d\(6),
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(6));

\u24|Add1~59\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~59_combout\ = \u24|d\(7) $ (!\u24|Add1~64\ & \u24|Add1~62\) # (\u24|Add1~64\ & \u24|Add1~62COUT1_101\)
-- \u24|Add1~60\ = CARRY(!\u24|Add1~62\ # !\u24|d\(7))
-- \u24|Add1~60COUT1_103\ = CARRY(!\u24|Add1~62COUT1_101\ # !\u24|d\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(7),
	cin => \u24|Add1~64\,
	cin0 => \u24|Add1~62\,
	cin1 => \u24|Add1~62COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~59_combout\,
	cout0 => \u24|Add1~60\,
	cout1 => \u24|Add1~60COUT1_103\);

\u24|d[7]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(7) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|LessThan1~11_combout\ & \u24|Add1~59_combout\ # !\u24|min_f[2]~0_combout\ & (\u24|d\(7)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan1~11_combout\,
	datab => \u24|Add1~59_combout\,
	datac => \u24|d\(7),
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(7));

\u24|Add1~57\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~57_combout\ = \u24|d\(8) $ (!(!\u24|Add1~64\ & \u24|Add1~60\) # (\u24|Add1~64\ & \u24|Add1~60COUT1_103\))
-- \u24|Add1~58\ = CARRY(\u24|d\(8) & (!\u24|Add1~60\))
-- \u24|Add1~58COUT1_105\ = CARRY(\u24|d\(8) & (!\u24|Add1~60COUT1_103\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(8),
	cin => \u24|Add1~64\,
	cin0 => \u24|Add1~60\,
	cin1 => \u24|Add1~60COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~57_combout\,
	cout0 => \u24|Add1~58\,
	cout1 => \u24|Add1~58COUT1_105\);

\u24|d[8]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(8) = DFFEAS(\u24|min_f[2]~0_combout\ & (\u24|LessThan1~11_combout\ & \u24|Add1~57_combout\) # !\u24|min_f[2]~0_combout\ & \u24|d\(8), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d\(8),
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|Add1~57_combout\,
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(8));

\u24|Add1~55\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~55_combout\ = \u24|d\(9) $ ((!\u24|Add1~64\ & \u24|Add1~58\) # (\u24|Add1~64\ & \u24|Add1~58COUT1_105\))
-- \u24|Add1~56\ = CARRY(!\u24|Add1~58\ # !\u24|d\(9))
-- \u24|Add1~56COUT1_107\ = CARRY(!\u24|Add1~58COUT1_105\ # !\u24|d\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(9),
	cin => \u24|Add1~64\,
	cin0 => \u24|Add1~58\,
	cin1 => \u24|Add1~58COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~55_combout\,
	cout0 => \u24|Add1~56\,
	cout1 => \u24|Add1~56COUT1_107\);

\u24|d[9]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(9) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|LessThan1~11_combout\ & (\u24|Add1~55_combout\) # !\u24|min_f[2]~0_combout\ & (\u24|d\(9)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan1~11_combout\,
	datab => \u24|d\(9),
	datac => \u24|Add1~55_combout\,
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(9));

\u24|Add1~53\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~53_combout\ = \u24|d\(10) $ !(!\u24|Add1~64\ & \u24|Add1~56\) # (\u24|Add1~64\ & \u24|Add1~56COUT1_107\)
-- \u24|Add1~54\ = CARRY(\u24|d\(10) & !\u24|Add1~56COUT1_107\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(10),
	cin => \u24|Add1~64\,
	cin0 => \u24|Add1~56\,
	cin1 => \u24|Add1~56COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~53_combout\,
	cout => \u24|Add1~54\);

\u24|d[10]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(10) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|Add1~53_combout\ & \u24|LessThan1~11_combout\ # !\u24|min_f[2]~0_combout\ & (\u24|d\(10)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add1~53_combout\,
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|d\(10),
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(10));

\u24|Add1~51\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~51_combout\ = \u24|d\(11) $ (\u24|Add1~54\)
-- \u24|Add1~52\ = CARRY(!\u24|Add1~54\ # !\u24|d\(11))
-- \u24|Add1~52COUT1_109\ = CARRY(!\u24|Add1~54\ # !\u24|d\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(11),
	cin => \u24|Add1~54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~51_combout\,
	cout0 => \u24|Add1~52\,
	cout1 => \u24|Add1~52COUT1_109\);

\u24|d[11]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(11) = DFFEAS(\u24|min_f[2]~0_combout\ & (\u24|LessThan1~11_combout\ & \u24|Add1~51_combout\) # !\u24|min_f[2]~0_combout\ & \u24|d\(11), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d\(11),
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|Add1~51_combout\,
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(11));

\u24|Add1~49\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~49_combout\ = \u24|d\(12) $ (!(!\u24|Add1~54\ & \u24|Add1~52\) # (\u24|Add1~54\ & \u24|Add1~52COUT1_109\))
-- \u24|Add1~50\ = CARRY(\u24|d\(12) & (!\u24|Add1~52\))
-- \u24|Add1~50COUT1_111\ = CARRY(\u24|d\(12) & (!\u24|Add1~52COUT1_109\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(12),
	cin => \u24|Add1~54\,
	cin0 => \u24|Add1~52\,
	cin1 => \u24|Add1~52COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~49_combout\,
	cout0 => \u24|Add1~50\,
	cout1 => \u24|Add1~50COUT1_111\);

\u24|d[12]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(12) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|Add1~49_combout\ & \u24|LessThan1~11_combout\ # !\u24|min_f[2]~0_combout\ & (\u24|d\(12)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add1~49_combout\,
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|min_f[2]~0_combout\,
	datad => \u24|d\(12),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(12));

\u24|Add1~47\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~47_combout\ = \u24|d\(13) $ (!\u24|Add1~54\ & \u24|Add1~50\) # (\u24|Add1~54\ & \u24|Add1~50COUT1_111\)
-- \u24|Add1~48\ = CARRY(!\u24|Add1~50\ # !\u24|d\(13))
-- \u24|Add1~48COUT1_113\ = CARRY(!\u24|Add1~50COUT1_111\ # !\u24|d\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(13),
	cin => \u24|Add1~54\,
	cin0 => \u24|Add1~50\,
	cin1 => \u24|Add1~50COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~47_combout\,
	cout0 => \u24|Add1~48\,
	cout1 => \u24|Add1~48COUT1_113\);

\u24|d[13]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(13) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|Add1~47_combout\ & \u24|LessThan1~11_combout\ # !\u24|min_f[2]~0_combout\ & (\u24|d\(13)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add1~47_combout\,
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|d\(13),
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(13));

\u24|Add1~45\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~45_combout\ = \u24|d\(14) $ (!(!\u24|Add1~54\ & \u24|Add1~48\) # (\u24|Add1~54\ & \u24|Add1~48COUT1_113\))
-- \u24|Add1~46\ = CARRY(\u24|d\(14) & (!\u24|Add1~48\))
-- \u24|Add1~46COUT1_115\ = CARRY(\u24|d\(14) & (!\u24|Add1~48COUT1_113\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(14),
	cin => \u24|Add1~54\,
	cin0 => \u24|Add1~48\,
	cin1 => \u24|Add1~48COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~45_combout\,
	cout0 => \u24|Add1~46\,
	cout1 => \u24|Add1~46COUT1_115\);

\u24|d[14]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(14) = DFFEAS(\u24|min_f[2]~0_combout\ & (\u24|LessThan1~11_combout\ & \u24|Add1~45_combout\) # !\u24|min_f[2]~0_combout\ & \u24|d\(14), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d\(14),
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|Add1~45_combout\,
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(14));

\u24|LessThan1~5\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan1~5_combout\ = !\u24|d\(12) & !\u24|d\(13) & !\u24|d\(14) & !\u24|d\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(12),
	datab => \u24|d\(13),
	datac => \u24|d\(14),
	datad => \u24|d\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan1~5_combout\);

\u24|Add1~43\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~43_combout\ = \u24|d\(15) $ ((!\u24|Add1~54\ & \u24|Add1~46\) # (\u24|Add1~54\ & \u24|Add1~46COUT1_115\))
-- \u24|Add1~44\ = CARRY(!\u24|Add1~46COUT1_115\ # !\u24|d\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(15),
	cin => \u24|Add1~54\,
	cin0 => \u24|Add1~46\,
	cin1 => \u24|Add1~46COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~43_combout\,
	cout => \u24|Add1~44\);

\u24|d[15]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(15) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|Add1~43_combout\ & \u24|LessThan1~11_combout\ # !\u24|min_f[2]~0_combout\ & (\u24|d\(15)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add1~43_combout\,
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|d\(15),
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(15));

\u24|Add1~41\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~41_combout\ = \u24|d\(16) $ !\u24|Add1~44\
-- \u24|Add1~42\ = CARRY(\u24|d\(16) & !\u24|Add1~44\)
-- \u24|Add1~42COUT1_117\ = CARRY(\u24|d\(16) & !\u24|Add1~44\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(16),
	cin => \u24|Add1~44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~41_combout\,
	cout0 => \u24|Add1~42\,
	cout1 => \u24|Add1~42COUT1_117\);

\u24|d[16]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(16) = DFFEAS(\u24|min_f[2]~0_combout\ & (\u24|LessThan1~11_combout\ & \u24|Add1~41_combout\) # !\u24|min_f[2]~0_combout\ & \u24|d\(16), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d\(16),
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|Add1~41_combout\,
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(16));

\u24|Add1~39\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~39_combout\ = \u24|d\(17) $ ((!\u24|Add1~44\ & \u24|Add1~42\) # (\u24|Add1~44\ & \u24|Add1~42COUT1_117\))
-- \u24|Add1~40\ = CARRY(!\u24|Add1~42\ # !\u24|d\(17))
-- \u24|Add1~40COUT1_119\ = CARRY(!\u24|Add1~42COUT1_117\ # !\u24|d\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(17),
	cin => \u24|Add1~44\,
	cin0 => \u24|Add1~42\,
	cin1 => \u24|Add1~42COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~39_combout\,
	cout0 => \u24|Add1~40\,
	cout1 => \u24|Add1~40COUT1_119\);

\u24|d[17]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(17) = DFFEAS(\u24|min_f[2]~0_combout\ & (\u24|Add1~39_combout\ & \u24|LessThan1~11_combout\) # !\u24|min_f[2]~0_combout\ & \u24|d\(17), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d\(17),
	datab => \u24|Add1~39_combout\,
	datac => \u24|min_f[2]~0_combout\,
	datad => \u24|LessThan1~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(17));

\u24|Add1~37\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~37_combout\ = \u24|d\(18) $ !(!\u24|Add1~44\ & \u24|Add1~40\) # (\u24|Add1~44\ & \u24|Add1~40COUT1_119\)
-- \u24|Add1~38\ = CARRY(\u24|d\(18) & !\u24|Add1~40\)
-- \u24|Add1~38COUT1_121\ = CARRY(\u24|d\(18) & !\u24|Add1~40COUT1_119\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(18),
	cin => \u24|Add1~44\,
	cin0 => \u24|Add1~40\,
	cin1 => \u24|Add1~40COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~37_combout\,
	cout0 => \u24|Add1~38\,
	cout1 => \u24|Add1~38COUT1_121\);

\u24|d[18]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(18) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|Add1~37_combout\ & (\u24|LessThan1~11_combout\) # !\u24|min_f[2]~0_combout\ & (\u24|d\(18)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add1~37_combout\,
	datab => \u24|d\(18),
	datac => \u24|min_f[2]~0_combout\,
	datad => \u24|LessThan1~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(18));

\u24|Add1~35\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~35_combout\ = \u24|d\(19) $ ((!\u24|Add1~44\ & \u24|Add1~38\) # (\u24|Add1~44\ & \u24|Add1~38COUT1_121\))
-- \u24|Add1~36\ = CARRY(!\u24|Add1~38\ # !\u24|d\(19))
-- \u24|Add1~36COUT1_123\ = CARRY(!\u24|Add1~38COUT1_121\ # !\u24|d\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(19),
	cin => \u24|Add1~44\,
	cin0 => \u24|Add1~38\,
	cin1 => \u24|Add1~38COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~35_combout\,
	cout0 => \u24|Add1~36\,
	cout1 => \u24|Add1~36COUT1_123\);

\u24|d[19]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(19) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|LessThan1~11_combout\ & (\u24|Add1~35_combout\) # !\u24|min_f[2]~0_combout\ & (\u24|d\(19)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan1~11_combout\,
	datab => \u24|d\(19),
	datac => \u24|min_f[2]~0_combout\,
	datad => \u24|Add1~35_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(19));

\u24|Add1~33\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~33_combout\ = \u24|d\(20) $ !(!\u24|Add1~44\ & \u24|Add1~36\) # (\u24|Add1~44\ & \u24|Add1~36COUT1_123\)
-- \u24|Add1~34\ = CARRY(\u24|d\(20) & !\u24|Add1~36COUT1_123\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(20),
	cin => \u24|Add1~44\,
	cin0 => \u24|Add1~36\,
	cin1 => \u24|Add1~36COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~33_combout\,
	cout => \u24|Add1~34\);

\u24|d[20]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(20) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|LessThan1~11_combout\ & (\u24|Add1~33_combout\) # !\u24|min_f[2]~0_combout\ & (\u24|d\(20)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan1~11_combout\,
	datab => \u24|d\(20),
	datac => \u24|min_f[2]~0_combout\,
	datad => \u24|Add1~33_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(20));

\u24|Add1~31\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~31_combout\ = \u24|d\(21) $ \u24|Add1~34\
-- \u24|Add1~32\ = CARRY(!\u24|Add1~34\ # !\u24|d\(21))
-- \u24|Add1~32COUT1_125\ = CARRY(!\u24|Add1~34\ # !\u24|d\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(21),
	cin => \u24|Add1~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~31_combout\,
	cout0 => \u24|Add1~32\,
	cout1 => \u24|Add1~32COUT1_125\);

\u24|d[21]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(21) = DFFEAS(\u24|min_f[2]~0_combout\ & (\u24|Add1~31_combout\ & \u24|LessThan1~11_combout\) # !\u24|min_f[2]~0_combout\ & \u24|d\(21), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d\(21),
	datab => \u24|Add1~31_combout\,
	datac => \u24|min_f[2]~0_combout\,
	datad => \u24|LessThan1~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(21));

\u24|Add1~29\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~29_combout\ = \u24|d\(22) $ (!(!\u24|Add1~34\ & \u24|Add1~32\) # (\u24|Add1~34\ & \u24|Add1~32COUT1_125\))
-- \u24|Add1~30\ = CARRY(\u24|d\(22) & (!\u24|Add1~32\))
-- \u24|Add1~30COUT1_127\ = CARRY(\u24|d\(22) & (!\u24|Add1~32COUT1_125\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(22),
	cin => \u24|Add1~34\,
	cin0 => \u24|Add1~32\,
	cin1 => \u24|Add1~32COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~29_combout\,
	cout0 => \u24|Add1~30\,
	cout1 => \u24|Add1~30COUT1_127\);

\u24|d[22]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(22) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|LessThan1~11_combout\ & (\u24|Add1~29_combout\) # !\u24|min_f[2]~0_combout\ & (\u24|d\(22)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan1~11_combout\,
	datab => \u24|d\(22),
	datac => \u24|min_f[2]~0_combout\,
	datad => \u24|Add1~29_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(22));

\u24|LessThan1~2\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan1~2_combout\ = !\u24|d\(20) & !\u24|d\(19) & !\u24|d\(21) & !\u24|d\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(20),
	datab => \u24|d\(19),
	datac => \u24|d\(21),
	datad => \u24|d\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan1~2_combout\);

\u24|Add1~27\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~27_combout\ = \u24|d\(23) $ ((!\u24|Add1~34\ & \u24|Add1~30\) # (\u24|Add1~34\ & \u24|Add1~30COUT1_127\))
-- \u24|Add1~28\ = CARRY(!\u24|Add1~30\ # !\u24|d\(23))
-- \u24|Add1~28COUT1_129\ = CARRY(!\u24|Add1~30COUT1_127\ # !\u24|d\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(23),
	cin => \u24|Add1~34\,
	cin0 => \u24|Add1~30\,
	cin1 => \u24|Add1~30COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~27_combout\,
	cout0 => \u24|Add1~28\,
	cout1 => \u24|Add1~28COUT1_129\);

\u24|d[23]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(23) = DFFEAS(\u24|min_f[2]~0_combout\ & (\u24|Add1~27_combout\ & \u24|LessThan1~11_combout\) # !\u24|min_f[2]~0_combout\ & \u24|d\(23), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d\(23),
	datab => \u24|Add1~27_combout\,
	datac => \u24|min_f[2]~0_combout\,
	datad => \u24|LessThan1~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(23));

\u24|Add1~25\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~25_combout\ = \u24|d\(24) $ !(!\u24|Add1~34\ & \u24|Add1~28\) # (\u24|Add1~34\ & \u24|Add1~28COUT1_129\)
-- \u24|Add1~26\ = CARRY(\u24|d\(24) & !\u24|Add1~28\)
-- \u24|Add1~26COUT1_131\ = CARRY(\u24|d\(24) & !\u24|Add1~28COUT1_129\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(24),
	cin => \u24|Add1~34\,
	cin0 => \u24|Add1~28\,
	cin1 => \u24|Add1~28COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~25_combout\,
	cout0 => \u24|Add1~26\,
	cout1 => \u24|Add1~26COUT1_131\);

\u24|d[24]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(24) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|LessThan1~11_combout\ & (\u24|Add1~25_combout\) # !\u24|min_f[2]~0_combout\ & (\u24|d\(24)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan1~11_combout\,
	datab => \u24|min_f[2]~0_combout\,
	datac => \u24|d\(24),
	datad => \u24|Add1~25_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(24));

\u24|Add1~23\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~23_combout\ = \u24|d\(25) $ (!\u24|Add1~34\ & \u24|Add1~26\) # (\u24|Add1~34\ & \u24|Add1~26COUT1_131\)
-- \u24|Add1~24\ = CARRY(!\u24|Add1~26COUT1_131\ # !\u24|d\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(25),
	cin => \u24|Add1~34\,
	cin0 => \u24|Add1~26\,
	cin1 => \u24|Add1~26COUT1_131\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~23_combout\,
	cout => \u24|Add1~24\);

\u24|d[25]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(25) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|LessThan1~11_combout\ & (\u24|Add1~23_combout\) # !\u24|min_f[2]~0_combout\ & (\u24|d\(25)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan1~11_combout\,
	datab => \u24|d\(25),
	datac => \u24|min_f[2]~0_combout\,
	datad => \u24|Add1~23_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(25));

\u24|Add1~21\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~21_combout\ = \u24|d\(26) $ !\u24|Add1~24\
-- \u24|Add1~22\ = CARRY(\u24|d\(26) & !\u24|Add1~24\)
-- \u24|Add1~22COUT1_133\ = CARRY(\u24|d\(26) & !\u24|Add1~24\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(26),
	cin => \u24|Add1~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~21_combout\,
	cout0 => \u24|Add1~22\,
	cout1 => \u24|Add1~22COUT1_133\);

\u24|d[26]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(26) = DFFEAS(\u24|min_f[2]~0_combout\ & (\u24|Add1~21_combout\ & \u24|LessThan1~11_combout\) # !\u24|min_f[2]~0_combout\ & \u24|d\(26), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d\(26),
	datab => \u24|Add1~21_combout\,
	datac => \u24|min_f[2]~0_combout\,
	datad => \u24|LessThan1~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(26));

\u24|LessThan1~1\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan1~1_combout\ = !\u24|d\(23) & !\u24|d\(25) & !\u24|d\(24) & !\u24|d\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(23),
	datab => \u24|d\(25),
	datac => \u24|d\(24),
	datad => \u24|d\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan1~1_combout\);

\u24|LessThan1~3\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan1~3_combout\ = !\u24|d\(17) & !\u24|d\(18) & !\u24|d\(16) & !\u24|d\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(17),
	datab => \u24|d\(18),
	datac => \u24|d\(16),
	datad => \u24|d\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan1~3_combout\);

\u24|Add1~19\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~19_combout\ = \u24|d\(27) $ ((!\u24|Add1~24\ & \u24|Add1~22\) # (\u24|Add1~24\ & \u24|Add1~22COUT1_133\))
-- \u24|Add1~20\ = CARRY(!\u24|Add1~22\ # !\u24|d\(27))
-- \u24|Add1~20COUT1_135\ = CARRY(!\u24|Add1~22COUT1_133\ # !\u24|d\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(27),
	cin => \u24|Add1~24\,
	cin0 => \u24|Add1~22\,
	cin1 => \u24|Add1~22COUT1_133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~19_combout\,
	cout0 => \u24|Add1~20\,
	cout1 => \u24|Add1~20COUT1_135\);

\u24|d[27]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(27) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|Add1~19_combout\ & \u24|LessThan1~11_combout\ # !\u24|min_f[2]~0_combout\ & (\u24|d\(27)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add1~19_combout\,
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|d\(27),
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(27));

\u24|Add1~17\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~17_combout\ = \u24|d\(28) $ (!(!\u24|Add1~24\ & \u24|Add1~20\) # (\u24|Add1~24\ & \u24|Add1~20COUT1_135\))
-- \u24|Add1~18\ = CARRY(\u24|d\(28) & (!\u24|Add1~20\))
-- \u24|Add1~18COUT1_137\ = CARRY(\u24|d\(28) & (!\u24|Add1~20COUT1_135\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(28),
	cin => \u24|Add1~24\,
	cin0 => \u24|Add1~20\,
	cin1 => \u24|Add1~20COUT1_135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~17_combout\,
	cout0 => \u24|Add1~18\,
	cout1 => \u24|Add1~18COUT1_137\);

\u24|d[28]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(28) = DFFEAS(\u24|min_f[2]~0_combout\ & (\u24|LessThan1~11_combout\ & \u24|Add1~17_combout\) # !\u24|min_f[2]~0_combout\ & \u24|d\(28), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d\(28),
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|Add1~17_combout\,
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(28));

\u24|Add1~15\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~15_combout\ = \u24|d\(29) $ (!\u24|Add1~24\ & \u24|Add1~18\) # (\u24|Add1~24\ & \u24|Add1~18COUT1_137\)
-- \u24|Add1~16\ = CARRY(!\u24|Add1~18\ # !\u24|d\(29))
-- \u24|Add1~16COUT1_139\ = CARRY(!\u24|Add1~18COUT1_137\ # !\u24|d\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(29),
	cin => \u24|Add1~24\,
	cin0 => \u24|Add1~18\,
	cin1 => \u24|Add1~18COUT1_137\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~15_combout\,
	cout0 => \u24|Add1~16\,
	cout1 => \u24|Add1~16COUT1_139\);

\u24|d[29]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(29) = DFFEAS(\u24|min_f[2]~0_combout\ & \u24|Add1~15_combout\ & \u24|LessThan1~11_combout\ # !\u24|min_f[2]~0_combout\ & (\u24|d\(29)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add1~15_combout\,
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|d\(29),
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(29));

\u24|Add1~13\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~13_combout\ = \u24|d\(30) $ (!(!\u24|Add1~24\ & \u24|Add1~16\) # (\u24|Add1~24\ & \u24|Add1~16COUT1_139\))
-- \u24|Add1~14\ = CARRY(\u24|d\(30) & (!\u24|Add1~16COUT1_139\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(30),
	cin => \u24|Add1~24\,
	cin0 => \u24|Add1~16\,
	cin1 => \u24|Add1~16COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~13_combout\,
	cout => \u24|Add1~14\);

\u24|d[30]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(30) = DFFEAS(\u24|min_f[2]~0_combout\ & (\u24|LessThan1~11_combout\ & \u24|Add1~13_combout\) # !\u24|min_f[2]~0_combout\ & \u24|d\(30), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d\(30),
	datab => \u24|LessThan1~11_combout\,
	datac => \u24|Add1~13_combout\,
	datad => \u24|min_f[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(30));

\u24|LessThan1~0\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan1~0_combout\ = !\u24|d\(30) & !\u24|d\(29) & !\u24|d\(28) & !\u24|d\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(30),
	datab => \u24|d\(29),
	datac => \u24|d\(28),
	datad => \u24|d\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan1~0_combout\);

\u24|LessThan1~4\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan1~4_combout\ = \u24|LessThan1~2_combout\ & \u24|LessThan1~1_combout\ & \u24|LessThan1~3_combout\ & \u24|LessThan1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|LessThan1~2_combout\,
	datab => \u24|LessThan1~1_combout\,
	datac => \u24|LessThan1~3_combout\,
	datad => \u24|LessThan1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan1~4_combout\);

\u24|LessThan1~6\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan1~6_combout\ = !\u24|d\(8) & !\u24|d\(9) & !\u24|d\(10) & !\u24|d\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(8),
	datab => \u24|d\(9),
	datac => \u24|d\(10),
	datad => \u24|d\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan1~6_combout\);

\u24|LessThan1~7\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan1~7_combout\ = !\u24|d\(6) & !\u24|d\(4) & !\u24|d\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0003",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|d\(6),
	datac => \u24|d\(4),
	datad => \u24|d\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan1~7_combout\);

\u24|LessThan1~8\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan1~8_combout\ = \u24|LessThan1~5_combout\ & \u24|LessThan1~4_combout\ & \u24|LessThan1~6_combout\ & \u24|LessThan1~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|LessThan1~5_combout\,
	datab => \u24|LessThan1~4_combout\,
	datac => \u24|LessThan1~6_combout\,
	datad => \u24|LessThan1~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan1~8_combout\);

\u24|LessThan1~9\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan1~9_combout\ = !\u24|min_f\(1) & !\u24|min_f\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u24|min_f\(1),
	datad => \u24|min_f\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan1~9_combout\);

\u24|Equal1~0\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal1~0_combout\ = \u24|d\(31) # !\u24|LessThan1~9_combout\ # !\u24|min_f\(0) # !\u24|min_f\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f7ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_f\(3),
	datab => \u24|min_f\(0),
	datac => \u24|d\(31),
	datad => \u24|LessThan1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal1~0_combout\);

\u24|min_f[2]~0\ : cyclone_lcell
-- Equation(s):
-- \u24|min_f[2]~0_combout\ = \u24|d[4]~133_combout\ & (\u24|LessThan1~11_combout\ # \u24|LessThan1~8_combout\ & !\u24|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ae00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|LessThan1~11_combout\,
	datab => \u24|LessThan1~8_combout\,
	datac => \u24|Equal1~0_combout\,
	datad => \u24|d[4]~133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|min_f[2]~0_combout\);

\u24|min_f[0]\ : cyclone_lcell
-- Equation(s):
-- \u24|min_f\(0) = DFFEAS(\u24|Add1~8_combout\ & (\u24|d\(31) # \u24|LessThan1~10_combout\), GLOBAL(\clk~combout\), VCC, , \u24|min_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u24|Add1~8_combout\,
	datac => \u24|d\(31),
	datad => \u24|LessThan1~10_combout\,
	aclr => GND,
	ena => \u24|min_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|min_f\(0));

\u24|LessThan1~10\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan1~10_combout\ = \u24|LessThan1~8_combout\ & (!\u24|min_f\(0) & \u24|LessThan1~9_combout\ # !\u24|min_f\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4c0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_f\(0),
	datab => \u24|LessThan1~8_combout\,
	datac => \u24|min_f\(3),
	datad => \u24|LessThan1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan1~10_combout\);

\u24|Add1~11\ : cyclone_lcell
-- Equation(s):
-- \u24|Add1~11_combout\ = \u24|d\(31) $ (\u24|Add1~14\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d\(31),
	cin => \u24|Add1~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add1~11_combout\);

\u24|d[31]\ : cyclone_lcell
-- Equation(s):
-- \u24|d\(31) = DFFEAS(\u24|d[4]~133_combout\ & \u24|Add1~11_combout\ & (\u24|LessThan1~10_combout\ # \u24|d\(31)) # !\u24|d[4]~133_combout\ & (\u24|d\(31)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d[4]~133_combout\,
	datab => \u24|LessThan1~10_combout\,
	datac => \u24|d\(31),
	datad => \u24|Add1~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|d\(31));

\u24|min_f[1]\ : cyclone_lcell
-- Equation(s):
-- \u24|min_f\(1) = DFFEAS(\u24|Add1~3_combout\ & (\u24|d\(31) # \u24|LessThan1~10_combout\), GLOBAL(\clk~combout\), VCC, , \u24|min_f[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|d\(31),
	datac => \u24|Add1~3_combout\,
	datad => \u24|LessThan1~10_combout\,
	aclr => GND,
	ena => \u24|min_f[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|min_f\(1));

\u29|vffentemp[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|vffentemp\(1) = GLOBAL(\key_start~combout\) & \u24|min_f\(1) # !GLOBAL(\key_start~combout\) & (\u29|vffentemp\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_f\(1),
	datac => \key_start~combout\,
	datad => \u29|vffentemp\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vffentemp\(1));

\u29|rffentemp[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|rffentemp\(1) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vffentemp\(1) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rffentemp\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|vffentemp\(1),
	datac => \u29|rffentemp\(1),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rffentemp\(1));

\u8|sh[0]~4\ : cyclone_lcell
-- Equation(s):
-- \u8|sh[0]~4_combout\ = \key_start~combout\ & !\u8|LessThan0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \key_start~combout\,
	datad => \u8|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|sh[0]~4_combout\);

\u8|ffen[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|rffen~5\ = \u24|timesel~regout\ & (\u29|rffentemp\(1)) # !\u24|timesel~regout\ & H1_ffen[1]

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u24|timesel~regout\,
	datac => \u8|comba\(1),
	datad => \u29|rffentemp\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u8|sh[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rffen~5\,
	regout => \u8|ffen\(1));

\u29|rffen[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|rffen\(1) = GLOBAL(\key_start~combout\) & (\u29|rffen~5\) # !GLOBAL(\key_start~combout\) & \u29|rffen\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rffen\(1),
	datac => \key_start~combout\,
	datad => \u29|rffen~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rffen\(1));

\u8|Equal1~0\ : cyclone_lcell
-- Equation(s):
-- \u8|Equal1~0_combout\ = \u8|combc\(1) # \u8|combc\(2) # !\u8|combc\(0) # !\u8|combc\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u8|combc\(3),
	datab => \u8|combc\(0),
	datac => \u8|combc\(1),
	datad => \u8|combc\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|Equal1~0_combout\);

\u8|combd[0]\ : cyclone_lcell
-- Equation(s):
-- \u8|combd\(0) = DFFEAS(\u8|combd\(0) $ (\u8|comba[3]~20_combout\ & \u8|process_0~1_combout\ & !\u8|Equal1~0_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa6a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|combd\(0),
	datab => \u8|comba[3]~20_combout\,
	datac => \u8|process_0~1_combout\,
	datad => \u8|Equal1~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|combd\(0));

\u8|combd[1]~16\ : cyclone_lcell
-- Equation(s):
-- \u8|combd[1]~16_combout\ = \u8|combd\(0) & \u8|comba[3]~20_combout\ & \u8|process_0~1_combout\ & !\u8|Equal1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u8|combd\(0),
	datab => \u8|comba[3]~20_combout\,
	datac => \u8|process_0~1_combout\,
	datad => \u8|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u8|combd[1]~16_combout\);

\u8|combd[1]\ : cyclone_lcell
-- Equation(s):
-- \u8|combd\(1) = DFFEAS(\u8|combd\(1) $ \u8|combd[1]~16_combout\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u8|combd\(1),
	datac => \u8|combd[1]~16_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|combd\(1));

\u29|vshtemp[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|vshtemp\(1) = GLOBAL(\key_start~combout\) & (\u24|a\(1)) # !GLOBAL(\key_start~combout\) & \u29|vshtemp\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|vshtemp\(1),
	datab => \u24|a\(1),
	datac => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vshtemp\(1));

\u29|rshtemp[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|rshtemp\(1) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vshtemp\(1) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rshtemp\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|vshtemp\(1),
	datac => \u29|rshtemp[0]~0_combout\,
	datad => \u29|rshtemp\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rshtemp\(1));

\u8|sh[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsh~5\ = \u24|timesel~regout\ & (\u29|rshtemp\(1)) # !\u24|timesel~regout\ & (H1_sh[1])

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|timesel~regout\,
	datac => \u8|combd\(1),
	datad => \u29|rshtemp\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u8|sh[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsh~5\,
	regout => \u8|sh\(1));

\u29|rsh[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsh\(1) = GLOBAL(\key_start~combout\) & (\u29|rsh~5\) # !GLOBAL(\key_start~combout\) & \u29|rsh\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|rsh\(1),
	datac => \key_start~combout\,
	datad => \u29|rsh~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsh\(1));

\u9|Mux5~0\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux5~0_combout\ = \u18|Mux6~0\ & (\u29|rsh\(1) # \u9|Mux0~1\) # !\u18|Mux6~0\ & \u29|rffen\(1) & (!\u9|Mux0~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u18|Mux6~0\,
	datab => \u29|rffen\(1),
	datac => \u29|rsh\(1),
	datad => \u9|Mux0~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux5~0_combout\);

\u24|c[4]~132\ : cyclone_lcell
-- Equation(s):
-- \u24|c[4]~132_combout\ = \u24|d[4]~132_combout\ & !\u24|Add0~70_combout\ & \u24|Add0~3_combout\ & \u24|Equal6~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|d[4]~132_combout\,
	datab => \u24|Add0~70_combout\,
	datac => \u24|Add0~3_combout\,
	datad => \u24|Equal6~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|c[4]~132_combout\);

\u24|LessThan2~10\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan2~10_combout\ = \u24|c\(31) # \u24|LessThan2~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(31),
	datad => \u24|LessThan2~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan2~10_combout\);

\u24|Add2~7\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~7_combout\ = !\u24|min_s\(0)
-- \u24|Add2~8\ = CARRY(\u24|min_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~7_combout\,
	cout => \u24|Add2~8\);

\u24|Add2~2\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~2_combout\ = \u24|min_s\(1) $ (\u24|Add2~8\)
-- \u24|Add2~3\ = CARRY(!\u24|Add2~8\ # !\u24|min_s\(1))
-- \u24|Add2~3COUT1_92\ = CARRY(!\u24|Add2~8\ # !\u24|min_s\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(1),
	cin => \u24|Add2~8\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~2_combout\,
	cout0 => \u24|Add2~3\,
	cout1 => \u24|Add2~3COUT1_92\);

\u24|Add2~0\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~0_combout\ = \u24|min_s\(2) $ !(!\u24|Add2~8\ & \u24|Add2~3\) # (\u24|Add2~8\ & \u24|Add2~3COUT1_92\)
-- \u24|Add2~1\ = CARRY(\u24|min_s\(2) & !\u24|Add2~3\)
-- \u24|Add2~1COUT1_94\ = CARRY(\u24|min_s\(2) & !\u24|Add2~3COUT1_92\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|min_s\(2),
	cin => \u24|Add2~8\,
	cin0 => \u24|Add2~3\,
	cin1 => \u24|Add2~3COUT1_92\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~0_combout\,
	cout0 => \u24|Add2~1\,
	cout1 => \u24|Add2~1COUT1_94\);

\u24|Add2~5\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~5_combout\ = \u24|min_s\(3) $ ((!\u24|Add2~8\ & \u24|Add2~1\) # (\u24|Add2~8\ & \u24|Add2~1COUT1_94\))
-- \u24|Add2~6\ = CARRY(!\u24|Add2~1\ # !\u24|min_s\(3))
-- \u24|Add2~6COUT1_96\ = CARRY(!\u24|Add2~1COUT1_94\ # !\u24|min_s\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(3),
	cin => \u24|Add2~8\,
	cin0 => \u24|Add2~1\,
	cin1 => \u24|Add2~1COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~5_combout\,
	cout0 => \u24|Add2~6\,
	cout1 => \u24|Add2~6COUT1_96\);

\u24|min_s[3]\ : cyclone_lcell
-- Equation(s):
-- \u24|min_s\(3) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & (\u24|Add2~5_combout\) # !\u24|min_s[2]~0_combout\ & (\u24|min_s\(3)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|min_s\(3),
	datac => \u24|Add2~5_combout\,
	datad => \u24|min_s[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|min_s\(3));

\u24|Add2~64\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~64_combout\ = \u24|c\(4) $ (!(!\u24|Add2~8\ & \u24|Add2~6\) # (\u24|Add2~8\ & \u24|Add2~6COUT1_96\))
-- \u24|Add2~65\ = CARRY(\u24|c\(4) & (!\u24|Add2~6\))
-- \u24|Add2~65COUT1_98\ = CARRY(\u24|c\(4) & (!\u24|Add2~6COUT1_96\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(4),
	cin => \u24|Add2~8\,
	cin0 => \u24|Add2~6\,
	cin1 => \u24|Add2~6COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~64_combout\,
	cout0 => \u24|Add2~65\,
	cout1 => \u24|Add2~65COUT1_98\);

\u24|c[4]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(4) = DFFEAS(\u24|min_s[2]~0_combout\ & (\u24|LessThan2~10_combout\ & \u24|Add2~64_combout\) # !\u24|min_s[2]~0_combout\ & \u24|c\(4), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|c\(4),
	datab => \u24|LessThan2~10_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|Add2~64_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(4));

\u24|Add2~62\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~62_combout\ = \u24|c\(5) $ (!\u24|Add2~8\ & \u24|Add2~65\) # (\u24|Add2~8\ & \u24|Add2~65COUT1_98\)
-- \u24|Add2~63\ = CARRY(!\u24|Add2~65COUT1_98\ # !\u24|c\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(5),
	cin => \u24|Add2~8\,
	cin0 => \u24|Add2~65\,
	cin1 => \u24|Add2~65COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~62_combout\,
	cout => \u24|Add2~63\);

\u24|c[5]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(5) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|Add2~62_combout\ & \u24|LessThan2~10_combout\ # !\u24|min_s[2]~0_combout\ & (\u24|c\(5)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add2~62_combout\,
	datab => \u24|LessThan2~10_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|c\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(5));

\u24|Add2~60\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~60_combout\ = \u24|c\(6) $ !\u24|Add2~63\
-- \u24|Add2~61\ = CARRY(\u24|c\(6) & !\u24|Add2~63\)
-- \u24|Add2~61COUT1_100\ = CARRY(\u24|c\(6) & !\u24|Add2~63\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(6),
	cin => \u24|Add2~63\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~60_combout\,
	cout0 => \u24|Add2~61\,
	cout1 => \u24|Add2~61COUT1_100\);

\u24|c[6]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(6) = DFFEAS(\u24|min_s[2]~0_combout\ & (\u24|LessThan2~10_combout\ & \u24|Add2~60_combout\) # !\u24|min_s[2]~0_combout\ & \u24|c\(6), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|c\(6),
	datab => \u24|min_s[2]~0_combout\,
	datac => \u24|LessThan2~10_combout\,
	datad => \u24|Add2~60_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(6));

\u24|Add2~58\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~58_combout\ = \u24|c\(7) $ ((!\u24|Add2~63\ & \u24|Add2~61\) # (\u24|Add2~63\ & \u24|Add2~61COUT1_100\))
-- \u24|Add2~59\ = CARRY(!\u24|Add2~61\ # !\u24|c\(7))
-- \u24|Add2~59COUT1_102\ = CARRY(!\u24|Add2~61COUT1_100\ # !\u24|c\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(7),
	cin => \u24|Add2~63\,
	cin0 => \u24|Add2~61\,
	cin1 => \u24|Add2~61COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~58_combout\,
	cout0 => \u24|Add2~59\,
	cout1 => \u24|Add2~59COUT1_102\);

\u24|c[7]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(7) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & (\u24|Add2~58_combout\) # !\u24|min_s[2]~0_combout\ & (\u24|c\(7)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|c\(7),
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|Add2~58_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(7));

\u24|Add2~56\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~56_combout\ = \u24|c\(8) $ !(!\u24|Add2~63\ & \u24|Add2~59\) # (\u24|Add2~63\ & \u24|Add2~59COUT1_102\)
-- \u24|Add2~57\ = CARRY(\u24|c\(8) & !\u24|Add2~59\)
-- \u24|Add2~57COUT1_104\ = CARRY(\u24|c\(8) & !\u24|Add2~59COUT1_102\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(8),
	cin => \u24|Add2~63\,
	cin0 => \u24|Add2~59\,
	cin1 => \u24|Add2~59COUT1_102\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~56_combout\,
	cout0 => \u24|Add2~57\,
	cout1 => \u24|Add2~57COUT1_104\);

\u24|c[8]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(8) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & (\u24|Add2~56_combout\) # !\u24|min_s[2]~0_combout\ & (\u24|c\(8)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|c\(8),
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|Add2~56_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(8));

\u24|Add2~54\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~54_combout\ = \u24|c\(9) $ (!\u24|Add2~63\ & \u24|Add2~57\) # (\u24|Add2~63\ & \u24|Add2~57COUT1_104\)
-- \u24|Add2~55\ = CARRY(!\u24|Add2~57\ # !\u24|c\(9))
-- \u24|Add2~55COUT1_106\ = CARRY(!\u24|Add2~57COUT1_104\ # !\u24|c\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(9),
	cin => \u24|Add2~63\,
	cin0 => \u24|Add2~57\,
	cin1 => \u24|Add2~57COUT1_104\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~54_combout\,
	cout0 => \u24|Add2~55\,
	cout1 => \u24|Add2~55COUT1_106\);

\u24|c[9]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(9) = DFFEAS(\u24|min_s[2]~0_combout\ & (\u24|LessThan2~10_combout\ & \u24|Add2~54_combout\) # !\u24|min_s[2]~0_combout\ & \u24|c\(9), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|c\(9),
	datab => \u24|LessThan2~10_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|Add2~54_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(9));

\u24|Add2~52\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~52_combout\ = \u24|c\(10) $ (!(!\u24|Add2~63\ & \u24|Add2~55\) # (\u24|Add2~63\ & \u24|Add2~55COUT1_106\))
-- \u24|Add2~53\ = CARRY(\u24|c\(10) & (!\u24|Add2~55COUT1_106\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(10),
	cin => \u24|Add2~63\,
	cin0 => \u24|Add2~55\,
	cin1 => \u24|Add2~55COUT1_106\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~52_combout\,
	cout => \u24|Add2~53\);

\u24|c[10]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(10) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & (\u24|Add2~52_combout\) # !\u24|min_s[2]~0_combout\ & (\u24|c\(10)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|c\(10),
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|Add2~52_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(10));

\u24|Add2~50\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~50_combout\ = \u24|c\(11) $ (\u24|Add2~53\)
-- \u24|Add2~51\ = CARRY(!\u24|Add2~53\ # !\u24|c\(11))
-- \u24|Add2~51COUT1_108\ = CARRY(!\u24|Add2~53\ # !\u24|c\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(11),
	cin => \u24|Add2~53\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~50_combout\,
	cout0 => \u24|Add2~51\,
	cout1 => \u24|Add2~51COUT1_108\);

\u24|c[11]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(11) = DFFEAS(\u24|min_s[2]~0_combout\ & (\u24|Add2~50_combout\ & \u24|LessThan2~10_combout\) # !\u24|min_s[2]~0_combout\ & \u24|c\(11), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|c\(11),
	datab => \u24|Add2~50_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|LessThan2~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(11));

\u24|Add2~48\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~48_combout\ = \u24|c\(12) $ !(!\u24|Add2~53\ & \u24|Add2~51\) # (\u24|Add2~53\ & \u24|Add2~51COUT1_108\)
-- \u24|Add2~49\ = CARRY(\u24|c\(12) & !\u24|Add2~51\)
-- \u24|Add2~49COUT1_110\ = CARRY(\u24|c\(12) & !\u24|Add2~51COUT1_108\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(12),
	cin => \u24|Add2~53\,
	cin0 => \u24|Add2~51\,
	cin1 => \u24|Add2~51COUT1_108\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~48_combout\,
	cout0 => \u24|Add2~49\,
	cout1 => \u24|Add2~49COUT1_110\);

\u24|c[12]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(12) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & (\u24|Add2~48_combout\) # !\u24|min_s[2]~0_combout\ & (\u24|c\(12)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|c\(12),
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|Add2~48_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(12));

\u24|Add2~46\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~46_combout\ = \u24|c\(13) $ ((!\u24|Add2~53\ & \u24|Add2~49\) # (\u24|Add2~53\ & \u24|Add2~49COUT1_110\))
-- \u24|Add2~47\ = CARRY(!\u24|Add2~49\ # !\u24|c\(13))
-- \u24|Add2~47COUT1_112\ = CARRY(!\u24|Add2~49COUT1_110\ # !\u24|c\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(13),
	cin => \u24|Add2~53\,
	cin0 => \u24|Add2~49\,
	cin1 => \u24|Add2~49COUT1_110\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~46_combout\,
	cout0 => \u24|Add2~47\,
	cout1 => \u24|Add2~47COUT1_112\);

\u24|c[13]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(13) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & \u24|Add2~46_combout\ # !\u24|min_s[2]~0_combout\ & (\u24|c\(13)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|Add2~46_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|c\(13),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(13));

\u24|Add2~44\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~44_combout\ = \u24|c\(14) $ !(!\u24|Add2~53\ & \u24|Add2~47\) # (\u24|Add2~53\ & \u24|Add2~47COUT1_112\)
-- \u24|Add2~45\ = CARRY(\u24|c\(14) & !\u24|Add2~47\)
-- \u24|Add2~45COUT1_114\ = CARRY(\u24|c\(14) & !\u24|Add2~47COUT1_112\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(14),
	cin => \u24|Add2~53\,
	cin0 => \u24|Add2~47\,
	cin1 => \u24|Add2~47COUT1_112\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~44_combout\,
	cout0 => \u24|Add2~45\,
	cout1 => \u24|Add2~45COUT1_114\);

\u24|c[14]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(14) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & (\u24|Add2~44_combout\) # !\u24|min_s[2]~0_combout\ & (\u24|c\(14)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|c\(14),
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|Add2~44_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(14));

\u24|Add2~42\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~42_combout\ = \u24|c\(15) $ (!\u24|Add2~53\ & \u24|Add2~45\) # (\u24|Add2~53\ & \u24|Add2~45COUT1_114\)
-- \u24|Add2~43\ = CARRY(!\u24|Add2~45COUT1_114\ # !\u24|c\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(15),
	cin => \u24|Add2~53\,
	cin0 => \u24|Add2~45\,
	cin1 => \u24|Add2~45COUT1_114\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~42_combout\,
	cout => \u24|Add2~43\);

\u24|c[15]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(15) = DFFEAS(\u24|min_s[2]~0_combout\ & (\u24|LessThan2~10_combout\ & \u24|Add2~42_combout\) # !\u24|min_s[2]~0_combout\ & \u24|c\(15), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|c\(15),
	datab => \u24|LessThan2~10_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|Add2~42_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(15));

\u24|Add2~40\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~40_combout\ = \u24|c\(16) $ !\u24|Add2~43\
-- \u24|Add2~41\ = CARRY(\u24|c\(16) & !\u24|Add2~43\)
-- \u24|Add2~41COUT1_116\ = CARRY(\u24|c\(16) & !\u24|Add2~43\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(16),
	cin => \u24|Add2~43\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~40_combout\,
	cout0 => \u24|Add2~41\,
	cout1 => \u24|Add2~41COUT1_116\);

\u24|c[16]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(16) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & (\u24|Add2~40_combout\) # !\u24|min_s[2]~0_combout\ & (\u24|c\(16)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|c\(16),
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|Add2~40_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(16));

\u24|Add2~38\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~38_combout\ = \u24|c\(17) $ (!\u24|Add2~43\ & \u24|Add2~41\) # (\u24|Add2~43\ & \u24|Add2~41COUT1_116\)
-- \u24|Add2~39\ = CARRY(!\u24|Add2~41\ # !\u24|c\(17))
-- \u24|Add2~39COUT1_118\ = CARRY(!\u24|Add2~41COUT1_116\ # !\u24|c\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(17),
	cin => \u24|Add2~43\,
	cin0 => \u24|Add2~41\,
	cin1 => \u24|Add2~41COUT1_116\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~38_combout\,
	cout0 => \u24|Add2~39\,
	cout1 => \u24|Add2~39COUT1_118\);

\u24|c[17]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(17) = DFFEAS(\u24|min_s[2]~0_combout\ & (\u24|LessThan2~10_combout\ & \u24|Add2~38_combout\) # !\u24|min_s[2]~0_combout\ & \u24|c\(17), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|c\(17),
	datab => \u24|LessThan2~10_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|Add2~38_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(17));

\u24|Add2~36\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~36_combout\ = \u24|c\(18) $ (!(!\u24|Add2~43\ & \u24|Add2~39\) # (\u24|Add2~43\ & \u24|Add2~39COUT1_118\))
-- \u24|Add2~37\ = CARRY(\u24|c\(18) & (!\u24|Add2~39\))
-- \u24|Add2~37COUT1_120\ = CARRY(\u24|c\(18) & (!\u24|Add2~39COUT1_118\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(18),
	cin => \u24|Add2~43\,
	cin0 => \u24|Add2~39\,
	cin1 => \u24|Add2~39COUT1_118\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~36_combout\,
	cout0 => \u24|Add2~37\,
	cout1 => \u24|Add2~37COUT1_120\);

\u24|c[18]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(18) = DFFEAS(\u24|min_s[2]~0_combout\ & (\u24|Add2~36_combout\ & \u24|LessThan2~10_combout\) # !\u24|min_s[2]~0_combout\ & \u24|c\(18), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|c\(18),
	datab => \u24|Add2~36_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|LessThan2~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(18));

\u24|Add2~34\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~34_combout\ = \u24|c\(19) $ (!\u24|Add2~43\ & \u24|Add2~37\) # (\u24|Add2~43\ & \u24|Add2~37COUT1_120\)
-- \u24|Add2~35\ = CARRY(!\u24|Add2~37\ # !\u24|c\(19))
-- \u24|Add2~35COUT1_122\ = CARRY(!\u24|Add2~37COUT1_120\ # !\u24|c\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(19),
	cin => \u24|Add2~43\,
	cin0 => \u24|Add2~37\,
	cin1 => \u24|Add2~37COUT1_120\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~34_combout\,
	cout0 => \u24|Add2~35\,
	cout1 => \u24|Add2~35COUT1_122\);

\u24|c[19]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(19) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|Add2~34_combout\ & (\u24|LessThan2~10_combout\) # !\u24|min_s[2]~0_combout\ & (\u24|c\(19)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add2~34_combout\,
	datab => \u24|c\(19),
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|LessThan2~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(19));

\u24|Add2~32\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~32_combout\ = \u24|c\(20) $ (!(!\u24|Add2~43\ & \u24|Add2~35\) # (\u24|Add2~43\ & \u24|Add2~35COUT1_122\))
-- \u24|Add2~33\ = CARRY(\u24|c\(20) & (!\u24|Add2~35COUT1_122\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(20),
	cin => \u24|Add2~43\,
	cin0 => \u24|Add2~35\,
	cin1 => \u24|Add2~35COUT1_122\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~32_combout\,
	cout => \u24|Add2~33\);

\u24|c[20]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(20) = DFFEAS(\u24|min_s[2]~0_combout\ & (\u24|Add2~32_combout\ & \u24|LessThan2~10_combout\) # !\u24|min_s[2]~0_combout\ & \u24|c\(20), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|c\(20),
	datab => \u24|Add2~32_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|LessThan2~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(20));

\u24|Add2~30\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~30_combout\ = \u24|c\(21) $ (\u24|Add2~33\)
-- \u24|Add2~31\ = CARRY(!\u24|Add2~33\ # !\u24|c\(21))
-- \u24|Add2~31COUT1_124\ = CARRY(!\u24|Add2~33\ # !\u24|c\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(21),
	cin => \u24|Add2~33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~30_combout\,
	cout0 => \u24|Add2~31\,
	cout1 => \u24|Add2~31COUT1_124\);

\u24|c[21]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(21) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|Add2~30_combout\ & (\u24|LessThan2~10_combout\) # !\u24|min_s[2]~0_combout\ & (\u24|c\(21)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add2~30_combout\,
	datab => \u24|min_s[2]~0_combout\,
	datac => \u24|c\(21),
	datad => \u24|LessThan2~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(21));

\u24|Add2~28\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~28_combout\ = \u24|c\(22) $ !(!\u24|Add2~33\ & \u24|Add2~31\) # (\u24|Add2~33\ & \u24|Add2~31COUT1_124\)
-- \u24|Add2~29\ = CARRY(\u24|c\(22) & !\u24|Add2~31\)
-- \u24|Add2~29COUT1_126\ = CARRY(\u24|c\(22) & !\u24|Add2~31COUT1_124\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(22),
	cin => \u24|Add2~33\,
	cin0 => \u24|Add2~31\,
	cin1 => \u24|Add2~31COUT1_124\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~28_combout\,
	cout0 => \u24|Add2~29\,
	cout1 => \u24|Add2~29COUT1_126\);

\u24|c[22]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(22) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|Add2~28_combout\ & (\u24|LessThan2~10_combout\) # !\u24|min_s[2]~0_combout\ & (\u24|c\(22)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add2~28_combout\,
	datab => \u24|c\(22),
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|LessThan2~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(22));

\u24|Add2~26\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~26_combout\ = \u24|c\(23) $ (!\u24|Add2~33\ & \u24|Add2~29\) # (\u24|Add2~33\ & \u24|Add2~29COUT1_126\)
-- \u24|Add2~27\ = CARRY(!\u24|Add2~29\ # !\u24|c\(23))
-- \u24|Add2~27COUT1_128\ = CARRY(!\u24|Add2~29COUT1_126\ # !\u24|c\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(23),
	cin => \u24|Add2~33\,
	cin0 => \u24|Add2~29\,
	cin1 => \u24|Add2~29COUT1_126\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~26_combout\,
	cout0 => \u24|Add2~27\,
	cout1 => \u24|Add2~27COUT1_128\);

\u24|c[23]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(23) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & \u24|Add2~26_combout\ # !\u24|min_s[2]~0_combout\ & (\u24|c\(23)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|Add2~26_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|c\(23),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(23));

\u24|LessThan2~2\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan2~2_combout\ = !\u24|c\(22) & !\u24|c\(21) & !\u24|c\(23) & !\u24|c\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(22),
	datab => \u24|c\(21),
	datac => \u24|c\(23),
	datad => \u24|c\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan2~2_combout\);

\u24|Add2~24\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~24_combout\ = \u24|c\(24) $ (!(!\u24|Add2~33\ & \u24|Add2~27\) # (\u24|Add2~33\ & \u24|Add2~27COUT1_128\))
-- \u24|Add2~25\ = CARRY(\u24|c\(24) & (!\u24|Add2~27\))
-- \u24|Add2~25COUT1_130\ = CARRY(\u24|c\(24) & (!\u24|Add2~27COUT1_128\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(24),
	cin => \u24|Add2~33\,
	cin0 => \u24|Add2~27\,
	cin1 => \u24|Add2~27COUT1_128\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~24_combout\,
	cout0 => \u24|Add2~25\,
	cout1 => \u24|Add2~25COUT1_130\);

\u24|c[24]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(24) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|Add2~24_combout\ & \u24|LessThan2~10_combout\ # !\u24|min_s[2]~0_combout\ & (\u24|c\(24)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add2~24_combout\,
	datab => \u24|LessThan2~10_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|c\(24),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(24));

\u24|Add2~22\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~22_combout\ = \u24|c\(25) $ ((!\u24|Add2~33\ & \u24|Add2~25\) # (\u24|Add2~33\ & \u24|Add2~25COUT1_130\))
-- \u24|Add2~23\ = CARRY(!\u24|Add2~25COUT1_130\ # !\u24|c\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(25),
	cin => \u24|Add2~33\,
	cin0 => \u24|Add2~25\,
	cin1 => \u24|Add2~25COUT1_130\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~22_combout\,
	cout => \u24|Add2~23\);

\u24|c[25]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(25) = DFFEAS(\u24|min_s[2]~0_combout\ & (\u24|Add2~22_combout\ & \u24|LessThan2~10_combout\) # !\u24|min_s[2]~0_combout\ & \u24|c\(25), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|c\(25),
	datab => \u24|Add2~22_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|LessThan2~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(25));

\u24|Add2~20\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~20_combout\ = \u24|c\(26) $ (!\u24|Add2~23\)
-- \u24|Add2~21\ = CARRY(\u24|c\(26) & (!\u24|Add2~23\))
-- \u24|Add2~21COUT1_132\ = CARRY(\u24|c\(26) & (!\u24|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(26),
	cin => \u24|Add2~23\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~20_combout\,
	cout0 => \u24|Add2~21\,
	cout1 => \u24|Add2~21COUT1_132\);

\u24|c[26]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(26) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & \u24|Add2~20_combout\ # !\u24|min_s[2]~0_combout\ & (\u24|c\(26)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|Add2~20_combout\,
	datac => \u24|min_s[2]~0_combout\,
	datad => \u24|c\(26),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(26));

\u24|Add2~18\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~18_combout\ = \u24|c\(27) $ ((!\u24|Add2~23\ & \u24|Add2~21\) # (\u24|Add2~23\ & \u24|Add2~21COUT1_132\))
-- \u24|Add2~19\ = CARRY(!\u24|Add2~21\ # !\u24|c\(27))
-- \u24|Add2~19COUT1_134\ = CARRY(!\u24|Add2~21COUT1_132\ # !\u24|c\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(27),
	cin => \u24|Add2~23\,
	cin0 => \u24|Add2~21\,
	cin1 => \u24|Add2~21COUT1_132\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~18_combout\,
	cout0 => \u24|Add2~19\,
	cout1 => \u24|Add2~19COUT1_134\);

\u24|c[27]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(27) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|Add2~18_combout\ & \u24|LessThan2~10_combout\ # !\u24|min_s[2]~0_combout\ & (\u24|c\(27)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add2~18_combout\,
	datab => \u24|LessThan2~10_combout\,
	datac => \u24|c\(27),
	datad => \u24|min_s[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(27));

\u24|LessThan2~1\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan2~1_combout\ = !\u24|c\(24) & !\u24|c\(27) & !\u24|c\(25) & !\u24|c\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(24),
	datab => \u24|c\(27),
	datac => \u24|c\(25),
	datad => \u24|c\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan2~1_combout\);

\u24|LessThan2~3\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan2~3_combout\ = !\u24|c\(18) & !\u24|c\(19) & !\u24|c\(16) & !\u24|c\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(18),
	datab => \u24|c\(19),
	datac => \u24|c\(16),
	datad => \u24|c\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan2~3_combout\);

\u24|Add2~16\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~16_combout\ = \u24|c\(28) $ (!(!\u24|Add2~23\ & \u24|Add2~19\) # (\u24|Add2~23\ & \u24|Add2~19COUT1_134\))
-- \u24|Add2~17\ = CARRY(\u24|c\(28) & (!\u24|Add2~19\))
-- \u24|Add2~17COUT1_136\ = CARRY(\u24|c\(28) & (!\u24|Add2~19COUT1_134\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(28),
	cin => \u24|Add2~23\,
	cin0 => \u24|Add2~19\,
	cin1 => \u24|Add2~19COUT1_134\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~16_combout\,
	cout0 => \u24|Add2~17\,
	cout1 => \u24|Add2~17COUT1_136\);

\u24|c[28]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(28) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & \u24|Add2~16_combout\ # !\u24|min_s[2]~0_combout\ & (\u24|c\(28)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|Add2~16_combout\,
	datac => \u24|c\(28),
	datad => \u24|min_s[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(28));

\u24|Add2~14\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~14_combout\ = \u24|c\(29) $ (!\u24|Add2~23\ & \u24|Add2~17\) # (\u24|Add2~23\ & \u24|Add2~17COUT1_136\)
-- \u24|Add2~15\ = CARRY(!\u24|Add2~17\ # !\u24|c\(29))
-- \u24|Add2~15COUT1_138\ = CARRY(!\u24|Add2~17COUT1_136\ # !\u24|c\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(29),
	cin => \u24|Add2~23\,
	cin0 => \u24|Add2~17\,
	cin1 => \u24|Add2~17COUT1_136\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~14_combout\,
	cout0 => \u24|Add2~15\,
	cout1 => \u24|Add2~15COUT1_138\);

\u24|c[29]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(29) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|Add2~14_combout\ & \u24|LessThan2~10_combout\ # !\u24|min_s[2]~0_combout\ & (\u24|c\(29)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|Add2~14_combout\,
	datab => \u24|LessThan2~10_combout\,
	datac => \u24|c\(29),
	datad => \u24|min_s[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(29));

\u24|Add2~12\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~12_combout\ = \u24|c\(30) $ !(!\u24|Add2~23\ & \u24|Add2~15\) # (\u24|Add2~23\ & \u24|Add2~15COUT1_138\)
-- \u24|Add2~13\ = CARRY(\u24|c\(30) & !\u24|Add2~15COUT1_138\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|c\(30),
	cin => \u24|Add2~23\,
	cin0 => \u24|Add2~15\,
	cin1 => \u24|Add2~15COUT1_138\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~12_combout\,
	cout => \u24|Add2~13\);

\u24|c[30]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(30) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & (\u24|Add2~12_combout\) # !\u24|min_s[2]~0_combout\ & (\u24|c\(30)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|c\(30),
	datac => \u24|Add2~12_combout\,
	datad => \u24|min_s[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(30));

\u24|LessThan2~0\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan2~0_combout\ = !\u24|c\(29) & !\u24|c\(28) & !\u24|c\(30) & !\u24|min_s\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(29),
	datab => \u24|c\(28),
	datac => \u24|c\(30),
	datad => \u24|min_s\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan2~0_combout\);

\u24|LessThan2~4\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan2~4_combout\ = \u24|LessThan2~2_combout\ & \u24|LessThan2~1_combout\ & \u24|LessThan2~3_combout\ & \u24|LessThan2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|LessThan2~2_combout\,
	datab => \u24|LessThan2~1_combout\,
	datac => \u24|LessThan2~3_combout\,
	datad => \u24|LessThan2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan2~4_combout\);

\u24|LessThan2~6\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan2~6_combout\ = !\u24|c\(9) & !\u24|c\(11) & !\u24|c\(10) & !\u24|c\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(9),
	datab => \u24|c\(11),
	datac => \u24|c\(10),
	datad => \u24|c\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan2~6_combout\);

\u24|LessThan2~5\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan2~5_combout\ = !\u24|c\(13) & !\u24|c\(14) & !\u24|c\(15) & !\u24|c\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(13),
	datab => \u24|c\(14),
	datac => \u24|c\(15),
	datad => \u24|c\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan2~5_combout\);

\u24|LessThan2~7\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan2~7_combout\ = !\u24|c\(4) & !\u24|c\(7) & !\u24|c\(6) & !\u24|c\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|c\(4),
	datab => \u24|c\(7),
	datac => \u24|c\(6),
	datad => \u24|c\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan2~7_combout\);

\u24|LessThan2~8\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan2~8_combout\ = \u24|LessThan2~4_combout\ & \u24|LessThan2~6_combout\ & \u24|LessThan2~5_combout\ & \u24|LessThan2~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|LessThan2~4_combout\,
	datab => \u24|LessThan2~6_combout\,
	datac => \u24|LessThan2~5_combout\,
	datad => \u24|LessThan2~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan2~8_combout\);

\u24|Equal2~0\ : cyclone_lcell
-- Equation(s):
-- \u24|Equal2~0_combout\ = \u24|min_s\(1) # \u24|c\(31) # !\u24|min_s\(2) # !\u24|min_s\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fbff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(1),
	datab => \u24|min_s\(0),
	datac => \u24|c\(31),
	datad => \u24|min_s\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Equal2~0_combout\);

\u24|min_s[2]~0\ : cyclone_lcell
-- Equation(s):
-- \u24|min_s[2]~0_combout\ = \u24|c[4]~132_combout\ & (\u24|LessThan2~10_combout\ # \u24|LessThan2~8_combout\ & !\u24|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|LessThan2~8_combout\,
	datab => \u24|Equal2~0_combout\,
	datac => \u24|LessThan2~10_combout\,
	datad => \u24|c[4]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|min_s[2]~0_combout\);

\u24|min_s[0]\ : cyclone_lcell
-- Equation(s):
-- \u24|min_s\(0) = DFFEAS(\u24|Add2~7_combout\ & (\u24|c\(31) # \u24|LessThan2~9_combout\), GLOBAL(\clk~combout\), VCC, , \u24|min_s[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8c8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|c\(31),
	datab => \u24|Add2~7_combout\,
	datac => \u24|LessThan2~9_combout\,
	aclr => GND,
	ena => \u24|min_s[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|min_s\(0));

\u24|min_s[2]\ : cyclone_lcell
-- Equation(s):
-- \u24|min_s\(2) = DFFEAS(\u24|min_s[2]~0_combout\ & \u24|LessThan2~10_combout\ & \u24|Add2~0_combout\ # !\u24|min_s[2]~0_combout\ & (\u24|min_s\(2)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|LessThan2~10_combout\,
	datab => \u24|Add2~0_combout\,
	datac => \u24|min_s\(2),
	datad => \u24|min_s[2]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|min_s\(2));

\u24|LessThan2~9\ : cyclone_lcell
-- Equation(s):
-- \u24|LessThan2~9_combout\ = \u24|LessThan2~8_combout\ & (!\u24|min_s\(0) & !\u24|min_s\(1) # !\u24|min_s\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5700",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(2),
	datab => \u24|min_s\(0),
	datac => \u24|min_s\(1),
	datad => \u24|LessThan2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|LessThan2~9_combout\);

\u24|Add2~10\ : cyclone_lcell
-- Equation(s):
-- \u24|Add2~10_combout\ = \u24|Add2~13\ $ \u24|c\(31)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u24|c\(31),
	cin => \u24|Add2~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u24|Add2~10_combout\);

\u24|c[31]\ : cyclone_lcell
-- Equation(s):
-- \u24|c\(31) = DFFEAS(\u24|c[4]~132_combout\ & \u24|Add2~10_combout\ & (\u24|c\(31) # \u24|LessThan2~9_combout\) # !\u24|c[4]~132_combout\ & \u24|c\(31), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea22",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|c\(31),
	datab => \u24|c[4]~132_combout\,
	datac => \u24|LessThan2~9_combout\,
	datad => \u24|Add2~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|c\(31));

\u24|min_s[1]\ : cyclone_lcell
-- Equation(s):
-- \u24|min_s\(1) = DFFEAS(\u24|Add2~2_combout\ & (\u24|c\(31) # \u24|LessThan2~9_combout\), GLOBAL(\clk~combout\), VCC, , \u24|min_s[2]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8c8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|c\(31),
	datab => \u24|Add2~2_combout\,
	datac => \u24|LessThan2~9_combout\,
	aclr => GND,
	ena => \u24|min_s[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u24|min_s\(1));

\u29|vsfentemp[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|vsfentemp\(1) = GLOBAL(\key_start~combout\) & \u24|min_s\(1) # !GLOBAL(\key_start~combout\) & (\u29|vsfentemp\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|min_s\(1),
	datac => \key_start~combout\,
	datad => \u29|vsfentemp\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vsfentemp\(1));

\u29|rsfentemp[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsfentemp\(1) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vsfentemp\(1) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rsfentemp\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|vsfentemp\(1),
	datac => \u29|rsfentemp\(1),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsfentemp\(1));

\u8|sfen[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsfen~5\ = \u24|timesel~regout\ & (\u29|rsfentemp\(1)) # !\u24|timesel~regout\ & H1_sfen[1]

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u24|timesel~regout\,
	datac => \u8|combb\(1),
	datad => \u29|rsfentemp\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u8|sh[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsfen~5\,
	regout => \u8|sfen\(1));

\u29|rsfen[1]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsfen\(1) = GLOBAL(\key_start~combout\) & (\u29|rsfen~5\) # !GLOBAL(\key_start~combout\) & \u29|rsfen\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rsfen\(1),
	datac => \key_start~combout\,
	datad => \u29|rsfen~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsfen\(1));

\u9|Mux5~1\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux5~1_combout\ = \u9|Mux5~0_combout\ & (\u29|rsfen\(1) # !\u9|Mux0~1\) # !\u9|Mux5~0_combout\ & \u29|rfh\(1) & (\u9|Mux0~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|rfh\(1),
	datab => \u9|Mux5~0_combout\,
	datac => \u29|rsfen\(1),
	datad => \u9|Mux0~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux5~1_combout\);

\u9|temp[1]\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux5~2\ = \u18|Mux6~1_combout\ & J1_temp[1] # !\u18|Mux6~1_combout\ & (\u9|Mux5~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u18|Mux6~1_combout\,
	datad => \u9|Mux5~1_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux5~2\,
	regout => \u9|temp\(1));

\u29|vsfentemp[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|vsfentemp\(3) = GLOBAL(\key_start~combout\) & \u24|min_s\(3) # !GLOBAL(\key_start~combout\) & (\u29|vsfentemp\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(3),
	datab => \u29|vsfentemp\(3),
	datac => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vsfentemp\(3));

\u29|rsfentemp[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsfentemp\(3) = GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|vsfentemp\(3)) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|rsfentemp\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rsfentemp\(3),
	datac => \u29|vsfentemp\(3),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsfentemp\(3));

\u8|sfen[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsfen~6\ = \u24|timesel~regout\ & (\u29|rsfentemp\(3)) # !\u24|timesel~regout\ & (H1_sfen[3])

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|timesel~regout\,
	datac => \u8|combb\(3),
	datad => \u29|rsfentemp\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u8|sh[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsfen~6\,
	regout => \u8|sfen\(3));

\u29|rsfen[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsfen\(3) = GLOBAL(\key_start~combout\) & (\u29|rsfen~6\) # !GLOBAL(\key_start~combout\) & \u29|rsfen\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|rsfen\(3),
	datac => \key_start~combout\,
	datad => \u29|rsfen~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsfen\(3));

\u8|combd[2]\ : cyclone_lcell
-- Equation(s):
-- \u8|combd\(2) = DFFEAS(\u8|combd\(2) $ (\u8|combd\(1) & \u8|combd[1]~16_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6a6a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|combd\(2),
	datab => \u8|combd\(1),
	datac => \u8|combd[1]~16_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|combd\(2));

\u8|combd[3]\ : cyclone_lcell
-- Equation(s):
-- \u8|combd\(3) = DFFEAS(\u8|combd\(3) $ (\u8|combd\(2) & \u8|combd\(1) & \u8|combd[1]~16_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u8|combd\(2),
	datab => \u8|combd\(1),
	datac => \u8|combd[1]~16_combout\,
	datad => \u8|combd\(3),
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u8|combd\(3));

\u29|vshtemp[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|vshtemp\(3) = GLOBAL(\key_start~combout\) & \u24|a\(3) # !GLOBAL(\key_start~combout\) & (\u29|vshtemp\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(3),
	datac => \key_start~combout\,
	datad => \u29|vshtemp\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vshtemp\(3));

\u29|rshtemp[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|rshtemp\(3) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vshtemp\(3) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rshtemp\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|vshtemp\(3),
	datac => \u29|rshtemp\(3),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rshtemp\(3));

\u8|sh[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsh~6\ = \u24|timesel~regout\ & (\u29|rshtemp\(3)) # !\u24|timesel~regout\ & (H1_sh[3])

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|timesel~regout\,
	datac => \u8|combd\(3),
	datad => \u29|rshtemp\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u8|sh[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsh~6\,
	regout => \u8|sh\(3));

\u29|rsh[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsh\(3) = GLOBAL(\key_start~combout\) & (\u29|rsh~6\) # !GLOBAL(\key_start~combout\) & \u29|rsh\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rsh\(3),
	datac => \key_start~combout\,
	datad => \u29|rsh~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsh\(3));

\u29|vfhtemp[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|vfhtemp\(3) = GLOBAL(\key_start~combout\) & \u24|hour_f\(3) # !GLOBAL(\key_start~combout\) & (\u29|vfhtemp\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|hour_f\(3),
	datac => \key_start~combout\,
	datad => \u29|vfhtemp\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vfhtemp\(3));

\u29|rfhtemp[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|rfhtemp\(3) = GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|vfhtemp\(3)) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|rfhtemp\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|rfhtemp\(3),
	datab => \u29|vfhtemp\(3),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rfhtemp\(3));

\u8|fh[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|rfh~6\ = \u24|timesel~regout\ & (\u29|rfhtemp\(3)) # !\u24|timesel~regout\ & (H1_fh[3])

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|timesel~regout\,
	datac => \u8|combc\(3),
	datad => \u29|rfhtemp\(3),
	aclr => GND,
	sload => VCC,
	ena => \u8|fh[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rfh~6\,
	regout => \u8|fh\(3));

\u29|rfh[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|rfh\(3) = GLOBAL(\key_start~combout\) & (\u29|rfh~6\) # !GLOBAL(\key_start~combout\) & \u29|rfh\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rfh\(3),
	datac => \key_start~combout\,
	datad => \u29|rfh~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rfh\(3));

\u29|vffentemp[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|vffentemp\(3) = GLOBAL(\key_start~combout\) & \u24|min_f\(3) # !GLOBAL(\key_start~combout\) & (\u29|vffentemp\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_f\(3),
	datac => \key_start~combout\,
	datad => \u29|vffentemp\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vffentemp\(3));

\u29|rffentemp[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|rffentemp\(3) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vffentemp\(3) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rffentemp\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|vffentemp\(3),
	datac => \u29|rshtemp[0]~0_combout\,
	datad => \u29|rffentemp\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rffentemp\(3));

\u8|ffen[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|rffen~6\ = \u24|timesel~regout\ & (\u29|rffentemp\(3)) # !\u24|timesel~regout\ & (H1_ffen[3])

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|timesel~regout\,
	datac => \u8|comba\(3),
	datad => \u29|rffentemp\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u8|sh[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rffen~6\,
	regout => \u8|ffen\(3));

\u29|rffen[3]\ : cyclone_lcell
-- Equation(s):
-- \u29|rffen\(3) = GLOBAL(\key_start~combout\) & (\u29|rffen~6\) # !GLOBAL(\key_start~combout\) & \u29|rffen\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rffen\(3),
	datac => \key_start~combout\,
	datad => \u29|rffen~6\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rffen\(3));

\u9|Mux3~0\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux3~0_combout\ = \u9|Mux0~1\ & (\u29|rfh\(3) # \u18|Mux6~0\) # !\u9|Mux0~1\ & (\u29|rffen\(3) & !\u18|Mux6~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aad8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux0~1\,
	datab => \u29|rfh\(3),
	datac => \u29|rffen\(3),
	datad => \u18|Mux6~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux3~0_combout\);

\u9|Mux3~1\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux3~1_combout\ = \u9|Mux3~0_combout\ & (\u29|rsfen\(3) # !\u18|Mux6~0\) # !\u9|Mux3~0_combout\ & (\u29|rsh\(3) & \u18|Mux6~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|rsfen\(3),
	datab => \u29|rsh\(3),
	datac => \u9|Mux3~0_combout\,
	datad => \u18|Mux6~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux3~1_combout\);

\u9|temp[3]\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux3~2\ = \u18|Mux6~1_combout\ & J1_temp[3] # !\u18|Mux6~1_combout\ & (\u9|Mux3~1_combout\)
-- \u9|temp\(3) = DFFEAS(\u9|Mux3~2\, GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u18|Mux6~1_combout\,
	datad => \u9|Mux3~1_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux3~2\,
	regout => \u9|temp\(3));

\u29|vshtemp[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|vshtemp\(2) = GLOBAL(\key_start~combout\) & \u24|a\(2) # !GLOBAL(\key_start~combout\) & (\u29|vshtemp\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(2),
	datac => \key_start~combout\,
	datad => \u29|vshtemp\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vshtemp\(2));

\u29|rshtemp[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|rshtemp\(2) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vshtemp\(2) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rshtemp\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|vshtemp\(2),
	datac => \u29|rshtemp\(2),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rshtemp\(2));

\u8|sh[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsh~4\ = \u24|timesel~regout\ & (\u29|rshtemp\(2)) # !\u24|timesel~regout\ & (H1_sh[2])

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|timesel~regout\,
	datac => \u8|combd\(2),
	datad => \u29|rshtemp\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u8|sh[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsh~4\,
	regout => \u8|sh\(2));

\u29|rsh[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsh\(2) = GLOBAL(\key_start~combout\) & (\u29|rsh~4\) # !GLOBAL(\key_start~combout\) & \u29|rsh\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|rsh\(2),
	datac => \key_start~combout\,
	datad => \u29|rsh~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsh\(2));

\u29|vsfentemp[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|vsfentemp\(2) = GLOBAL(\key_start~combout\) & \u24|min_s\(2) # !GLOBAL(\key_start~combout\) & (\u29|vsfentemp\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(2),
	datac => \key_start~combout\,
	datad => \u29|vsfentemp\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vsfentemp\(2));

\u29|rsfentemp[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsfentemp\(2) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vsfentemp\(2) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rsfentemp\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|vsfentemp\(2),
	datac => \u29|rsfentemp\(2),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsfentemp\(2));

\u8|sfen[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsfen~4\ = \u24|timesel~regout\ & (\u29|rsfentemp\(2)) # !\u24|timesel~regout\ & H1_sfen[2]

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u24|timesel~regout\,
	datac => \u8|combb\(2),
	datad => \u29|rsfentemp\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u8|sh[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsfen~4\,
	regout => \u8|sfen\(2));

\u29|rsfen[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsfen\(2) = GLOBAL(\key_start~combout\) & (\u29|rsfen~4\) # !GLOBAL(\key_start~combout\) & \u29|rsfen\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rsfen\(2),
	datac => \key_start~combout\,
	datad => \u29|rsfen~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsfen\(2));

\u29|vffentemp[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|vffentemp\(2) = GLOBAL(\key_start~combout\) & \u24|min_f\(2) # !GLOBAL(\key_start~combout\) & (\u29|vffentemp\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_f\(2),
	datac => \key_start~combout\,
	datad => \u29|vffentemp\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vffentemp\(2));

\u29|rffentemp[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|rffentemp\(2) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vffentemp\(2) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rffentemp\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|vffentemp\(2),
	datac => \u29|rffentemp\(2),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rffentemp\(2));

\u8|ffen[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|rffen~4\ = \u24|timesel~regout\ & (\u29|rffentemp\(2)) # !\u24|timesel~regout\ & H1_ffen[2]

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u24|timesel~regout\,
	datac => \u8|comba\(2),
	datad => \u29|rffentemp\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u8|sh[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rffen~4\,
	regout => \u8|ffen\(2));

\u29|rffen[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|rffen\(2) = GLOBAL(\key_start~combout\) & (\u29|rffen~4\) # !GLOBAL(\key_start~combout\) & \u29|rffen\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rffen\(2),
	datac => \key_start~combout\,
	datad => \u29|rffen~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rffen\(2));

\u29|vfhtemp[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|vfhtemp\(2) = GLOBAL(\key_start~combout\) & \u24|hour_f\(2) # !GLOBAL(\key_start~combout\) & (\u29|vfhtemp\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|hour_f\(2),
	datac => \key_start~combout\,
	datad => \u29|vfhtemp\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vfhtemp\(2));

\u29|rfhtemp[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|rfhtemp\(2) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vfhtemp\(2) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rfhtemp\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|vfhtemp\(2),
	datab => \u29|rfhtemp\(2),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rfhtemp\(2));

\u8|fh[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|rfh~4\ = \u24|timesel~regout\ & (\u29|rfhtemp\(2)) # !\u24|timesel~regout\ & H1_fh[2]

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u24|timesel~regout\,
	datac => \u8|combc\(2),
	datad => \u29|rfhtemp\(2),
	aclr => GND,
	sload => VCC,
	ena => \u8|fh[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rfh~4\,
	regout => \u8|fh\(2));

\u29|rfh[2]\ : cyclone_lcell
-- Equation(s):
-- \u29|rfh\(2) = GLOBAL(\key_start~combout\) & (\u29|rfh~4\) # !GLOBAL(\key_start~combout\) & \u29|rfh\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|rfh\(2),
	datac => \key_start~combout\,
	datad => \u29|rfh~4\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rfh\(2));

\u9|Mux4~0\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux4~0_combout\ = \u9|Mux0~1\ & (\u29|rfh\(2) # \u18|Mux6~0\) # !\u9|Mux0~1\ & \u29|rffen\(2) & (!\u18|Mux6~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux0~1\,
	datab => \u29|rffen\(2),
	datac => \u29|rfh\(2),
	datad => \u18|Mux6~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux4~0_combout\);

\u9|Mux4~1\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux4~1_combout\ = \u9|Mux4~0_combout\ & (\u29|rsfen\(2) # !\u18|Mux6~0\) # !\u9|Mux4~0_combout\ & \u29|rsh\(2) & (\u18|Mux6~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|rsh\(2),
	datab => \u29|rsfen\(2),
	datac => \u9|Mux4~0_combout\,
	datad => \u18|Mux6~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux4~1_combout\);

\u9|temp[2]\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux4~2\ = \u18|Mux6~1_combout\ & J1_temp[2] # !\u18|Mux6~1_combout\ & (\u9|Mux4~1_combout\)
-- \u9|temp\(2) = DFFEAS(\u9|Mux4~2\, GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u18|Mux6~1_combout\,
	datad => \u9|Mux4~1_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux4~2\,
	regout => \u9|temp\(2));

\u9|Mux8~0\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux8~0_combout\ = !\u18|sell\(2) & !\u18|sell\(0) & (\u18|sell\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u18|sell\(2),
	datab => \u18|sell\(0),
	datad => \u18|sell\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux8~0_combout\);

\u9|sfenflag\ : cyclone_lcell
-- Equation(s):
-- \u9|sfenflag~regout\ = DFFEAS(!\u18|sell\(2) & !\u18|sell\(0) & \u9|sfenflag~regout\ & \u18|sell\(1), GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|sell\(2),
	datab => \u18|sell\(0),
	datac => \u9|sfenflag~regout\,
	datad => \u18|sell\(1),
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|sfenflag~regout\);

\u9|Mux7~0\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux7~0_combout\ = \u9|sfenflag~regout\ # !\u18|sell\(2) & \u18|sell\(0) & !\u18|sell\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0f4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u18|sell\(2),
	datab => \u18|sell\(0),
	datac => \u9|sfenflag~regout\,
	datad => \u18|sell\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux7~0_combout\);

\u29|vffentemp[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|vffentemp\(0) = GLOBAL(\key_start~combout\) & \u24|min_f\(0) # !GLOBAL(\key_start~combout\) & (\u29|vffentemp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_f\(0),
	datac => \key_start~combout\,
	datad => \u29|vffentemp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vffentemp\(0));

\u29|rffentemp[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|rffentemp\(0) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vffentemp\(0) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rffentemp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|vffentemp\(0),
	datac => \u29|rffentemp\(0),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rffentemp\(0));

\u8|ffen[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|rffen~7\ = \u24|timesel~regout\ & (\u29|rffentemp\(0)) # !\u24|timesel~regout\ & (H1_ffen[0])

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|timesel~regout\,
	datac => \u8|comba\(0),
	datad => \u29|rffentemp\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u8|sh[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rffen~7\,
	regout => \u8|ffen\(0));

\u29|rffen[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|rffen\(0) = GLOBAL(\key_start~combout\) & (\u29|rffen~7\) # !GLOBAL(\key_start~combout\) & \u29|rffen\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rffen\(0),
	datac => \key_start~combout\,
	datad => \u29|rffen~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rffen\(0));

\u29|vshtemp[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|vshtemp\(0) = GLOBAL(\key_start~combout\) & \u24|a\(0) # !GLOBAL(\key_start~combout\) & (\u29|vshtemp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(0),
	datac => \key_start~combout\,
	datad => \u29|vshtemp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vshtemp\(0));

\u29|rshtemp[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|rshtemp\(0) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vshtemp\(0) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rshtemp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|vshtemp\(0),
	datab => \u29|rshtemp\(0),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rshtemp\(0));

\u8|sh[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsh~7\ = \u24|timesel~regout\ & (\u29|rshtemp\(0)) # !\u24|timesel~regout\ & H1_sh[0]

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u24|timesel~regout\,
	datac => \u8|combd\(0),
	datad => \u29|rshtemp\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u8|sh[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsh~7\,
	regout => \u8|sh\(0));

\u29|rsh[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsh\(0) = GLOBAL(\key_start~combout\) & (\u29|rsh~7\) # !GLOBAL(\key_start~combout\) & \u29|rsh\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rsh\(0),
	datac => \key_start~combout\,
	datad => \u29|rsh~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsh\(0));

\u9|Mux6~0\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux6~0_combout\ = \u9|Mux0~1\ & (\u18|Mux6~0\) # !\u9|Mux0~1\ & (\u18|Mux6~0\ & (\u29|rsh\(0)) # !\u18|Mux6~0\ & \u29|rffen\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|rffen\(0),
	datab => \u9|Mux0~1\,
	datac => \u29|rsh\(0),
	datad => \u18|Mux6~0\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux6~0_combout\);

\u29|vfhtemp[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|vfhtemp\(0) = GLOBAL(\key_start~combout\) & \u24|hour_f\(0) # !GLOBAL(\key_start~combout\) & (\u29|vfhtemp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|hour_f\(0),
	datac => \key_start~combout\,
	datad => \u29|vfhtemp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vfhtemp\(0));

\u29|rfhtemp[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|rfhtemp\(0) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vfhtemp\(0) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rfhtemp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|vfhtemp\(0),
	datac => \u29|rfhtemp\(0),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rfhtemp\(0));

\u8|fh[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|rfh~7\ = \u24|timesel~regout\ & (\u29|rfhtemp\(0)) # !\u24|timesel~regout\ & (H1_fh[0])

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|timesel~regout\,
	datac => \u8|combc\(0),
	datad => \u29|rfhtemp\(0),
	aclr => GND,
	sload => VCC,
	ena => \u8|fh[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rfh~7\,
	regout => \u8|fh\(0));

\u29|rfh[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|rfh\(0) = GLOBAL(\key_start~combout\) & (\u29|rfh~7\) # !GLOBAL(\key_start~combout\) & \u29|rfh\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|rfh\(0),
	datac => \key_start~combout\,
	datad => \u29|rfh~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rfh\(0));

\u29|vsfentemp[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|vsfentemp\(0) = GLOBAL(\key_start~combout\) & \u24|min_s\(0) # !GLOBAL(\key_start~combout\) & (\u29|vsfentemp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(0),
	datac => \key_start~combout\,
	datad => \u29|vsfentemp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|vsfentemp\(0));

\u29|rsfentemp[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsfentemp\(0) = GLOBAL(\u29|rshtemp[0]~0_combout\) & \u29|vsfentemp\(0) # !GLOBAL(\u29|rshtemp[0]~0_combout\) & (\u29|rsfentemp\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u29|vsfentemp\(0),
	datac => \u29|rsfentemp\(0),
	datad => \u29|rshtemp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsfentemp\(0));

\u8|sfen[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsfen~7\ = \u24|timesel~regout\ & (\u29|rsfentemp\(0)) # !\u24|timesel~regout\ & (H1_sfen[0])

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|timesel~regout\,
	datac => \u8|combb\(0),
	datad => \u29|rsfentemp\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u8|sh[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsfen~7\,
	regout => \u8|sfen\(0));

\u29|rsfen[0]\ : cyclone_lcell
-- Equation(s):
-- \u29|rsfen\(0) = GLOBAL(\key_start~combout\) & (\u29|rsfen~7\) # !GLOBAL(\key_start~combout\) & \u29|rsfen\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u29|rsfen\(0),
	datac => \key_start~combout\,
	datad => \u29|rsfen~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u29|rsfen\(0));

\u9|Mux6~1\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux6~1_combout\ = \u9|Mux6~0_combout\ & (\u29|rsfen\(0) # !\u9|Mux0~1\) # !\u9|Mux6~0_combout\ & \u9|Mux0~1\ & \u29|rfh\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux6~0_combout\,
	datab => \u9|Mux0~1\,
	datac => \u29|rfh\(0),
	datad => \u29|rsfen\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux6~1_combout\);

\u9|temp[0]\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux6~2\ = \u18|Mux6~1_combout\ & (J1_temp[0]) # !\u18|Mux6~1_combout\ & (\u9|Mux6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux6~1_combout\,
	datad => \u9|Mux6~1_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux6~2\,
	regout => \u9|temp\(0));

\u9|outp[0]~32\ : cyclone_lcell
-- Equation(s):
-- \u9|outp[0]~32_combout\ = \u9|Mux6~2\ & (!\u9|Mux8~0_combout\ & \u9|Mux7~0_combout\ # !\u9|Mux5~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "40f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux8~0_combout\,
	datab => \u9|Mux7~0_combout\,
	datac => \u9|Mux6~2\,
	datad => \u9|Mux5~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|outp[0]~32_combout\);

\u9|outp[0]~33\ : cyclone_lcell
-- Equation(s):
-- \u9|outp[0]~33_combout\ = \u9|Mux3~2\ & (\u9|outp\(0)) # !\u9|Mux3~2\ & \u9|outp[0]~32_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u9|outp[0]~32_combout\,
	datac => \u9|outp\(0),
	datad => \u9|Mux3~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|outp[0]~33_combout\);

\u9|outp[0]\ : cyclone_lcell
-- Equation(s):
-- \u9|outp\(0) = DFFEAS(\u9|Mux4~2\ & (\u9|outp[0]~33_combout\ $ (!\u9|Mux5~2\ & !\u9|Mux3~2\)) # !\u9|Mux4~2\ & \u9|outp[0]~33_combout\ & (\u9|Mux5~2\ $ !\u9|Mux3~2\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e910",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u9|Mux5~2\,
	datab => \u9|Mux3~2\,
	datac => \u9|Mux4~2\,
	datad => \u9|outp[0]~33_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|outp\(0));

\u9|outp[1]~48\ : cyclone_lcell
-- Equation(s):
-- \u9|outp[1]~48_combout\ = \u18|sell\(2) & (\u9|sfenflag~regout\) # !\u18|sell\(2) & (\u18|sell\(0) & (\u9|sfenflag~regout\ # !\u18|sell\(1)) # !\u18|sell\(0) & \u9|sfenflag~regout\ & !\u18|sell\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0f4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u18|sell\(2),
	datab => \u18|sell\(0),
	datac => \u9|sfenflag~regout\,
	datad => \u18|sell\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|outp[1]~48_combout\);

\u9|outp[1]~35\ : cyclone_lcell
-- Equation(s):
-- \u9|outp[1]~35_combout\ = \u9|Mux6~2\ & (\u9|outp[1]~48_combout\ & (!\u9|Mux4~2\) # !\u9|outp[1]~48_combout\ & \u9|Mux5~2\) # !\u9|Mux6~2\ & (\u9|Mux5~2\ $ (!\u9|outp[1]~48_combout\ & \u9|Mux4~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "29ea",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux5~2\,
	datab => \u9|Mux6~2\,
	datac => \u9|outp[1]~48_combout\,
	datad => \u9|Mux4~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|outp[1]~35_combout\);

\u9|outp[1]~36\ : cyclone_lcell
-- Equation(s):
-- \u9|outp[1]~36_combout\ = \u9|Mux5~2\ & \u9|Mux4~2\ & (\u9|Mux6~2\ $ !\u9|outp[1]~48_combout\) # !\u9|Mux5~2\ & (\u9|Mux6~2\ & (\u9|outp[1]~48_combout\ # \u9|Mux4~2\) # !\u9|Mux6~2\ & \u9|outp[1]~48_combout\ & \u9|Mux4~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d640",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux5~2\,
	datab => \u9|Mux6~2\,
	datac => \u9|outp[1]~48_combout\,
	datad => \u9|Mux4~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|outp[1]~36_combout\);

\u9|outp[1]\ : cyclone_lcell
-- Equation(s):
-- \u9|outp\(1) = DFFEAS(\u9|outp\(1) & (\u9|outp[1]~36_combout\ # \u9|outp[1]~35_combout\ & \u9|Mux3~2\) # !\u9|outp\(1) & \u9|outp[1]~36_combout\ & (\u9|outp[1]~35_combout\ # !\u9|Mux3~2\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , 
-- \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e8f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u9|outp\(1),
	datab => \u9|outp[1]~35_combout\,
	datac => \u9|outp[1]~36_combout\,
	datad => \u9|Mux3~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|outp\(1));

\u9|Mux13~1\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux13~1_combout\ = !\u9|outp\(2) & (\u9|Mux5~2\ & \u9|Mux3~2\ # !\u9|Mux5~2\ & (\u9|Mux4~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4540",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|outp\(2),
	datab => \u9|Mux3~2\,
	datac => \u9|Mux5~2\,
	datad => \u9|Mux4~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux13~1_combout\);

\u9|Mux15~4\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux15~4_combout\ = \u18|Mux6~1_combout\ & \u9|temp\(3) # !\u18|Mux6~1_combout\ & (\u9|Mux3~1_combout\) # !\u9|Mux6~2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bfb3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|temp\(3),
	datab => \u9|Mux6~2\,
	datac => \u18|Mux6~1_combout\,
	datad => \u9|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux15~4_combout\);

\u9|Mux13~0\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux13~0_combout\ = !\u9|Mux4~2\ & (\u9|Mux15~4_combout\ & !\u9|Mux5~2\ # !\u9|Mux15~4_combout\ & (!\u9|outp[1]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0047",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux5~2\,
	datab => \u9|Mux15~4_combout\,
	datac => \u9|outp[1]~48_combout\,
	datad => \u9|Mux4~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux13~0_combout\);

\u9|Mux13~2\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux13~2_combout\ = !\u9|Mux5~2\ # !\u9|outp[1]~48_combout\ # !\u9|Mux6~2\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u9|Mux6~2\,
	datac => \u9|outp[1]~48_combout\,
	datad => \u9|Mux5~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux13~2_combout\);

\u9|outp[0]~47\ : cyclone_lcell
-- Equation(s):
-- \u9|outp[0]~47_combout\ = !\u9|Mux3~2\ & (\u18|Mux6~1_combout\ & \u9|temp\(2) # !\u18|Mux6~1_combout\ & (\u9|Mux4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2320",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|temp\(2),
	datab => \u9|Mux3~2\,
	datac => \u18|Mux6~1_combout\,
	datad => \u9|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|outp[0]~47_combout\);

\u9|outp[2]\ : cyclone_lcell
-- Equation(s):
-- \u9|outp\(2) = DFFEAS(!\u9|Mux13~1_combout\ & !\u9|Mux13~0_combout\ & (!\u9|outp[0]~47_combout\ # !\u9|Mux13~2_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u9|Mux13~1_combout\,
	datab => \u9|Mux13~0_combout\,
	datac => \u9|Mux13~2_combout\,
	datad => \u9|outp[0]~47_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|outp\(2));

\u9|outp[3]~38\ : cyclone_lcell
-- Equation(s):
-- \u9|outp[3]~38_combout\ = \u9|Mux4~2\ $ (!\u9|Mux8~0_combout\ & \u9|Mux7~0_combout\ & \u9|Mux5~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux8~0_combout\,
	datab => \u9|Mux7~0_combout\,
	datac => \u9|Mux4~2\,
	datad => \u9|Mux5~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|outp[3]~38_combout\);

\u9|outp[3]~39\ : cyclone_lcell
-- Equation(s):
-- \u9|outp[3]~39_combout\ = \u9|Mux3~2\ & \u9|outp\(3) # !\u9|Mux3~2\ & (\u9|Mux6~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u9|outp\(3),
	datac => \u9|Mux6~2\,
	datad => \u9|Mux3~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|outp[3]~39_combout\);

\u9|outp[3]\ : cyclone_lcell
-- Equation(s):
-- \u9|outp\(3) = DFFEAS(\u9|outp[3]~38_combout\ & (\u9|outp[3]~39_combout\ $ (!\u9|Mux3~2\ & !\u9|Mux5~2\)) # !\u9|outp[3]~38_combout\ & \u9|outp[3]~39_combout\ & (\u9|Mux3~2\ $ !\u9|Mux5~2\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, 
-- , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e904",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u9|Mux3~2\,
	datab => \u9|outp[3]~38_combout\,
	datac => \u9|Mux5~2\,
	datad => \u9|outp[3]~39_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|outp\(3));

\u9|outp[4]~43\ : cyclone_lcell
-- Equation(s):
-- \u9|outp[4]~43_combout\ = \key_start~combout\ & (!\u9|Mux5~2\ & !\u9|Mux4~2\ # !\u9|Mux3~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5070",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux3~2\,
	datab => \u9|Mux5~2\,
	datac => \key_start~combout\,
	datad => \u9|Mux4~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|outp[4]~43_combout\);

\u9|outp[4]~41\ : cyclone_lcell
-- Equation(s):
-- \u9|outp[4]~41_combout\ = \u9|Mux6~2\ $ (\u9|Mux7~0_combout\ & !\u9|Mux8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f03c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u9|Mux7~0_combout\,
	datac => \u9|Mux6~2\,
	datad => \u9|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|outp[4]~41_combout\);

\u9|outp[4]~42\ : cyclone_lcell
-- Equation(s):
-- \u9|outp[4]~42_combout\ = \u9|outp[4]~41_combout\ & \u9|outp[1]~48_combout\ & (!\u9|Mux4~2\ # !\u9|Mux5~2\) # !\u9|outp[4]~41_combout\ & (\u9|Mux5~2\ # !\u9|Mux4~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6f23",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux5~2\,
	datab => \u9|outp[4]~41_combout\,
	datac => \u9|Mux4~2\,
	datad => \u9|outp[1]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|outp[4]~42_combout\);

\u9|outp[4]\ : cyclone_lcell
-- Equation(s):
-- \u9|outp\(4) = DFFEAS(\u9|outp[4]~43_combout\ & (!\u9|outp[4]~42_combout\) # !\u9|outp[4]~43_combout\ & \u9|outp\(4), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4e4e",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u9|outp[4]~43_combout\,
	datab => \u9|outp\(4),
	datac => \u9|outp[4]~42_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|outp\(4));

\u9|Mux14~0\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux14~0_combout\ = \u9|Mux3~2\ & (\u9|Mux5~2\ # \u9|Mux4~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux5~2\,
	datab => \u9|Mux3~2\,
	datad => \u9|Mux4~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux14~0_combout\);

\u9|Mux10~0\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux10~0_combout\ = !\u9|Mux4~2\ & (\u9|Mux15~4_combout\ & !\u9|Mux5~2\ # !\u9|Mux15~4_combout\ & (\u9|outp[1]~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0074",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux5~2\,
	datab => \u9|Mux15~4_combout\,
	datac => \u9|outp[1]~48_combout\,
	datad => \u9|Mux4~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux10~0_combout\);

\u9|Mux10~1\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux10~1_combout\ = \u9|outp[0]~47_combout\ & (\u9|outp[1]~48_combout\ # !\u9|Mux5~2\ # !\u9|Mux6~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a2aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|outp[0]~47_combout\,
	datab => \u9|Mux6~2\,
	datac => \u9|outp[1]~48_combout\,
	datad => \u9|Mux5~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux10~1_combout\);

\u9|outp[5]\ : cyclone_lcell
-- Equation(s):
-- \u9|outp\(5) = DFFEAS(!\u9|Mux10~0_combout\ & !\u9|Mux10~1_combout\ & (\u9|outp\(5) # !\u9|Mux14~0_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0301",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u9|Mux14~0_combout\,
	datab => \u9|Mux10~0_combout\,
	datac => \u9|Mux10~1_combout\,
	datad => \u9|outp\(5),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|outp\(5));

\u9|Mux17~0\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux17~0_combout\ = \u9|Mux5~2\ & !\u9|Mux3~2\ & (!\u9|Mux4~2\ # !\u9|Mux6~2\) # !\u9|Mux5~2\ & (\u9|Mux3~2\ $ (\u9|Mux4~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1566",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u9|Mux3~2\,
	datab => \u9|Mux5~2\,
	datac => \u9|Mux6~2\,
	datad => \u9|Mux4~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux17~0_combout\);

\u9|outp[6]\ : cyclone_lcell
-- Equation(s):
-- \u9|outp\(6) = DFFEAS(\u9|outp[4]~43_combout\ & (\u9|Mux17~0_combout\) # !\u9|outp[4]~43_combout\ & \u9|outp\(6), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u9|outp\(6),
	datab => \u9|outp[4]~43_combout\,
	datac => \u9|Mux17~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|outp\(6));

\u9|outp[7]\ : cyclone_lcell
-- Equation(s):
-- \u9|outp\(7) = DFFEAS(\u9|outp[4]~43_combout\ & (\u9|Mux7~0_combout\ # \u9|Mux8~0_combout\) # !\u9|outp[4]~43_combout\ & (\u9|outp\(7)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "efe0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u9|Mux7~0_combout\,
	datab => \u9|Mux8~0_combout\,
	datac => \u9|outp[4]~43_combout\,
	datad => \u9|outp\(7),
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u9|outp\(7));

\u11|sel[0]\ : cyclone_lcell
-- Equation(s):
-- \u11|sel\(0) = DFFEAS(!\u9|Mux2~0_combout\, GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u9|Mux2~0_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|sel\(0));

\u11|sel[1]\ : cyclone_lcell
-- Equation(s):
-- \u11|sel\(1) = DFFEAS(\u9|Mux1~0\, GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u9|Mux1~0\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|sel\(1));

\u11|sel[2]\ : cyclone_lcell
-- Equation(s):
-- \u11|sel\(2) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, \u9|Mux0~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u9|Mux0~0\,
	aclr => GND,
	sload => VCC,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|sel\(2));

\u6|comb[0]\ : cyclone_lcell
-- Equation(s):
-- \u6|comb\(0) = DFFEAS(!\u6|comb\(0), GLOBAL(\u4|dp_total~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u4|dp_total~regout\,
	datac => \u6|comb\(0),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u6|comb\(0));

\u6|comb[1]\ : cyclone_lcell
-- Equation(s):
-- \u6|comb\(1) = DFFEAS(\u6|comb\(0) $ \u6|comb\(1), GLOBAL(\u4|dp_total~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u6|comb[1]~19\ = CARRY(\u6|comb\(0) & \u6|comb\(1))
-- \u6|comb[1]~19COUT1_31\ = CARRY(\u6|comb\(0) & \u6|comb\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u4|dp_total~regout\,
	dataa => \u6|comb\(0),
	datab => \u6|comb\(1),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u6|comb\(1),
	cout0 => \u6|comb[1]~19\,
	cout1 => \u6|comb[1]~19COUT1_31\);

\u6|comb[2]\ : cyclone_lcell
-- Equation(s):
-- \u6|comb\(2) = DFFEAS(\u6|comb\(2) $ (\u6|comb[1]~19\), GLOBAL(\u4|dp_total~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u6|comb[2]~17\ = CARRY(!\u6|comb[1]~19\ # !\u6|comb\(2))
-- \u6|comb[2]~17COUT1_33\ = CARRY(!\u6|comb[1]~19COUT1_31\ # !\u6|comb\(2))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u4|dp_total~regout\,
	dataa => \u6|comb\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin0 => \u6|comb[1]~19\,
	cin1 => \u6|comb[1]~19COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u6|comb\(2),
	cout0 => \u6|comb[2]~17\,
	cout1 => \u6|comb[2]~17COUT1_33\);

\u6|comb[3]\ : cyclone_lcell
-- Equation(s):
-- \u6|comb\(3) = DFFEAS(\u6|comb\(3) $ (!\u6|comb[2]~17\), GLOBAL(\u4|dp_total~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u6|comb[3]~15\ = CARRY(\u6|comb\(3) & (!\u6|comb[2]~17\))
-- \u6|comb[3]~15COUT1_35\ = CARRY(\u6|comb\(3) & (!\u6|comb[2]~17COUT1_33\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u4|dp_total~regout\,
	dataa => \u6|comb\(3),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin0 => \u6|comb[2]~17\,
	cin1 => \u6|comb[2]~17COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u6|comb\(3),
	cout0 => \u6|comb[3]~15\,
	cout1 => \u6|comb[3]~15COUT1_35\);

\u6|comb[4]\ : cyclone_lcell
-- Equation(s):
-- \u6|comb\(4) = DFFEAS(\u6|comb\(4) $ \u6|comb[3]~15\, GLOBAL(\u4|dp_total~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u6|comb[4]~13\ = CARRY(!\u6|comb[3]~15\ # !\u6|comb\(4))
-- \u6|comb[4]~13COUT1_37\ = CARRY(!\u6|comb[3]~15COUT1_35\ # !\u6|comb\(4))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u4|dp_total~regout\,
	datab => \u6|comb\(4),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin0 => \u6|comb[3]~15\,
	cin1 => \u6|comb[3]~15COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u6|comb\(4),
	cout0 => \u6|comb[4]~13\,
	cout1 => \u6|comb[4]~13COUT1_37\);

\u6|comb[5]\ : cyclone_lcell
-- Equation(s):
-- \u6|comb\(5) = DFFEAS(\u6|comb\(5) $ !\u6|comb[4]~13\, GLOBAL(\u4|dp_total~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u6|comb[5]~11\ = CARRY(\u6|comb\(5) & !\u6|comb[4]~13COUT1_37\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u4|dp_total~regout\,
	datab => \u6|comb\(5),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin0 => \u6|comb[4]~13\,
	cin1 => \u6|comb[4]~13COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u6|comb\(5),
	cout => \u6|comb[5]~11\);

\u6|comb[6]\ : cyclone_lcell
-- Equation(s):
-- \u6|comb\(6) = DFFEAS(\u6|comb\(6) $ \u6|comb[5]~11\, GLOBAL(\u4|dp_total~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u6|comb[6]~9\ = CARRY(!\u6|comb[5]~11\ # !\u6|comb\(6))
-- \u6|comb[6]~9COUT1_39\ = CARRY(!\u6|comb[5]~11\ # !\u6|comb\(6))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u4|dp_total~regout\,
	datab => \u6|comb\(6),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin => \u6|comb[5]~11\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u6|comb\(6),
	cout0 => \u6|comb[6]~9\,
	cout1 => \u6|comb[6]~9COUT1_39\);

\u10|comb[0]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(0) = DFFEAS(!\u10|comb\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u6|comb\(0), , , \u10|LessThan0~5_combout\)
-- \u10|comb[0]~42\ = CARRY(\u10|comb\(0))
-- \u10|comb[0]~42COUT1_55\ = CARRY(\u10|comb\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u10|comb\(0),
	datac => \u6|comb\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(0),
	cout0 => \u10|comb[0]~42\,
	cout1 => \u10|comb[0]~42COUT1_55\);

\u10|comb[1]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(1) = DFFEAS(\u10|comb\(1) $ \u10|comb[0]~42\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u6|comb\(1), , , \u10|LessThan0~5_combout\)
-- \u10|comb[1]~40\ = CARRY(!\u10|comb[0]~42COUT1_55\ # !\u10|comb\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u10|comb\(1),
	datac => \u6|comb\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin0 => \u10|comb[0]~42\,
	cin1 => \u10|comb[0]~42COUT1_55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(1),
	cout => \u10|comb[1]~40\);

\u10|comb[2]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(2) = DFFEAS(\u10|comb\(2) $ !\u10|comb[1]~40\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u6|comb\(2), , , \u10|LessThan0~5_combout\)
-- \u10|comb[2]~38\ = CARRY(\u10|comb\(2) & !\u10|comb[1]~40\)
-- \u10|comb[2]~38COUT1_57\ = CARRY(\u10|comb\(2) & !\u10|comb[1]~40\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u10|comb\(2),
	datac => \u6|comb\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin => \u10|comb[1]~40\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(2),
	cout0 => \u10|comb[2]~38\,
	cout1 => \u10|comb[2]~38COUT1_57\);

\u10|comb[3]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(3) = DFFEAS(\u10|comb\(3) $ ((!\u10|comb[1]~40\ & \u10|comb[2]~38\) # (\u10|comb[1]~40\ & \u10|comb[2]~38COUT1_57\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u6|comb\(3), , , 
-- \u10|LessThan0~5_combout\)
-- \u10|comb[3]~36\ = CARRY(!\u10|comb[2]~38\ # !\u10|comb\(3))
-- \u10|comb[3]~36COUT1_59\ = CARRY(!\u10|comb[2]~38COUT1_57\ # !\u10|comb\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|comb\(3),
	datac => \u6|comb\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin => \u10|comb[1]~40\,
	cin0 => \u10|comb[2]~38\,
	cin1 => \u10|comb[2]~38COUT1_57\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(3),
	cout0 => \u10|comb[3]~36\,
	cout1 => \u10|comb[3]~36COUT1_59\);

\u10|comb[4]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(4) = DFFEAS(\u10|comb\(4) $ (!(!\u10|comb[1]~40\ & \u10|comb[3]~36\) # (\u10|comb[1]~40\ & \u10|comb[3]~36COUT1_59\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u6|comb\(4), , , 
-- \u10|LessThan0~5_combout\)
-- \u10|comb[4]~34\ = CARRY(\u10|comb\(4) & (!\u10|comb[3]~36\))
-- \u10|comb[4]~34COUT1_61\ = CARRY(\u10|comb\(4) & (!\u10|comb[3]~36COUT1_59\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|comb\(4),
	datac => \u6|comb\(4),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin => \u10|comb[1]~40\,
	cin0 => \u10|comb[3]~36\,
	cin1 => \u10|comb[3]~36COUT1_59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(4),
	cout0 => \u10|comb[4]~34\,
	cout1 => \u10|comb[4]~34COUT1_61\);

\u10|comb[5]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(5) = DFFEAS(\u10|comb\(5) $ (!\u10|comb[1]~40\ & \u10|comb[4]~34\) # (\u10|comb[1]~40\ & \u10|comb[4]~34COUT1_61\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u6|comb\(5), , , 
-- \u10|LessThan0~5_combout\)
-- \u10|comb[5]~32\ = CARRY(!\u10|comb[4]~34\ # !\u10|comb\(5))
-- \u10|comb[5]~32COUT1_63\ = CARRY(!\u10|comb[4]~34COUT1_61\ # !\u10|comb\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u10|comb\(5),
	datac => \u6|comb\(5),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin => \u10|comb[1]~40\,
	cin0 => \u10|comb[4]~34\,
	cin1 => \u10|comb[4]~34COUT1_61\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(5),
	cout0 => \u10|comb[5]~32\,
	cout1 => \u10|comb[5]~32COUT1_63\);

\u10|comb[6]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(6) = DFFEAS(\u10|comb\(6) $ (!(!\u10|comb[1]~40\ & \u10|comb[5]~32\) # (\u10|comb[1]~40\ & \u10|comb[5]~32COUT1_63\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u6|comb\(6), , , 
-- \u10|LessThan0~5_combout\)
-- \u10|comb[6]~30\ = CARRY(\u10|comb\(6) & (!\u10|comb[5]~32COUT1_63\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|comb\(6),
	datac => \u6|comb\(6),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin => \u10|comb[1]~40\,
	cin0 => \u10|comb[5]~32\,
	cin1 => \u10|comb[5]~32COUT1_63\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(6),
	cout => \u10|comb[6]~30\);

\u6|comb[7]\ : cyclone_lcell
-- Equation(s):
-- \u6|comb\(7) = DFFEAS(\u6|comb\(7) $ (!(!\u6|comb[5]~11\ & \u6|comb[6]~9\) # (\u6|comb[5]~11\ & \u6|comb[6]~9COUT1_39\)), GLOBAL(\u4|dp_total~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u6|comb[7]~7\ = CARRY(\u6|comb\(7) & (!\u6|comb[6]~9\))
-- \u6|comb[7]~7COUT1_41\ = CARRY(\u6|comb\(7) & (!\u6|comb[6]~9COUT1_39\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u4|dp_total~regout\,
	dataa => \u6|comb\(7),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin => \u6|comb[5]~11\,
	cin0 => \u6|comb[6]~9\,
	cin1 => \u6|comb[6]~9COUT1_39\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u6|comb\(7),
	cout0 => \u6|comb[7]~7\,
	cout1 => \u6|comb[7]~7COUT1_41\);

\u6|comb[8]\ : cyclone_lcell
-- Equation(s):
-- \u6|comb\(8) = DFFEAS(\u6|comb\(8) $ ((!\u6|comb[5]~11\ & \u6|comb[7]~7\) # (\u6|comb[5]~11\ & \u6|comb[7]~7COUT1_41\)), GLOBAL(\u4|dp_total~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u6|comb[8]~5\ = CARRY(!\u6|comb[7]~7\ # !\u6|comb\(8))
-- \u6|comb[8]~5COUT1_43\ = CARRY(!\u6|comb[7]~7COUT1_41\ # !\u6|comb\(8))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u4|dp_total~regout\,
	dataa => \u6|comb\(8),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin => \u6|comb[5]~11\,
	cin0 => \u6|comb[7]~7\,
	cin1 => \u6|comb[7]~7COUT1_41\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u6|comb\(8),
	cout0 => \u6|comb[8]~5\,
	cout1 => \u6|comb[8]~5COUT1_43\);

\u6|comb[9]\ : cyclone_lcell
-- Equation(s):
-- \u6|comb\(9) = DFFEAS(\u6|comb\(9) $ !(!\u6|comb[5]~11\ & \u6|comb[8]~5\) # (\u6|comb[5]~11\ & \u6|comb[8]~5COUT1_43\), GLOBAL(\u4|dp_total~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )
-- \u6|comb[9]~3\ = CARRY(\u6|comb\(9) & !\u6|comb[8]~5\)
-- \u6|comb[9]~3COUT1_45\ = CARRY(\u6|comb\(9) & !\u6|comb[8]~5COUT1_43\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u4|dp_total~regout\,
	datab => \u6|comb\(9),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin => \u6|comb[5]~11\,
	cin0 => \u6|comb[8]~5\,
	cin1 => \u6|comb[8]~5COUT1_43\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u6|comb\(9),
	cout0 => \u6|comb[9]~3\,
	cout1 => \u6|comb[9]~3COUT1_45\);

\u6|comb[10]\ : cyclone_lcell
-- Equation(s):
-- \u6|comb\(10) = DFFEAS(\u6|comb\(10) $ ((!\u6|comb[5]~11\ & \u6|comb[9]~3\) # (\u6|comb[5]~11\ & \u6|comb[9]~3COUT1_45\)), GLOBAL(\u4|dp_total~regout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \u4|dp_total~regout\,
	dataa => \u6|comb\(10),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	cin => \u6|comb[5]~11\,
	cin0 => \u6|comb[9]~3\,
	cin1 => \u6|comb[9]~3COUT1_45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u6|comb\(10));

\u10|comb[7]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(7) = DFFEAS(\u10|comb\(7) $ \u10|comb[6]~30\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u6|comb\(7), , , \u10|LessThan0~5_combout\)
-- \u10|comb[7]~28\ = CARRY(!\u10|comb[6]~30\ # !\u10|comb\(7))
-- \u10|comb[7]~28COUT1_65\ = CARRY(!\u10|comb[6]~30\ # !\u10|comb\(7))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u10|comb\(7),
	datac => \u6|comb\(7),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin => \u10|comb[6]~30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(7),
	cout0 => \u10|comb[7]~28\,
	cout1 => \u10|comb[7]~28COUT1_65\);

\u10|comb[8]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(8) = DFFEAS(\u10|comb\(8) $ (!(!\u10|comb[6]~30\ & \u10|comb[7]~28\) # (\u10|comb[6]~30\ & \u10|comb[7]~28COUT1_65\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u6|comb\(8), , , 
-- \u10|LessThan0~5_combout\)
-- \u10|comb[8]~26\ = CARRY(\u10|comb\(8) & (!\u10|comb[7]~28\))
-- \u10|comb[8]~26COUT1_67\ = CARRY(\u10|comb\(8) & (!\u10|comb[7]~28COUT1_65\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|comb\(8),
	datac => \u6|comb\(8),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin => \u10|comb[6]~30\,
	cin0 => \u10|comb[7]~28\,
	cin1 => \u10|comb[7]~28COUT1_65\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(8),
	cout0 => \u10|comb[8]~26\,
	cout1 => \u10|comb[8]~26COUT1_67\);

\u10|comb[9]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(9) = DFFEAS(\u10|comb\(9) $ ((!\u10|comb[6]~30\ & \u10|comb[8]~26\) # (\u10|comb[6]~30\ & \u10|comb[8]~26COUT1_67\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u6|comb\(9), , , 
-- \u10|LessThan0~5_combout\)
-- \u10|comb[9]~24\ = CARRY(!\u10|comb[8]~26\ # !\u10|comb\(9))
-- \u10|comb[9]~24COUT1_69\ = CARRY(!\u10|comb[8]~26COUT1_67\ # !\u10|comb\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|comb\(9),
	datac => \u6|comb\(9),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin => \u10|comb[6]~30\,
	cin0 => \u10|comb[8]~26\,
	cin1 => \u10|comb[8]~26COUT1_67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(9),
	cout0 => \u10|comb[9]~24\,
	cout1 => \u10|comb[9]~24COUT1_69\);

\u10|comb[10]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(10) = DFFEAS(\u10|comb\(10) $ !(!\u10|comb[6]~30\ & \u10|comb[9]~24\) # (\u10|comb[6]~30\ & \u10|comb[9]~24COUT1_69\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u6|comb\(10), , , 
-- \u10|LessThan0~5_combout\)
-- \u10|comb[10]~22\ = CARRY(\u10|comb\(10) & !\u10|comb[9]~24\)
-- \u10|comb[10]~22COUT1_71\ = CARRY(\u10|comb\(10) & !\u10|comb[9]~24COUT1_69\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u10|comb\(10),
	datac => \u6|comb\(10),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin => \u10|comb[6]~30\,
	cin0 => \u10|comb[9]~24\,
	cin1 => \u10|comb[9]~24COUT1_69\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(10),
	cout0 => \u10|comb[10]~22\,
	cout1 => \u10|comb[10]~22COUT1_71\);

\u10|comb[11]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(11) = DFFEAS(\u10|comb\(11) $ (!\u10|comb[6]~30\ & \u10|comb[10]~22\) # (\u10|comb[6]~30\ & \u10|comb[10]~22COUT1_71\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \~GND~combout\, , , 
-- \u10|LessThan0~5_combout\)
-- \u10|comb[11]~16\ = CARRY(!\u10|comb[10]~22COUT1_71\ # !\u10|comb\(11))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u10|comb\(11),
	datac => \~GND~combout\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin => \u10|comb[6]~30\,
	cin0 => \u10|comb[10]~22\,
	cin1 => \u10|comb[10]~22COUT1_71\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(11),
	cout => \u10|comb[11]~16\);

\u10|LessThan0~53\ : cyclone_lcell
-- Equation(s):
-- \u10|LessThan0~53_cout0\ = CARRY(!\u10|comb\(0) & \u6|comb\(0))
-- \u10|LessThan0~53COUT1_66\ = CARRY(!\u10|comb\(0) & \u6|comb\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff44",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u10|comb\(0),
	datab => \u6|comb\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|LessThan0~51\,
	cout0 => \u10|LessThan0~53_cout0\,
	cout1 => \u10|LessThan0~53COUT1_66\);

\u10|LessThan0~48\ : cyclone_lcell
-- Equation(s):
-- \u10|LessThan0~48_cout0\ = CARRY(\u6|comb\(1) & \u10|comb\(1) & !\u10|LessThan0~53_cout0\ # !\u6|comb\(1) & (\u10|comb\(1) # !\u10|LessThan0~53_cout0\))
-- \u10|LessThan0~48COUT1_68\ = CARRY(\u6|comb\(1) & \u10|comb\(1) & !\u10|LessThan0~53COUT1_66\ # !\u6|comb\(1) & (\u10|comb\(1) # !\u10|LessThan0~53COUT1_66\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u6|comb\(1),
	datab => \u10|comb\(1),
	cin0 => \u10|LessThan0~53_cout0\,
	cin1 => \u10|LessThan0~53COUT1_66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|LessThan0~46\,
	cout0 => \u10|LessThan0~48_cout0\,
	cout1 => \u10|LessThan0~48COUT1_68\);

\u10|LessThan0~43\ : cyclone_lcell
-- Equation(s):
-- \u10|LessThan0~43_cout0\ = CARRY(\u6|comb\(2) & (!\u10|LessThan0~48_cout0\ # !\u10|comb\(2)) # !\u6|comb\(2) & !\u10|comb\(2) & !\u10|LessThan0~48_cout0\)
-- \u10|LessThan0~43COUT1_70\ = CARRY(\u6|comb\(2) & (!\u10|LessThan0~48COUT1_68\ # !\u10|comb\(2)) # !\u6|comb\(2) & !\u10|comb\(2) & !\u10|LessThan0~48COUT1_68\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u6|comb\(2),
	datab => \u10|comb\(2),
	cin0 => \u10|LessThan0~48_cout0\,
	cin1 => \u10|LessThan0~48COUT1_68\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|LessThan0~41\,
	cout0 => \u10|LessThan0~43_cout0\,
	cout1 => \u10|LessThan0~43COUT1_70\);

\u10|LessThan0~38\ : cyclone_lcell
-- Equation(s):
-- \u10|LessThan0~38_cout0\ = CARRY(\u10|comb\(3) & (!\u10|LessThan0~43_cout0\ # !\u6|comb\(3)) # !\u10|comb\(3) & !\u6|comb\(3) & !\u10|LessThan0~43_cout0\)
-- \u10|LessThan0~38COUT1_72\ = CARRY(\u10|comb\(3) & (!\u10|LessThan0~43COUT1_70\ # !\u6|comb\(3)) # !\u10|comb\(3) & !\u6|comb\(3) & !\u10|LessThan0~43COUT1_70\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u10|comb\(3),
	datab => \u6|comb\(3),
	cin0 => \u10|LessThan0~43_cout0\,
	cin1 => \u10|LessThan0~43COUT1_70\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|LessThan0~36\,
	cout0 => \u10|LessThan0~38_cout0\,
	cout1 => \u10|LessThan0~38COUT1_72\);

\u10|LessThan0~33\ : cyclone_lcell
-- Equation(s):
-- \u10|LessThan0~33_cout\ = CARRY(\u10|comb\(4) & \u6|comb\(4) & !\u10|LessThan0~38COUT1_72\ # !\u10|comb\(4) & (\u6|comb\(4) # !\u10|LessThan0~38COUT1_72\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u10|comb\(4),
	datab => \u6|comb\(4),
	cin0 => \u10|LessThan0~38_cout0\,
	cin1 => \u10|LessThan0~38COUT1_72\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|LessThan0~31\,
	cout => \u10|LessThan0~33_cout\);

\u10|LessThan0~28\ : cyclone_lcell
-- Equation(s):
-- \u10|LessThan0~28_cout0\ = CARRY(\u10|comb\(5) & (!\u10|LessThan0~33_cout\ # !\u6|comb\(5)) # !\u10|comb\(5) & !\u6|comb\(5) & !\u10|LessThan0~33_cout\)
-- \u10|LessThan0~28COUT1_74\ = CARRY(\u10|comb\(5) & (!\u10|LessThan0~33_cout\ # !\u6|comb\(5)) # !\u10|comb\(5) & !\u6|comb\(5) & !\u10|LessThan0~33_cout\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u10|comb\(5),
	datab => \u6|comb\(5),
	cin => \u10|LessThan0~33_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|LessThan0~26\,
	cout0 => \u10|LessThan0~28_cout0\,
	cout1 => \u10|LessThan0~28COUT1_74\);

\u10|LessThan0~23\ : cyclone_lcell
-- Equation(s):
-- \u10|LessThan0~23_cout0\ = CARRY(\u6|comb\(6) & (!\u10|LessThan0~28_cout0\ # !\u10|comb\(6)) # !\u6|comb\(6) & !\u10|comb\(6) & !\u10|LessThan0~28_cout0\)
-- \u10|LessThan0~23COUT1_76\ = CARRY(\u6|comb\(6) & (!\u10|LessThan0~28COUT1_74\ # !\u10|comb\(6)) # !\u6|comb\(6) & !\u10|comb\(6) & !\u10|LessThan0~28COUT1_74\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u6|comb\(6),
	datab => \u10|comb\(6),
	cin => \u10|LessThan0~33_cout\,
	cin0 => \u10|LessThan0~28_cout0\,
	cin1 => \u10|LessThan0~28COUT1_74\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|LessThan0~21\,
	cout0 => \u10|LessThan0~23_cout0\,
	cout1 => \u10|LessThan0~23COUT1_76\);

\u10|LessThan0~18\ : cyclone_lcell
-- Equation(s):
-- \u10|LessThan0~18_cout0\ = CARRY(\u6|comb\(7) & \u10|comb\(7) & !\u10|LessThan0~23_cout0\ # !\u6|comb\(7) & (\u10|comb\(7) # !\u10|LessThan0~23_cout0\))
-- \u10|LessThan0~18COUT1_78\ = CARRY(\u6|comb\(7) & \u10|comb\(7) & !\u10|LessThan0~23COUT1_76\ # !\u6|comb\(7) & (\u10|comb\(7) # !\u10|LessThan0~23COUT1_76\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u6|comb\(7),
	datab => \u10|comb\(7),
	cin => \u10|LessThan0~33_cout\,
	cin0 => \u10|LessThan0~23_cout0\,
	cin1 => \u10|LessThan0~23COUT1_76\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|LessThan0~16\,
	cout0 => \u10|LessThan0~18_cout0\,
	cout1 => \u10|LessThan0~18COUT1_78\);

\u10|LessThan0~13\ : cyclone_lcell
-- Equation(s):
-- \u10|LessThan0~13_cout0\ = CARRY(\u10|comb\(8) & \u6|comb\(8) & !\u10|LessThan0~18_cout0\ # !\u10|comb\(8) & (\u6|comb\(8) # !\u10|LessThan0~18_cout0\))
-- \u10|LessThan0~13COUT1_80\ = CARRY(\u10|comb\(8) & \u6|comb\(8) & !\u10|LessThan0~18COUT1_78\ # !\u10|comb\(8) & (\u6|comb\(8) # !\u10|LessThan0~18COUT1_78\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u10|comb\(8),
	datab => \u6|comb\(8),
	cin => \u10|LessThan0~33_cout\,
	cin0 => \u10|LessThan0~18_cout0\,
	cin1 => \u10|LessThan0~18COUT1_78\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|LessThan0~11\,
	cout0 => \u10|LessThan0~13_cout0\,
	cout1 => \u10|LessThan0~13COUT1_80\);

\u10|LessThan0~8\ : cyclone_lcell
-- Equation(s):
-- \u10|LessThan0~8_cout\ = CARRY(\u6|comb\(9) & \u10|comb\(9) & !\u10|LessThan0~13COUT1_80\ # !\u6|comb\(9) & (\u10|comb\(9) # !\u10|LessThan0~13COUT1_80\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u6|comb\(9),
	datab => \u10|comb\(9),
	cin => \u10|LessThan0~33_cout\,
	cin0 => \u10|LessThan0~13_cout0\,
	cin1 => \u10|LessThan0~13COUT1_80\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|LessThan0~6\,
	cout => \u10|LessThan0~8_cout\);

\u10|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \u10|LessThan0~0_combout\ = \u6|comb\(10) & (!\u10|comb\(10) # !\u10|LessThan0~8_cout\) # !\u6|comb\(10) & !\u10|LessThan0~8_cout\ & !\u10|comb\(10)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0ccf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u6|comb\(10),
	datad => \u10|comb\(10),
	cin => \u10|LessThan0~8_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|LessThan0~0_combout\);

\u10|comb[12]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(12) = DFFEAS(\u10|comb\(12) $ !\u10|comb[11]~16\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \~GND~combout\, , , \u10|LessThan0~5_combout\)
-- \u10|comb[12]~18\ = CARRY(\u10|comb\(12) & !\u10|comb[11]~16\)
-- \u10|comb[12]~18COUT1_73\ = CARRY(\u10|comb\(12) & !\u10|comb[11]~16\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u10|comb\(12),
	datac => \~GND~combout\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin => \u10|comb[11]~16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(12),
	cout0 => \u10|comb[12]~18\,
	cout1 => \u10|comb[12]~18COUT1_73\);

\u10|comb[13]\ : cyclone_lcell
-- Equation(s):
-- \u10|comb\(13) = DFFEAS((!\u10|comb[11]~16\ & \u10|comb[12]~18\) # (\u10|comb[11]~16\ & \u10|comb[12]~18COUT1_73\) $ \u10|comb\(13), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \~GND~combout\, , , 
-- \u10|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \~GND~combout\,
	datad => \u10|comb\(13),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u10|LessThan0~5_combout\,
	ena => \key_start~combout\,
	cin => \u10|comb[11]~16\,
	cin0 => \u10|comb[12]~18\,
	cin1 => \u10|comb[12]~18COUT1_73\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comb\(13));

\u10|LessThan0~5\ : cyclone_lcell
-- Equation(s):
-- \u10|LessThan0~5_combout\ = \u10|comb\(11) # \u10|comb\(12) # \u10|comb\(13) # !\u10|LessThan0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u10|comb\(11),
	datab => \u10|LessThan0~0_combout\,
	datac => \u10|comb\(12),
	datad => \u10|comb\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|LessThan0~5_combout\);

\u10|comba[1]~20\ : cyclone_lcell
-- Equation(s):
-- \u10|comba[1]~20_combout\ = \key_start~combout\ & (!\u10|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \key_start~combout\,
	datad => \u10|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|comba[1]~20_combout\);

\u10|comba[0]\ : cyclone_lcell
-- Equation(s):
-- \u10|comba\(0) = DFFEAS(!\u10|comba\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|comba[1]~20_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u10|comba\(0),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u10|comba[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comba\(0));

\u10|comba[2]\ : cyclone_lcell
-- Equation(s):
-- \u10|comba\(2) = DFFEAS(\u10|comba\(2) $ (\u10|comba\(0) & \u10|comba\(1)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|comba[1]~20_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5aaa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|comba\(2),
	datac => \u10|comba\(0),
	datad => \u10|comba\(1),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u10|comba[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comba\(2));

\u10|comba[3]\ : cyclone_lcell
-- Equation(s):
-- \u10|comba\(3) = DFFEAS(\u10|comba\(1) & (\u10|comba\(3) $ (\u10|comba\(0) & \u10|comba\(2))) # !\u10|comba\(1) & \u10|comba\(3) & (\u10|comba\(2) # !\u10|comba\(0)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , 
-- \u10|comba[1]~20_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "78b0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|comba\(1),
	datab => \u10|comba\(0),
	datac => \u10|comba\(3),
	datad => \u10|comba\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u10|comba[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comba\(3));

\u10|comba[1]\ : cyclone_lcell
-- Equation(s):
-- \u10|comba\(1) = DFFEAS(\u10|comba\(1) & !\u10|comba\(0) # !\u10|comba\(1) & \u10|comba\(0) & (\u10|comba\(2) # !\u10|comba\(3)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|comba[1]~20_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6626",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|comba\(1),
	datab => \u10|comba\(0),
	datac => \u10|comba\(3),
	datad => \u10|comba\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u10|comba[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|comba\(1));

\u10|Equal3~0\ : cyclone_lcell
-- Equation(s):
-- \u10|Equal3~0_combout\ = !\u10|comba\(1) & \u10|comba\(0) & \u10|comba\(3) & !\u10|comba\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u10|comba\(1),
	datab => \u10|comba\(0),
	datac => \u10|comba\(3),
	datad => \u10|comba\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|Equal3~0_combout\);

\u10|combb[0]\ : cyclone_lcell
-- Equation(s):
-- \u10|combb\(0) = DFFEAS(\u10|Equal3~0_combout\ $ \u10|combb\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|comba[1]~20_combout\, , , \u10|process_0~1_combout\, )
-- \u10|combb[0]~25\ = CARRY(\u10|Equal3~0_combout\ & \u10|combb\(0))
-- \u10|combb[0]~25COUT1_33\ = CARRY(\u10|Equal3~0_combout\ & \u10|combb\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|Equal3~0_combout\,
	datab => \u10|combb\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u10|process_0~1_combout\,
	ena => \u10|comba[1]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|combb\(0),
	cout0 => \u10|combb[0]~25\,
	cout1 => \u10|combb[0]~25COUT1_33\);

\u10|combb[1]\ : cyclone_lcell
-- Equation(s):
-- \u10|combb\(1) = DFFEAS(\u10|combb\(1) $ (\u10|combb[0]~25\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|comba[1]~20_combout\, , , \u10|process_0~1_combout\, )
-- \u10|combb[1]~23\ = CARRY(!\u10|combb[0]~25\ # !\u10|combb\(1))
-- \u10|combb[1]~23COUT1_35\ = CARRY(!\u10|combb[0]~25COUT1_33\ # !\u10|combb\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|combb\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u10|process_0~1_combout\,
	ena => \u10|comba[1]~20_combout\,
	cin0 => \u10|combb[0]~25\,
	cin1 => \u10|combb[0]~25COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|combb\(1),
	cout0 => \u10|combb[1]~23\,
	cout1 => \u10|combb[1]~23COUT1_35\);

\u10|combb[2]\ : cyclone_lcell
-- Equation(s):
-- \u10|combb\(2) = DFFEAS(\u10|combb\(2) $ (!\u10|combb[1]~23\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|comba[1]~20_combout\, , , \u10|process_0~1_combout\, )
-- \u10|combb[2]~27\ = CARRY(\u10|combb\(2) & (!\u10|combb[1]~23\))
-- \u10|combb[2]~27COUT1_37\ = CARRY(\u10|combb\(2) & (!\u10|combb[1]~23COUT1_35\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|combb\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u10|process_0~1_combout\,
	ena => \u10|comba[1]~20_combout\,
	cin0 => \u10|combb[1]~23\,
	cin1 => \u10|combb[1]~23COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|combb\(2),
	cout0 => \u10|combb[2]~27\,
	cout1 => \u10|combb[2]~27COUT1_37\);

\u10|process_0~4\ : cyclone_lcell
-- Equation(s):
-- \u10|process_0~4_combout\ = !\u10|combb\(2) & \u10|combb\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u10|combb\(2),
	datad => \u10|combb\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|process_0~4_combout\);

\u10|combb[3]\ : cyclone_lcell
-- Equation(s):
-- \u10|combb\(3) = DFFEAS(\u10|combb[2]~27\ $ \u10|combb\(3), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|comba[1]~20_combout\, , , \u10|process_0~1_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u10|combb\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u10|process_0~1_combout\,
	ena => \u10|comba[1]~20_combout\,
	cin0 => \u10|combb[2]~27\,
	cin1 => \u10|combb[2]~27COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|combb\(3));

\u10|process_0~1\ : cyclone_lcell
-- Equation(s):
-- \u10|process_0~1_combout\ = !\u10|combb\(1) & \u10|Equal3~0_combout\ & \u10|process_0~4_combout\ & \u10|combb\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u10|combb\(1),
	datab => \u10|Equal3~0_combout\,
	datac => \u10|process_0~4_combout\,
	datad => \u10|combb\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|process_0~1_combout\);

\u10|combc[1]~17\ : cyclone_lcell
-- Equation(s):
-- \u10|combc[1]~17_combout\ = \key_start~combout\ & (\u10|process_0~1_combout\ & !\u10|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \key_start~combout\,
	datac => \u10|process_0~1_combout\,
	datad => \u10|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|combc[1]~17_combout\);

\u10|combc[0]\ : cyclone_lcell
-- Equation(s):
-- \u10|combc\(0) = DFFEAS(!\u10|combc\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|combc[1]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u10|combc\(0),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u10|combc[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|combc\(0));

\u10|combc[1]\ : cyclone_lcell
-- Equation(s):
-- \u10|combc\(1) = DFFEAS(\u10|combc\(0) & !\u10|combc\(1) & (\u10|combc\(2) # !\u10|combc\(3)) # !\u10|combc\(0) & (\u10|combc\(1)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|combc[1]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33c4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|combc\(3),
	datab => \u10|combc\(0),
	datac => \u10|combc\(2),
	datad => \u10|combc\(1),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u10|combc[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|combc\(1));

\u10|combc[2]\ : cyclone_lcell
-- Equation(s):
-- \u10|combc\(2) = DFFEAS(\u10|combc\(2) $ (\u10|combc\(0) & \u10|combc\(1)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|combc[1]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3cf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u10|combc\(0),
	datac => \u10|combc\(2),
	datad => \u10|combc\(1),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u10|combc[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|combc\(2));

\u10|combc[3]\ : cyclone_lcell
-- Equation(s):
-- \u10|combc\(3) = DFFEAS(\u10|combc\(3) & (\u10|combc\(2) $ \u10|combc\(1) # !\u10|combc\(0)) # !\u10|combc\(3) & \u10|combc\(0) & \u10|combc\(2) & \u10|combc\(1), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|combc[1]~17_combout\, 
-- , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6aa2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|combc\(3),
	datab => \u10|combc\(0),
	datac => \u10|combc\(2),
	datad => \u10|combc\(1),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u10|combc[1]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|combc\(3));

\u10|Equal1~0\ : cyclone_lcell
-- Equation(s):
-- \u10|Equal1~0_combout\ = \u10|combc\(2) # \u10|combc\(1) # !\u10|combc\(0) # !\u10|combc\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff7",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u10|combc\(3),
	datab => \u10|combc\(0),
	datac => \u10|combc\(2),
	datad => \u10|combc\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|Equal1~0_combout\);

\u10|combd[0]\ : cyclone_lcell
-- Equation(s):
-- \u10|combd\(0) = DFFEAS(\u10|combd\(0) $ (\u10|comba[1]~20_combout\ & !\u10|Equal1~0_combout\ & \u10|process_0~1_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c6cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|comba[1]~20_combout\,
	datab => \u10|combd\(0),
	datac => \u10|Equal1~0_combout\,
	datad => \u10|process_0~1_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|combd\(0));

\u10|combd[1]~16\ : cyclone_lcell
-- Equation(s):
-- \u10|combd[1]~16_combout\ = \u10|comba[1]~20_combout\ & \u10|combd\(0) & !\u10|Equal1~0_combout\ & \u10|process_0~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u10|comba[1]~20_combout\,
	datab => \u10|combd\(0),
	datac => \u10|Equal1~0_combout\,
	datad => \u10|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|combd[1]~16_combout\);

\u10|combd[1]\ : cyclone_lcell
-- Equation(s):
-- \u10|combd\(1) = DFFEAS(\u10|combd\(1) $ \u10|combd[1]~16_combout\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u10|combd\(1),
	datac => \u10|combd[1]~16_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|combd\(1));

\u10|ge[2]~4\ : cyclone_lcell
-- Equation(s):
-- \u10|ge[2]~4_combout\ = \key_start~combout\ & (\u10|LessThan0~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \key_start~combout\,
	datad => \u10|LessThan0~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u10|ge[2]~4_combout\);

\u10|ge[1]\ : cyclone_lcell
-- Equation(s):
-- \u10|ge\(1) = DFFEAS(\u10|comba\(1), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|ge[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u10|comba\(1),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|ge\(1));

\u10|qian[1]\ : cyclone_lcell
-- Equation(s):
-- \u11|Mux5~0\ = \u18|Mux6~0\ & (\u9|Mux0~1\ # K1_qian[1]) # !\u18|Mux6~0\ & !\u9|Mux0~1\ & (\u10|ge\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux6~0\,
	datab => \u9|Mux0~1\,
	datac => \u10|combd\(1),
	datad => \u10|ge\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|Mux5~0\,
	regout => \u10|qian\(1));

\u10|shi[1]\ : cyclone_lcell
-- Equation(s):
-- \u10|shi\(1) = DFFEAS(\u10|combb\(1), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|ge[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u10|combb\(1),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|shi\(1));

\u10|bai[1]\ : cyclone_lcell
-- Equation(s):
-- \u11|Mux5~1\ = \u11|Mux5~0\ & (\u10|shi\(1) # !\u9|Mux0~1\) # !\u11|Mux5~0\ & \u9|Mux0~1\ & K1_bai[1]

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea62",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u11|Mux5~0\,
	datab => \u9|Mux0~1\,
	datac => \u10|combc\(1),
	datad => \u10|shi\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|Mux5~1\,
	regout => \u10|bai\(1));

\u11|temp[1]\ : cyclone_lcell
-- Equation(s):
-- \u11|Mux5~2\ = \u18|Mux6~1_combout\ & (L1_temp[1]) # !\u18|Mux6~1_combout\ & (\u11|Mux5~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux6~1_combout\,
	datad => \u11|Mux5~1\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|Mux5~2\,
	regout => \u11|temp\(1));

\u10|shi[0]\ : cyclone_lcell
-- Equation(s):
-- \u10|shi\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|ge[2]~4_combout\, \u10|combb\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u10|combb\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|shi\(0));

\u10|ge[0]\ : cyclone_lcell
-- Equation(s):
-- \u10|ge\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|ge[2]~4_combout\, \u10|comba\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u10|comba\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|ge\(0));

\u10|bai[0]\ : cyclone_lcell
-- Equation(s):
-- \u11|Mux6~0\ = \u18|Mux6~0\ & \u9|Mux0~1\ # !\u18|Mux6~0\ & (\u9|Mux0~1\ & K1_bai[0] # !\u9|Mux0~1\ & (\u10|ge\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux6~0\,
	datab => \u9|Mux0~1\,
	datac => \u10|combc\(0),
	datad => \u10|ge\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|Mux6~0\,
	regout => \u10|bai\(0));

\u10|qian[0]\ : cyclone_lcell
-- Equation(s):
-- \u11|Mux6~1\ = \u11|Mux6~0\ & (\u10|shi\(0) # !\u18|Mux6~0\) # !\u11|Mux6~0\ & (K1_qian[0] & \u18|Mux6~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|shi\(0),
	datab => \u11|Mux6~0\,
	datac => \u10|combd\(0),
	datad => \u18|Mux6~0\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|Mux6~1\,
	regout => \u10|qian\(0));

\u11|temp[0]\ : cyclone_lcell
-- Equation(s):
-- \u11|Mux6~2\ = \u18|Mux6~1_combout\ & (L1_temp[0]) # !\u18|Mux6~1_combout\ & \u11|Mux6~1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u11|Mux6~1\,
	datad => \u18|Mux6~1_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|Mux6~2\,
	regout => \u11|temp\(0));

\u10|shi[2]\ : cyclone_lcell
-- Equation(s):
-- \u10|shi\(2) = DFFEAS(GND, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|ge[2]~4_combout\, \u10|combb\(2), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u10|combb\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|shi\(2));

\u10|ge[2]\ : cyclone_lcell
-- Equation(s):
-- \u10|ge\(2) = DFFEAS(\u10|comba\(2), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|ge[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u10|comba\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|ge\(2));

\u10|combd[2]\ : cyclone_lcell
-- Equation(s):
-- \u10|combd\(2) = DFFEAS(\u10|combd\(2) $ (\u10|combd[1]~16_combout\ & \u10|combd\(1)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6c6c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|combd[1]~16_combout\,
	datab => \u10|combd\(2),
	datac => \u10|combd\(1),
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|combd\(2));

\u10|qian[2]\ : cyclone_lcell
-- Equation(s):
-- \u11|Mux4~0\ = \u9|Mux0~1\ & (\u18|Mux6~0\) # !\u9|Mux0~1\ & (\u18|Mux6~0\ & (K1_qian[2]) # !\u18|Mux6~0\ & \u10|ge\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u9|Mux0~1\,
	datab => \u10|ge\(2),
	datac => \u10|combd\(2),
	datad => \u18|Mux6~0\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|Mux4~0\,
	regout => \u10|qian\(2));

\u10|bai[2]\ : cyclone_lcell
-- Equation(s):
-- \u11|Mux4~1\ = \u9|Mux0~1\ & (\u11|Mux4~0\ & \u10|shi\(2) # !\u11|Mux4~0\ & (K1_bai[2])) # !\u9|Mux0~1\ & (\u11|Mux4~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dda0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u9|Mux0~1\,
	datab => \u10|shi\(2),
	datac => \u10|combc\(2),
	datad => \u11|Mux4~0\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|Mux4~1\,
	regout => \u10|bai\(2));

\u11|temp[2]\ : cyclone_lcell
-- Equation(s):
-- \u11|Mux4~2\ = \u18|Mux6~1_combout\ & (L1_temp[2]) # !\u18|Mux6~1_combout\ & \u11|Mux4~1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u11|Mux4~1\,
	datad => \u18|Mux6~1_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|Mux4~2\,
	regout => \u11|temp\(2));

\u10|ge[3]\ : cyclone_lcell
-- Equation(s):
-- \u10|ge\(3) = DFFEAS(GND, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|ge[2]~4_combout\, \u10|comba\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u10|comba\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|ge\(3));

\u10|bai[3]\ : cyclone_lcell
-- Equation(s):
-- \u11|Mux3~0\ = \u18|Mux6~0\ & \u9|Mux0~1\ # !\u18|Mux6~0\ & (\u9|Mux0~1\ & K1_bai[3] # !\u9|Mux0~1\ & (\u10|ge\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d9c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux6~0\,
	datab => \u9|Mux0~1\,
	datac => \u10|combc\(3),
	datad => \u10|ge\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|Mux3~0\,
	regout => \u10|bai\(3));

\u10|combd[3]\ : cyclone_lcell
-- Equation(s):
-- \u10|combd\(3) = DFFEAS(\u10|combd\(3) $ (\u10|combd[1]~16_combout\ & \u10|combd\(2) & \u10|combd\(1)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u10|combd[1]~16_combout\,
	datab => \u10|combd\(2),
	datac => \u10|combd\(1),
	datad => \u10|combd\(3),
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|combd\(3));

\u10|shi[3]\ : cyclone_lcell
-- Equation(s):
-- \u10|shi\(3) = DFFEAS(GND, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u10|ge[2]~4_combout\, \u10|combb\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u10|combb\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u10|shi\(3));

\u10|qian[3]\ : cyclone_lcell
-- Equation(s):
-- \u11|Mux3~1\ = \u18|Mux6~0\ & (\u11|Mux3~0\ & (\u10|shi\(3)) # !\u11|Mux3~0\ & K1_qian[3]) # !\u18|Mux6~0\ & \u11|Mux3~0\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux6~0\,
	datab => \u11|Mux3~0\,
	datac => \u10|combd\(3),
	datad => \u10|shi\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u10|ge[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|Mux3~1\,
	regout => \u10|qian\(3));

\u11|temp[3]\ : cyclone_lcell
-- Equation(s):
-- \u11|Mux3~2\ = \u18|Mux6~1_combout\ & (L1_temp[3]) # !\u18|Mux6~1_combout\ & (\u11|Mux3~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux6~1_combout\,
	datad => \u11|Mux3~1\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|Mux3~2\,
	regout => \u11|temp\(3));

\u11|outp[0]~0\ : cyclone_lcell
-- Equation(s):
-- \u11|outp[0]~0_combout\ = \key_start~combout\ & (!\u11|Mux5~2\ & !\u11|Mux4~2\ # !\u11|Mux3~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "02aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \key_start~combout\,
	datab => \u11|Mux5~2\,
	datac => \u11|Mux4~2\,
	datad => \u11|Mux3~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|outp[0]~0_combout\);

\u11|outp[0]\ : cyclone_lcell
-- Equation(s):
-- \u11|outp\(0) = DFFEAS(!\u11|Mux5~2\ & !\u11|Mux3~2\ & (\u11|Mux6~2\ $ \u11|Mux4~2\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u11|outp[0]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0014",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u11|Mux5~2\,
	datab => \u11|Mux6~2\,
	datac => \u11|Mux4~2\,
	datad => \u11|Mux3~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u11|outp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|outp\(0));

\u11|outp[1]\ : cyclone_lcell
-- Equation(s):
-- \u11|outp\(1) = DFFEAS(\u11|Mux4~2\ & !\u11|Mux3~2\ & (\u11|Mux5~2\ $ \u11|Mux6~2\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u11|outp[0]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0060",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u11|Mux5~2\,
	datab => \u11|Mux6~2\,
	datac => \u11|Mux4~2\,
	datad => \u11|Mux3~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u11|outp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|outp\(1));

\u11|outp[2]\ : cyclone_lcell
-- Equation(s):
-- \u11|outp\(2) = DFFEAS(\u11|Mux5~2\ & !\u11|Mux6~2\ & !\u11|Mux4~2\ & !\u11|Mux3~2\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u11|outp[0]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u11|Mux5~2\,
	datab => \u11|Mux6~2\,
	datac => \u11|Mux4~2\,
	datad => \u11|Mux3~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u11|outp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|outp\(2));

\u11|outp[3]\ : cyclone_lcell
-- Equation(s):
-- \u11|outp\(3) = DFFEAS(!\u11|Mux3~2\ & (\u11|Mux5~2\ & \u11|Mux6~2\ & \u11|Mux4~2\ # !\u11|Mux5~2\ & (\u11|Mux6~2\ $ \u11|Mux4~2\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u11|outp[0]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0094",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u11|Mux5~2\,
	datab => \u11|Mux6~2\,
	datac => \u11|Mux4~2\,
	datad => \u11|Mux3~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u11|outp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|outp\(3));

\u11|outp[4]\ : cyclone_lcell
-- Equation(s):
-- \u11|outp\(4) = DFFEAS(\u11|Mux6~2\ # !\u11|Mux5~2\ & \u11|Mux4~2\ & !\u11|Mux3~2\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u11|outp[0]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccdc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u11|Mux5~2\,
	datab => \u11|Mux6~2\,
	datac => \u11|Mux4~2\,
	datad => \u11|Mux3~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u11|outp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|outp\(4));

\u11|outp[5]\ : cyclone_lcell
-- Equation(s):
-- \u11|outp\(5) = DFFEAS(!\u11|Mux3~2\ & (\u11|Mux5~2\ & (\u11|Mux6~2\ # !\u11|Mux4~2\) # !\u11|Mux5~2\ & \u11|Mux6~2\ & !\u11|Mux4~2\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u11|outp[0]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "008e",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u11|Mux5~2\,
	datab => \u11|Mux6~2\,
	datac => \u11|Mux4~2\,
	datad => \u11|Mux3~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u11|outp[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|outp\(5));

\u11|outp[6]~1\ : cyclone_lcell
-- Equation(s):
-- \u11|outp[6]~1_combout\ = \u11|Mux5~2\ & (!\u11|Mux4~2\ # !\u11|Mux6~2\) # !\u11|Mux5~2\ & (\u11|Mux4~2\ # \u11|Mux3~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7f7c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u11|Mux6~2\,
	datab => \u11|Mux5~2\,
	datac => \u11|Mux4~2\,
	datad => \u11|Mux3~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u11|outp[6]~1_combout\);

\u11|outp[6]\ : cyclone_lcell
-- Equation(s):
-- \u11|outp\(6) = DFFEAS(\u11|outp[0]~0_combout\ & \u11|outp[6]~1_combout\ # !\u11|outp[0]~0_combout\ & (\u11|outp\(6)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u11|outp[0]~0_combout\,
	datab => \u11|outp[6]~1_combout\,
	datac => \u11|outp\(6),
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u11|outp\(6));

\u18|sel[0]\ : cyclone_lcell
-- Equation(s):
-- \u18|sel\(0) = DFFEAS(!\u9|Mux2~0_combout\, GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u9|Mux2~0_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u18|sel\(0));

\u18|sel[1]\ : cyclone_lcell
-- Equation(s):
-- \u18|sel\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, \u9|Mux1~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u9|Mux1~0\,
	aclr => GND,
	sload => VCC,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u18|sel\(1));

\u18|sel[2]\ : cyclone_lcell
-- Equation(s):
-- \u18|sel\(2) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \u18|temp[2]~4_combout\, \u9|Mux0~0\, , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u9|Mux0~0\,
	aclr => GND,
	sload => VCC,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u18|sel\(2));

\u2|Equal0~4\ : cyclone_lcell
-- Equation(s):
-- \u2|Equal0~4_combout\ = !\u2|run\(12) & !\u2|run\(9) & !\u2|run\(10) & !\u2|run\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(12),
	datab => \u2|run\(9),
	datac => \u2|run\(10),
	datad => \u2|run\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Equal0~4_combout\);

\u2|dp~10\ : cyclone_lcell
-- Equation(s):
-- \u2|dp~10_combout\ = \wheel~combout\ & (!\u2|LessThan1~0_combout\ & \u2|Equal0~2_combout\ # !\u2|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "40cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|LessThan1~0_combout\,
	datab => \wheel~combout\,
	datac => \u2|Equal0~2_combout\,
	datad => \u2|Equal0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|dp~10_combout\);

\u2|dp~11\ : cyclone_lcell
-- Equation(s):
-- \u2|dp~11_combout\ = \u2|process_0~0_combout\ & (!\u2|dp~9_combout\) # !\u2|process_0~0_combout\ & (\u2|dp~10_combout\ # \u2|twofive~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3f2e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|dp~10_combout\,
	datab => \u2|process_0~0_combout\,
	datac => \u2|dp~9_combout\,
	datad => \u2|twofive~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|dp~11_combout\);

\u2|dp~12\ : cyclone_lcell
-- Equation(s):
-- \u2|dp~12_combout\ = \wheel~combout\ & (\u2|dp~regout\ $ (!\u1|ceout~combout\ & \u2|flag~regout\)) # !\wheel~combout\ & (!\u2|dp~regout\ & \u2|flag~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "87a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \wheel~combout\,
	datab => \u1|ceout~combout\,
	datac => \u2|dp~regout\,
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|dp~12_combout\);

\u2|dp\ : cyclone_lcell
-- Equation(s):
-- \u2|dp~regout\ = DFFEAS(\key_start~combout\ & (\u2|dp~11_combout\ & (\u2|dp~regout\ # !\u2|dp~12_combout\) # !\u2|dp~11_combout\ & \u2|dp~regout\ & !\u2|dp~12_combout\) # !\key_start~combout\ & (\u2|dp~regout\), GLOBAL(\clk~combout\), 
-- !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d0f8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \key_start~combout\,
	datab => \u2|dp~11_combout\,
	datac => \u2|dp~regout\,
	datad => \u2|dp~12_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|dp~regout\);

\u15|mileage_price_sum[0]~126\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum[0]~126_combout\ = \u12|current_state.beyond_starting_price~regout\ & \u2|dp~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u12|current_state.beyond_starting_price~regout\,
	datad => \u2|dp~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|mileage_price_sum[0]~126_combout\);

\key_price~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key_price,
	combout => \key_price~combout\);

\u23|count[0]\ : cyclone_lcell
-- Equation(s):
-- \u23|count\(0) = DFFEAS(\u23|count\(0) $ !\u23|Equal0~0_combout\, GLOBAL(\clk~combout\), VCC, , , , , !\key_price~combout\, )
-- \u23|count[0]~15\ = CARRY(\u23|count\(0) & !\u23|Equal0~0_combout\)
-- \u23|count[0]~15COUT1_21\ = CARRY(\u23|count\(0) & !\u23|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9922",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u23|count\(0),
	datab => \u23|Equal0~0_combout\,
	aclr => GND,
	sclr => \ALT_INV_key_price~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u23|count\(0),
	cout0 => \u23|count[0]~15\,
	cout1 => \u23|count[0]~15COUT1_21\);

\u23|count[1]\ : cyclone_lcell
-- Equation(s):
-- \u23|count\(1) = DFFEAS(\u23|count\(1) $ (\u23|count[0]~15\), GLOBAL(\clk~combout\), VCC, , , , , !\key_price~combout\, )
-- \u23|count[1]~13\ = CARRY(!\u23|count[0]~15\ # !\u23|count\(1))
-- \u23|count[1]~13COUT1_23\ = CARRY(!\u23|count[0]~15COUT1_21\ # !\u23|count\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u23|count\(1),
	aclr => GND,
	sclr => \ALT_INV_key_price~combout\,
	cin0 => \u23|count[0]~15\,
	cin1 => \u23|count[0]~15COUT1_21\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u23|count\(1),
	cout0 => \u23|count[1]~13\,
	cout1 => \u23|count[1]~13COUT1_23\);

\u23|count[2]\ : cyclone_lcell
-- Equation(s):
-- \u23|count\(2) = DFFEAS(\u23|count\(2) $ !\u23|count[1]~13\, GLOBAL(\clk~combout\), VCC, , , , , !\key_price~combout\, )
-- \u23|count[2]~9\ = CARRY(\u23|count\(2) & !\u23|count[1]~13\)
-- \u23|count[2]~9COUT1_25\ = CARRY(\u23|count\(2) & !\u23|count[1]~13COUT1_23\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|count\(2),
	aclr => GND,
	sclr => \ALT_INV_key_price~combout\,
	cin0 => \u23|count[1]~13\,
	cin1 => \u23|count[1]~13COUT1_23\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u23|count\(2),
	cout0 => \u23|count[2]~9\,
	cout1 => \u23|count[2]~9COUT1_25\);

\u23|count[3]\ : cyclone_lcell
-- Equation(s):
-- \u23|count\(3) = DFFEAS(\u23|count\(3) $ \u23|count[2]~9\, GLOBAL(\clk~combout\), VCC, , , , , !\key_price~combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|count\(3),
	aclr => GND,
	sclr => \ALT_INV_key_price~combout\,
	cin0 => \u23|count[2]~9\,
	cin1 => \u23|count[2]~9COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u23|count\(3));

\u23|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \u23|Equal0~0_combout\ = !\u23|count\(0) & !\u23|count\(3) & \u23|count\(1) & !\u23|count\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u23|count\(0),
	datab => \u23|count\(3),
	datac => \u23|count\(1),
	datad => \u23|count\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u23|Equal0~0_combout\);

\u23|key_out~0\ : cyclone_lcell
-- Equation(s):
-- \u23|key_out~0_combout\ = \u23|count\(3) # \u23|count\(1) # \u23|count\(2) # !\u23|count\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fffd",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u23|count\(0),
	datab => \u23|count\(3),
	datac => \u23|count\(1),
	datad => \u23|count\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u23|key_out~0_combout\);

\u23|key_out\ : cyclone_lcell
-- Equation(s):
-- \u23|key_out~regout\ = DFFEAS(\key_price~combout\ & (\u23|key_out~0_combout\) # !\key_price~combout\ & \u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee44",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \key_price~combout\,
	datab => \u23|key_out~regout\,
	datad => \u23|key_out~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u23|key_out~regout\);

\u26|Add6~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~0_combout\ = !\u26|day_mileage_price_y\(0)
-- \u26|Add6~1\ = CARRY(\u26|day_mileage_price_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_y\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~0_combout\,
	cout => \u26|Add6~1\);

\u26|day_mileage_price_y[0]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_y\(0) = DFFEAS(\u26|Add6~0_combout\ & (\u26|LessThan6~10_combout\ # \u26|day_mileage_price_yuan\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_mileage_price_y[3]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8c8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~10_combout\,
	datab => \u26|Add6~0_combout\,
	datac => \u26|day_mileage_price_yuan\(31),
	aclr => GND,
	ena => \u26|day_mileage_price_y[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_y\(0));

\u26|Add6~3\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~3_combout\ = \u26|day_mileage_price_y\(1) $ (\u26|Add6~1\)
-- \u26|Add6~4\ = CARRY(!\u26|Add6~1\ # !\u26|day_mileage_price_y\(1))
-- \u26|Add6~4COUT1_93\ = CARRY(!\u26|Add6~1\ # !\u26|day_mileage_price_y\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_y\(1),
	cin => \u26|Add6~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~3_combout\,
	cout0 => \u26|Add6~4\,
	cout1 => \u26|Add6~4COUT1_93\);

\u26|day_mileage_price_y[1]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_y\(1) = DFFEAS(\u26|Add6~3_combout\ & (\u26|LessThan6~10_combout\ # \u26|day_mileage_price_yuan\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_mileage_price_y[3]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0e0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~10_combout\,
	datab => \u26|day_mileage_price_yuan\(31),
	datac => \u26|Add6~3_combout\,
	aclr => GND,
	ena => \u26|day_mileage_price_y[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_y\(1));

\u26|Add6~6\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~6_combout\ = \u26|day_mileage_price_y\(2) $ !(!\u26|Add6~1\ & \u26|Add6~4\) # (\u26|Add6~1\ & \u26|Add6~4COUT1_93\)
-- \u26|Add6~7\ = CARRY(\u26|day_mileage_price_y\(2) & !\u26|Add6~4\)
-- \u26|Add6~7COUT1_95\ = CARRY(\u26|day_mileage_price_y\(2) & !\u26|Add6~4COUT1_93\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_y\(2),
	cin => \u26|Add6~1\,
	cin0 => \u26|Add6~4\,
	cin1 => \u26|Add6~4COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~6_combout\,
	cout0 => \u26|Add6~7\,
	cout1 => \u26|Add6~7COUT1_95\);

\u26|day_mileage_price_y[2]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_y\(2) = DFFEAS(\u26|Add6~6_combout\ & (\u26|LessThan6~10_combout\ # \u26|day_mileage_price_yuan\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_mileage_price_y[3]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~10_combout\,
	datac => \u26|day_mileage_price_yuan\(31),
	datad => \u26|Add6~6_combout\,
	aclr => GND,
	ena => \u26|day_mileage_price_y[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_y\(2));

\u26|LessThan6~9\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan6~9_combout\ = !\u26|day_mileage_price_y\(2) & !\u26|day_mileage_price_y\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0303",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_y\(2),
	datac => \u26|day_mileage_price_y\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan6~9_combout\);

\u26|Equal6~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Equal6~0_combout\ = \u26|day_mileage_price_yuan\(31) # !\u26|day_mileage_price_y\(3) # !\u26|day_mileage_price_y\(0) # !\u26|LessThan6~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f7ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan6~9_combout\,
	datab => \u26|day_mileage_price_y\(0),
	datac => \u26|day_mileage_price_yuan\(31),
	datad => \u26|day_mileage_price_y\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Equal6~0_combout\);

\u26|price_sel~130\ : cyclone_lcell
-- Equation(s):
-- \u26|price_sel~130_combout\ = \u26|pricesel\(2) & !\u26|pricesel\(1) & (\u23|key_out~regout\ # \u26|price_sel\(0)) # !\u26|pricesel\(2) & (\u23|key_out~regout\ $ \u26|price_sel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2770",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(2),
	datab => \u26|pricesel\(1),
	datac => \u23|key_out~regout\,
	datad => \u26|price_sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|price_sel~130_combout\);

\u26|price_sel[0]\ : cyclone_lcell
-- Equation(s):
-- \u26|price_sel\(0) = DFFEAS(!\u21|key_out~regout\ & (\u26|price_sel~130_combout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u21|key_out~regout\,
	datad => \u26|price_sel~130_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|price_sel\(0));

\u26|price_sel~134\ : cyclone_lcell
-- Equation(s):
-- \u26|price_sel~134_combout\ = \u26|pricesel\(1) $ (!\u26|pricesel\(2) & \u23|key_out~regout\ & \u26|price_sel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9ccc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(2),
	datab => \u26|pricesel\(1),
	datac => \u23|key_out~regout\,
	datad => \u26|price_sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|price_sel~134_combout\);

\u26|pricesel[2]\ : cyclone_lcell
-- Equation(s):
-- \u26|pricesel\(2) = DFFEAS(!\u21|key_out~regout\ & !\u26|price_sel~134_combout\ & \u26|price_sel~135_combout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u21|key_out~regout\,
	datab => \u26|price_sel~134_combout\,
	datac => \u26|price_sel~135_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|pricesel\(2));

\u26|price_sel~135\ : cyclone_lcell
-- Equation(s):
-- \u26|price_sel~135_combout\ = \u23|key_out~regout\ & (\u26|price_sel\(0) & (\u26|pricesel\(1)) # !\u26|price_sel\(0) & \u26|pricesel\(2)) # !\u23|key_out~regout\ & \u26|pricesel\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(2),
	datab => \u26|pricesel\(1),
	datac => \u23|key_out~regout\,
	datad => \u26|price_sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|price_sel~135_combout\);

\u26|pricesel[1]\ : cyclone_lcell
-- Equation(s):
-- \u26|pricesel\(1) = DFFEAS(!\u26|price_sel~135_combout\ & !\u21|key_out~regout\ & \u26|price_sel~134_combout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|price_sel~135_combout\,
	datab => \u21|key_out~regout\,
	datac => \u26|price_sel~134_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|pricesel\(1));

\u26|day_mileage_price_yuan[4]~135\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan[4]~135_combout\ = \u22|key_out~regout\ & (\u23|key_out~regout\ $ \u26|price_sel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0aa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u22|key_out~regout\,
	datac => \u23|key_out~regout\,
	datad => \u26|price_sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_mileage_price_yuan[4]~135_combout\);

\u26|day_mileage_price_yuan[4]~172\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan[4]~172_combout\ = \u26|pricesel\(1) & !\u26|pricesel\(2) & \u20|key_out~regout\ & \u26|day_mileage_price_yuan[4]~135_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(1),
	datab => \u26|pricesel\(2),
	datac => \u20|key_out~regout\,
	datad => \u26|day_mileage_price_yuan[4]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_mileage_price_yuan[4]~172_combout\);

\u26|day_mileage_price_y[3]~0\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_y[3]~0_combout\ = \u26|day_mileage_price_yuan[4]~172_combout\ & (\u26|LessThan6~11_combout\ # !\u26|Equal6~0_combout\ & \u26|LessThan6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|Equal6~0_combout\,
	datab => \u26|LessThan6~11_combout\,
	datac => \u26|day_mileage_price_yuan[4]~172_combout\,
	datad => \u26|LessThan6~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_mileage_price_y[3]~0_combout\);

\u26|Add6~9\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~9_combout\ = \u26|day_mileage_price_y\(3) $ ((!\u26|Add6~1\ & \u26|Add6~7\) # (\u26|Add6~1\ & \u26|Add6~7COUT1_95\))
-- \u26|Add6~10\ = CARRY(!\u26|Add6~7\ # !\u26|day_mileage_price_y\(3))
-- \u26|Add6~10COUT1_97\ = CARRY(!\u26|Add6~7COUT1_95\ # !\u26|day_mileage_price_y\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_y\(3),
	cin => \u26|Add6~1\,
	cin0 => \u26|Add6~7\,
	cin1 => \u26|Add6~7COUT1_95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~9_combout\,
	cout0 => \u26|Add6~10\,
	cout1 => \u26|Add6~10COUT1_97\);

\u26|Add6~65\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~65_combout\ = \u26|day_mileage_price_yuan\(4) $ (!(!\u26|Add6~1\ & \u26|Add6~10\) # (\u26|Add6~1\ & \u26|Add6~10COUT1_97\))
-- \u26|Add6~66\ = CARRY(\u26|day_mileage_price_yuan\(4) & (!\u26|Add6~10\))
-- \u26|Add6~66COUT1_99\ = CARRY(\u26|day_mileage_price_yuan\(4) & (!\u26|Add6~10COUT1_97\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(4),
	cin => \u26|Add6~1\,
	cin0 => \u26|Add6~10\,
	cin1 => \u26|Add6~10COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~65_combout\,
	cout0 => \u26|Add6~66\,
	cout1 => \u26|Add6~66COUT1_99\);

\u26|day_mileage_price_yuan[4]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(4) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|Add6~65_combout\ & (\u26|LessThan6~11_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(4)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_y[3]~0_combout\,
	datab => \u26|Add6~65_combout\,
	datac => \u26|day_mileage_price_yuan\(4),
	datad => \u26|LessThan6~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(4));

\u26|Add6~63\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~63_combout\ = \u26|day_mileage_price_yuan\(5) $ (!\u26|Add6~1\ & \u26|Add6~66\) # (\u26|Add6~1\ & \u26|Add6~66COUT1_99\)
-- \u26|Add6~64\ = CARRY(!\u26|Add6~66COUT1_99\ # !\u26|day_mileage_price_yuan\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(5),
	cin => \u26|Add6~1\,
	cin0 => \u26|Add6~66\,
	cin1 => \u26|Add6~66COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~63_combout\,
	cout => \u26|Add6~64\);

\u26|day_mileage_price_yuan[5]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(5) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & \u26|Add6~63_combout\ # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(5)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_y[3]~0_combout\,
	datab => \u26|LessThan6~11_combout\,
	datac => \u26|Add6~63_combout\,
	datad => \u26|day_mileage_price_yuan\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(5));

\u26|Add6~61\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~61_combout\ = \u26|day_mileage_price_yuan\(6) $ (!\u26|Add6~64\)
-- \u26|Add6~62\ = CARRY(\u26|day_mileage_price_yuan\(6) & (!\u26|Add6~64\))
-- \u26|Add6~62COUT1_101\ = CARRY(\u26|day_mileage_price_yuan\(6) & (!\u26|Add6~64\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(6),
	cin => \u26|Add6~64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~61_combout\,
	cout0 => \u26|Add6~62\,
	cout1 => \u26|Add6~62COUT1_101\);

\u26|day_mileage_price_yuan[6]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(6) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|Add6~61_combout\ & \u26|LessThan6~11_combout\ # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(6)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_y[3]~0_combout\,
	datab => \u26|Add6~61_combout\,
	datac => \u26|LessThan6~11_combout\,
	datad => \u26|day_mileage_price_yuan\(6),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(6));

\u26|Add6~59\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~59_combout\ = \u26|day_mileage_price_yuan\(7) $ ((!\u26|Add6~64\ & \u26|Add6~62\) # (\u26|Add6~64\ & \u26|Add6~62COUT1_101\))
-- \u26|Add6~60\ = CARRY(!\u26|Add6~62\ # !\u26|day_mileage_price_yuan\(7))
-- \u26|Add6~60COUT1_103\ = CARRY(!\u26|Add6~62COUT1_101\ # !\u26|day_mileage_price_yuan\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(7),
	cin => \u26|Add6~64\,
	cin0 => \u26|Add6~62\,
	cin1 => \u26|Add6~62COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~59_combout\,
	cout0 => \u26|Add6~60\,
	cout1 => \u26|Add6~60COUT1_103\);

\u26|day_mileage_price_yuan[7]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(7) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & (\u26|LessThan6~11_combout\ & \u26|Add6~59_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & \u26|day_mileage_price_yuan\(7), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_yuan\(7),
	datab => \u26|day_mileage_price_y[3]~0_combout\,
	datac => \u26|LessThan6~11_combout\,
	datad => \u26|Add6~59_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(7));

\u26|Add6~57\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~57_combout\ = \u26|day_mileage_price_yuan\(8) $ !(!\u26|Add6~64\ & \u26|Add6~60\) # (\u26|Add6~64\ & \u26|Add6~60COUT1_103\)
-- \u26|Add6~58\ = CARRY(\u26|day_mileage_price_yuan\(8) & !\u26|Add6~60\)
-- \u26|Add6~58COUT1_105\ = CARRY(\u26|day_mileage_price_yuan\(8) & !\u26|Add6~60COUT1_103\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(8),
	cin => \u26|Add6~64\,
	cin0 => \u26|Add6~60\,
	cin1 => \u26|Add6~60COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~57_combout\,
	cout0 => \u26|Add6~58\,
	cout1 => \u26|Add6~58COUT1_105\);

\u26|day_mileage_price_yuan[8]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(8) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & (\u26|Add6~57_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(8)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~11_combout\,
	datab => \u26|day_mileage_price_yuan\(8),
	datac => \u26|Add6~57_combout\,
	datad => \u26|day_mileage_price_y[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(8));

\u26|Add6~55\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~55_combout\ = \u26|day_mileage_price_yuan\(9) $ ((!\u26|Add6~64\ & \u26|Add6~58\) # (\u26|Add6~64\ & \u26|Add6~58COUT1_105\))
-- \u26|Add6~56\ = CARRY(!\u26|Add6~58\ # !\u26|day_mileage_price_yuan\(9))
-- \u26|Add6~56COUT1_107\ = CARRY(!\u26|Add6~58COUT1_105\ # !\u26|day_mileage_price_yuan\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(9),
	cin => \u26|Add6~64\,
	cin0 => \u26|Add6~58\,
	cin1 => \u26|Add6~58COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~55_combout\,
	cout0 => \u26|Add6~56\,
	cout1 => \u26|Add6~56COUT1_107\);

\u26|day_mileage_price_yuan[9]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(9) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|Add6~55_combout\ & (\u26|LessThan6~11_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(9)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add6~55_combout\,
	datab => \u26|day_mileage_price_yuan\(9),
	datac => \u26|LessThan6~11_combout\,
	datad => \u26|day_mileage_price_y[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(9));

\u26|Add6~53\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~53_combout\ = \u26|day_mileage_price_yuan\(10) $ !(!\u26|Add6~64\ & \u26|Add6~56\) # (\u26|Add6~64\ & \u26|Add6~56COUT1_107\)
-- \u26|Add6~54\ = CARRY(\u26|day_mileage_price_yuan\(10) & !\u26|Add6~56COUT1_107\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(10),
	cin => \u26|Add6~64\,
	cin0 => \u26|Add6~56\,
	cin1 => \u26|Add6~56COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~53_combout\,
	cout => \u26|Add6~54\);

\u26|day_mileage_price_yuan[10]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(10) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & (\u26|LessThan6~11_combout\ & \u26|Add6~53_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & \u26|day_mileage_price_yuan\(10), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_yuan\(10),
	datab => \u26|day_mileage_price_y[3]~0_combout\,
	datac => \u26|LessThan6~11_combout\,
	datad => \u26|Add6~53_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(10));

\u26|Add6~51\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~51_combout\ = \u26|day_mileage_price_yuan\(11) $ \u26|Add6~54\
-- \u26|Add6~52\ = CARRY(!\u26|Add6~54\ # !\u26|day_mileage_price_yuan\(11))
-- \u26|Add6~52COUT1_109\ = CARRY(!\u26|Add6~54\ # !\u26|day_mileage_price_yuan\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(11),
	cin => \u26|Add6~54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~51_combout\,
	cout0 => \u26|Add6~52\,
	cout1 => \u26|Add6~52COUT1_109\);

\u26|day_mileage_price_yuan[11]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(11) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & \u26|Add6~51_combout\ # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(11)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~11_combout\,
	datab => \u26|Add6~51_combout\,
	datac => \u26|day_mileage_price_yuan\(11),
	datad => \u26|day_mileage_price_y[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(11));

\u26|Add6~49\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~49_combout\ = \u26|day_mileage_price_yuan\(12) $ (!(!\u26|Add6~54\ & \u26|Add6~52\) # (\u26|Add6~54\ & \u26|Add6~52COUT1_109\))
-- \u26|Add6~50\ = CARRY(\u26|day_mileage_price_yuan\(12) & (!\u26|Add6~52\))
-- \u26|Add6~50COUT1_111\ = CARRY(\u26|day_mileage_price_yuan\(12) & (!\u26|Add6~52COUT1_109\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(12),
	cin => \u26|Add6~54\,
	cin0 => \u26|Add6~52\,
	cin1 => \u26|Add6~52COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~49_combout\,
	cout0 => \u26|Add6~50\,
	cout1 => \u26|Add6~50COUT1_111\);

\u26|day_mileage_price_yuan[12]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(12) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|Add6~49_combout\ & (\u26|LessThan6~11_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(12)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add6~49_combout\,
	datab => \u26|day_mileage_price_yuan\(12),
	datac => \u26|LessThan6~11_combout\,
	datad => \u26|day_mileage_price_y[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(12));

\u26|Add6~47\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~47_combout\ = \u26|day_mileage_price_yuan\(13) $ (!\u26|Add6~54\ & \u26|Add6~50\) # (\u26|Add6~54\ & \u26|Add6~50COUT1_111\)
-- \u26|Add6~48\ = CARRY(!\u26|Add6~50\ # !\u26|day_mileage_price_yuan\(13))
-- \u26|Add6~48COUT1_113\ = CARRY(!\u26|Add6~50COUT1_111\ # !\u26|day_mileage_price_yuan\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(13),
	cin => \u26|Add6~54\,
	cin0 => \u26|Add6~50\,
	cin1 => \u26|Add6~50COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~47_combout\,
	cout0 => \u26|Add6~48\,
	cout1 => \u26|Add6~48COUT1_113\);

\u26|day_mileage_price_yuan[13]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(13) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & (\u26|Add6~47_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(13)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~11_combout\,
	datab => \u26|day_mileage_price_yuan\(13),
	datac => \u26|Add6~47_combout\,
	datad => \u26|day_mileage_price_y[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(13));

\u26|Add6~45\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~45_combout\ = \u26|day_mileage_price_yuan\(14) $ (!(!\u26|Add6~54\ & \u26|Add6~48\) # (\u26|Add6~54\ & \u26|Add6~48COUT1_113\))
-- \u26|Add6~46\ = CARRY(\u26|day_mileage_price_yuan\(14) & (!\u26|Add6~48\))
-- \u26|Add6~46COUT1_115\ = CARRY(\u26|day_mileage_price_yuan\(14) & (!\u26|Add6~48COUT1_113\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(14),
	cin => \u26|Add6~54\,
	cin0 => \u26|Add6~48\,
	cin1 => \u26|Add6~48COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~45_combout\,
	cout0 => \u26|Add6~46\,
	cout1 => \u26|Add6~46COUT1_115\);

\u26|day_mileage_price_yuan[14]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(14) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & \u26|Add6~45_combout\ # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(14)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~11_combout\,
	datab => \u26|day_mileage_price_y[3]~0_combout\,
	datac => \u26|Add6~45_combout\,
	datad => \u26|day_mileage_price_yuan\(14),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(14));

\u26|Add6~43\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~43_combout\ = \u26|day_mileage_price_yuan\(15) $ ((!\u26|Add6~54\ & \u26|Add6~46\) # (\u26|Add6~54\ & \u26|Add6~46COUT1_115\))
-- \u26|Add6~44\ = CARRY(!\u26|Add6~46COUT1_115\ # !\u26|day_mileage_price_yuan\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(15),
	cin => \u26|Add6~54\,
	cin0 => \u26|Add6~46\,
	cin1 => \u26|Add6~46COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~43_combout\,
	cout => \u26|Add6~44\);

\u26|day_mileage_price_yuan[15]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(15) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & (\u26|Add6~43_combout\ & \u26|LessThan6~11_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & \u26|day_mileage_price_yuan\(15), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_yuan\(15),
	datab => \u26|Add6~43_combout\,
	datac => \u26|LessThan6~11_combout\,
	datad => \u26|day_mileage_price_y[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(15));

\u26|Add6~41\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~41_combout\ = \u26|day_mileage_price_yuan\(16) $ (!\u26|Add6~44\)
-- \u26|Add6~42\ = CARRY(\u26|day_mileage_price_yuan\(16) & (!\u26|Add6~44\))
-- \u26|Add6~42COUT1_117\ = CARRY(\u26|day_mileage_price_yuan\(16) & (!\u26|Add6~44\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(16),
	cin => \u26|Add6~44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~41_combout\,
	cout0 => \u26|Add6~42\,
	cout1 => \u26|Add6~42COUT1_117\);

\u26|day_mileage_price_yuan[16]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(16) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & (\u26|LessThan6~11_combout\ & \u26|Add6~41_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & \u26|day_mileage_price_yuan\(16), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_y[3]~0_combout\,
	datab => \u26|day_mileage_price_yuan\(16),
	datac => \u26|LessThan6~11_combout\,
	datad => \u26|Add6~41_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(16));

\u26|Add6~39\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~39_combout\ = \u26|day_mileage_price_yuan\(17) $ ((!\u26|Add6~44\ & \u26|Add6~42\) # (\u26|Add6~44\ & \u26|Add6~42COUT1_117\))
-- \u26|Add6~40\ = CARRY(!\u26|Add6~42\ # !\u26|day_mileage_price_yuan\(17))
-- \u26|Add6~40COUT1_119\ = CARRY(!\u26|Add6~42COUT1_117\ # !\u26|day_mileage_price_yuan\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(17),
	cin => \u26|Add6~44\,
	cin0 => \u26|Add6~42\,
	cin1 => \u26|Add6~42COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~39_combout\,
	cout0 => \u26|Add6~40\,
	cout1 => \u26|Add6~40COUT1_119\);

\u26|day_mileage_price_yuan[17]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(17) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & \u26|Add6~39_combout\ # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(17)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~11_combout\,
	datab => \u26|day_mileage_price_y[3]~0_combout\,
	datac => \u26|Add6~39_combout\,
	datad => \u26|day_mileage_price_yuan\(17),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(17));

\u26|Add6~37\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~37_combout\ = \u26|day_mileage_price_yuan\(18) $ !(!\u26|Add6~44\ & \u26|Add6~40\) # (\u26|Add6~44\ & \u26|Add6~40COUT1_119\)
-- \u26|Add6~38\ = CARRY(\u26|day_mileage_price_yuan\(18) & !\u26|Add6~40\)
-- \u26|Add6~38COUT1_121\ = CARRY(\u26|day_mileage_price_yuan\(18) & !\u26|Add6~40COUT1_119\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(18),
	cin => \u26|Add6~44\,
	cin0 => \u26|Add6~40\,
	cin1 => \u26|Add6~40COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~37_combout\,
	cout0 => \u26|Add6~38\,
	cout1 => \u26|Add6~38COUT1_121\);

\u26|day_mileage_price_yuan[18]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(18) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & (\u26|Add6~37_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(18)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~11_combout\,
	datab => \u26|day_mileage_price_y[3]~0_combout\,
	datac => \u26|day_mileage_price_yuan\(18),
	datad => \u26|Add6~37_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(18));

\u26|Add6~35\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~35_combout\ = \u26|day_mileage_price_yuan\(19) $ ((!\u26|Add6~44\ & \u26|Add6~38\) # (\u26|Add6~44\ & \u26|Add6~38COUT1_121\))
-- \u26|Add6~36\ = CARRY(!\u26|Add6~38\ # !\u26|day_mileage_price_yuan\(19))
-- \u26|Add6~36COUT1_123\ = CARRY(!\u26|Add6~38COUT1_121\ # !\u26|day_mileage_price_yuan\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(19),
	cin => \u26|Add6~44\,
	cin0 => \u26|Add6~38\,
	cin1 => \u26|Add6~38COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~35_combout\,
	cout0 => \u26|Add6~36\,
	cout1 => \u26|Add6~36COUT1_123\);

\u26|day_mileage_price_yuan[19]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(19) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & (\u26|Add6~35_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(19)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~11_combout\,
	datab => \u26|day_mileage_price_y[3]~0_combout\,
	datac => \u26|day_mileage_price_yuan\(19),
	datad => \u26|Add6~35_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(19));

\u26|Add6~33\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~33_combout\ = \u26|day_mileage_price_yuan\(20) $ !(!\u26|Add6~44\ & \u26|Add6~36\) # (\u26|Add6~44\ & \u26|Add6~36COUT1_123\)
-- \u26|Add6~34\ = CARRY(\u26|day_mileage_price_yuan\(20) & !\u26|Add6~36COUT1_123\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(20),
	cin => \u26|Add6~44\,
	cin0 => \u26|Add6~36\,
	cin1 => \u26|Add6~36COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~33_combout\,
	cout => \u26|Add6~34\);

\u26|day_mileage_price_yuan[20]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(20) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & (\u26|Add6~33_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(20)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~11_combout\,
	datab => \u26|day_mileage_price_y[3]~0_combout\,
	datac => \u26|day_mileage_price_yuan\(20),
	datad => \u26|Add6~33_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(20));

\u26|Add6~31\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~31_combout\ = \u26|day_mileage_price_yuan\(21) $ \u26|Add6~34\
-- \u26|Add6~32\ = CARRY(!\u26|Add6~34\ # !\u26|day_mileage_price_yuan\(21))
-- \u26|Add6~32COUT1_125\ = CARRY(!\u26|Add6~34\ # !\u26|day_mileage_price_yuan\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(21),
	cin => \u26|Add6~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~31_combout\,
	cout0 => \u26|Add6~32\,
	cout1 => \u26|Add6~32COUT1_125\);

\u26|day_mileage_price_yuan[21]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(21) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & \u26|Add6~31_combout\ # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(21)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~11_combout\,
	datab => \u26|Add6~31_combout\,
	datac => \u26|day_mileage_price_yuan\(21),
	datad => \u26|day_mileage_price_y[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(21));

\u26|Add6~29\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~29_combout\ = \u26|day_mileage_price_yuan\(22) $ !(!\u26|Add6~34\ & \u26|Add6~32\) # (\u26|Add6~34\ & \u26|Add6~32COUT1_125\)
-- \u26|Add6~30\ = CARRY(\u26|day_mileage_price_yuan\(22) & !\u26|Add6~32\)
-- \u26|Add6~30COUT1_127\ = CARRY(\u26|day_mileage_price_yuan\(22) & !\u26|Add6~32COUT1_125\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(22),
	cin => \u26|Add6~34\,
	cin0 => \u26|Add6~32\,
	cin1 => \u26|Add6~32COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~29_combout\,
	cout0 => \u26|Add6~30\,
	cout1 => \u26|Add6~30COUT1_127\);

\u26|day_mileage_price_yuan[22]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(22) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & (\u26|Add6~29_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(22)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~11_combout\,
	datab => \u26|day_mileage_price_y[3]~0_combout\,
	datac => \u26|day_mileage_price_yuan\(22),
	datad => \u26|Add6~29_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(22));

\u26|LessThan6~2\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan6~2_combout\ = !\u26|day_mileage_price_yuan\(20) & !\u26|day_mileage_price_yuan\(22) & !\u26|day_mileage_price_yuan\(19) & !\u26|day_mileage_price_yuan\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(20),
	datab => \u26|day_mileage_price_yuan\(22),
	datac => \u26|day_mileage_price_yuan\(19),
	datad => \u26|day_mileage_price_yuan\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan6~2_combout\);

\u26|LessThan6~3\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan6~3_combout\ = !\u26|day_mileage_price_yuan\(15) & !\u26|day_mileage_price_yuan\(18) & !\u26|day_mileage_price_yuan\(16) & !\u26|day_mileage_price_yuan\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(15),
	datab => \u26|day_mileage_price_yuan\(18),
	datac => \u26|day_mileage_price_yuan\(16),
	datad => \u26|day_mileage_price_yuan\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan6~3_combout\);

\u26|Add6~27\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~27_combout\ = \u26|day_mileage_price_yuan\(23) $ (!\u26|Add6~34\ & \u26|Add6~30\) # (\u26|Add6~34\ & \u26|Add6~30COUT1_127\)
-- \u26|Add6~28\ = CARRY(!\u26|Add6~30\ # !\u26|day_mileage_price_yuan\(23))
-- \u26|Add6~28COUT1_129\ = CARRY(!\u26|Add6~30COUT1_127\ # !\u26|day_mileage_price_yuan\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(23),
	cin => \u26|Add6~34\,
	cin0 => \u26|Add6~30\,
	cin1 => \u26|Add6~30COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~27_combout\,
	cout0 => \u26|Add6~28\,
	cout1 => \u26|Add6~28COUT1_129\);

\u26|day_mileage_price_yuan[23]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(23) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & (\u26|LessThan6~11_combout\ & \u26|Add6~27_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & \u26|day_mileage_price_yuan\(23), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_y[3]~0_combout\,
	datab => \u26|day_mileage_price_yuan\(23),
	datac => \u26|LessThan6~11_combout\,
	datad => \u26|Add6~27_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(23));

\u26|Add6~25\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~25_combout\ = \u26|day_mileage_price_yuan\(24) $ !(!\u26|Add6~34\ & \u26|Add6~28\) # (\u26|Add6~34\ & \u26|Add6~28COUT1_129\)
-- \u26|Add6~26\ = CARRY(\u26|day_mileage_price_yuan\(24) & !\u26|Add6~28\)
-- \u26|Add6~26COUT1_131\ = CARRY(\u26|day_mileage_price_yuan\(24) & !\u26|Add6~28COUT1_129\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(24),
	cin => \u26|Add6~34\,
	cin0 => \u26|Add6~28\,
	cin1 => \u26|Add6~28COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~25_combout\,
	cout0 => \u26|Add6~26\,
	cout1 => \u26|Add6~26COUT1_131\);

\u26|day_mileage_price_yuan[24]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(24) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & (\u26|LessThan6~11_combout\ & \u26|Add6~25_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & \u26|day_mileage_price_yuan\(24), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_y[3]~0_combout\,
	datab => \u26|day_mileage_price_yuan\(24),
	datac => \u26|LessThan6~11_combout\,
	datad => \u26|Add6~25_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(24));

\u26|Add6~23\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~23_combout\ = \u26|day_mileage_price_yuan\(25) $ ((!\u26|Add6~34\ & \u26|Add6~26\) # (\u26|Add6~34\ & \u26|Add6~26COUT1_131\))
-- \u26|Add6~24\ = CARRY(!\u26|Add6~26COUT1_131\ # !\u26|day_mileage_price_yuan\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(25),
	cin => \u26|Add6~34\,
	cin0 => \u26|Add6~26\,
	cin1 => \u26|Add6~26COUT1_131\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~23_combout\,
	cout => \u26|Add6~24\);

\u26|day_mileage_price_yuan[25]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(25) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & (\u26|LessThan6~11_combout\ & \u26|Add6~23_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & \u26|day_mileage_price_yuan\(25), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_y[3]~0_combout\,
	datab => \u26|day_mileage_price_yuan\(25),
	datac => \u26|LessThan6~11_combout\,
	datad => \u26|Add6~23_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(25));

\u26|Add6~21\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~21_combout\ = \u26|day_mileage_price_yuan\(26) $ !\u26|Add6~24\
-- \u26|Add6~22\ = CARRY(\u26|day_mileage_price_yuan\(26) & !\u26|Add6~24\)
-- \u26|Add6~22COUT1_133\ = CARRY(\u26|day_mileage_price_yuan\(26) & !\u26|Add6~24\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(26),
	cin => \u26|Add6~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~21_combout\,
	cout0 => \u26|Add6~22\,
	cout1 => \u26|Add6~22COUT1_133\);

\u26|day_mileage_price_yuan[26]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(26) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & (\u26|Add6~21_combout\ & \u26|LessThan6~11_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & \u26|day_mileage_price_yuan\(26), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_yuan\(26),
	datab => \u26|Add6~21_combout\,
	datac => \u26|LessThan6~11_combout\,
	datad => \u26|day_mileage_price_y[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(26));

\u26|LessThan6~1\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan6~1_combout\ = !\u26|day_mileage_price_yuan\(26) & !\u26|day_mileage_price_yuan\(24) & !\u26|day_mileage_price_yuan\(23) & !\u26|day_mileage_price_yuan\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(26),
	datab => \u26|day_mileage_price_yuan\(24),
	datac => \u26|day_mileage_price_yuan\(23),
	datad => \u26|day_mileage_price_yuan\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan6~1_combout\);

\u26|Add6~19\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~19_combout\ = \u26|day_mileage_price_yuan\(27) $ (!\u26|Add6~24\ & \u26|Add6~22\) # (\u26|Add6~24\ & \u26|Add6~22COUT1_133\)
-- \u26|Add6~20\ = CARRY(!\u26|Add6~22\ # !\u26|day_mileage_price_yuan\(27))
-- \u26|Add6~20COUT1_135\ = CARRY(!\u26|Add6~22COUT1_133\ # !\u26|day_mileage_price_yuan\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(27),
	cin => \u26|Add6~24\,
	cin0 => \u26|Add6~22\,
	cin1 => \u26|Add6~22COUT1_133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~19_combout\,
	cout0 => \u26|Add6~20\,
	cout1 => \u26|Add6~20COUT1_135\);

\u26|day_mileage_price_yuan[27]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(27) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & (\u26|Add6~19_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(27)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~11_combout\,
	datab => \u26|day_mileage_price_yuan\(27),
	datac => \u26|day_mileage_price_y[3]~0_combout\,
	datad => \u26|Add6~19_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(27));

\u26|Add6~17\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~17_combout\ = \u26|day_mileage_price_yuan\(28) $ (!(!\u26|Add6~24\ & \u26|Add6~20\) # (\u26|Add6~24\ & \u26|Add6~20COUT1_135\))
-- \u26|Add6~18\ = CARRY(\u26|day_mileage_price_yuan\(28) & (!\u26|Add6~20\))
-- \u26|Add6~18COUT1_137\ = CARRY(\u26|day_mileage_price_yuan\(28) & (!\u26|Add6~20COUT1_135\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(28),
	cin => \u26|Add6~24\,
	cin0 => \u26|Add6~20\,
	cin1 => \u26|Add6~20COUT1_135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~17_combout\,
	cout0 => \u26|Add6~18\,
	cout1 => \u26|Add6~18COUT1_137\);

\u26|day_mileage_price_yuan[28]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(28) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|Add6~17_combout\ & \u26|LessThan6~11_combout\ # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_yuan\(28)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add6~17_combout\,
	datab => \u26|LessThan6~11_combout\,
	datac => \u26|day_mileage_price_yuan\(28),
	datad => \u26|day_mileage_price_y[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(28));

\u26|Add6~15\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~15_combout\ = \u26|day_mileage_price_yuan\(29) $ ((!\u26|Add6~24\ & \u26|Add6~18\) # (\u26|Add6~24\ & \u26|Add6~18COUT1_137\))
-- \u26|Add6~16\ = CARRY(!\u26|Add6~18\ # !\u26|day_mileage_price_yuan\(29))
-- \u26|Add6~16COUT1_139\ = CARRY(!\u26|Add6~18COUT1_137\ # !\u26|day_mileage_price_yuan\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(29),
	cin => \u26|Add6~24\,
	cin0 => \u26|Add6~18\,
	cin1 => \u26|Add6~18COUT1_137\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~15_combout\,
	cout0 => \u26|Add6~16\,
	cout1 => \u26|Add6~16COUT1_139\);

\u26|day_mileage_price_yuan[29]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(29) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & (\u26|Add6~15_combout\ & \u26|LessThan6~11_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & \u26|day_mileage_price_yuan\(29), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_yuan\(29),
	datab => \u26|Add6~15_combout\,
	datac => \u26|LessThan6~11_combout\,
	datad => \u26|day_mileage_price_y[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(29));

\u26|Add6~13\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~13_combout\ = \u26|day_mileage_price_yuan\(30) $ (!(!\u26|Add6~24\ & \u26|Add6~16\) # (\u26|Add6~24\ & \u26|Add6~16COUT1_139\))
-- \u26|Add6~14\ = CARRY(\u26|day_mileage_price_yuan\(30) & (!\u26|Add6~16COUT1_139\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(30),
	cin => \u26|Add6~24\,
	cin0 => \u26|Add6~16\,
	cin1 => \u26|Add6~16COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~13_combout\,
	cout => \u26|Add6~14\);

\u26|day_mileage_price_yuan[30]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(30) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & (\u26|LessThan6~11_combout\ & \u26|Add6~13_combout\) # !\u26|day_mileage_price_y[3]~0_combout\ & \u26|day_mileage_price_yuan\(30), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_yuan\(30),
	datab => \u26|LessThan6~11_combout\,
	datac => \u26|Add6~13_combout\,
	datad => \u26|day_mileage_price_y[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(30));

\u26|LessThan6~0\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan6~0_combout\ = !\u26|day_mileage_price_yuan\(30) & !\u26|day_mileage_price_yuan\(27) & !\u26|day_mileage_price_yuan\(28) & !\u26|day_mileage_price_yuan\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(30),
	datab => \u26|day_mileage_price_yuan\(27),
	datac => \u26|day_mileage_price_yuan\(28),
	datad => \u26|day_mileage_price_yuan\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan6~0_combout\);

\u26|LessThan6~4\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan6~4_combout\ = \u26|LessThan6~2_combout\ & \u26|LessThan6~3_combout\ & \u26|LessThan6~1_combout\ & \u26|LessThan6~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan6~2_combout\,
	datab => \u26|LessThan6~3_combout\,
	datac => \u26|LessThan6~1_combout\,
	datad => \u26|LessThan6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan6~4_combout\);

\u26|LessThan6~5\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan6~5_combout\ = !\u26|day_mileage_price_yuan\(11) & !\u26|day_mileage_price_yuan\(13) & !\u26|day_mileage_price_yuan\(12) & !\u26|day_mileage_price_yuan\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(11),
	datab => \u26|day_mileage_price_yuan\(13),
	datac => \u26|day_mileage_price_yuan\(12),
	datad => \u26|day_mileage_price_yuan\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan6~5_combout\);

\u26|LessThan6~6\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan6~6_combout\ = !\u26|day_mileage_price_yuan\(7) & !\u26|day_mileage_price_yuan\(8) & !\u26|day_mileage_price_yuan\(10) & !\u26|day_mileage_price_yuan\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_yuan\(7),
	datab => \u26|day_mileage_price_yuan\(8),
	datac => \u26|day_mileage_price_yuan\(10),
	datad => \u26|day_mileage_price_yuan\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan6~6_combout\);

\u26|LessThan6~7\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan6~7_combout\ = !\u26|day_mileage_price_yuan\(5) & !\u26|day_mileage_price_yuan\(4) & !\u26|day_mileage_price_yuan\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0003",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(5),
	datac => \u26|day_mileage_price_yuan\(4),
	datad => \u26|day_mileage_price_yuan\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan6~7_combout\);

\u26|LessThan6~8\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan6~8_combout\ = \u26|LessThan6~4_combout\ & \u26|LessThan6~5_combout\ & \u26|LessThan6~6_combout\ & \u26|LessThan6~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan6~4_combout\,
	datab => \u26|LessThan6~5_combout\,
	datac => \u26|LessThan6~6_combout\,
	datad => \u26|LessThan6~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan6~8_combout\);

\u26|LessThan6~10\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan6~10_combout\ = \u26|LessThan6~8_combout\ & (!\u26|day_mileage_price_y\(0) & \u26|LessThan6~9_combout\ # !\u26|day_mileage_price_y\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "20aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan6~8_combout\,
	datab => \u26|day_mileage_price_y\(0),
	datac => \u26|LessThan6~9_combout\,
	datad => \u26|day_mileage_price_y\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan6~10_combout\);

\u26|Add6~11\ : cyclone_lcell
-- Equation(s):
-- \u26|Add6~11_combout\ = \u26|Add6~14\ $ \u26|day_mileage_price_yuan\(31)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u26|day_mileage_price_yuan\(31),
	cin => \u26|Add6~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add6~11_combout\);

\u26|day_mileage_price_yuan[31]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_yuan\(31) = DFFEAS(\u26|day_mileage_price_yuan[4]~172_combout\ & \u26|Add6~11_combout\ & (\u26|LessThan6~10_combout\ # \u26|day_mileage_price_yuan\(31)) # !\u26|day_mileage_price_yuan[4]~172_combout\ & 
-- (\u26|day_mileage_price_yuan\(31)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~10_combout\,
	datab => \u26|day_mileage_price_yuan\(31),
	datac => \u26|day_mileage_price_yuan[4]~172_combout\,
	datad => \u26|Add6~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_yuan\(31));

\u26|LessThan6~11\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan6~11_combout\ = \u26|day_mileage_price_yuan\(31) # \u26|LessThan6~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcfc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_yuan\(31),
	datac => \u26|LessThan6~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan6~11_combout\);

\u26|day_mileage_price_y[3]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_y\(3) = DFFEAS(\u26|day_mileage_price_y[3]~0_combout\ & \u26|LessThan6~11_combout\ & \u26|Add6~9_combout\ # !\u26|day_mileage_price_y[3]~0_combout\ & (\u26|day_mileage_price_y\(3)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan6~11_combout\,
	datab => \u26|Add6~9_combout\,
	datac => \u26|day_mileage_price_y[3]~0_combout\,
	datad => \u26|day_mileage_price_y\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_y\(3));

\u27|u28_10|u25_1|Add2~3\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_10|u25_1|Add2~3_combout\ = \u26|day_mileage_price_y\(2) & (\u26|day_mileage_price_y\(3) & (\u26|day_mileage_price_y\(0) # \u26|day_mileage_price_y\(1)) # !\u26|day_mileage_price_y\(3) & \u26|day_mileage_price_y\(0) & \u26|day_mileage_price_y\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_y\(3),
	datab => \u26|day_mileage_price_y\(0),
	datac => \u26|day_mileage_price_y\(1),
	datad => \u26|day_mileage_price_y\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_10|u25_1|Add2~3_combout\);

\u27|u28_10|u25_1|Add2~1\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_10|u25_1|Add2~1_combout\ = \u26|day_mileage_price_y\(1) $ \u26|day_mileage_price_y\(3) $ (\u26|day_mileage_price_y\(2) & \u26|day_mileage_price_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "956a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_y\(1),
	datab => \u26|day_mileage_price_y\(2),
	datac => \u26|day_mileage_price_y\(0),
	datad => \u26|day_mileage_price_y\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_10|u25_1|Add2~1_combout\);

\u26|LessThan5~11\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan5~11_combout\ = \u26|day_mileage_price_jiao\(31) # \u26|LessThan5~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u26|day_mileage_price_jiao\(31),
	datad => \u26|LessThan5~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan5~11_combout\);

\u26|Equal5~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Equal5~0_combout\ = \u26|day_mileage_price_jiao\(31) # !\u26|day_mileage_price_j\(3) # !\u26|day_mileage_price_j\(0) # !\u26|LessThan5~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dfff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan5~9_combout\,
	datab => \u26|day_mileage_price_jiao\(31),
	datac => \u26|day_mileage_price_j\(0),
	datad => \u26|day_mileage_price_j\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Equal5~0_combout\);

\u26|day_mileage_price_jiao[4]~135\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao[4]~135_combout\ = !\u20|key_out~regout\ & (\u26|price_sel\(0) $ \u23|key_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0550",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u20|key_out~regout\,
	datac => \u26|price_sel\(0),
	datad => \u23|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_mileage_price_jiao[4]~135_combout\);

\u26|day_mileage_price_jiao[4]~172\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao[4]~172_combout\ = \u26|day_mileage_price_jiao[4]~135_combout\ & !\u26|pricesel\(2) & \u26|pricesel\(1) & \u22|key_out~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao[4]~135_combout\,
	datab => \u26|pricesel\(2),
	datac => \u26|pricesel\(1),
	datad => \u22|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_mileage_price_jiao[4]~172_combout\);

\u26|Add5~3\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~3_combout\ = \u26|day_mileage_price_j\(1) $ (\u26|Add5~1\)
-- \u26|Add5~4\ = CARRY(!\u26|Add5~1\ # !\u26|day_mileage_price_j\(1))
-- \u26|Add5~4COUT1_93\ = CARRY(!\u26|Add5~1\ # !\u26|day_mileage_price_j\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_j\(1),
	cin => \u26|Add5~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~3_combout\,
	cout0 => \u26|Add5~4\,
	cout1 => \u26|Add5~4COUT1_93\);

\u26|day_mileage_price_j[1]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_j\(1) = DFFEAS(\u26|Add5~3_combout\ & (\u26|LessThan5~10_combout\ # \u26|day_mileage_price_jiao\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_mileage_price_j[3]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8c8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan5~10_combout\,
	datab => \u26|Add5~3_combout\,
	datac => \u26|day_mileage_price_jiao\(31),
	aclr => GND,
	ena => \u26|day_mileage_price_j[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_j\(1));

\u26|Add5~6\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~6_combout\ = \u26|day_mileage_price_j\(2) $ !(!\u26|Add5~1\ & \u26|Add5~4\) # (\u26|Add5~1\ & \u26|Add5~4COUT1_93\)
-- \u26|Add5~7\ = CARRY(\u26|day_mileage_price_j\(2) & !\u26|Add5~4\)
-- \u26|Add5~7COUT1_95\ = CARRY(\u26|day_mileage_price_j\(2) & !\u26|Add5~4COUT1_93\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_j\(2),
	cin => \u26|Add5~1\,
	cin0 => \u26|Add5~4\,
	cin1 => \u26|Add5~4COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~6_combout\,
	cout0 => \u26|Add5~7\,
	cout1 => \u26|Add5~7COUT1_95\);

\u26|Add5~9\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~9_combout\ = \u26|day_mileage_price_j\(3) $ (!\u26|Add5~1\ & \u26|Add5~7\) # (\u26|Add5~1\ & \u26|Add5~7COUT1_95\)
-- \u26|Add5~10\ = CARRY(!\u26|Add5~7\ # !\u26|day_mileage_price_j\(3))
-- \u26|Add5~10COUT1_97\ = CARRY(!\u26|Add5~7COUT1_95\ # !\u26|day_mileage_price_j\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_j\(3),
	cin => \u26|Add5~1\,
	cin0 => \u26|Add5~7\,
	cin1 => \u26|Add5~7COUT1_95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~9_combout\,
	cout0 => \u26|Add5~10\,
	cout1 => \u26|Add5~10COUT1_97\);

\u26|Add5~65\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~65_combout\ = \u26|day_mileage_price_jiao\(4) $ !(!\u26|Add5~1\ & \u26|Add5~10\) # (\u26|Add5~1\ & \u26|Add5~10COUT1_97\)
-- \u26|Add5~66\ = CARRY(\u26|day_mileage_price_jiao\(4) & !\u26|Add5~10\)
-- \u26|Add5~66COUT1_99\ = CARRY(\u26|day_mileage_price_jiao\(4) & !\u26|Add5~10COUT1_97\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(4),
	cin => \u26|Add5~1\,
	cin0 => \u26|Add5~10\,
	cin1 => \u26|Add5~10COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~65_combout\,
	cout0 => \u26|Add5~66\,
	cout1 => \u26|Add5~66COUT1_99\);

\u26|day_mileage_price_jiao[4]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(4) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|LessThan5~11_combout\ & \u26|Add5~65_combout\ # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(4)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan5~11_combout\,
	datab => \u26|day_mileage_price_j[3]~0_combout\,
	datac => \u26|Add5~65_combout\,
	datad => \u26|day_mileage_price_jiao\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(4));

\u26|Add5~63\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~63_combout\ = \u26|day_mileage_price_jiao\(5) $ ((!\u26|Add5~1\ & \u26|Add5~66\) # (\u26|Add5~1\ & \u26|Add5~66COUT1_99\))
-- \u26|Add5~64\ = CARRY(!\u26|Add5~66COUT1_99\ # !\u26|day_mileage_price_jiao\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(5),
	cin => \u26|Add5~1\,
	cin0 => \u26|Add5~66\,
	cin1 => \u26|Add5~66COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~63_combout\,
	cout => \u26|Add5~64\);

\u26|day_mileage_price_jiao[5]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(5) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & (\u26|Add5~63_combout\ & \u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & \u26|day_mileage_price_jiao\(5), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_jiao\(5),
	datab => \u26|day_mileage_price_j[3]~0_combout\,
	datac => \u26|Add5~63_combout\,
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(5));

\u26|Add5~61\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~61_combout\ = \u26|day_mileage_price_jiao\(6) $ (!\u26|Add5~64\)
-- \u26|Add5~62\ = CARRY(\u26|day_mileage_price_jiao\(6) & (!\u26|Add5~64\))
-- \u26|Add5~62COUT1_101\ = CARRY(\u26|day_mileage_price_jiao\(6) & (!\u26|Add5~64\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(6),
	cin => \u26|Add5~64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~61_combout\,
	cout0 => \u26|Add5~62\,
	cout1 => \u26|Add5~62COUT1_101\);

\u26|day_mileage_price_jiao[6]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(6) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|LessThan5~11_combout\ & \u26|Add5~61_combout\ # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(6)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|LessThan5~11_combout\,
	datac => \u26|Add5~61_combout\,
	datad => \u26|day_mileage_price_jiao\(6),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(6));

\u26|LessThan5~7\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan5~7_combout\ = !\u26|day_mileage_price_jiao\(4) & !\u26|day_mileage_price_jiao\(5) & !\u26|day_mileage_price_jiao\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0003",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(4),
	datac => \u26|day_mileage_price_jiao\(5),
	datad => \u26|day_mileage_price_jiao\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan5~7_combout\);

\u26|Add5~59\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~59_combout\ = \u26|day_mileage_price_jiao\(7) $ (!\u26|Add5~64\ & \u26|Add5~62\) # (\u26|Add5~64\ & \u26|Add5~62COUT1_101\)
-- \u26|Add5~60\ = CARRY(!\u26|Add5~62\ # !\u26|day_mileage_price_jiao\(7))
-- \u26|Add5~60COUT1_103\ = CARRY(!\u26|Add5~62COUT1_101\ # !\u26|day_mileage_price_jiao\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(7),
	cin => \u26|Add5~64\,
	cin0 => \u26|Add5~62\,
	cin1 => \u26|Add5~62COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~59_combout\,
	cout0 => \u26|Add5~60\,
	cout1 => \u26|Add5~60COUT1_103\);

\u26|day_mileage_price_jiao[7]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(7) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|Add5~59_combout\ & (\u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(7)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add5~59_combout\,
	datab => \u26|day_mileage_price_jiao\(7),
	datac => \u26|LessThan5~11_combout\,
	datad => \u26|day_mileage_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(7));

\u26|Add5~57\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~57_combout\ = \u26|day_mileage_price_jiao\(8) $ !(!\u26|Add5~64\ & \u26|Add5~60\) # (\u26|Add5~64\ & \u26|Add5~60COUT1_103\)
-- \u26|Add5~58\ = CARRY(\u26|day_mileage_price_jiao\(8) & !\u26|Add5~60\)
-- \u26|Add5~58COUT1_105\ = CARRY(\u26|day_mileage_price_jiao\(8) & !\u26|Add5~60COUT1_103\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(8),
	cin => \u26|Add5~64\,
	cin0 => \u26|Add5~60\,
	cin1 => \u26|Add5~60COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~57_combout\,
	cout0 => \u26|Add5~58\,
	cout1 => \u26|Add5~58COUT1_105\);

\u26|day_mileage_price_jiao[8]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(8) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|LessThan5~11_combout\ & (\u26|Add5~57_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(8)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|LessThan5~11_combout\,
	datac => \u26|day_mileage_price_jiao\(8),
	datad => \u26|Add5~57_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(8));

\u26|Add5~55\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~55_combout\ = \u26|day_mileage_price_jiao\(9) $ (!\u26|Add5~64\ & \u26|Add5~58\) # (\u26|Add5~64\ & \u26|Add5~58COUT1_105\)
-- \u26|Add5~56\ = CARRY(!\u26|Add5~58\ # !\u26|day_mileage_price_jiao\(9))
-- \u26|Add5~56COUT1_107\ = CARRY(!\u26|Add5~58COUT1_105\ # !\u26|day_mileage_price_jiao\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(9),
	cin => \u26|Add5~64\,
	cin0 => \u26|Add5~58\,
	cin1 => \u26|Add5~58COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~55_combout\,
	cout0 => \u26|Add5~56\,
	cout1 => \u26|Add5~56COUT1_107\);

\u26|day_mileage_price_jiao[9]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(9) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|LessThan5~11_combout\ & \u26|Add5~55_combout\ # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(9)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|LessThan5~11_combout\,
	datac => \u26|Add5~55_combout\,
	datad => \u26|day_mileage_price_jiao\(9),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(9));

\u26|Add5~53\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~53_combout\ = \u26|day_mileage_price_jiao\(10) $ !(!\u26|Add5~64\ & \u26|Add5~56\) # (\u26|Add5~64\ & \u26|Add5~56COUT1_107\)
-- \u26|Add5~54\ = CARRY(\u26|day_mileage_price_jiao\(10) & !\u26|Add5~56COUT1_107\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(10),
	cin => \u26|Add5~64\,
	cin0 => \u26|Add5~56\,
	cin1 => \u26|Add5~56COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~53_combout\,
	cout => \u26|Add5~54\);

\u26|day_mileage_price_jiao[10]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(10) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|LessThan5~11_combout\ & (\u26|Add5~53_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(10)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|LessThan5~11_combout\,
	datac => \u26|day_mileage_price_jiao\(10),
	datad => \u26|Add5~53_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(10));

\u26|LessThan5~6\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan5~6_combout\ = !\u26|day_mileage_price_jiao\(8) & !\u26|day_mileage_price_jiao\(9) & !\u26|day_mileage_price_jiao\(10) & !\u26|day_mileage_price_jiao\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(8),
	datab => \u26|day_mileage_price_jiao\(9),
	datac => \u26|day_mileage_price_jiao\(10),
	datad => \u26|day_mileage_price_jiao\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan5~6_combout\);

\u26|Add5~51\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~51_combout\ = \u26|day_mileage_price_jiao\(11) $ \u26|Add5~54\
-- \u26|Add5~52\ = CARRY(!\u26|Add5~54\ # !\u26|day_mileage_price_jiao\(11))
-- \u26|Add5~52COUT1_109\ = CARRY(!\u26|Add5~54\ # !\u26|day_mileage_price_jiao\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(11),
	cin => \u26|Add5~54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~51_combout\,
	cout0 => \u26|Add5~52\,
	cout1 => \u26|Add5~52COUT1_109\);

\u26|day_mileage_price_jiao[11]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(11) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|LessThan5~11_combout\ & (\u26|Add5~51_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(11)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|LessThan5~11_combout\,
	datac => \u26|day_mileage_price_jiao\(11),
	datad => \u26|Add5~51_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(11));

\u26|Add5~49\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~49_combout\ = \u26|day_mileage_price_jiao\(12) $ (!(!\u26|Add5~54\ & \u26|Add5~52\) # (\u26|Add5~54\ & \u26|Add5~52COUT1_109\))
-- \u26|Add5~50\ = CARRY(\u26|day_mileage_price_jiao\(12) & (!\u26|Add5~52\))
-- \u26|Add5~50COUT1_111\ = CARRY(\u26|day_mileage_price_jiao\(12) & (!\u26|Add5~52COUT1_109\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(12),
	cin => \u26|Add5~54\,
	cin0 => \u26|Add5~52\,
	cin1 => \u26|Add5~52COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~49_combout\,
	cout0 => \u26|Add5~50\,
	cout1 => \u26|Add5~50COUT1_111\);

\u26|day_mileage_price_jiao[12]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(12) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|Add5~49_combout\ & (\u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(12)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add5~49_combout\,
	datab => \u26|day_mileage_price_jiao\(12),
	datac => \u26|LessThan5~11_combout\,
	datad => \u26|day_mileage_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(12));

\u26|Add5~47\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~47_combout\ = \u26|day_mileage_price_jiao\(13) $ ((!\u26|Add5~54\ & \u26|Add5~50\) # (\u26|Add5~54\ & \u26|Add5~50COUT1_111\))
-- \u26|Add5~48\ = CARRY(!\u26|Add5~50\ # !\u26|day_mileage_price_jiao\(13))
-- \u26|Add5~48COUT1_113\ = CARRY(!\u26|Add5~50COUT1_111\ # !\u26|day_mileage_price_jiao\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(13),
	cin => \u26|Add5~54\,
	cin0 => \u26|Add5~50\,
	cin1 => \u26|Add5~50COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~47_combout\,
	cout0 => \u26|Add5~48\,
	cout1 => \u26|Add5~48COUT1_113\);

\u26|day_mileage_price_jiao[13]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(13) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|Add5~47_combout\ & \u26|LessThan5~11_combout\ # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(13)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|Add5~47_combout\,
	datac => \u26|LessThan5~11_combout\,
	datad => \u26|day_mileage_price_jiao\(13),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(13));

\u26|Add5~45\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~45_combout\ = \u26|day_mileage_price_jiao\(14) $ (!(!\u26|Add5~54\ & \u26|Add5~48\) # (\u26|Add5~54\ & \u26|Add5~48COUT1_113\))
-- \u26|Add5~46\ = CARRY(\u26|day_mileage_price_jiao\(14) & (!\u26|Add5~48\))
-- \u26|Add5~46COUT1_115\ = CARRY(\u26|day_mileage_price_jiao\(14) & (!\u26|Add5~48COUT1_113\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(14),
	cin => \u26|Add5~54\,
	cin0 => \u26|Add5~48\,
	cin1 => \u26|Add5~48COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~45_combout\,
	cout0 => \u26|Add5~46\,
	cout1 => \u26|Add5~46COUT1_115\);

\u26|day_mileage_price_jiao[14]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(14) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & (\u26|Add5~45_combout\ & \u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & \u26|day_mileage_price_jiao\(14), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_jiao\(14),
	datab => \u26|Add5~45_combout\,
	datac => \u26|day_mileage_price_j[3]~0_combout\,
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(14));

\u26|Add5~43\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~43_combout\ = \u26|day_mileage_price_jiao\(15) $ ((!\u26|Add5~54\ & \u26|Add5~46\) # (\u26|Add5~54\ & \u26|Add5~46COUT1_115\))
-- \u26|Add5~44\ = CARRY(!\u26|Add5~46COUT1_115\ # !\u26|day_mileage_price_jiao\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(15),
	cin => \u26|Add5~54\,
	cin0 => \u26|Add5~46\,
	cin1 => \u26|Add5~46COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~43_combout\,
	cout => \u26|Add5~44\);

\u26|day_mileage_price_jiao[15]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(15) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|Add5~43_combout\ & (\u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(15)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add5~43_combout\,
	datab => \u26|day_mileage_price_j[3]~0_combout\,
	datac => \u26|day_mileage_price_jiao\(15),
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(15));

\u26|Add5~41\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~41_combout\ = \u26|day_mileage_price_jiao\(16) $ (!\u26|Add5~44\)
-- \u26|Add5~42\ = CARRY(\u26|day_mileage_price_jiao\(16) & (!\u26|Add5~44\))
-- \u26|Add5~42COUT1_117\ = CARRY(\u26|day_mileage_price_jiao\(16) & (!\u26|Add5~44\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(16),
	cin => \u26|Add5~44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~41_combout\,
	cout0 => \u26|Add5~42\,
	cout1 => \u26|Add5~42COUT1_117\);

\u26|day_mileage_price_jiao[16]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(16) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & (\u26|Add5~41_combout\ & \u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & \u26|day_mileage_price_jiao\(16), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|day_mileage_price_jiao\(16),
	datac => \u26|Add5~41_combout\,
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(16));

\u26|Add5~39\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~39_combout\ = \u26|day_mileage_price_jiao\(17) $ (!\u26|Add5~44\ & \u26|Add5~42\) # (\u26|Add5~44\ & \u26|Add5~42COUT1_117\)
-- \u26|Add5~40\ = CARRY(!\u26|Add5~42\ # !\u26|day_mileage_price_jiao\(17))
-- \u26|Add5~40COUT1_119\ = CARRY(!\u26|Add5~42COUT1_117\ # !\u26|day_mileage_price_jiao\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(17),
	cin => \u26|Add5~44\,
	cin0 => \u26|Add5~42\,
	cin1 => \u26|Add5~42COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~39_combout\,
	cout0 => \u26|Add5~40\,
	cout1 => \u26|Add5~40COUT1_119\);

\u26|day_mileage_price_jiao[17]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(17) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|LessThan5~11_combout\ & (\u26|Add5~39_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(17)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|LessThan5~11_combout\,
	datac => \u26|day_mileage_price_jiao\(17),
	datad => \u26|Add5~39_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(17));

\u26|Add5~37\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~37_combout\ = \u26|day_mileage_price_jiao\(18) $ !(!\u26|Add5~44\ & \u26|Add5~40\) # (\u26|Add5~44\ & \u26|Add5~40COUT1_119\)
-- \u26|Add5~38\ = CARRY(\u26|day_mileage_price_jiao\(18) & !\u26|Add5~40\)
-- \u26|Add5~38COUT1_121\ = CARRY(\u26|day_mileage_price_jiao\(18) & !\u26|Add5~40COUT1_119\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(18),
	cin => \u26|Add5~44\,
	cin0 => \u26|Add5~40\,
	cin1 => \u26|Add5~40COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~37_combout\,
	cout0 => \u26|Add5~38\,
	cout1 => \u26|Add5~38COUT1_121\);

\u26|day_mileage_price_jiao[18]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(18) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & (\u26|Add5~37_combout\ & \u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & \u26|day_mileage_price_jiao\(18), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_jiao\(18),
	datab => \u26|Add5~37_combout\,
	datac => \u26|day_mileage_price_j[3]~0_combout\,
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(18));

\u26|Add5~35\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~35_combout\ = \u26|day_mileage_price_jiao\(19) $ ((!\u26|Add5~44\ & \u26|Add5~38\) # (\u26|Add5~44\ & \u26|Add5~38COUT1_121\))
-- \u26|Add5~36\ = CARRY(!\u26|Add5~38\ # !\u26|day_mileage_price_jiao\(19))
-- \u26|Add5~36COUT1_123\ = CARRY(!\u26|Add5~38COUT1_121\ # !\u26|day_mileage_price_jiao\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(19),
	cin => \u26|Add5~44\,
	cin0 => \u26|Add5~38\,
	cin1 => \u26|Add5~38COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~35_combout\,
	cout0 => \u26|Add5~36\,
	cout1 => \u26|Add5~36COUT1_123\);

\u26|day_mileage_price_jiao[19]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(19) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & (\u26|Add5~35_combout\ & \u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & \u26|day_mileage_price_jiao\(19), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|day_mileage_price_jiao\(19),
	datac => \u26|Add5~35_combout\,
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(19));

\u26|Add5~33\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~33_combout\ = \u26|day_mileage_price_jiao\(20) $ !(!\u26|Add5~44\ & \u26|Add5~36\) # (\u26|Add5~44\ & \u26|Add5~36COUT1_123\)
-- \u26|Add5~34\ = CARRY(\u26|day_mileage_price_jiao\(20) & !\u26|Add5~36COUT1_123\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(20),
	cin => \u26|Add5~44\,
	cin0 => \u26|Add5~36\,
	cin1 => \u26|Add5~36COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~33_combout\,
	cout => \u26|Add5~34\);

\u26|day_mileage_price_jiao[20]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(20) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & (\u26|Add5~33_combout\ & \u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & \u26|day_mileage_price_jiao\(20), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_jiao\(20),
	datab => \u26|Add5~33_combout\,
	datac => \u26|day_mileage_price_j[3]~0_combout\,
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(20));

\u26|Add5~31\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~31_combout\ = \u26|day_mileage_price_jiao\(21) $ (\u26|Add5~34\)
-- \u26|Add5~32\ = CARRY(!\u26|Add5~34\ # !\u26|day_mileage_price_jiao\(21))
-- \u26|Add5~32COUT1_125\ = CARRY(!\u26|Add5~34\ # !\u26|day_mileage_price_jiao\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(21),
	cin => \u26|Add5~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~31_combout\,
	cout0 => \u26|Add5~32\,
	cout1 => \u26|Add5~32COUT1_125\);

\u26|day_mileage_price_jiao[21]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(21) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & (\u26|Add5~31_combout\ & \u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & \u26|day_mileage_price_jiao\(21), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|day_mileage_price_jiao\(21),
	datac => \u26|Add5~31_combout\,
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(21));

\u26|Add5~29\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~29_combout\ = \u26|day_mileage_price_jiao\(22) $ !(!\u26|Add5~34\ & \u26|Add5~32\) # (\u26|Add5~34\ & \u26|Add5~32COUT1_125\)
-- \u26|Add5~30\ = CARRY(\u26|day_mileage_price_jiao\(22) & !\u26|Add5~32\)
-- \u26|Add5~30COUT1_127\ = CARRY(\u26|day_mileage_price_jiao\(22) & !\u26|Add5~32COUT1_125\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(22),
	cin => \u26|Add5~34\,
	cin0 => \u26|Add5~32\,
	cin1 => \u26|Add5~32COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~29_combout\,
	cout0 => \u26|Add5~30\,
	cout1 => \u26|Add5~30COUT1_127\);

\u26|day_mileage_price_jiao[22]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(22) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|Add5~29_combout\ & (\u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(22)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add5~29_combout\,
	datab => \u26|day_mileage_price_jiao\(22),
	datac => \u26|day_mileage_price_j[3]~0_combout\,
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(22));

\u26|Add5~27\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~27_combout\ = \u26|day_mileage_price_jiao\(23) $ (!\u26|Add5~34\ & \u26|Add5~30\) # (\u26|Add5~34\ & \u26|Add5~30COUT1_127\)
-- \u26|Add5~28\ = CARRY(!\u26|Add5~30\ # !\u26|day_mileage_price_jiao\(23))
-- \u26|Add5~28COUT1_129\ = CARRY(!\u26|Add5~30COUT1_127\ # !\u26|day_mileage_price_jiao\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(23),
	cin => \u26|Add5~34\,
	cin0 => \u26|Add5~30\,
	cin1 => \u26|Add5~30COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~27_combout\,
	cout0 => \u26|Add5~28\,
	cout1 => \u26|Add5~28COUT1_129\);

\u26|day_mileage_price_jiao[23]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(23) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|Add5~27_combout\ & \u26|LessThan5~11_combout\ # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(23)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|Add5~27_combout\,
	datac => \u26|LessThan5~11_combout\,
	datad => \u26|day_mileage_price_jiao\(23),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(23));

\u26|Add5~25\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~25_combout\ = \u26|day_mileage_price_jiao\(24) $ (!(!\u26|Add5~34\ & \u26|Add5~28\) # (\u26|Add5~34\ & \u26|Add5~28COUT1_129\))
-- \u26|Add5~26\ = CARRY(\u26|day_mileage_price_jiao\(24) & (!\u26|Add5~28\))
-- \u26|Add5~26COUT1_131\ = CARRY(\u26|day_mileage_price_jiao\(24) & (!\u26|Add5~28COUT1_129\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(24),
	cin => \u26|Add5~34\,
	cin0 => \u26|Add5~28\,
	cin1 => \u26|Add5~28COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~25_combout\,
	cout0 => \u26|Add5~26\,
	cout1 => \u26|Add5~26COUT1_131\);

\u26|day_mileage_price_jiao[24]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(24) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|Add5~25_combout\ & \u26|LessThan5~11_combout\ # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(24)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|Add5~25_combout\,
	datac => \u26|LessThan5~11_combout\,
	datad => \u26|day_mileage_price_jiao\(24),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(24));

\u26|Add5~23\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~23_combout\ = \u26|day_mileage_price_jiao\(25) $ ((!\u26|Add5~34\ & \u26|Add5~26\) # (\u26|Add5~34\ & \u26|Add5~26COUT1_131\))
-- \u26|Add5~24\ = CARRY(!\u26|Add5~26COUT1_131\ # !\u26|day_mileage_price_jiao\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(25),
	cin => \u26|Add5~34\,
	cin0 => \u26|Add5~26\,
	cin1 => \u26|Add5~26COUT1_131\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~23_combout\,
	cout => \u26|Add5~24\);

\u26|day_mileage_price_jiao[25]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(25) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & (\u26|LessThan5~11_combout\ & \u26|Add5~23_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & \u26|day_mileage_price_jiao\(25), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_jiao\(25),
	datab => \u26|LessThan5~11_combout\,
	datac => \u26|day_mileage_price_j[3]~0_combout\,
	datad => \u26|Add5~23_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(25));

\u26|Add5~21\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~21_combout\ = \u26|day_mileage_price_jiao\(26) $ (!\u26|Add5~24\)
-- \u26|Add5~22\ = CARRY(\u26|day_mileage_price_jiao\(26) & (!\u26|Add5~24\))
-- \u26|Add5~22COUT1_133\ = CARRY(\u26|day_mileage_price_jiao\(26) & (!\u26|Add5~24\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(26),
	cin => \u26|Add5~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~21_combout\,
	cout0 => \u26|Add5~22\,
	cout1 => \u26|Add5~22COUT1_133\);

\u26|day_mileage_price_jiao[26]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(26) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & (\u26|LessThan5~11_combout\ & \u26|Add5~21_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & \u26|day_mileage_price_jiao\(26), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j[3]~0_combout\,
	datab => \u26|day_mileage_price_jiao\(26),
	datac => \u26|LessThan5~11_combout\,
	datad => \u26|Add5~21_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(26));

\u26|LessThan5~1\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan5~1_combout\ = !\u26|day_mileage_price_jiao\(23) & !\u26|day_mileage_price_jiao\(24) & !\u26|day_mileage_price_jiao\(25) & !\u26|day_mileage_price_jiao\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(23),
	datab => \u26|day_mileage_price_jiao\(24),
	datac => \u26|day_mileage_price_jiao\(25),
	datad => \u26|day_mileage_price_jiao\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan5~1_combout\);

\u26|Add5~19\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~19_combout\ = \u26|day_mileage_price_jiao\(27) $ ((!\u26|Add5~24\ & \u26|Add5~22\) # (\u26|Add5~24\ & \u26|Add5~22COUT1_133\))
-- \u26|Add5~20\ = CARRY(!\u26|Add5~22\ # !\u26|day_mileage_price_jiao\(27))
-- \u26|Add5~20COUT1_135\ = CARRY(!\u26|Add5~22COUT1_133\ # !\u26|day_mileage_price_jiao\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(27),
	cin => \u26|Add5~24\,
	cin0 => \u26|Add5~22\,
	cin1 => \u26|Add5~22COUT1_133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~19_combout\,
	cout0 => \u26|Add5~20\,
	cout1 => \u26|Add5~20COUT1_135\);

\u26|day_mileage_price_jiao[27]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(27) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|Add5~19_combout\ & (\u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(27)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add5~19_combout\,
	datab => \u26|day_mileage_price_j[3]~0_combout\,
	datac => \u26|day_mileage_price_jiao\(27),
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(27));

\u26|Add5~17\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~17_combout\ = \u26|day_mileage_price_jiao\(28) $ !(!\u26|Add5~24\ & \u26|Add5~20\) # (\u26|Add5~24\ & \u26|Add5~20COUT1_135\)
-- \u26|Add5~18\ = CARRY(\u26|day_mileage_price_jiao\(28) & !\u26|Add5~20\)
-- \u26|Add5~18COUT1_137\ = CARRY(\u26|day_mileage_price_jiao\(28) & !\u26|Add5~20COUT1_135\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_jiao\(28),
	cin => \u26|Add5~24\,
	cin0 => \u26|Add5~20\,
	cin1 => \u26|Add5~20COUT1_135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~17_combout\,
	cout0 => \u26|Add5~18\,
	cout1 => \u26|Add5~18COUT1_137\);

\u26|day_mileage_price_jiao[28]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(28) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|Add5~17_combout\ & (\u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(28)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add5~17_combout\,
	datab => \u26|day_mileage_price_j[3]~0_combout\,
	datac => \u26|day_mileage_price_jiao\(28),
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(28));

\u26|Add5~15\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~15_combout\ = \u26|day_mileage_price_jiao\(29) $ ((!\u26|Add5~24\ & \u26|Add5~18\) # (\u26|Add5~24\ & \u26|Add5~18COUT1_137\))
-- \u26|Add5~16\ = CARRY(!\u26|Add5~18\ # !\u26|day_mileage_price_jiao\(29))
-- \u26|Add5~16COUT1_139\ = CARRY(!\u26|Add5~18COUT1_137\ # !\u26|day_mileage_price_jiao\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(29),
	cin => \u26|Add5~24\,
	cin0 => \u26|Add5~18\,
	cin1 => \u26|Add5~18COUT1_137\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~15_combout\,
	cout0 => \u26|Add5~16\,
	cout1 => \u26|Add5~16COUT1_139\);

\u26|day_mileage_price_jiao[29]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(29) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|Add5~15_combout\ & (\u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_jiao\(29)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add5~15_combout\,
	datab => \u26|day_mileage_price_jiao\(29),
	datac => \u26|LessThan5~11_combout\,
	datad => \u26|day_mileage_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(29));

\u26|LessThan5~0\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan5~0_combout\ = !\u26|day_mileage_price_jiao\(30) & !\u26|day_mileage_price_jiao\(28) & !\u26|day_mileage_price_jiao\(27) & !\u26|day_mileage_price_jiao\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(30),
	datab => \u26|day_mileage_price_jiao\(28),
	datac => \u26|day_mileage_price_jiao\(27),
	datad => \u26|day_mileage_price_jiao\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan5~0_combout\);

\u26|LessThan5~3\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan5~3_combout\ = !\u26|day_mileage_price_jiao\(15) & !\u26|day_mileage_price_jiao\(18) & !\u26|day_mileage_price_jiao\(17) & !\u26|day_mileage_price_jiao\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(15),
	datab => \u26|day_mileage_price_jiao\(18),
	datac => \u26|day_mileage_price_jiao\(17),
	datad => \u26|day_mileage_price_jiao\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan5~3_combout\);

\u26|LessThan5~2\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan5~2_combout\ = !\u26|day_mileage_price_jiao\(21) & !\u26|day_mileage_price_jiao\(20) & !\u26|day_mileage_price_jiao\(22) & !\u26|day_mileage_price_jiao\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(21),
	datab => \u26|day_mileage_price_jiao\(20),
	datac => \u26|day_mileage_price_jiao\(22),
	datad => \u26|day_mileage_price_jiao\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan5~2_combout\);

\u26|LessThan5~4\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan5~4_combout\ = \u26|LessThan5~1_combout\ & \u26|LessThan5~0_combout\ & \u26|LessThan5~3_combout\ & \u26|LessThan5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan5~1_combout\,
	datab => \u26|LessThan5~0_combout\,
	datac => \u26|LessThan5~3_combout\,
	datad => \u26|LessThan5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan5~4_combout\);

\u26|LessThan5~5\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan5~5_combout\ = !\u26|day_mileage_price_jiao\(13) & !\u26|day_mileage_price_jiao\(12) & !\u26|day_mileage_price_jiao\(14) & !\u26|day_mileage_price_jiao\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(13),
	datab => \u26|day_mileage_price_jiao\(12),
	datac => \u26|day_mileage_price_jiao\(14),
	datad => \u26|day_mileage_price_jiao\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan5~5_combout\);

\u26|LessThan5~8\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan5~8_combout\ = \u26|LessThan5~7_combout\ & \u26|LessThan5~6_combout\ & \u26|LessThan5~4_combout\ & \u26|LessThan5~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan5~7_combout\,
	datab => \u26|LessThan5~6_combout\,
	datac => \u26|LessThan5~4_combout\,
	datad => \u26|LessThan5~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan5~8_combout\);

\u26|day_mileage_price_j[3]~0\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_j[3]~0_combout\ = \u26|day_mileage_price_jiao[4]~172_combout\ & (\u26|LessThan5~11_combout\ # !\u26|Equal5~0_combout\ & \u26|LessThan5~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan5~11_combout\,
	datab => \u26|Equal5~0_combout\,
	datac => \u26|day_mileage_price_jiao[4]~172_combout\,
	datad => \u26|LessThan5~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_mileage_price_j[3]~0_combout\);

\u26|Add5~13\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~13_combout\ = \u26|day_mileage_price_jiao\(30) $ (!(!\u26|Add5~24\ & \u26|Add5~16\) # (\u26|Add5~24\ & \u26|Add5~16COUT1_139\))
-- \u26|Add5~14\ = CARRY(\u26|day_mileage_price_jiao\(30) & (!\u26|Add5~16COUT1_139\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_jiao\(30),
	cin => \u26|Add5~24\,
	cin0 => \u26|Add5~16\,
	cin1 => \u26|Add5~16COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~13_combout\,
	cout => \u26|Add5~14\);

\u26|day_mileage_price_jiao[30]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(30) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & (\u26|Add5~13_combout\ & \u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & \u26|day_mileage_price_jiao\(30), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_jiao\(30),
	datab => \u26|day_mileage_price_j[3]~0_combout\,
	datac => \u26|Add5~13_combout\,
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(30));

\u26|Add5~11\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~11_combout\ = \u26|Add5~14\ $ \u26|day_mileage_price_jiao\(31)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u26|day_mileage_price_jiao\(31),
	cin => \u26|Add5~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~11_combout\);

\u26|day_mileage_price_jiao[31]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_jiao\(31) = DFFEAS(\u26|day_mileage_price_jiao[4]~172_combout\ & \u26|Add5~11_combout\ & (\u26|LessThan5~10_combout\ # \u26|day_mileage_price_jiao\(31)) # !\u26|day_mileage_price_jiao[4]~172_combout\ & 
-- (\u26|day_mileage_price_jiao\(31)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan5~10_combout\,
	datab => \u26|day_mileage_price_jiao\(31),
	datac => \u26|Add5~11_combout\,
	datad => \u26|day_mileage_price_jiao[4]~172_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_jiao\(31));

\u26|day_mileage_price_j[2]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_j\(2) = DFFEAS(\u26|Add5~6_combout\ & (\u26|LessThan5~10_combout\ # \u26|day_mileage_price_jiao\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_mileage_price_j[3]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan5~10_combout\,
	datac => \u26|day_mileage_price_jiao\(31),
	datad => \u26|Add5~6_combout\,
	aclr => GND,
	ena => \u26|day_mileage_price_j[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_j\(2));

\u26|LessThan5~9\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan5~9_combout\ = !\u26|day_mileage_price_j\(2) & (!\u26|day_mileage_price_j\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0055",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_j\(2),
	datad => \u26|day_mileage_price_j\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan5~9_combout\);

\u26|LessThan5~10\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan5~10_combout\ = \u26|LessThan5~8_combout\ & (\u26|LessThan5~9_combout\ & !\u26|day_mileage_price_j\(0) # !\u26|day_mileage_price_j\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "08cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan5~9_combout\,
	datab => \u26|LessThan5~8_combout\,
	datac => \u26|day_mileage_price_j\(0),
	datad => \u26|day_mileage_price_j\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan5~10_combout\);

\u26|Add5~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Add5~0_combout\ = !\u26|day_mileage_price_j\(0)
-- \u26|Add5~1\ = CARRY(\u26|day_mileage_price_j\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_j\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add5~0_combout\,
	cout => \u26|Add5~1\);

\u26|day_mileage_price_j[0]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_j\(0) = DFFEAS(\u26|Add5~0_combout\ & (\u26|LessThan5~10_combout\ # \u26|day_mileage_price_jiao\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_mileage_price_j[3]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8c8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan5~10_combout\,
	datab => \u26|Add5~0_combout\,
	datac => \u26|day_mileage_price_jiao\(31),
	aclr => GND,
	ena => \u26|day_mileage_price_j[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_j\(0));

\u26|day_mileage_price_j[3]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_mileage_price_j\(3) = DFFEAS(\u26|day_mileage_price_j[3]~0_combout\ & \u26|Add5~9_combout\ & (\u26|LessThan5~11_combout\) # !\u26|day_mileage_price_j[3]~0_combout\ & (\u26|day_mileage_price_j\(3)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add5~9_combout\,
	datab => \u26|day_mileage_price_j\(3),
	datac => \u26|day_mileage_price_j[3]~0_combout\,
	datad => \u26|LessThan5~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_mileage_price_j\(3));

\u27|u28_10|u25_1|Add2~0\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_10|u25_1|Add2~0_combout\ = \u26|day_mileage_price_y\(2) $ \u26|day_mileage_price_y\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_mileage_price_y\(2),
	datac => \u26|day_mileage_price_y\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_10|u25_1|Add2~0_combout\);

\u27|transition3[1]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition3\(1) = DFFEAS(\u26|day_mileage_price_j\(1) $ \u26|day_mileage_price_y\(0), GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition3[1]~1\ = CARRY(\u26|day_mileage_price_j\(1) & \u26|day_mileage_price_y\(0))
-- \u27|transition3[1]~1COUT1_22\ = CARRY(\u26|day_mileage_price_j\(1) & \u26|day_mileage_price_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j\(1),
	datab => \u26|day_mileage_price_y\(0),
	aclr => GND,
	ena => \u23|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition3\(1),
	cout0 => \u27|transition3[1]~1\,
	cout1 => \u27|transition3[1]~1COUT1_22\);

\u27|transition3[2]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition3\(2) = DFFEAS(\u26|day_mileage_price_j\(2) $ \u26|day_mileage_price_y\(1) $ \u27|transition3[1]~1\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition3[2]~3\ = CARRY(\u26|day_mileage_price_j\(2) & !\u26|day_mileage_price_y\(1) & !\u27|transition3[1]~1\ # !\u26|day_mileage_price_j\(2) & (!\u27|transition3[1]~1\ # !\u26|day_mileage_price_y\(1)))
-- \u27|transition3[2]~3COUT1_24\ = CARRY(\u26|day_mileage_price_j\(2) & !\u26|day_mileage_price_y\(1) & !\u27|transition3[1]~1COUT1_22\ # !\u26|day_mileage_price_j\(2) & (!\u27|transition3[1]~1COUT1_22\ # !\u26|day_mileage_price_y\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j\(2),
	datab => \u26|day_mileage_price_y\(1),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition3[1]~1\,
	cin1 => \u27|transition3[1]~1COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition3\(2),
	cout0 => \u27|transition3[2]~3\,
	cout1 => \u27|transition3[2]~3COUT1_24\);

\u27|transition3[3]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition3\(3) = DFFEAS(\u26|day_mileage_price_j\(3) $ \u27|u28_10|u25_1|Add2~0_combout\ $ !\u27|transition3[2]~3\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition3[3]~5\ = CARRY(\u26|day_mileage_price_j\(3) & (\u27|u28_10|u25_1|Add2~0_combout\ # !\u27|transition3[2]~3\) # !\u26|day_mileage_price_j\(3) & \u27|u28_10|u25_1|Add2~0_combout\ & !\u27|transition3[2]~3\)
-- \u27|transition3[3]~5COUT1_26\ = CARRY(\u26|day_mileage_price_j\(3) & (\u27|u28_10|u25_1|Add2~0_combout\ # !\u27|transition3[2]~3COUT1_24\) # !\u26|day_mileage_price_j\(3) & \u27|u28_10|u25_1|Add2~0_combout\ & !\u27|transition3[2]~3COUT1_24\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_mileage_price_j\(3),
	datab => \u27|u28_10|u25_1|Add2~0_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition3[2]~3\,
	cin1 => \u27|transition3[2]~3COUT1_24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition3\(3),
	cout0 => \u27|transition3[3]~5\,
	cout1 => \u27|transition3[3]~5COUT1_26\);

\u27|transition3[4]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition3\(4) = DFFEAS(\u27|u28_10|u25_1|Add2~1_combout\ $ \u27|transition3[3]~5\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition3[4]~7\ = CARRY(!\u27|transition3[3]~5COUT1_26\ # !\u27|u28_10|u25_1|Add2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u27|u28_10|u25_1|Add2~1_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition3[3]~5\,
	cin1 => \u27|transition3[3]~5COUT1_26\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition3\(4),
	cout => \u27|transition3[4]~7\);

\u27|u28_10|u25_1|Add2~2\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_10|u25_1|Add2~2_combout\ = \u26|day_mileage_price_y\(1) & (\u26|day_mileage_price_y\(3) # \u26|day_mileage_price_y\(2) & \u26|day_mileage_price_y\(0)) # !\u26|day_mileage_price_y\(1) & \u26|day_mileage_price_y\(2) & \u26|day_mileage_price_y\(0) & 
-- \u26|day_mileage_price_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_mileage_price_y\(1),
	datab => \u26|day_mileage_price_y\(2),
	datac => \u26|day_mileage_price_y\(0),
	datad => \u26|day_mileage_price_y\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_10|u25_1|Add2~2_combout\);

\u27|transition3[5]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition3\(5) = DFFEAS(\u27|u28_10|u25_1|Add2~2_combout\ $ \u26|day_mileage_price_y\(2) $ !\u27|transition3[4]~7\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition3[5]~9\ = CARRY(!\u27|transition3[4]~7\ & (\u27|u28_10|u25_1|Add2~2_combout\ $ \u26|day_mileage_price_y\(2)))
-- \u27|transition3[5]~9COUT1_28\ = CARRY(!\u27|transition3[4]~7\ & (\u27|u28_10|u25_1|Add2~2_combout\ $ \u26|day_mileage_price_y\(2)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "6906",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|u28_10|u25_1|Add2~2_combout\,
	datab => \u26|day_mileage_price_y\(2),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition3[4]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition3\(5),
	cout0 => \u27|transition3[5]~9\,
	cout1 => \u27|transition3[5]~9COUT1_28\);

\u27|transition3[6]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition3\(6) = DFFEAS(\u27|u28_10|u25_1|Add2~3_combout\ $ \u26|day_mileage_price_y\(3) $ (!\u27|transition3[4]~7\ & \u27|transition3[5]~9\) # (\u27|transition3[4]~7\ & \u27|transition3[5]~9COUT1_28\), GLOBAL(\clk~combout\), VCC, , 
-- \u23|key_out~regout\, , , , )
-- \u27|transition3[6]~11\ = CARRY(\u27|u28_10|u25_1|Add2~3_combout\ $ !\u26|day_mileage_price_y\(3) # !\u27|transition3[5]~9\)
-- \u27|transition3[6]~11COUT1_30\ = CARRY(\u27|u28_10|u25_1|Add2~3_combout\ $ !\u26|day_mileage_price_y\(3) # !\u27|transition3[5]~9COUT1_28\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "969f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|u28_10|u25_1|Add2~3_combout\,
	datab => \u26|day_mileage_price_y\(3),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition3[4]~7\,
	cin0 => \u27|transition3[5]~9\,
	cin1 => \u27|transition3[5]~9COUT1_28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition3\(6),
	cout0 => \u27|transition3[6]~11\,
	cout1 => \u27|transition3[6]~11COUT1_30\);

\u27|day_mileage_price[6]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_mileage_price\(6) = DFFEAS(\u23|key_out~regout\ & \u27|transition3\(6), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition3\(6),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_mileage_price\(6));

\u27|day_mileage_price[4]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_mileage_price\(4) = DFFEAS(\u27|transition3\(4) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition3\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_mileage_price\(4));

\u27|day_mileage_price[3]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_mileage_price\(3) = DFFEAS(\u27|transition3\(3) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition3\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_mileage_price\(3));

\u27|day_mileage_price[2]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_mileage_price\(2) = DFFEAS(\u27|transition3\(2) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3f3",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datac => \u27|transition3\(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_mileage_price\(2));

\u27|day_mileage_price[1]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_mileage_price\(1) = DFFEAS(\u27|transition3\(1) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afaf",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|transition3\(1),
	datac => \u23|key_out~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_mileage_price\(1));

\u15|Add0~0\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~0_combout\ = !\u27|day_mileage_price\(1)
-- \u15|Add0~1\ = CARRY(\u27|day_mileage_price\(1))
-- \u15|Add0~1COUT1_30\ = CARRY(\u27|day_mileage_price\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_mileage_price\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~0_combout\,
	cout0 => \u15|Add0~1\,
	cout1 => \u15|Add0~1COUT1_30\);

\u15|Add0~4\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~4_combout\ = \u27|day_mileage_price\(2) $ \u15|Add0~1\
-- \u15|Add0~5\ = CARRY(!\u15|Add0~1\ # !\u27|day_mileage_price\(2))
-- \u15|Add0~5COUT1_32\ = CARRY(!\u15|Add0~1COUT1_30\ # !\u27|day_mileage_price\(2))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_mileage_price\(2),
	cin0 => \u15|Add0~1\,
	cin1 => \u15|Add0~1COUT1_30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~4_combout\,
	cout0 => \u15|Add0~5\,
	cout1 => \u15|Add0~5COUT1_32\);

\u15|Add0~8\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~8_combout\ = \u27|day_mileage_price\(3) $ \u15|Add0~5\
-- \u15|Add0~9\ = CARRY(\u27|day_mileage_price\(3) # !\u15|Add0~5\)
-- \u15|Add0~9COUT1_34\ = CARRY(\u27|day_mileage_price\(3) # !\u15|Add0~5COUT1_32\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3ccf",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_mileage_price\(3),
	cin0 => \u15|Add0~5\,
	cin1 => \u15|Add0~5COUT1_32\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~8_combout\,
	cout0 => \u15|Add0~9\,
	cout1 => \u15|Add0~9COUT1_34\);

\u15|Add0~12\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~12_combout\ = \u27|day_mileage_price\(4) $ \u15|Add0~9\
-- \u15|Add0~13\ = CARRY(!\u15|Add0~9COUT1_34\ # !\u27|day_mileage_price\(4))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_mileage_price\(4),
	cin0 => \u15|Add0~9\,
	cin1 => \u15|Add0~9COUT1_34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~12_combout\,
	cout => \u15|Add0~13\);

\u27|day_mileage_price[5]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_mileage_price\(5) = DFFEAS(\u23|key_out~regout\ & (\u27|transition3\(5)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u23|key_out~regout\,
	datad => \u27|transition3\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_mileage_price\(5));

\u15|Add0~16\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~16_combout\ = \u27|day_mileage_price\(5) $ (!\u15|Add0~13\)
-- \u15|Add0~17\ = CARRY(\u27|day_mileage_price\(5) & (!\u15|Add0~13\))
-- \u15|Add0~17COUT1_36\ = CARRY(\u27|day_mileage_price\(5) & (!\u15|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_mileage_price\(5),
	cin => \u15|Add0~13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~16_combout\,
	cout0 => \u15|Add0~17\,
	cout1 => \u15|Add0~17COUT1_36\);

\u15|Add0~20\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~20_combout\ = (!\u15|Add0~13\ & \u15|Add0~17\) # (\u15|Add0~13\ & \u15|Add0~17COUT1_36\) $ \u27|day_mileage_price\(6)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u27|day_mileage_price\(6),
	cin => \u15|Add0~13\,
	cin0 => \u15|Add0~17\,
	cin1 => \u15|Add0~17COUT1_36\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~20_combout\);

\u2|Add3~6\ : cyclone_lcell
-- Equation(s):
-- \u2|Add3~6_combout\ = \u2|twenty\(0) $ \u2|LessThan1~1_combout\
-- \u2|Add3~7\ = CARRY(\u2|twenty\(0) & \u2|LessThan1~1_combout\)
-- \u2|Add3~7COUT1_13\ = CARRY(\u2|twenty\(0) & \u2|LessThan1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty\(0),
	datab => \u2|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add3~6_combout\,
	cout0 => \u2|Add3~7\,
	cout1 => \u2|Add3~7COUT1_13\);

\u2|twenty~76\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~76_combout\ = \u2|LessThan0~0_combout\ & (\u2|twenty\(0)) # !\u2|LessThan0~0_combout\ & \u2|Add3~6_combout\ # !\u2|LessThan2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fb73",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|LessThan0~0_combout\,
	datab => \u2|LessThan2~0_combout\,
	datac => \u2|Add3~6_combout\,
	datad => \u2|twenty\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~76_combout\);

\u2|twenty[1]~74\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty[1]~74_combout\ = \wheel~combout\ & (\u2|run\(12) # !\u2|LessThan5~0_combout\ # !\u2|LessThan4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8ccc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|run\(12),
	datab => \wheel~combout\,
	datac => \u2|LessThan4~0_combout\,
	datad => \u2|LessThan5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty[1]~74_combout\);

\u2|twenty[1]~75\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty[1]~75_combout\ = \key_start~combout\ & (\u2|twenty[1]~74_combout\ # \u2|LessThan6~1_combout\ # !\u2|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0b0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty[1]~74_combout\,
	datab => \u2|process_0~0_combout\,
	datac => \key_start~combout\,
	datad => \u2|LessThan6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty[1]~75_combout\);

\u2|twenty[0]\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty[0]~COMBOUT\ = \u2|twenty~73_combout\ & \u2|twenty\(0) # !\u2|twenty~73_combout\ & (\u2|twenty~76_combout\)
-- \u2|twenty\(0) = DFFEAS(\u2|twenty[0]~COMBOUT\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|twenty[1]~75_combout\, \u2|twenty~78_combout\, , , \u2|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|twenty\(0),
	datab => \u2|twenty~73_combout\,
	datac => \u2|twenty~78_combout\,
	datad => \u2|twenty~76_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u2|process_0~0_combout\,
	ena => \u2|twenty[1]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty[0]~COMBOUT\,
	regout => \u2|twenty\(0));

\u2|twenty~77\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~77_combout\ = \u2|dp~9_combout\ & (\u2|twenty~76_combout\) # !\u2|dp~9_combout\ & !\u2|twenty[0]~COMBOUT\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f303",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|twenty[0]~COMBOUT\,
	datac => \u2|dp~9_combout\,
	datad => \u2|twenty~76_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~77_combout\);

\u2|twenty~78\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~78_combout\ = \u2|twenty~77_combout\ # \u2|LessThan6~1_combout\ # !\wheel~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "efef",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty~77_combout\,
	datab => \u2|LessThan6~1_combout\,
	datac => \wheel~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~78_combout\);

\u2|Add3~4\ : cyclone_lcell
-- Equation(s):
-- \u2|Add3~4_combout\ = \u2|twenty\(1) $ (\u2|Add3~7\)
-- \u2|Add3~5\ = CARRY(!\u2|Add3~7\ # !\u2|twenty\(1))
-- \u2|Add3~5COUT1_15\ = CARRY(!\u2|Add3~7COUT1_13\ # !\u2|twenty\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty\(1),
	cin0 => \u2|Add3~7\,
	cin1 => \u2|Add3~7COUT1_13\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add3~4_combout\,
	cout0 => \u2|Add3~5\,
	cout1 => \u2|Add3~5COUT1_15\);

\u2|Add3~2\ : cyclone_lcell
-- Equation(s):
-- \u2|Add3~2_combout\ = \u2|twenty\(2) $ !\u2|Add3~5\
-- \u2|Add3~3\ = CARRY(\u2|twenty\(2) & !\u2|Add3~5\)
-- \u2|Add3~3COUT1_17\ = CARRY(\u2|twenty\(2) & !\u2|Add3~5COUT1_15\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|twenty\(2),
	cin0 => \u2|Add3~5\,
	cin1 => \u2|Add3~5COUT1_15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add3~2_combout\,
	cout0 => \u2|Add3~3\,
	cout1 => \u2|Add3~3COUT1_17\);

\u2|Add3~0\ : cyclone_lcell
-- Equation(s):
-- \u2|Add3~0_combout\ = \u2|twenty\(3) $ (\u2|Add3~3\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty\(3),
	cin0 => \u2|Add3~3\,
	cin1 => \u2|Add3~3COUT1_17\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add3~0_combout\);

\u2|twenty~63\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~63_combout\ = \u2|LessThan0~0_combout\ & \u2|twenty\(3) # !\u2|LessThan0~0_combout\ & (\u2|Add3~0_combout\) # !\u2|LessThan2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bfb3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty\(3),
	datab => \u2|LessThan2~0_combout\,
	datac => \u2|LessThan0~0_combout\,
	datad => \u2|Add3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~63_combout\);

\u2|twenty~70\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~70_combout\ = \u2|LessThan2~0_combout\ & (\u2|LessThan0~0_combout\ & (\u2|twenty\(1)) # !\u2|LessThan0~0_combout\ & \u2|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|LessThan0~0_combout\,
	datab => \u2|LessThan2~0_combout\,
	datac => \u2|Add3~4_combout\,
	datad => \u2|twenty\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~70_combout\);

\u2|twenty~71\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~71_combout\ = \u2|dp~9_combout\ & \u2|twenty~70_combout\ # !\u2|dp~9_combout\ & (\u2|twenty[1]~COMBOUT\ $ \u2|twenty[0]~COMBOUT\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a3ac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty~70_combout\,
	datab => \u2|twenty[1]~COMBOUT\,
	datac => \u2|dp~9_combout\,
	datad => \u2|twenty[0]~COMBOUT\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~71_combout\);

\u2|twenty~72\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~72_combout\ = !\u2|LessThan6~1_combout\ & \wheel~combout\ & \u2|twenty~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|LessThan6~1_combout\,
	datac => \wheel~combout\,
	datad => \u2|twenty~71_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~72_combout\);

\u2|twenty[1]\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty[1]~COMBOUT\ = \u2|twenty~73_combout\ & \u2|twenty\(1) # !\u2|twenty~73_combout\ & (\u2|twenty~70_combout\)
-- \u2|twenty\(1) = DFFEAS(\u2|twenty[1]~COMBOUT\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u2|twenty[1]~75_combout\, \u2|twenty~72_combout\, , , \u2|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb88",
	operation_mode => "normal",
	output_mode => "reg_and_comb",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|twenty\(1),
	datab => \u2|twenty~73_combout\,
	datac => \u2|twenty~72_combout\,
	datad => \u2|twenty~70_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u2|process_0~0_combout\,
	ena => \u2|twenty[1]~75_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty[1]~COMBOUT\,
	regout => \u2|twenty\(1));

\u2|Add7~0\ : cyclone_lcell
-- Equation(s):
-- \u2|Add7~0_combout\ = \u2|twenty[1]~COMBOUT\ & \u2|twenty[0]~COMBOUT\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|twenty[1]~COMBOUT\,
	datac => \u2|twenty[0]~COMBOUT\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add7~0_combout\);

\u2|Add7~1\ : cyclone_lcell
-- Equation(s):
-- \u2|Add7~1_combout\ = \u2|Add7~0_combout\ & (\u2|twofive~60_combout\ & (\u2|Add3~2_combout\) # !\u2|twofive~60_combout\ & \u2|twenty\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c840",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive~60_combout\,
	datab => \u2|Add7~0_combout\,
	datac => \u2|twenty\(2),
	datad => \u2|Add3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add7~1_combout\);

\u2|Add7~2\ : cyclone_lcell
-- Equation(s):
-- \u2|Add7~2_combout\ = \u2|Add7~1_combout\ $ (\u2|twofive~60_combout\ & \u2|Add3~0_combout\ # !\u2|twofive~60_combout\ & (\u2|twenty\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "27d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive~60_combout\,
	datab => \u2|Add3~0_combout\,
	datac => \u2|twenty\(3),
	datad => \u2|Add7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add7~2_combout\);

\u2|twenty~64\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~64_combout\ = \u2|dp~9_combout\ & \u2|twenty~63_combout\ # !\u2|dp~9_combout\ & (\u2|Add7~2_combout\) # !\wheel~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf8f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty~63_combout\,
	datab => \u2|dp~9_combout\,
	datac => \wheel~combout\,
	datad => \u2|Add7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~64_combout\);

\u2|twenty[3]~79\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty[3]~79_combout\ = \u2|flag~regout\ & (\u1|ceout~combout\ & \u2|twenty~64_combout\ # !\u1|ceout~combout\ & (\u2|twenty~60_combout\)) # !\u2|flag~regout\ & (\u2|twenty~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "df80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|flag~regout\,
	datab => \u2|twenty~64_combout\,
	datac => \u1|ceout~combout\,
	datad => \u2|twenty~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty[3]~79_combout\);

\u2|twenty[3]\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty\(3) = DFFEAS(\u2|twenty[3]~67_combout\ & (\u2|twenty[3]~79_combout\) # !\u2|twenty[3]~67_combout\ & (\u2|twenty\(3)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|twenty[3]~67_combout\,
	datac => \u2|twenty[3]~79_combout\,
	datad => \u2|twenty\(3),
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|twenty\(3));

\u2|twenty~60\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~60_combout\ = \wheel~combout\ & (\u2|LessThan0~0_combout\ & \u2|twenty\(3) # !\u2|LessThan0~0_combout\ & (\u2|Add3~0_combout\)) # !\wheel~combout\ & \u2|twenty\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty\(3),
	datab => \wheel~combout\,
	datac => \u2|LessThan0~0_combout\,
	datad => \u2|Add3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~60_combout\);

\u2|twenty~73\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~73_combout\ = \u2|flag~regout\ # !\wheel~combout\ & (!\u2|twenty~60_combout\ # !\u2|twenty~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "abbb",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|flag~regout\,
	datab => \wheel~combout\,
	datac => \u2|twenty~61_combout\,
	datad => \u2|twenty~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~73_combout\);

\u2|twenty~61\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~61_combout\ = \wheel~combout\ & (\u2|LessThan0~0_combout\ & \u2|twenty\(2) # !\u2|LessThan0~0_combout\ & (\u2|Add3~2_combout\)) # !\wheel~combout\ & \u2|twenty\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty\(2),
	datab => \wheel~combout\,
	datac => \u2|LessThan0~0_combout\,
	datad => \u2|Add3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~61_combout\);

\u2|LessThan2~0\ : cyclone_lcell
-- Equation(s):
-- \u2|LessThan2~0_combout\ = !\u2|twenty~60_combout\ # !\u2|twenty~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u2|twenty~61_combout\,
	datad => \u2|twenty~60_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|LessThan2~0_combout\);

\u2|twenty~62\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~62_combout\ = \wheel~combout\ & (\u2|dp~9_combout\ & \u2|flag~regout\) # !\wheel~combout\ & (\u2|LessThan2~0_combout\ # \u2|flag~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f322",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|LessThan2~0_combout\,
	datab => \wheel~combout\,
	datac => \u2|dp~9_combout\,
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~62_combout\);

\u2|twenty[3]~67\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty[3]~67_combout\ = \key_start~combout\ & (\u1|ceout~combout\ & !\u2|twenty~62_combout\ # !\u2|flag~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "08aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \key_start~combout\,
	datab => \u1|ceout~combout\,
	datac => \u2|twenty~62_combout\,
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty[3]~67_combout\);

\u2|twenty[2]~80\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty[2]~80_combout\ = \u1|ceout~combout\ & (\u2|flag~regout\ & \u2|twenty~66_combout\ # !\u2|flag~regout\ & (\u2|twenty~61_combout\)) # !\u1|ceout~combout\ & (\u2|twenty~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "accc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty~66_combout\,
	datab => \u2|twenty~61_combout\,
	datac => \u1|ceout~combout\,
	datad => \u2|flag~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty[2]~80_combout\);

\u2|twenty[2]\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty\(2) = DFFEAS(\u2|twenty[3]~67_combout\ & (\u2|twenty[2]~80_combout\) # !\u2|twenty[3]~67_combout\ & (\u2|twenty\(2)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|twenty[3]~67_combout\,
	datac => \u2|twenty\(2),
	datad => \u2|twenty[2]~80_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|twenty\(2));

\u2|twenty~65\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~65_combout\ = \u2|LessThan0~0_combout\ & \u2|twenty\(2) # !\u2|LessThan0~0_combout\ & (\u2|Add3~2_combout\) # !\u2|LessThan2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bfb3",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty\(2),
	datab => \u2|LessThan2~0_combout\,
	datac => \u2|LessThan0~0_combout\,
	datad => \u2|Add3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~65_combout\);

\u2|Add7~3\ : cyclone_lcell
-- Equation(s):
-- \u2|Add7~3_combout\ = \u2|Add7~0_combout\ $ (\u2|twofive~60_combout\ & (\u2|Add3~2_combout\) # !\u2|twofive~60_combout\ & \u2|twenty\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "369c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twofive~60_combout\,
	datab => \u2|Add7~0_combout\,
	datac => \u2|twenty\(2),
	datad => \u2|Add3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|Add7~3_combout\);

\u2|twenty~66\ : cyclone_lcell
-- Equation(s):
-- \u2|twenty~66_combout\ = \u2|dp~9_combout\ & \u2|twenty~65_combout\ # !\u2|dp~9_combout\ & (\u2|Add7~3_combout\) # !\wheel~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf8f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty~65_combout\,
	datab => \u2|dp~9_combout\,
	datac => \wheel~combout\,
	datad => \u2|Add7~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|twenty~66_combout\);

\u2|LessThan6~0\ : cyclone_lcell
-- Equation(s):
-- \u2|LessThan6~0_combout\ = !\u2|twenty\(3) # !\u2|twenty\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5f5f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty\(2),
	datac => \u2|twenty\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|LessThan6~0_combout\);

\u2|LessThan6~1\ : cyclone_lcell
-- Equation(s):
-- \u2|LessThan6~1_combout\ = \u2|twenty~62_combout\ & (!\u2|LessThan6~0_combout\) # !\u2|twenty~62_combout\ & \u2|twenty~66_combout\ & (\u2|twenty~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3a30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|twenty~66_combout\,
	datab => \u2|LessThan6~0_combout\,
	datac => \u2|twenty~62_combout\,
	datad => \u2|twenty~64_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u2|LessThan6~1_combout\);

\u2|yuancheng\ : cyclone_lcell
-- Equation(s):
-- \u2|yuancheng~regout\ = DFFEAS(\u2|flag~regout\ & \u2|yuancheng~regout\ # !\u2|flag~regout\ & (!\u2|LessThan2~0_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u2|LessThan6~1_combout\, , , 
-- \u2|process_0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88bb",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u2|yuancheng~regout\,
	datab => \u2|flag~regout\,
	datac => \u2|LessThan6~1_combout\,
	datad => \u2|LessThan2~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u2|process_0~0_combout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u2|yuancheng~regout\);

\u26|Add10~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~0_combout\ = !\u26|day_long_distance_price_yuan\(0)
-- \u26|Add10~1\ = CARRY(\u26|day_long_distance_price_yuan\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~0_combout\,
	cout => \u26|Add10~1\);

\u26|day_long_distance_price_yuan[0]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(0) = DFFEAS(\u26|Add10~0_combout\ & (\u26|day_long_distance_price_yuan\(31) # \u26|LessThan10~10_combout\), GLOBAL(\clk~combout\), VCC, , \u26|day_long_distance_price_yuan[1]~144_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8c8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(31),
	datab => \u26|Add10~0_combout\,
	datac => \u26|LessThan10~10_combout\,
	aclr => GND,
	ena => \u26|day_long_distance_price_yuan[1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(0));

\u26|Add10~3\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~3_combout\ = \u26|day_long_distance_price_yuan\(1) $ \u26|Add10~1\
-- \u26|Add10~4\ = CARRY(!\u26|Add10~1\ # !\u26|day_long_distance_price_yuan\(1))
-- \u26|Add10~4COUT1_93\ = CARRY(!\u26|Add10~1\ # !\u26|day_long_distance_price_yuan\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(1),
	cin => \u26|Add10~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~3_combout\,
	cout0 => \u26|Add10~4\,
	cout1 => \u26|Add10~4COUT1_93\);

\u26|day_long_distance_price_yuan[1]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(1) = DFFEAS(\u26|Add10~3_combout\ & (\u26|day_long_distance_price_yuan\(31) # \u26|LessThan10~10_combout\), GLOBAL(\clk~combout\), VCC, , \u26|day_long_distance_price_yuan[1]~144_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8c8",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(31),
	datab => \u26|Add10~3_combout\,
	datac => \u26|LessThan10~10_combout\,
	aclr => GND,
	ena => \u26|day_long_distance_price_yuan[1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(1));

\u26|Add10~6\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~6_combout\ = \u26|day_long_distance_price_yuan\(2) $ !(!\u26|Add10~1\ & \u26|Add10~4\) # (\u26|Add10~1\ & \u26|Add10~4COUT1_93\)
-- \u26|Add10~7\ = CARRY(\u26|day_long_distance_price_yuan\(2) & !\u26|Add10~4\)
-- \u26|Add10~7COUT1_95\ = CARRY(\u26|day_long_distance_price_yuan\(2) & !\u26|Add10~4COUT1_93\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(2),
	cin => \u26|Add10~1\,
	cin0 => \u26|Add10~4\,
	cin1 => \u26|Add10~4COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~6_combout\,
	cout0 => \u26|Add10~7\,
	cout1 => \u26|Add10~7COUT1_95\);

\u26|day_long_distance_price_yuan[2]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(2) = DFFEAS(\u26|Add10~6_combout\ & (\u26|day_long_distance_price_yuan\(31) # \u26|LessThan10~10_combout\), GLOBAL(\clk~combout\), VCC, , \u26|day_long_distance_price_yuan[1]~144_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(31),
	datac => \u26|LessThan10~10_combout\,
	datad => \u26|Add10~6_combout\,
	aclr => GND,
	ena => \u26|day_long_distance_price_yuan[1]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(2));

\u26|LessThan10~9\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan10~9_combout\ = !\u26|day_long_distance_price_yuan\(1) & !\u26|day_long_distance_price_yuan\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u26|day_long_distance_price_yuan\(1),
	datad => \u26|day_long_distance_price_yuan\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan10~9_combout\);

\u26|Add10~9\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~9_combout\ = \u26|day_long_distance_price_yuan\(3) $ ((!\u26|Add10~1\ & \u26|Add10~7\) # (\u26|Add10~1\ & \u26|Add10~7COUT1_95\))
-- \u26|Add10~10\ = CARRY(!\u26|Add10~7\ # !\u26|day_long_distance_price_yuan\(3))
-- \u26|Add10~10COUT1_97\ = CARRY(!\u26|Add10~7COUT1_95\ # !\u26|day_long_distance_price_yuan\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(3),
	cin => \u26|Add10~1\,
	cin0 => \u26|Add10~7\,
	cin1 => \u26|Add10~7COUT1_95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~9_combout\,
	cout0 => \u26|Add10~10\,
	cout1 => \u26|Add10~10COUT1_97\);

\u26|Add10~65\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~65_combout\ = \u26|day_long_distance_price_yuan\(4) $ !(!\u26|Add10~1\ & \u26|Add10~10\) # (\u26|Add10~1\ & \u26|Add10~10COUT1_97\)
-- \u26|Add10~66\ = CARRY(\u26|day_long_distance_price_yuan\(4) & !\u26|Add10~10\)
-- \u26|Add10~66COUT1_99\ = CARRY(\u26|day_long_distance_price_yuan\(4) & !\u26|Add10~10COUT1_97\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(4),
	cin => \u26|Add10~1\,
	cin0 => \u26|Add10~10\,
	cin1 => \u26|Add10~10COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~65_combout\,
	cout0 => \u26|Add10~66\,
	cout1 => \u26|Add10~66COUT1_99\);

\u26|day_long_distance_price_yuan[4]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(4) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|LessThan10~11_combout\ & \u26|Add10~65_combout\ # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(4)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan10~11_combout\,
	datab => \u26|Add10~65_combout\,
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|day_long_distance_price_yuan\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(4));

\u26|Add10~63\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~63_combout\ = \u26|day_long_distance_price_yuan\(5) $ ((!\u26|Add10~1\ & \u26|Add10~66\) # (\u26|Add10~1\ & \u26|Add10~66COUT1_99\))
-- \u26|Add10~64\ = CARRY(!\u26|Add10~66COUT1_99\ # !\u26|day_long_distance_price_yuan\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(5),
	cin => \u26|Add10~1\,
	cin0 => \u26|Add10~66\,
	cin1 => \u26|Add10~66COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~63_combout\,
	cout => \u26|Add10~64\);

\u26|day_long_distance_price_yuan[5]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(5) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|Add10~63_combout\ & \u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|day_long_distance_price_yuan\(5), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(5),
	datab => \u26|Add10~63_combout\,
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|LessThan10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(5));

\u26|Add10~61\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~61_combout\ = \u26|day_long_distance_price_yuan\(6) $ !\u26|Add10~64\
-- \u26|Add10~62\ = CARRY(\u26|day_long_distance_price_yuan\(6) & !\u26|Add10~64\)
-- \u26|Add10~62COUT1_101\ = CARRY(\u26|day_long_distance_price_yuan\(6) & !\u26|Add10~64\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(6),
	cin => \u26|Add10~64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~61_combout\,
	cout0 => \u26|Add10~62\,
	cout1 => \u26|Add10~62COUT1_101\);

\u26|day_long_distance_price_yuan[6]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(6) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|Add10~61_combout\ & (\u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(6)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add10~61_combout\,
	datab => \u26|day_long_distance_price_yuan\(6),
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|LessThan10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(6));

\u26|Add10~59\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~59_combout\ = \u26|day_long_distance_price_yuan\(7) $ (!\u26|Add10~64\ & \u26|Add10~62\) # (\u26|Add10~64\ & \u26|Add10~62COUT1_101\)
-- \u26|Add10~60\ = CARRY(!\u26|Add10~62\ # !\u26|day_long_distance_price_yuan\(7))
-- \u26|Add10~60COUT1_103\ = CARRY(!\u26|Add10~62COUT1_101\ # !\u26|day_long_distance_price_yuan\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(7),
	cin => \u26|Add10~64\,
	cin0 => \u26|Add10~62\,
	cin1 => \u26|Add10~62COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~59_combout\,
	cout0 => \u26|Add10~60\,
	cout1 => \u26|Add10~60COUT1_103\);

\u26|day_long_distance_price_yuan[7]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(7) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|LessThan10~11_combout\ & \u26|Add10~59_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|day_long_distance_price_yuan\(7), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datab => \u26|day_long_distance_price_yuan\(7),
	datac => \u26|LessThan10~11_combout\,
	datad => \u26|Add10~59_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(7));

\u26|Add10~57\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~57_combout\ = \u26|day_long_distance_price_yuan\(8) $ !(!\u26|Add10~64\ & \u26|Add10~60\) # (\u26|Add10~64\ & \u26|Add10~60COUT1_103\)
-- \u26|Add10~58\ = CARRY(\u26|day_long_distance_price_yuan\(8) & !\u26|Add10~60\)
-- \u26|Add10~58COUT1_105\ = CARRY(\u26|day_long_distance_price_yuan\(8) & !\u26|Add10~60COUT1_103\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(8),
	cin => \u26|Add10~64\,
	cin0 => \u26|Add10~60\,
	cin1 => \u26|Add10~60COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~57_combout\,
	cout0 => \u26|Add10~58\,
	cout1 => \u26|Add10~58COUT1_105\);

\u26|day_long_distance_price_yuan[8]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(8) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|Add10~57_combout\ & \u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|day_long_distance_price_yuan\(8), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(8),
	datab => \u26|Add10~57_combout\,
	datac => \u26|LessThan10~11_combout\,
	datad => \u26|day_long_distance_price_yuan[1]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(8));

\u26|Add10~55\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~55_combout\ = \u26|day_long_distance_price_yuan\(9) $ (!\u26|Add10~64\ & \u26|Add10~58\) # (\u26|Add10~64\ & \u26|Add10~58COUT1_105\)
-- \u26|Add10~56\ = CARRY(!\u26|Add10~58\ # !\u26|day_long_distance_price_yuan\(9))
-- \u26|Add10~56COUT1_107\ = CARRY(!\u26|Add10~58COUT1_105\ # !\u26|day_long_distance_price_yuan\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(9),
	cin => \u26|Add10~64\,
	cin0 => \u26|Add10~58\,
	cin1 => \u26|Add10~58COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~55_combout\,
	cout0 => \u26|Add10~56\,
	cout1 => \u26|Add10~56COUT1_107\);

\u26|day_long_distance_price_yuan[9]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(9) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|LessThan10~11_combout\ & (\u26|Add10~55_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(9)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan10~11_combout\,
	datab => \u26|day_long_distance_price_yuan\(9),
	datac => \u26|Add10~55_combout\,
	datad => \u26|day_long_distance_price_yuan[1]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(9));

\u26|Add10~53\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~53_combout\ = \u26|day_long_distance_price_yuan\(10) $ !(!\u26|Add10~64\ & \u26|Add10~56\) # (\u26|Add10~64\ & \u26|Add10~56COUT1_107\)
-- \u26|Add10~54\ = CARRY(\u26|day_long_distance_price_yuan\(10) & !\u26|Add10~56COUT1_107\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(10),
	cin => \u26|Add10~64\,
	cin0 => \u26|Add10~56\,
	cin1 => \u26|Add10~56COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~53_combout\,
	cout => \u26|Add10~54\);

\u26|day_long_distance_price_yuan[10]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(10) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|LessThan10~11_combout\ & \u26|Add10~53_combout\ # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(10)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan10~11_combout\,
	datab => \u26|Add10~53_combout\,
	datac => \u26|day_long_distance_price_yuan\(10),
	datad => \u26|day_long_distance_price_yuan[1]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(10));

\u26|Add10~51\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~51_combout\ = \u26|day_long_distance_price_yuan\(11) $ (\u26|Add10~54\)
-- \u26|Add10~52\ = CARRY(!\u26|Add10~54\ # !\u26|day_long_distance_price_yuan\(11))
-- \u26|Add10~52COUT1_109\ = CARRY(!\u26|Add10~54\ # !\u26|day_long_distance_price_yuan\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(11),
	cin => \u26|Add10~54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~51_combout\,
	cout0 => \u26|Add10~52\,
	cout1 => \u26|Add10~52COUT1_109\);

\u26|day_long_distance_price_yuan[11]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(11) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|LessThan10~11_combout\ & \u26|Add10~51_combout\ # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(11)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan10~11_combout\,
	datab => \u26|Add10~51_combout\,
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|day_long_distance_price_yuan\(11),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(11));

\u26|Add10~49\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~49_combout\ = \u26|day_long_distance_price_yuan\(12) $ !(!\u26|Add10~54\ & \u26|Add10~52\) # (\u26|Add10~54\ & \u26|Add10~52COUT1_109\)
-- \u26|Add10~50\ = CARRY(\u26|day_long_distance_price_yuan\(12) & !\u26|Add10~52\)
-- \u26|Add10~50COUT1_111\ = CARRY(\u26|day_long_distance_price_yuan\(12) & !\u26|Add10~52COUT1_109\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(12),
	cin => \u26|Add10~54\,
	cin0 => \u26|Add10~52\,
	cin1 => \u26|Add10~52COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~49_combout\,
	cout0 => \u26|Add10~50\,
	cout1 => \u26|Add10~50COUT1_111\);

\u26|day_long_distance_price_yuan[12]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(12) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|LessThan10~11_combout\ & \u26|Add10~49_combout\ # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(12)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan10~11_combout\,
	datab => \u26|Add10~49_combout\,
	datac => \u26|day_long_distance_price_yuan\(12),
	datad => \u26|day_long_distance_price_yuan[1]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(12));

\u26|Add10~47\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~47_combout\ = \u26|day_long_distance_price_yuan\(13) $ ((!\u26|Add10~54\ & \u26|Add10~50\) # (\u26|Add10~54\ & \u26|Add10~50COUT1_111\))
-- \u26|Add10~48\ = CARRY(!\u26|Add10~50\ # !\u26|day_long_distance_price_yuan\(13))
-- \u26|Add10~48COUT1_113\ = CARRY(!\u26|Add10~50COUT1_111\ # !\u26|day_long_distance_price_yuan\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(13),
	cin => \u26|Add10~54\,
	cin0 => \u26|Add10~50\,
	cin1 => \u26|Add10~50COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~47_combout\,
	cout0 => \u26|Add10~48\,
	cout1 => \u26|Add10~48COUT1_113\);

\u26|day_long_distance_price_yuan[13]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(13) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|LessThan10~11_combout\ & \u26|Add10~47_combout\ # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(13)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan10~11_combout\,
	datab => \u26|Add10~47_combout\,
	datac => \u26|day_long_distance_price_yuan\(13),
	datad => \u26|day_long_distance_price_yuan[1]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(13));

\u26|Add10~45\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~45_combout\ = \u26|day_long_distance_price_yuan\(14) $ (!(!\u26|Add10~54\ & \u26|Add10~48\) # (\u26|Add10~54\ & \u26|Add10~48COUT1_113\))
-- \u26|Add10~46\ = CARRY(\u26|day_long_distance_price_yuan\(14) & (!\u26|Add10~48\))
-- \u26|Add10~46COUT1_115\ = CARRY(\u26|day_long_distance_price_yuan\(14) & (!\u26|Add10~48COUT1_113\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(14),
	cin => \u26|Add10~54\,
	cin0 => \u26|Add10~48\,
	cin1 => \u26|Add10~48COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~45_combout\,
	cout0 => \u26|Add10~46\,
	cout1 => \u26|Add10~46COUT1_115\);

\u26|day_long_distance_price_yuan[14]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(14) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|Add10~45_combout\ & \u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|day_long_distance_price_yuan\(14), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(14),
	datab => \u26|Add10~45_combout\,
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|LessThan10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(14));

\u26|Add10~43\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~43_combout\ = \u26|day_long_distance_price_yuan\(15) $ ((!\u26|Add10~54\ & \u26|Add10~46\) # (\u26|Add10~54\ & \u26|Add10~46COUT1_115\))
-- \u26|Add10~44\ = CARRY(!\u26|Add10~46COUT1_115\ # !\u26|day_long_distance_price_yuan\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(15),
	cin => \u26|Add10~54\,
	cin0 => \u26|Add10~46\,
	cin1 => \u26|Add10~46COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~43_combout\,
	cout => \u26|Add10~44\);

\u26|day_long_distance_price_yuan[15]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(15) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|Add10~43_combout\ & \u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|day_long_distance_price_yuan\(15), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(15),
	datab => \u26|Add10~43_combout\,
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|LessThan10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(15));

\u26|Add10~41\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~41_combout\ = \u26|day_long_distance_price_yuan\(16) $ !\u26|Add10~44\
-- \u26|Add10~42\ = CARRY(\u26|day_long_distance_price_yuan\(16) & !\u26|Add10~44\)
-- \u26|Add10~42COUT1_117\ = CARRY(\u26|day_long_distance_price_yuan\(16) & !\u26|Add10~44\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(16),
	cin => \u26|Add10~44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~41_combout\,
	cout0 => \u26|Add10~42\,
	cout1 => \u26|Add10~42COUT1_117\);

\u26|day_long_distance_price_yuan[16]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(16) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|Add10~41_combout\ & \u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|day_long_distance_price_yuan\(16), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(16),
	datab => \u26|Add10~41_combout\,
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|LessThan10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(16));

\u26|Add10~39\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~39_combout\ = \u26|day_long_distance_price_yuan\(17) $ (!\u26|Add10~44\ & \u26|Add10~42\) # (\u26|Add10~44\ & \u26|Add10~42COUT1_117\)
-- \u26|Add10~40\ = CARRY(!\u26|Add10~42\ # !\u26|day_long_distance_price_yuan\(17))
-- \u26|Add10~40COUT1_119\ = CARRY(!\u26|Add10~42COUT1_117\ # !\u26|day_long_distance_price_yuan\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(17),
	cin => \u26|Add10~44\,
	cin0 => \u26|Add10~42\,
	cin1 => \u26|Add10~42COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~39_combout\,
	cout0 => \u26|Add10~40\,
	cout1 => \u26|Add10~40COUT1_119\);

\u26|day_long_distance_price_yuan[17]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(17) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|Add10~39_combout\ & (\u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(17)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add10~39_combout\,
	datab => \u26|day_long_distance_price_yuan\(17),
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|LessThan10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(17));

\u26|Add10~37\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~37_combout\ = \u26|day_long_distance_price_yuan\(18) $ !(!\u26|Add10~44\ & \u26|Add10~40\) # (\u26|Add10~44\ & \u26|Add10~40COUT1_119\)
-- \u26|Add10~38\ = CARRY(\u26|day_long_distance_price_yuan\(18) & !\u26|Add10~40\)
-- \u26|Add10~38COUT1_121\ = CARRY(\u26|day_long_distance_price_yuan\(18) & !\u26|Add10~40COUT1_119\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(18),
	cin => \u26|Add10~44\,
	cin0 => \u26|Add10~40\,
	cin1 => \u26|Add10~40COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~37_combout\,
	cout0 => \u26|Add10~38\,
	cout1 => \u26|Add10~38COUT1_121\);

\u26|day_long_distance_price_yuan[18]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(18) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|LessThan10~11_combout\ & \u26|Add10~37_combout\ # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(18)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan10~11_combout\,
	datab => \u26|Add10~37_combout\,
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|day_long_distance_price_yuan\(18),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(18));

\u26|LessThan10~3\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan10~3_combout\ = !\u26|day_long_distance_price_yuan\(15) & !\u26|day_long_distance_price_yuan\(17) & !\u26|day_long_distance_price_yuan\(18) & !\u26|day_long_distance_price_yuan\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(15),
	datab => \u26|day_long_distance_price_yuan\(17),
	datac => \u26|day_long_distance_price_yuan\(18),
	datad => \u26|day_long_distance_price_yuan\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan10~3_combout\);

\u26|Add10~35\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~35_combout\ = \u26|day_long_distance_price_yuan\(19) $ (!\u26|Add10~44\ & \u26|Add10~38\) # (\u26|Add10~44\ & \u26|Add10~38COUT1_121\)
-- \u26|Add10~36\ = CARRY(!\u26|Add10~38\ # !\u26|day_long_distance_price_yuan\(19))
-- \u26|Add10~36COUT1_123\ = CARRY(!\u26|Add10~38COUT1_121\ # !\u26|day_long_distance_price_yuan\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(19),
	cin => \u26|Add10~44\,
	cin0 => \u26|Add10~38\,
	cin1 => \u26|Add10~38COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~35_combout\,
	cout0 => \u26|Add10~36\,
	cout1 => \u26|Add10~36COUT1_123\);

\u26|day_long_distance_price_yuan[19]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(19) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|Add10~35_combout\ & (\u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(19)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add10~35_combout\,
	datab => \u26|day_long_distance_price_yuan\(19),
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|LessThan10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(19));

\u26|Add10~33\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~33_combout\ = \u26|day_long_distance_price_yuan\(20) $ !(!\u26|Add10~44\ & \u26|Add10~36\) # (\u26|Add10~44\ & \u26|Add10~36COUT1_123\)
-- \u26|Add10~34\ = CARRY(\u26|day_long_distance_price_yuan\(20) & !\u26|Add10~36COUT1_123\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(20),
	cin => \u26|Add10~44\,
	cin0 => \u26|Add10~36\,
	cin1 => \u26|Add10~36COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~33_combout\,
	cout => \u26|Add10~34\);

\u26|day_long_distance_price_yuan[20]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(20) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|LessThan10~11_combout\ & \u26|Add10~33_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|day_long_distance_price_yuan\(20), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(20),
	datab => \u26|LessThan10~11_combout\,
	datac => \u26|Add10~33_combout\,
	datad => \u26|day_long_distance_price_yuan[1]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(20));

\u26|Add10~31\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~31_combout\ = \u26|day_long_distance_price_yuan\(21) $ (\u26|Add10~34\)
-- \u26|Add10~32\ = CARRY(!\u26|Add10~34\ # !\u26|day_long_distance_price_yuan\(21))
-- \u26|Add10~32COUT1_125\ = CARRY(!\u26|Add10~34\ # !\u26|day_long_distance_price_yuan\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(21),
	cin => \u26|Add10~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~31_combout\,
	cout0 => \u26|Add10~32\,
	cout1 => \u26|Add10~32COUT1_125\);

\u26|day_long_distance_price_yuan[21]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(21) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|LessThan10~11_combout\ & \u26|Add10~31_combout\ # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(21)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan10~11_combout\,
	datab => \u26|Add10~31_combout\,
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|day_long_distance_price_yuan\(21),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(21));

\u26|Add10~29\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~29_combout\ = \u26|day_long_distance_price_yuan\(22) $ (!(!\u26|Add10~34\ & \u26|Add10~32\) # (\u26|Add10~34\ & \u26|Add10~32COUT1_125\))
-- \u26|Add10~30\ = CARRY(\u26|day_long_distance_price_yuan\(22) & (!\u26|Add10~32\))
-- \u26|Add10~30COUT1_127\ = CARRY(\u26|day_long_distance_price_yuan\(22) & (!\u26|Add10~32COUT1_125\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(22),
	cin => \u26|Add10~34\,
	cin0 => \u26|Add10~32\,
	cin1 => \u26|Add10~32COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~29_combout\,
	cout0 => \u26|Add10~30\,
	cout1 => \u26|Add10~30COUT1_127\);

\u26|day_long_distance_price_yuan[22]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(22) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|Add10~29_combout\ & (\u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(22)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add10~29_combout\,
	datab => \u26|day_long_distance_price_yuan\(22),
	datac => \u26|LessThan10~11_combout\,
	datad => \u26|day_long_distance_price_yuan[1]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(22));

\u26|Add10~27\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~27_combout\ = \u26|day_long_distance_price_yuan\(23) $ ((!\u26|Add10~34\ & \u26|Add10~30\) # (\u26|Add10~34\ & \u26|Add10~30COUT1_127\))
-- \u26|Add10~28\ = CARRY(!\u26|Add10~30\ # !\u26|day_long_distance_price_yuan\(23))
-- \u26|Add10~28COUT1_129\ = CARRY(!\u26|Add10~30COUT1_127\ # !\u26|day_long_distance_price_yuan\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(23),
	cin => \u26|Add10~34\,
	cin0 => \u26|Add10~30\,
	cin1 => \u26|Add10~30COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~27_combout\,
	cout0 => \u26|Add10~28\,
	cout1 => \u26|Add10~28COUT1_129\);

\u26|day_long_distance_price_yuan[23]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(23) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|Add10~27_combout\ & (\u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(23)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add10~27_combout\,
	datab => \u26|day_long_distance_price_yuan\(23),
	datac => \u26|LessThan10~11_combout\,
	datad => \u26|day_long_distance_price_yuan[1]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(23));

\u26|Add10~25\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~25_combout\ = \u26|day_long_distance_price_yuan\(24) $ (!(!\u26|Add10~34\ & \u26|Add10~28\) # (\u26|Add10~34\ & \u26|Add10~28COUT1_129\))
-- \u26|Add10~26\ = CARRY(\u26|day_long_distance_price_yuan\(24) & (!\u26|Add10~28\))
-- \u26|Add10~26COUT1_131\ = CARRY(\u26|day_long_distance_price_yuan\(24) & (!\u26|Add10~28COUT1_129\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(24),
	cin => \u26|Add10~34\,
	cin0 => \u26|Add10~28\,
	cin1 => \u26|Add10~28COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~25_combout\,
	cout0 => \u26|Add10~26\,
	cout1 => \u26|Add10~26COUT1_131\);

\u26|day_long_distance_price_yuan[24]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(24) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|Add10~25_combout\ & (\u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(24)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add10~25_combout\,
	datab => \u26|day_long_distance_price_yuan\(24),
	datac => \u26|LessThan10~11_combout\,
	datad => \u26|day_long_distance_price_yuan[1]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(24));

\u26|Add10~23\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~23_combout\ = \u26|day_long_distance_price_yuan\(25) $ ((!\u26|Add10~34\ & \u26|Add10~26\) # (\u26|Add10~34\ & \u26|Add10~26COUT1_131\))
-- \u26|Add10~24\ = CARRY(!\u26|Add10~26COUT1_131\ # !\u26|day_long_distance_price_yuan\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(25),
	cin => \u26|Add10~34\,
	cin0 => \u26|Add10~26\,
	cin1 => \u26|Add10~26COUT1_131\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~23_combout\,
	cout => \u26|Add10~24\);

\u26|day_long_distance_price_yuan[25]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(25) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|Add10~23_combout\ & (\u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(25)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add10~23_combout\,
	datab => \u26|day_long_distance_price_yuan\(25),
	datac => \u26|LessThan10~11_combout\,
	datad => \u26|day_long_distance_price_yuan[1]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(25));

\u26|Add10~21\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~21_combout\ = \u26|day_long_distance_price_yuan\(26) $ !\u26|Add10~24\
-- \u26|Add10~22\ = CARRY(\u26|day_long_distance_price_yuan\(26) & !\u26|Add10~24\)
-- \u26|Add10~22COUT1_133\ = CARRY(\u26|day_long_distance_price_yuan\(26) & !\u26|Add10~24\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(26),
	cin => \u26|Add10~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~21_combout\,
	cout0 => \u26|Add10~22\,
	cout1 => \u26|Add10~22COUT1_133\);

\u26|day_long_distance_price_yuan[26]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(26) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|LessThan10~11_combout\ & \u26|Add10~21_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|day_long_distance_price_yuan\(26), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(26),
	datab => \u26|LessThan10~11_combout\,
	datac => \u26|Add10~21_combout\,
	datad => \u26|day_long_distance_price_yuan[1]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(26));

\u26|Add10~19\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~19_combout\ = \u26|day_long_distance_price_yuan\(27) $ (!\u26|Add10~24\ & \u26|Add10~22\) # (\u26|Add10~24\ & \u26|Add10~22COUT1_133\)
-- \u26|Add10~20\ = CARRY(!\u26|Add10~22\ # !\u26|day_long_distance_price_yuan\(27))
-- \u26|Add10~20COUT1_135\ = CARRY(!\u26|Add10~22COUT1_133\ # !\u26|day_long_distance_price_yuan\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(27),
	cin => \u26|Add10~24\,
	cin0 => \u26|Add10~22\,
	cin1 => \u26|Add10~22COUT1_133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~19_combout\,
	cout0 => \u26|Add10~20\,
	cout1 => \u26|Add10~20COUT1_135\);

\u26|day_long_distance_price_yuan[27]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(27) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|Add10~19_combout\ & (\u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(27)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add10~19_combout\,
	datab => \u26|day_long_distance_price_yuan\(27),
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|LessThan10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(27));

\u26|Add10~17\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~17_combout\ = \u26|day_long_distance_price_yuan\(28) $ (!(!\u26|Add10~24\ & \u26|Add10~20\) # (\u26|Add10~24\ & \u26|Add10~20COUT1_135\))
-- \u26|Add10~18\ = CARRY(\u26|day_long_distance_price_yuan\(28) & (!\u26|Add10~20\))
-- \u26|Add10~18COUT1_137\ = CARRY(\u26|day_long_distance_price_yuan\(28) & (!\u26|Add10~20COUT1_135\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(28),
	cin => \u26|Add10~24\,
	cin0 => \u26|Add10~20\,
	cin1 => \u26|Add10~20COUT1_135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~17_combout\,
	cout0 => \u26|Add10~18\,
	cout1 => \u26|Add10~18COUT1_137\);

\u26|day_long_distance_price_yuan[28]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(28) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|Add10~17_combout\ & (\u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(28)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datab => \u26|Add10~17_combout\,
	datac => \u26|day_long_distance_price_yuan\(28),
	datad => \u26|LessThan10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(28));

\u26|Add10~15\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~15_combout\ = \u26|day_long_distance_price_yuan\(29) $ ((!\u26|Add10~24\ & \u26|Add10~18\) # (\u26|Add10~24\ & \u26|Add10~18COUT1_137\))
-- \u26|Add10~16\ = CARRY(!\u26|Add10~18\ # !\u26|day_long_distance_price_yuan\(29))
-- \u26|Add10~16COUT1_139\ = CARRY(!\u26|Add10~18COUT1_137\ # !\u26|day_long_distance_price_yuan\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(29),
	cin => \u26|Add10~24\,
	cin0 => \u26|Add10~18\,
	cin1 => \u26|Add10~18COUT1_137\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~15_combout\,
	cout0 => \u26|Add10~16\,
	cout1 => \u26|Add10~16COUT1_139\);

\u26|day_long_distance_price_yuan[29]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(29) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|Add10~15_combout\ & \u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|day_long_distance_price_yuan\(29), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(29),
	datab => \u26|Add10~15_combout\,
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|LessThan10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(29));

\u26|Add10~13\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~13_combout\ = \u26|day_long_distance_price_yuan\(30) $ (!(!\u26|Add10~24\ & \u26|Add10~16\) # (\u26|Add10~24\ & \u26|Add10~16COUT1_139\))
-- \u26|Add10~14\ = CARRY(\u26|day_long_distance_price_yuan\(30) & (!\u26|Add10~16COUT1_139\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(30),
	cin => \u26|Add10~24\,
	cin0 => \u26|Add10~16\,
	cin1 => \u26|Add10~16COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~13_combout\,
	cout => \u26|Add10~14\);

\u26|day_long_distance_price_yuan[30]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(30) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|Add10~13_combout\ & \u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|day_long_distance_price_yuan\(30), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(30),
	datab => \u26|Add10~13_combout\,
	datac => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datad => \u26|LessThan10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(30));

\u26|LessThan10~0\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan10~0_combout\ = !\u26|day_long_distance_price_yuan\(29) & !\u26|day_long_distance_price_yuan\(27) & !\u26|day_long_distance_price_yuan\(30) & !\u26|day_long_distance_price_yuan\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(29),
	datab => \u26|day_long_distance_price_yuan\(27),
	datac => \u26|day_long_distance_price_yuan\(30),
	datad => \u26|day_long_distance_price_yuan\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan10~0_combout\);

\u26|LessThan10~1\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan10~1_combout\ = !\u26|day_long_distance_price_yuan\(26) & !\u26|day_long_distance_price_yuan\(23) & !\u26|day_long_distance_price_yuan\(24) & !\u26|day_long_distance_price_yuan\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(26),
	datab => \u26|day_long_distance_price_yuan\(23),
	datac => \u26|day_long_distance_price_yuan\(24),
	datad => \u26|day_long_distance_price_yuan\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan10~1_combout\);

\u26|LessThan10~2\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan10~2_combout\ = !\u26|day_long_distance_price_yuan\(21) & !\u26|day_long_distance_price_yuan\(22) & !\u26|day_long_distance_price_yuan\(20) & !\u26|day_long_distance_price_yuan\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(21),
	datab => \u26|day_long_distance_price_yuan\(22),
	datac => \u26|day_long_distance_price_yuan\(20),
	datad => \u26|day_long_distance_price_yuan\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan10~2_combout\);

\u26|LessThan10~4\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan10~4_combout\ = \u26|LessThan10~3_combout\ & \u26|LessThan10~0_combout\ & \u26|LessThan10~1_combout\ & \u26|LessThan10~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan10~3_combout\,
	datab => \u26|LessThan10~0_combout\,
	datac => \u26|LessThan10~1_combout\,
	datad => \u26|LessThan10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan10~4_combout\);

\u26|LessThan10~7\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan10~7_combout\ = !\u26|day_long_distance_price_yuan\(5) & !\u26|day_long_distance_price_yuan\(4) & (!\u26|day_long_distance_price_yuan\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(5),
	datab => \u26|day_long_distance_price_yuan\(4),
	datad => \u26|day_long_distance_price_yuan\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan10~7_combout\);

\u26|LessThan10~6\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan10~6_combout\ = !\u26|day_long_distance_price_yuan\(10) & !\u26|day_long_distance_price_yuan\(7) & !\u26|day_long_distance_price_yuan\(9) & !\u26|day_long_distance_price_yuan\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(10),
	datab => \u26|day_long_distance_price_yuan\(7),
	datac => \u26|day_long_distance_price_yuan\(9),
	datad => \u26|day_long_distance_price_yuan\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan10~6_combout\);

\u26|LessThan10~5\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan10~5_combout\ = !\u26|day_long_distance_price_yuan\(13) & !\u26|day_long_distance_price_yuan\(11) & !\u26|day_long_distance_price_yuan\(14) & !\u26|day_long_distance_price_yuan\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(13),
	datab => \u26|day_long_distance_price_yuan\(11),
	datac => \u26|day_long_distance_price_yuan\(14),
	datad => \u26|day_long_distance_price_yuan\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan10~5_combout\);

\u26|LessThan10~8\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan10~8_combout\ = \u26|LessThan10~4_combout\ & \u26|LessThan10~7_combout\ & \u26|LessThan10~6_combout\ & \u26|LessThan10~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan10~4_combout\,
	datab => \u26|LessThan10~7_combout\,
	datac => \u26|LessThan10~6_combout\,
	datad => \u26|LessThan10~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan10~8_combout\);

\u26|LessThan10~10\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan10~10_combout\ = \u26|LessThan10~8_combout\ & (\u26|LessThan10~9_combout\ & !\u26|day_long_distance_price_yuan\(0) # !\u26|day_long_distance_price_yuan\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "50d0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(3),
	datab => \u26|LessThan10~9_combout\,
	datac => \u26|LessThan10~8_combout\,
	datad => \u26|day_long_distance_price_yuan\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan10~10_combout\);

\u26|day_long_distance_price_yuan[31]~135\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan[31]~135_combout\ = \u22|key_out~regout\ & (\u23|key_out~regout\ $ \u26|price_sel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0aa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u22|key_out~regout\,
	datac => \u23|key_out~regout\,
	datad => \u26|price_sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_long_distance_price_yuan[31]~135_combout\);

\u26|day_long_distance_price_yuan[31]~174\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan[31]~174_combout\ = !\u26|pricesel\(1) & \u26|day_long_distance_price_yuan[31]~135_combout\ & \u20|key_out~regout\ & \u26|pricesel\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(1),
	datab => \u26|day_long_distance_price_yuan[31]~135_combout\,
	datac => \u20|key_out~regout\,
	datad => \u26|pricesel\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_long_distance_price_yuan[31]~174_combout\);

\u26|Add10~11\ : cyclone_lcell
-- Equation(s):
-- \u26|Add10~11_combout\ = \u26|day_long_distance_price_yuan\(31) $ \u26|Add10~14\

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_yuan\(31),
	cin => \u26|Add10~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add10~11_combout\);

\u26|day_long_distance_price_yuan[31]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(31) = DFFEAS(\u26|day_long_distance_price_yuan[31]~174_combout\ & \u26|Add10~11_combout\ & (\u26|day_long_distance_price_yuan\(31) # \u26|LessThan10~10_combout\) # !\u26|day_long_distance_price_yuan[31]~174_combout\ & 
-- \u26|day_long_distance_price_yuan\(31), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(31),
	datab => \u26|LessThan10~10_combout\,
	datac => \u26|day_long_distance_price_yuan[31]~174_combout\,
	datad => \u26|Add10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(31));

\u26|LessThan10~11\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan10~11_combout\ = \u26|day_long_distance_price_yuan\(31) # \u26|LessThan10~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u26|day_long_distance_price_yuan\(31),
	datad => \u26|LessThan10~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan10~11_combout\);

\u26|Equal10~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Equal10~0_combout\ = \u26|day_long_distance_price_yuan\(31) # !\u26|day_long_distance_price_yuan\(0) # !\u26|day_long_distance_price_yuan\(3) # !\u26|LessThan10~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bfff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(31),
	datab => \u26|LessThan10~9_combout\,
	datac => \u26|day_long_distance_price_yuan\(3),
	datad => \u26|day_long_distance_price_yuan\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Equal10~0_combout\);

\u26|day_long_distance_price_yuan[1]~144\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan[1]~144_combout\ = \u26|day_long_distance_price_yuan[31]~174_combout\ & (\u26|LessThan10~11_combout\ # \u26|LessThan10~8_combout\ & !\u26|Equal10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan10~11_combout\,
	datab => \u26|LessThan10~8_combout\,
	datac => \u26|day_long_distance_price_yuan[31]~174_combout\,
	datad => \u26|Equal10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_long_distance_price_yuan[1]~144_combout\);

\u26|day_long_distance_price_yuan[3]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_yuan\(3) = DFFEAS(\u26|day_long_distance_price_yuan[1]~144_combout\ & \u26|Add10~9_combout\ & (\u26|LessThan10~11_combout\) # !\u26|day_long_distance_price_yuan[1]~144_combout\ & (\u26|day_long_distance_price_yuan\(3)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan[1]~144_combout\,
	datab => \u26|Add10~9_combout\,
	datac => \u26|day_long_distance_price_yuan\(3),
	datad => \u26|LessThan10~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_yuan\(3));

\u27|u28_16|u25_1|Add2~3\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_16|u25_1|Add2~3_combout\ = \u26|day_long_distance_price_yuan\(2) & (\u26|day_long_distance_price_yuan\(0) & (\u26|day_long_distance_price_yuan\(3) # \u26|day_long_distance_price_yuan\(1)) # !\u26|day_long_distance_price_yuan\(0) & 
-- \u26|day_long_distance_price_yuan\(3) & \u26|day_long_distance_price_yuan\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c880",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(0),
	datab => \u26|day_long_distance_price_yuan\(2),
	datac => \u26|day_long_distance_price_yuan\(3),
	datad => \u26|day_long_distance_price_yuan\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_16|u25_1|Add2~3_combout\);

\u27|u28_16|u25_1|Add2~1\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_16|u25_1|Add2~1_combout\ = \u26|day_long_distance_price_yuan\(3) $ \u26|day_long_distance_price_yuan\(1) $ (\u26|day_long_distance_price_yuan\(2) & \u26|day_long_distance_price_yuan\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "963c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(2),
	datab => \u26|day_long_distance_price_yuan\(3),
	datac => \u26|day_long_distance_price_yuan\(1),
	datad => \u26|day_long_distance_price_yuan\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_16|u25_1|Add2~1_combout\);

\u26|Add9~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~0_combout\ = !\u26|day_long_distance_price_jiao\(0)
-- \u26|Add9~1\ = CARRY(\u26|day_long_distance_price_jiao\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~0_combout\,
	cout => \u26|Add9~1\);

\u26|LessThan9~11\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan9~11_combout\ = \u26|LessThan9~10_combout\ # \u26|day_long_distance_price_jiao\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u26|LessThan9~10_combout\,
	datad => \u26|day_long_distance_price_jiao\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan9~11_combout\);

\u26|day_long_distance_price_jiao[31]~135\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao[31]~135_combout\ = !\u20|key_out~regout\ & (\u26|price_sel\(0) $ \u23|key_out~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0550",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u20|key_out~regout\,
	datac => \u26|price_sel\(0),
	datad => \u23|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_long_distance_price_jiao[31]~135_combout\);

\u26|day_long_distance_price_jiao[31]~174\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao[31]~174_combout\ = !\u26|pricesel\(1) & \u22|key_out~regout\ & \u26|pricesel\(2) & \u26|day_long_distance_price_jiao[31]~135_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(1),
	datab => \u22|key_out~regout\,
	datac => \u26|pricesel\(2),
	datad => \u26|day_long_distance_price_jiao[31]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_long_distance_price_jiao[31]~174_combout\);

\u26|Add9~3\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~3_combout\ = \u26|day_long_distance_price_jiao\(1) $ (\u26|Add9~1\)
-- \u26|Add9~4\ = CARRY(!\u26|Add9~1\ # !\u26|day_long_distance_price_jiao\(1))
-- \u26|Add9~4COUT1_93\ = CARRY(!\u26|Add9~1\ # !\u26|day_long_distance_price_jiao\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(1),
	cin => \u26|Add9~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~3_combout\,
	cout0 => \u26|Add9~4\,
	cout1 => \u26|Add9~4COUT1_93\);

\u26|day_long_distance_price_jiao[1]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(1) = DFFEAS(\u26|Add9~3_combout\ & (\u26|day_long_distance_price_jiao\(31) # \u26|LessThan9~10_combout\), GLOBAL(\clk~combout\), VCC, , \u26|day_long_distance_price_jiao[2]~144_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|Add9~3_combout\,
	datac => \u26|day_long_distance_price_jiao\(31),
	datad => \u26|LessThan9~10_combout\,
	aclr => GND,
	ena => \u26|day_long_distance_price_jiao[2]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(1));

\u26|Add9~6\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~6_combout\ = \u26|day_long_distance_price_jiao\(2) $ !(!\u26|Add9~1\ & \u26|Add9~4\) # (\u26|Add9~1\ & \u26|Add9~4COUT1_93\)
-- \u26|Add9~7\ = CARRY(\u26|day_long_distance_price_jiao\(2) & !\u26|Add9~4\)
-- \u26|Add9~7COUT1_95\ = CARRY(\u26|day_long_distance_price_jiao\(2) & !\u26|Add9~4COUT1_93\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(2),
	cin => \u26|Add9~1\,
	cin0 => \u26|Add9~4\,
	cin1 => \u26|Add9~4COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~6_combout\,
	cout0 => \u26|Add9~7\,
	cout1 => \u26|Add9~7COUT1_95\);

\u26|day_long_distance_price_jiao[2]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(2) = DFFEAS(\u26|Add9~6_combout\ & (\u26|day_long_distance_price_jiao\(31) # \u26|LessThan9~10_combout\), GLOBAL(\clk~combout\), VCC, , \u26|day_long_distance_price_jiao[2]~144_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add9~6_combout\,
	datac => \u26|day_long_distance_price_jiao\(31),
	datad => \u26|LessThan9~10_combout\,
	aclr => GND,
	ena => \u26|day_long_distance_price_jiao[2]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(2));

\u26|LessThan9~9\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan9~9_combout\ = !\u26|day_long_distance_price_jiao\(2) & !\u26|day_long_distance_price_jiao\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u26|day_long_distance_price_jiao\(2),
	datad => \u26|day_long_distance_price_jiao\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan9~9_combout\);

\u26|Equal9~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Equal9~0_combout\ = \u26|day_long_distance_price_jiao\(31) # !\u26|day_long_distance_price_jiao\(3) # !\u26|day_long_distance_price_jiao\(0) # !\u26|LessThan9~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f7ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan9~9_combout\,
	datab => \u26|day_long_distance_price_jiao\(0),
	datac => \u26|day_long_distance_price_jiao\(31),
	datad => \u26|day_long_distance_price_jiao\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Equal9~0_combout\);

\u26|day_long_distance_price_jiao[2]~144\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao[2]~144_combout\ = \u26|day_long_distance_price_jiao[31]~174_combout\ & (\u26|LessThan9~11_combout\ # \u26|LessThan9~8_combout\ & !\u26|Equal9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan9~8_combout\,
	datab => \u26|day_long_distance_price_jiao[31]~174_combout\,
	datac => \u26|LessThan9~11_combout\,
	datad => \u26|Equal9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_long_distance_price_jiao[2]~144_combout\);

\u26|Add9~9\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~9_combout\ = \u26|day_long_distance_price_jiao\(3) $ ((!\u26|Add9~1\ & \u26|Add9~7\) # (\u26|Add9~1\ & \u26|Add9~7COUT1_95\))
-- \u26|Add9~10\ = CARRY(!\u26|Add9~7\ # !\u26|day_long_distance_price_jiao\(3))
-- \u26|Add9~10COUT1_97\ = CARRY(!\u26|Add9~7COUT1_95\ # !\u26|day_long_distance_price_jiao\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(3),
	cin => \u26|Add9~1\,
	cin0 => \u26|Add9~7\,
	cin1 => \u26|Add9~7COUT1_95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~9_combout\,
	cout0 => \u26|Add9~10\,
	cout1 => \u26|Add9~10COUT1_97\);

\u26|Add9~65\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~65_combout\ = \u26|day_long_distance_price_jiao\(4) $ !(!\u26|Add9~1\ & \u26|Add9~10\) # (\u26|Add9~1\ & \u26|Add9~10COUT1_97\)
-- \u26|Add9~66\ = CARRY(\u26|day_long_distance_price_jiao\(4) & !\u26|Add9~10\)
-- \u26|Add9~66COUT1_99\ = CARRY(\u26|day_long_distance_price_jiao\(4) & !\u26|Add9~10COUT1_97\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(4),
	cin => \u26|Add9~1\,
	cin0 => \u26|Add9~10\,
	cin1 => \u26|Add9~10COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~65_combout\,
	cout0 => \u26|Add9~66\,
	cout1 => \u26|Add9~66COUT1_99\);

\u26|day_long_distance_price_jiao[4]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(4) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|LessThan9~11_combout\ & (\u26|Add9~65_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(4)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan9~11_combout\,
	datab => \u26|day_long_distance_price_jiao\(4),
	datac => \u26|Add9~65_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(4));

\u26|Add9~63\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~63_combout\ = \u26|day_long_distance_price_jiao\(5) $ ((!\u26|Add9~1\ & \u26|Add9~66\) # (\u26|Add9~1\ & \u26|Add9~66COUT1_99\))
-- \u26|Add9~64\ = CARRY(!\u26|Add9~66COUT1_99\ # !\u26|day_long_distance_price_jiao\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(5),
	cin => \u26|Add9~1\,
	cin0 => \u26|Add9~66\,
	cin1 => \u26|Add9~66COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~63_combout\,
	cout => \u26|Add9~64\);

\u26|day_long_distance_price_jiao[5]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(5) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~63_combout\ & \u26|LessThan9~11_combout\ # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(5)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add9~63_combout\,
	datab => \u26|LessThan9~11_combout\,
	datac => \u26|day_long_distance_price_jiao\(5),
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(5));

\u26|Add9~61\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~61_combout\ = \u26|day_long_distance_price_jiao\(6) $ (!\u26|Add9~64\)
-- \u26|Add9~62\ = CARRY(\u26|day_long_distance_price_jiao\(6) & (!\u26|Add9~64\))
-- \u26|Add9~62COUT1_101\ = CARRY(\u26|day_long_distance_price_jiao\(6) & (!\u26|Add9~64\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(6),
	cin => \u26|Add9~64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~61_combout\,
	cout0 => \u26|Add9~62\,
	cout1 => \u26|Add9~62COUT1_101\);

\u26|day_long_distance_price_jiao[6]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(6) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|LessThan9~11_combout\ & \u26|Add9~61_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|day_long_distance_price_jiao\(6), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao\(6),
	datab => \u26|LessThan9~11_combout\,
	datac => \u26|Add9~61_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(6));

\u26|Add9~59\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~59_combout\ = \u26|day_long_distance_price_jiao\(7) $ (!\u26|Add9~64\ & \u26|Add9~62\) # (\u26|Add9~64\ & \u26|Add9~62COUT1_101\)
-- \u26|Add9~60\ = CARRY(!\u26|Add9~62\ # !\u26|day_long_distance_price_jiao\(7))
-- \u26|Add9~60COUT1_103\ = CARRY(!\u26|Add9~62COUT1_101\ # !\u26|day_long_distance_price_jiao\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(7),
	cin => \u26|Add9~64\,
	cin0 => \u26|Add9~62\,
	cin1 => \u26|Add9~62COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~59_combout\,
	cout0 => \u26|Add9~60\,
	cout1 => \u26|Add9~60COUT1_103\);

\u26|day_long_distance_price_jiao[7]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(7) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~59_combout\ & (\u26|LessThan9~11_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(7)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add9~59_combout\,
	datab => \u26|day_long_distance_price_jiao\(7),
	datac => \u26|LessThan9~11_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(7));

\u26|Add9~57\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~57_combout\ = \u26|day_long_distance_price_jiao\(8) $ (!(!\u26|Add9~64\ & \u26|Add9~60\) # (\u26|Add9~64\ & \u26|Add9~60COUT1_103\))
-- \u26|Add9~58\ = CARRY(\u26|day_long_distance_price_jiao\(8) & (!\u26|Add9~60\))
-- \u26|Add9~58COUT1_105\ = CARRY(\u26|day_long_distance_price_jiao\(8) & (!\u26|Add9~60COUT1_103\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(8),
	cin => \u26|Add9~64\,
	cin0 => \u26|Add9~60\,
	cin1 => \u26|Add9~60COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~57_combout\,
	cout0 => \u26|Add9~58\,
	cout1 => \u26|Add9~58COUT1_105\);

\u26|day_long_distance_price_jiao[8]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(8) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|Add9~57_combout\ & \u26|LessThan9~11_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|day_long_distance_price_jiao\(8), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao\(8),
	datab => \u26|Add9~57_combout\,
	datac => \u26|LessThan9~11_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(8));

\u26|Add9~55\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~55_combout\ = \u26|day_long_distance_price_jiao\(9) $ ((!\u26|Add9~64\ & \u26|Add9~58\) # (\u26|Add9~64\ & \u26|Add9~58COUT1_105\))
-- \u26|Add9~56\ = CARRY(!\u26|Add9~58\ # !\u26|day_long_distance_price_jiao\(9))
-- \u26|Add9~56COUT1_107\ = CARRY(!\u26|Add9~58COUT1_105\ # !\u26|day_long_distance_price_jiao\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(9),
	cin => \u26|Add9~64\,
	cin0 => \u26|Add9~58\,
	cin1 => \u26|Add9~58COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~55_combout\,
	cout0 => \u26|Add9~56\,
	cout1 => \u26|Add9~56COUT1_107\);

\u26|day_long_distance_price_jiao[9]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(9) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~55_combout\ & \u26|LessThan9~11_combout\ # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(9)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add9~55_combout\,
	datab => \u26|LessThan9~11_combout\,
	datac => \u26|day_long_distance_price_jiao\(9),
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(9));

\u26|Add9~53\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~53_combout\ = \u26|day_long_distance_price_jiao\(10) $ !(!\u26|Add9~64\ & \u26|Add9~56\) # (\u26|Add9~64\ & \u26|Add9~56COUT1_107\)
-- \u26|Add9~54\ = CARRY(\u26|day_long_distance_price_jiao\(10) & !\u26|Add9~56COUT1_107\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(10),
	cin => \u26|Add9~64\,
	cin0 => \u26|Add9~56\,
	cin1 => \u26|Add9~56COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~53_combout\,
	cout => \u26|Add9~54\);

\u26|day_long_distance_price_jiao[10]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(10) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~53_combout\ & \u26|LessThan9~11_combout\ # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(10)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao[2]~144_combout\,
	datab => \u26|Add9~53_combout\,
	datac => \u26|LessThan9~11_combout\,
	datad => \u26|day_long_distance_price_jiao\(10),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(10));

\u26|Add9~51\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~51_combout\ = \u26|day_long_distance_price_jiao\(11) $ \u26|Add9~54\
-- \u26|Add9~52\ = CARRY(!\u26|Add9~54\ # !\u26|day_long_distance_price_jiao\(11))
-- \u26|Add9~52COUT1_109\ = CARRY(!\u26|Add9~54\ # !\u26|day_long_distance_price_jiao\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(11),
	cin => \u26|Add9~54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~51_combout\,
	cout0 => \u26|Add9~52\,
	cout1 => \u26|Add9~52COUT1_109\);

\u26|day_long_distance_price_jiao[11]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(11) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|LessThan9~11_combout\ & \u26|Add9~51_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|day_long_distance_price_jiao\(11), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao\(11),
	datab => \u26|LessThan9~11_combout\,
	datac => \u26|Add9~51_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(11));

\u26|Add9~49\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~49_combout\ = \u26|day_long_distance_price_jiao\(12) $ (!(!\u26|Add9~54\ & \u26|Add9~52\) # (\u26|Add9~54\ & \u26|Add9~52COUT1_109\))
-- \u26|Add9~50\ = CARRY(\u26|day_long_distance_price_jiao\(12) & (!\u26|Add9~52\))
-- \u26|Add9~50COUT1_111\ = CARRY(\u26|day_long_distance_price_jiao\(12) & (!\u26|Add9~52COUT1_109\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(12),
	cin => \u26|Add9~54\,
	cin0 => \u26|Add9~52\,
	cin1 => \u26|Add9~52COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~49_combout\,
	cout0 => \u26|Add9~50\,
	cout1 => \u26|Add9~50COUT1_111\);

\u26|day_long_distance_price_jiao[12]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(12) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~49_combout\ & \u26|LessThan9~11_combout\ # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(12)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add9~49_combout\,
	datab => \u26|LessThan9~11_combout\,
	datac => \u26|day_long_distance_price_jiao\(12),
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(12));

\u26|Add9~47\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~47_combout\ = \u26|day_long_distance_price_jiao\(13) $ (!\u26|Add9~54\ & \u26|Add9~50\) # (\u26|Add9~54\ & \u26|Add9~50COUT1_111\)
-- \u26|Add9~48\ = CARRY(!\u26|Add9~50\ # !\u26|day_long_distance_price_jiao\(13))
-- \u26|Add9~48COUT1_113\ = CARRY(!\u26|Add9~50COUT1_111\ # !\u26|day_long_distance_price_jiao\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(13),
	cin => \u26|Add9~54\,
	cin0 => \u26|Add9~50\,
	cin1 => \u26|Add9~50COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~47_combout\,
	cout0 => \u26|Add9~48\,
	cout1 => \u26|Add9~48COUT1_113\);

\u26|day_long_distance_price_jiao[13]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(13) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|LessThan9~11_combout\ & (\u26|Add9~47_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(13)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao[2]~144_combout\,
	datab => \u26|LessThan9~11_combout\,
	datac => \u26|day_long_distance_price_jiao\(13),
	datad => \u26|Add9~47_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(13));

\u26|Add9~45\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~45_combout\ = \u26|day_long_distance_price_jiao\(14) $ (!(!\u26|Add9~54\ & \u26|Add9~48\) # (\u26|Add9~54\ & \u26|Add9~48COUT1_113\))
-- \u26|Add9~46\ = CARRY(\u26|day_long_distance_price_jiao\(14) & (!\u26|Add9~48\))
-- \u26|Add9~46COUT1_115\ = CARRY(\u26|day_long_distance_price_jiao\(14) & (!\u26|Add9~48COUT1_113\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(14),
	cin => \u26|Add9~54\,
	cin0 => \u26|Add9~48\,
	cin1 => \u26|Add9~48COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~45_combout\,
	cout0 => \u26|Add9~46\,
	cout1 => \u26|Add9~46COUT1_115\);

\u26|day_long_distance_price_jiao[14]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(14) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|Add9~45_combout\ & \u26|LessThan9~11_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|day_long_distance_price_jiao\(14), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao\(14),
	datab => \u26|Add9~45_combout\,
	datac => \u26|day_long_distance_price_jiao[2]~144_combout\,
	datad => \u26|LessThan9~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(14));

\u26|Add9~43\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~43_combout\ = \u26|day_long_distance_price_jiao\(15) $ ((!\u26|Add9~54\ & \u26|Add9~46\) # (\u26|Add9~54\ & \u26|Add9~46COUT1_115\))
-- \u26|Add9~44\ = CARRY(!\u26|Add9~46COUT1_115\ # !\u26|day_long_distance_price_jiao\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(15),
	cin => \u26|Add9~54\,
	cin0 => \u26|Add9~46\,
	cin1 => \u26|Add9~46COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~43_combout\,
	cout => \u26|Add9~44\);

\u26|day_long_distance_price_jiao[15]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(15) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~43_combout\ & (\u26|LessThan9~11_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(15)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add9~43_combout\,
	datab => \u26|day_long_distance_price_jiao\(15),
	datac => \u26|day_long_distance_price_jiao[2]~144_combout\,
	datad => \u26|LessThan9~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(15));

\u26|Add9~41\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~41_combout\ = \u26|day_long_distance_price_jiao\(16) $ (!\u26|Add9~44\)
-- \u26|Add9~42\ = CARRY(\u26|day_long_distance_price_jiao\(16) & (!\u26|Add9~44\))
-- \u26|Add9~42COUT1_117\ = CARRY(\u26|day_long_distance_price_jiao\(16) & (!\u26|Add9~44\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(16),
	cin => \u26|Add9~44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~41_combout\,
	cout0 => \u26|Add9~42\,
	cout1 => \u26|Add9~42COUT1_117\);

\u26|day_long_distance_price_jiao[16]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(16) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|Add9~41_combout\ & \u26|LessThan9~11_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|day_long_distance_price_jiao\(16), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao\(16),
	datab => \u26|Add9~41_combout\,
	datac => \u26|day_long_distance_price_jiao[2]~144_combout\,
	datad => \u26|LessThan9~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(16));

\u26|Add9~39\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~39_combout\ = \u26|day_long_distance_price_jiao\(17) $ ((!\u26|Add9~44\ & \u26|Add9~42\) # (\u26|Add9~44\ & \u26|Add9~42COUT1_117\))
-- \u26|Add9~40\ = CARRY(!\u26|Add9~42\ # !\u26|day_long_distance_price_jiao\(17))
-- \u26|Add9~40COUT1_119\ = CARRY(!\u26|Add9~42COUT1_117\ # !\u26|day_long_distance_price_jiao\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(17),
	cin => \u26|Add9~44\,
	cin0 => \u26|Add9~42\,
	cin1 => \u26|Add9~42COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~39_combout\,
	cout0 => \u26|Add9~40\,
	cout1 => \u26|Add9~40COUT1_119\);

\u26|day_long_distance_price_jiao[17]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(17) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~39_combout\ & (\u26|LessThan9~11_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(17)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add9~39_combout\,
	datab => \u26|day_long_distance_price_jiao\(17),
	datac => \u26|day_long_distance_price_jiao[2]~144_combout\,
	datad => \u26|LessThan9~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(17));

\u26|Add9~37\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~37_combout\ = \u26|day_long_distance_price_jiao\(18) $ !(!\u26|Add9~44\ & \u26|Add9~40\) # (\u26|Add9~44\ & \u26|Add9~40COUT1_119\)
-- \u26|Add9~38\ = CARRY(\u26|day_long_distance_price_jiao\(18) & !\u26|Add9~40\)
-- \u26|Add9~38COUT1_121\ = CARRY(\u26|day_long_distance_price_jiao\(18) & !\u26|Add9~40COUT1_119\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(18),
	cin => \u26|Add9~44\,
	cin0 => \u26|Add9~40\,
	cin1 => \u26|Add9~40COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~37_combout\,
	cout0 => \u26|Add9~38\,
	cout1 => \u26|Add9~38COUT1_121\);

\u26|day_long_distance_price_jiao[18]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(18) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|Add9~37_combout\ & \u26|LessThan9~11_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|day_long_distance_price_jiao\(18), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao\(18),
	datab => \u26|Add9~37_combout\,
	datac => \u26|day_long_distance_price_jiao[2]~144_combout\,
	datad => \u26|LessThan9~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(18));

\u26|Add9~35\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~35_combout\ = \u26|day_long_distance_price_jiao\(19) $ (!\u26|Add9~44\ & \u26|Add9~38\) # (\u26|Add9~44\ & \u26|Add9~38COUT1_121\)
-- \u26|Add9~36\ = CARRY(!\u26|Add9~38\ # !\u26|day_long_distance_price_jiao\(19))
-- \u26|Add9~36COUT1_123\ = CARRY(!\u26|Add9~38COUT1_121\ # !\u26|day_long_distance_price_jiao\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(19),
	cin => \u26|Add9~44\,
	cin0 => \u26|Add9~38\,
	cin1 => \u26|Add9~38COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~35_combout\,
	cout0 => \u26|Add9~36\,
	cout1 => \u26|Add9~36COUT1_123\);

\u26|day_long_distance_price_jiao[19]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(19) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~35_combout\ & (\u26|LessThan9~11_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(19)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add9~35_combout\,
	datab => \u26|day_long_distance_price_jiao\(19),
	datac => \u26|day_long_distance_price_jiao[2]~144_combout\,
	datad => \u26|LessThan9~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(19));

\u26|Add9~33\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~33_combout\ = \u26|day_long_distance_price_jiao\(20) $ (!(!\u26|Add9~44\ & \u26|Add9~36\) # (\u26|Add9~44\ & \u26|Add9~36COUT1_123\))
-- \u26|Add9~34\ = CARRY(\u26|day_long_distance_price_jiao\(20) & (!\u26|Add9~36COUT1_123\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(20),
	cin => \u26|Add9~44\,
	cin0 => \u26|Add9~36\,
	cin1 => \u26|Add9~36COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~33_combout\,
	cout => \u26|Add9~34\);

\u26|day_long_distance_price_jiao[20]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(20) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~33_combout\ & (\u26|LessThan9~11_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(20)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao[2]~144_combout\,
	datab => \u26|Add9~33_combout\,
	datac => \u26|day_long_distance_price_jiao\(20),
	datad => \u26|LessThan9~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(20));

\u26|Add9~31\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~31_combout\ = \u26|day_long_distance_price_jiao\(21) $ \u26|Add9~34\
-- \u26|Add9~32\ = CARRY(!\u26|Add9~34\ # !\u26|day_long_distance_price_jiao\(21))
-- \u26|Add9~32COUT1_125\ = CARRY(!\u26|Add9~34\ # !\u26|day_long_distance_price_jiao\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(21),
	cin => \u26|Add9~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~31_combout\,
	cout0 => \u26|Add9~32\,
	cout1 => \u26|Add9~32COUT1_125\);

\u26|day_long_distance_price_jiao[21]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(21) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|LessThan9~11_combout\ & (\u26|Add9~31_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(21)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan9~11_combout\,
	datab => \u26|day_long_distance_price_jiao\(21),
	datac => \u26|Add9~31_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(21));

\u26|Add9~29\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~29_combout\ = \u26|day_long_distance_price_jiao\(22) $ (!(!\u26|Add9~34\ & \u26|Add9~32\) # (\u26|Add9~34\ & \u26|Add9~32COUT1_125\))
-- \u26|Add9~30\ = CARRY(\u26|day_long_distance_price_jiao\(22) & (!\u26|Add9~32\))
-- \u26|Add9~30COUT1_127\ = CARRY(\u26|day_long_distance_price_jiao\(22) & (!\u26|Add9~32COUT1_125\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(22),
	cin => \u26|Add9~34\,
	cin0 => \u26|Add9~32\,
	cin1 => \u26|Add9~32COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~29_combout\,
	cout0 => \u26|Add9~30\,
	cout1 => \u26|Add9~30COUT1_127\);

\u26|day_long_distance_price_jiao[22]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(22) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~29_combout\ & (\u26|LessThan9~11_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(22)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add9~29_combout\,
	datab => \u26|day_long_distance_price_jiao\(22),
	datac => \u26|day_long_distance_price_jiao[2]~144_combout\,
	datad => \u26|LessThan9~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(22));

\u26|Add9~27\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~27_combout\ = \u26|day_long_distance_price_jiao\(23) $ ((!\u26|Add9~34\ & \u26|Add9~30\) # (\u26|Add9~34\ & \u26|Add9~30COUT1_127\))
-- \u26|Add9~28\ = CARRY(!\u26|Add9~30\ # !\u26|day_long_distance_price_jiao\(23))
-- \u26|Add9~28COUT1_129\ = CARRY(!\u26|Add9~30COUT1_127\ # !\u26|day_long_distance_price_jiao\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(23),
	cin => \u26|Add9~34\,
	cin0 => \u26|Add9~30\,
	cin1 => \u26|Add9~30COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~27_combout\,
	cout0 => \u26|Add9~28\,
	cout1 => \u26|Add9~28COUT1_129\);

\u26|day_long_distance_price_jiao[23]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(23) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|LessThan9~11_combout\ & (\u26|Add9~27_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(23)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan9~11_combout\,
	datab => \u26|day_long_distance_price_jiao\(23),
	datac => \u26|Add9~27_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(23));

\u26|Add9~25\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~25_combout\ = \u26|day_long_distance_price_jiao\(24) $ (!(!\u26|Add9~34\ & \u26|Add9~28\) # (\u26|Add9~34\ & \u26|Add9~28COUT1_129\))
-- \u26|Add9~26\ = CARRY(\u26|day_long_distance_price_jiao\(24) & (!\u26|Add9~28\))
-- \u26|Add9~26COUT1_131\ = CARRY(\u26|day_long_distance_price_jiao\(24) & (!\u26|Add9~28COUT1_129\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(24),
	cin => \u26|Add9~34\,
	cin0 => \u26|Add9~28\,
	cin1 => \u26|Add9~28COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~25_combout\,
	cout0 => \u26|Add9~26\,
	cout1 => \u26|Add9~26COUT1_131\);

\u26|day_long_distance_price_jiao[24]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(24) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~25_combout\ & \u26|LessThan9~11_combout\ # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(24)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add9~25_combout\,
	datab => \u26|LessThan9~11_combout\,
	datac => \u26|day_long_distance_price_jiao\(24),
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(24));

\u26|Add9~23\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~23_combout\ = \u26|day_long_distance_price_jiao\(25) $ (!\u26|Add9~34\ & \u26|Add9~26\) # (\u26|Add9~34\ & \u26|Add9~26COUT1_131\)
-- \u26|Add9~24\ = CARRY(!\u26|Add9~26COUT1_131\ # !\u26|day_long_distance_price_jiao\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(25),
	cin => \u26|Add9~34\,
	cin0 => \u26|Add9~26\,
	cin1 => \u26|Add9~26COUT1_131\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~23_combout\,
	cout => \u26|Add9~24\);

\u26|day_long_distance_price_jiao[25]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(25) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|LessThan9~11_combout\ & (\u26|Add9~23_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(25)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan9~11_combout\,
	datab => \u26|day_long_distance_price_jiao\(25),
	datac => \u26|Add9~23_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(25));

\u26|Add9~21\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~21_combout\ = \u26|day_long_distance_price_jiao\(26) $ !\u26|Add9~24\
-- \u26|Add9~22\ = CARRY(\u26|day_long_distance_price_jiao\(26) & !\u26|Add9~24\)
-- \u26|Add9~22COUT1_133\ = CARRY(\u26|day_long_distance_price_jiao\(26) & !\u26|Add9~24\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(26),
	cin => \u26|Add9~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~21_combout\,
	cout0 => \u26|Add9~22\,
	cout1 => \u26|Add9~22COUT1_133\);

\u26|day_long_distance_price_jiao[26]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(26) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|LessThan9~11_combout\ & \u26|Add9~21_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|day_long_distance_price_jiao\(26), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao\(26),
	datab => \u26|LessThan9~11_combout\,
	datac => \u26|Add9~21_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(26));

\u26|LessThan9~1\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan9~1_combout\ = !\u26|day_long_distance_price_jiao\(26) & !\u26|day_long_distance_price_jiao\(23) & !\u26|day_long_distance_price_jiao\(24) & !\u26|day_long_distance_price_jiao\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(26),
	datab => \u26|day_long_distance_price_jiao\(23),
	datac => \u26|day_long_distance_price_jiao\(24),
	datad => \u26|day_long_distance_price_jiao\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan9~1_combout\);

\u26|Add9~19\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~19_combout\ = \u26|day_long_distance_price_jiao\(27) $ (!\u26|Add9~24\ & \u26|Add9~22\) # (\u26|Add9~24\ & \u26|Add9~22COUT1_133\)
-- \u26|Add9~20\ = CARRY(!\u26|Add9~22\ # !\u26|day_long_distance_price_jiao\(27))
-- \u26|Add9~20COUT1_135\ = CARRY(!\u26|Add9~22COUT1_133\ # !\u26|day_long_distance_price_jiao\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(27),
	cin => \u26|Add9~24\,
	cin0 => \u26|Add9~22\,
	cin1 => \u26|Add9~22COUT1_133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~19_combout\,
	cout0 => \u26|Add9~20\,
	cout1 => \u26|Add9~20COUT1_135\);

\u26|day_long_distance_price_jiao[27]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(27) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~19_combout\ & \u26|LessThan9~11_combout\ # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(27)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add9~19_combout\,
	datab => \u26|LessThan9~11_combout\,
	datac => \u26|day_long_distance_price_jiao\(27),
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(27));

\u26|Add9~17\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~17_combout\ = \u26|day_long_distance_price_jiao\(28) $ (!(!\u26|Add9~24\ & \u26|Add9~20\) # (\u26|Add9~24\ & \u26|Add9~20COUT1_135\))
-- \u26|Add9~18\ = CARRY(\u26|day_long_distance_price_jiao\(28) & (!\u26|Add9~20\))
-- \u26|Add9~18COUT1_137\ = CARRY(\u26|day_long_distance_price_jiao\(28) & (!\u26|Add9~20COUT1_135\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(28),
	cin => \u26|Add9~24\,
	cin0 => \u26|Add9~20\,
	cin1 => \u26|Add9~20COUT1_135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~17_combout\,
	cout0 => \u26|Add9~18\,
	cout1 => \u26|Add9~18COUT1_137\);

\u26|day_long_distance_price_jiao[28]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(28) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|Add9~17_combout\ & \u26|LessThan9~11_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|day_long_distance_price_jiao\(28), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao\(28),
	datab => \u26|Add9~17_combout\,
	datac => \u26|LessThan9~11_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(28));

\u26|Add9~15\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~15_combout\ = \u26|day_long_distance_price_jiao\(29) $ ((!\u26|Add9~24\ & \u26|Add9~18\) # (\u26|Add9~24\ & \u26|Add9~18COUT1_137\))
-- \u26|Add9~16\ = CARRY(!\u26|Add9~18\ # !\u26|day_long_distance_price_jiao\(29))
-- \u26|Add9~16COUT1_139\ = CARRY(!\u26|Add9~18COUT1_137\ # !\u26|day_long_distance_price_jiao\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(29),
	cin => \u26|Add9~24\,
	cin0 => \u26|Add9~18\,
	cin1 => \u26|Add9~18COUT1_137\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~15_combout\,
	cout0 => \u26|Add9~16\,
	cout1 => \u26|Add9~16COUT1_139\);

\u26|day_long_distance_price_jiao[29]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(29) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|LessThan9~11_combout\ & \u26|Add9~15_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|day_long_distance_price_jiao\(29), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao\(29),
	datab => \u26|LessThan9~11_combout\,
	datac => \u26|Add9~15_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(29));

\u26|Add9~13\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~13_combout\ = \u26|day_long_distance_price_jiao\(30) $ (!(!\u26|Add9~24\ & \u26|Add9~16\) # (\u26|Add9~24\ & \u26|Add9~16COUT1_139\))
-- \u26|Add9~14\ = CARRY(\u26|day_long_distance_price_jiao\(30) & (!\u26|Add9~16COUT1_139\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(30),
	cin => \u26|Add9~24\,
	cin0 => \u26|Add9~16\,
	cin1 => \u26|Add9~16COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~13_combout\,
	cout => \u26|Add9~14\);

\u26|day_long_distance_price_jiao[30]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(30) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|LessThan9~11_combout\ & \u26|Add9~13_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|day_long_distance_price_jiao\(30), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao\(30),
	datab => \u26|LessThan9~11_combout\,
	datac => \u26|Add9~13_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(30));

\u26|LessThan9~0\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan9~0_combout\ = !\u26|day_long_distance_price_jiao\(29) & !\u26|day_long_distance_price_jiao\(27) & !\u26|day_long_distance_price_jiao\(30) & !\u26|day_long_distance_price_jiao\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(29),
	datab => \u26|day_long_distance_price_jiao\(27),
	datac => \u26|day_long_distance_price_jiao\(30),
	datad => \u26|day_long_distance_price_jiao\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan9~0_combout\);

\u26|LessThan9~3\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan9~3_combout\ = !\u26|day_long_distance_price_jiao\(16) & !\u26|day_long_distance_price_jiao\(17) & !\u26|day_long_distance_price_jiao\(15) & !\u26|day_long_distance_price_jiao\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(16),
	datab => \u26|day_long_distance_price_jiao\(17),
	datac => \u26|day_long_distance_price_jiao\(15),
	datad => \u26|day_long_distance_price_jiao\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan9~3_combout\);

\u26|LessThan9~2\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan9~2_combout\ = !\u26|day_long_distance_price_jiao\(20) & !\u26|day_long_distance_price_jiao\(22) & !\u26|day_long_distance_price_jiao\(21) & !\u26|day_long_distance_price_jiao\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(20),
	datab => \u26|day_long_distance_price_jiao\(22),
	datac => \u26|day_long_distance_price_jiao\(21),
	datad => \u26|day_long_distance_price_jiao\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan9~2_combout\);

\u26|LessThan9~4\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan9~4_combout\ = \u26|LessThan9~1_combout\ & \u26|LessThan9~0_combout\ & \u26|LessThan9~3_combout\ & \u26|LessThan9~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan9~1_combout\,
	datab => \u26|LessThan9~0_combout\,
	datac => \u26|LessThan9~3_combout\,
	datad => \u26|LessThan9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan9~4_combout\);

\u26|LessThan9~5\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan9~5_combout\ = !\u26|day_long_distance_price_jiao\(13) & !\u26|day_long_distance_price_jiao\(12) & !\u26|day_long_distance_price_jiao\(14) & !\u26|day_long_distance_price_jiao\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(13),
	datab => \u26|day_long_distance_price_jiao\(12),
	datac => \u26|day_long_distance_price_jiao\(14),
	datad => \u26|day_long_distance_price_jiao\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan9~5_combout\);

\u26|LessThan9~7\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan9~7_combout\ = !\u26|day_long_distance_price_jiao\(4) & !\u26|day_long_distance_price_jiao\(5) & !\u26|day_long_distance_price_jiao\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0003",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(4),
	datac => \u26|day_long_distance_price_jiao\(5),
	datad => \u26|day_long_distance_price_jiao\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan9~7_combout\);

\u26|LessThan9~6\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan9~6_combout\ = !\u26|day_long_distance_price_jiao\(8) & !\u26|day_long_distance_price_jiao\(10) & !\u26|day_long_distance_price_jiao\(9) & !\u26|day_long_distance_price_jiao\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_jiao\(8),
	datab => \u26|day_long_distance_price_jiao\(10),
	datac => \u26|day_long_distance_price_jiao\(9),
	datad => \u26|day_long_distance_price_jiao\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan9~6_combout\);

\u26|LessThan9~8\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan9~8_combout\ = \u26|LessThan9~4_combout\ & \u26|LessThan9~5_combout\ & \u26|LessThan9~7_combout\ & \u26|LessThan9~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan9~4_combout\,
	datab => \u26|LessThan9~5_combout\,
	datac => \u26|LessThan9~7_combout\,
	datad => \u26|LessThan9~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan9~8_combout\);

\u26|LessThan9~10\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan9~10_combout\ = \u26|LessThan9~8_combout\ & (!\u26|day_long_distance_price_jiao\(0) & \u26|LessThan9~9_combout\ # !\u26|day_long_distance_price_jiao\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "20aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan9~8_combout\,
	datab => \u26|day_long_distance_price_jiao\(0),
	datac => \u26|LessThan9~9_combout\,
	datad => \u26|day_long_distance_price_jiao\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan9~10_combout\);

\u26|Add9~11\ : cyclone_lcell
-- Equation(s):
-- \u26|Add9~11_combout\ = \u26|day_long_distance_price_jiao\(31) $ \u26|Add9~14\

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_long_distance_price_jiao\(31),
	cin => \u26|Add9~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add9~11_combout\);

\u26|day_long_distance_price_jiao[31]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(31) = DFFEAS(\u26|day_long_distance_price_jiao[31]~174_combout\ & \u26|Add9~11_combout\ & (\u26|LessThan9~10_combout\ # \u26|day_long_distance_price_jiao\(31)) # !\u26|day_long_distance_price_jiao[31]~174_combout\ & 
-- (\u26|day_long_distance_price_jiao\(31)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan9~10_combout\,
	datab => \u26|Add9~11_combout\,
	datac => \u26|day_long_distance_price_jiao\(31),
	datad => \u26|day_long_distance_price_jiao[31]~174_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(31));

\u26|day_long_distance_price_jiao[0]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(0) = DFFEAS(\u26|Add9~0_combout\ & (\u26|day_long_distance_price_jiao\(31) # \u26|LessThan9~10_combout\), GLOBAL(\clk~combout\), VCC, , \u26|day_long_distance_price_jiao[2]~144_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|Add9~0_combout\,
	datac => \u26|day_long_distance_price_jiao\(31),
	datad => \u26|LessThan9~10_combout\,
	aclr => GND,
	ena => \u26|day_long_distance_price_jiao[2]~144_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(0));

\u26|day_long_distance_price_jiao[3]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_long_distance_price_jiao\(3) = DFFEAS(\u26|day_long_distance_price_jiao[2]~144_combout\ & \u26|Add9~9_combout\ & (\u26|LessThan9~11_combout\) # !\u26|day_long_distance_price_jiao[2]~144_combout\ & (\u26|day_long_distance_price_jiao\(3)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add9~9_combout\,
	datab => \u26|day_long_distance_price_jiao\(3),
	datac => \u26|LessThan9~11_combout\,
	datad => \u26|day_long_distance_price_jiao[2]~144_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_long_distance_price_jiao\(3));

\u27|u28_16|u25_1|Add2~0\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_16|u25_1|Add2~0_combout\ = \u26|day_long_distance_price_yuan\(2) $ (\u26|day_long_distance_price_yuan\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(2),
	datad => \u26|day_long_distance_price_yuan\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_16|u25_1|Add2~0_combout\);

\u27|transition5[1]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition5\(1) = DFFEAS(\u26|day_long_distance_price_yuan\(0) $ \u26|day_long_distance_price_jiao\(1), GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition5[1]~1\ = CARRY(\u26|day_long_distance_price_yuan\(0) & \u26|day_long_distance_price_jiao\(1))
-- \u27|transition5[1]~1COUT1_22\ = CARRY(\u26|day_long_distance_price_yuan\(0) & \u26|day_long_distance_price_jiao\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(0),
	datab => \u26|day_long_distance_price_jiao\(1),
	aclr => GND,
	ena => \u23|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition5\(1),
	cout0 => \u27|transition5[1]~1\,
	cout1 => \u27|transition5[1]~1COUT1_22\);

\u27|transition5[2]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition5\(2) = DFFEAS(\u26|day_long_distance_price_yuan\(1) $ \u26|day_long_distance_price_jiao\(2) $ \u27|transition5[1]~1\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition5[2]~3\ = CARRY(\u26|day_long_distance_price_yuan\(1) & !\u26|day_long_distance_price_jiao\(2) & !\u27|transition5[1]~1\ # !\u26|day_long_distance_price_yuan\(1) & (!\u27|transition5[1]~1\ # !\u26|day_long_distance_price_jiao\(2)))
-- \u27|transition5[2]~3COUT1_24\ = CARRY(\u26|day_long_distance_price_yuan\(1) & !\u26|day_long_distance_price_jiao\(2) & !\u27|transition5[1]~1COUT1_22\ # !\u26|day_long_distance_price_yuan\(1) & (!\u27|transition5[1]~1COUT1_22\ # 
-- !\u26|day_long_distance_price_jiao\(2)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(1),
	datab => \u26|day_long_distance_price_jiao\(2),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition5[1]~1\,
	cin1 => \u27|transition5[1]~1COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition5\(2),
	cout0 => \u27|transition5[2]~3\,
	cout1 => \u27|transition5[2]~3COUT1_24\);

\u27|transition5[3]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition5\(3) = DFFEAS(\u26|day_long_distance_price_jiao\(3) $ \u27|u28_16|u25_1|Add2~0_combout\ $ !\u27|transition5[2]~3\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition5[3]~5\ = CARRY(\u26|day_long_distance_price_jiao\(3) & (\u27|u28_16|u25_1|Add2~0_combout\ # !\u27|transition5[2]~3\) # !\u26|day_long_distance_price_jiao\(3) & \u27|u28_16|u25_1|Add2~0_combout\ & !\u27|transition5[2]~3\)
-- \u27|transition5[3]~5COUT1_26\ = CARRY(\u26|day_long_distance_price_jiao\(3) & (\u27|u28_16|u25_1|Add2~0_combout\ # !\u27|transition5[2]~3COUT1_24\) # !\u26|day_long_distance_price_jiao\(3) & \u27|u28_16|u25_1|Add2~0_combout\ & 
-- !\u27|transition5[2]~3COUT1_24\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_jiao\(3),
	datab => \u27|u28_16|u25_1|Add2~0_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition5[2]~3\,
	cin1 => \u27|transition5[2]~3COUT1_24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition5\(3),
	cout0 => \u27|transition5[3]~5\,
	cout1 => \u27|transition5[3]~5COUT1_26\);

\u27|transition5[4]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition5\(4) = DFFEAS(\u27|u28_16|u25_1|Add2~1_combout\ $ \u27|transition5[3]~5\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition5[4]~7\ = CARRY(!\u27|transition5[3]~5COUT1_26\ # !\u27|u28_16|u25_1|Add2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u27|u28_16|u25_1|Add2~1_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition5[3]~5\,
	cin1 => \u27|transition5[3]~5COUT1_26\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition5\(4),
	cout => \u27|transition5[4]~7\);

\u27|u28_16|u25_1|Add2~2\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_16|u25_1|Add2~2_combout\ = \u26|day_long_distance_price_yuan\(3) & (\u26|day_long_distance_price_yuan\(1) # \u26|day_long_distance_price_yuan\(2) & \u26|day_long_distance_price_yuan\(0)) # !\u26|day_long_distance_price_yuan\(3) & 
-- \u26|day_long_distance_price_yuan\(2) & \u26|day_long_distance_price_yuan\(1) & \u26|day_long_distance_price_yuan\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e8c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_long_distance_price_yuan\(2),
	datab => \u26|day_long_distance_price_yuan\(3),
	datac => \u26|day_long_distance_price_yuan\(1),
	datad => \u26|day_long_distance_price_yuan\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_16|u25_1|Add2~2_combout\);

\u27|transition5[5]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition5\(5) = DFFEAS(\u27|u28_16|u25_1|Add2~2_combout\ $ \u26|day_long_distance_price_yuan\(2) $ !\u27|transition5[4]~7\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition5[5]~9\ = CARRY(!\u27|transition5[4]~7\ & (\u27|u28_16|u25_1|Add2~2_combout\ $ \u26|day_long_distance_price_yuan\(2)))
-- \u27|transition5[5]~9COUT1_28\ = CARRY(!\u27|transition5[4]~7\ & (\u27|u28_16|u25_1|Add2~2_combout\ $ \u26|day_long_distance_price_yuan\(2)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "6906",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|u28_16|u25_1|Add2~2_combout\,
	datab => \u26|day_long_distance_price_yuan\(2),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition5[4]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition5\(5),
	cout0 => \u27|transition5[5]~9\,
	cout1 => \u27|transition5[5]~9COUT1_28\);

\u27|transition5[6]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition5\(6) = DFFEAS(\u26|day_long_distance_price_yuan\(3) $ \u27|u28_16|u25_1|Add2~3_combout\ $ (!\u27|transition5[4]~7\ & \u27|transition5[5]~9\) # (\u27|transition5[4]~7\ & \u27|transition5[5]~9COUT1_28\), GLOBAL(\clk~combout\), VCC, , 
-- \u23|key_out~regout\, , , , )
-- \u27|transition5[6]~11\ = CARRY(\u26|day_long_distance_price_yuan\(3) $ !\u27|u28_16|u25_1|Add2~3_combout\ # !\u27|transition5[5]~9\)
-- \u27|transition5[6]~11COUT1_30\ = CARRY(\u26|day_long_distance_price_yuan\(3) $ !\u27|u28_16|u25_1|Add2~3_combout\ # !\u27|transition5[5]~9COUT1_28\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "969f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(3),
	datab => \u27|u28_16|u25_1|Add2~3_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition5[4]~7\,
	cin0 => \u27|transition5[5]~9\,
	cin1 => \u27|transition5[5]~9COUT1_28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition5\(6),
	cout0 => \u27|transition5[6]~11\,
	cout1 => \u27|transition5[6]~11COUT1_30\);

\u27|day_long_distance_price[6]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_long_distance_price\(6) = DFFEAS(\u23|key_out~regout\ & \u27|transition5\(6), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition5\(6),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_long_distance_price\(6));

\u27|day_long_distance_price[4]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_long_distance_price\(4) = DFFEAS(\u27|transition5\(4) & \u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u27|transition5\(4),
	datac => \u23|key_out~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_long_distance_price\(4));

\u27|day_long_distance_price[3]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_long_distance_price\(3) = DFFEAS(\u27|transition5\(3) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition5\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_long_distance_price\(3));

\u27|day_long_distance_price[2]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_long_distance_price\(2) = DFFEAS(\u23|key_out~regout\ & \u27|transition5\(2), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datac => \u27|transition5\(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_long_distance_price\(2));

\u27|day_long_distance_price[1]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_long_distance_price\(1) = DFFEAS(\u23|key_out~regout\ & \u27|transition5\(1), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition5\(1),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_long_distance_price\(1));

\u15|Add2~0\ : cyclone_lcell
-- Equation(s):
-- \u15|Add2~0_combout\ = !\u27|day_long_distance_price\(1)
-- \u15|Add2~1\ = CARRY(\u27|day_long_distance_price\(1))
-- \u15|Add2~1COUT1_18\ = CARRY(\u27|day_long_distance_price\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_long_distance_price\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add2~0_combout\,
	cout0 => \u15|Add2~1\,
	cout1 => \u15|Add2~1COUT1_18\);

\u15|Add2~2\ : cyclone_lcell
-- Equation(s):
-- \u15|Add2~2_combout\ = \u27|day_long_distance_price\(2) $ \u15|Add2~1\
-- \u15|Add2~3\ = CARRY(!\u15|Add2~1\ # !\u27|day_long_distance_price\(2))
-- \u15|Add2~3COUT1_20\ = CARRY(!\u15|Add2~1COUT1_18\ # !\u27|day_long_distance_price\(2))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_long_distance_price\(2),
	cin0 => \u15|Add2~1\,
	cin1 => \u15|Add2~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add2~2_combout\,
	cout0 => \u15|Add2~3\,
	cout1 => \u15|Add2~3COUT1_20\);

\u15|Add2~4\ : cyclone_lcell
-- Equation(s):
-- \u15|Add2~4_combout\ = \u27|day_long_distance_price\(3) $ (\u15|Add2~3\)
-- \u15|Add2~5\ = CARRY(\u27|day_long_distance_price\(3) # !\u15|Add2~3\)
-- \u15|Add2~5COUT1_22\ = CARRY(\u27|day_long_distance_price\(3) # !\u15|Add2~3COUT1_20\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5aaf",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_long_distance_price\(3),
	cin0 => \u15|Add2~3\,
	cin1 => \u15|Add2~3COUT1_20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add2~4_combout\,
	cout0 => \u15|Add2~5\,
	cout1 => \u15|Add2~5COUT1_22\);

\u15|Add2~6\ : cyclone_lcell
-- Equation(s):
-- \u15|Add2~6_combout\ = \u27|day_long_distance_price\(4) $ (\u15|Add2~5\)
-- \u15|Add2~7\ = CARRY(!\u15|Add2~5COUT1_22\ # !\u27|day_long_distance_price\(4))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_long_distance_price\(4),
	cin0 => \u15|Add2~5\,
	cin1 => \u15|Add2~5COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add2~6_combout\,
	cout => \u15|Add2~7\);

\u27|day_long_distance_price[5]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_long_distance_price\(5) = DFFEAS(\u27|transition5\(5) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff55",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u23|key_out~regout\,
	datad => \u27|transition5\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_long_distance_price\(5));

\u15|Add2~8\ : cyclone_lcell
-- Equation(s):
-- \u15|Add2~8_combout\ = \u27|day_long_distance_price\(5) $ !\u15|Add2~7\
-- \u15|Add2~9\ = CARRY(\u27|day_long_distance_price\(5) & !\u15|Add2~7\)
-- \u15|Add2~9COUT1_24\ = CARRY(\u27|day_long_distance_price\(5) & !\u15|Add2~7\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_long_distance_price\(5),
	cin => \u15|Add2~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add2~8_combout\,
	cout0 => \u15|Add2~9\,
	cout1 => \u15|Add2~9COUT1_24\);

\u15|Add2~10\ : cyclone_lcell
-- Equation(s):
-- \u15|Add2~10_combout\ = (!\u15|Add2~7\ & \u15|Add2~9\) # (\u15|Add2~7\ & \u15|Add2~9COUT1_24\) $ \u27|day_long_distance_price\(6)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u27|day_long_distance_price\(6),
	cin => \u15|Add2~7\,
	cin0 => \u15|Add2~9\,
	cin1 => \u15|Add2~9COUT1_24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add2~10_combout\);

\u15|Add0~22\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~22_combout\ = \u2|yuancheng~regout\ & (\u15|Add2~10_combout\) # !\u2|yuancheng~regout\ & \u15|Add0~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|Add0~20_combout\,
	datab => \u2|yuancheng~regout\,
	datad => \u15|Add2~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~22_combout\);

\u25|transition[1]\ : cyclone_lcell
-- Equation(s):
-- \u25|transition\(1) = DFFEAS(\u24|min_f\(1) $ \u24|min_s\(0), GLOBAL(\clk~combout\), VCC, , , , , , )
-- \u25|Add0~1\ = CARRY(\u24|min_f\(1) & \u24|min_s\(0))
-- \u25|Add0~1COUT1_21\ = CARRY(\u24|min_f\(1) & \u24|min_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|min_f\(1),
	datab => \u24|min_s\(0),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u25|transition\(1),
	cout0 => \u25|Add0~1\,
	cout1 => \u25|Add0~1COUT1_21\);

\u13|mins[7]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins\(7) = DFFEAS(\u13|Add1~8_combout\ & (\u13|LessThan4~1_combout\ # !\u13|process_0~6_combout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "af00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u13|LessThan4~1_combout\,
	datac => \u13|process_0~6_combout\,
	datad => \u13|Add1~8_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|mins\(7));

\u25|u25_3|u25_1|Add2~4\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add2~4_combout\ = \u24|hour_f\(3) & (\u24|hour_f\(2) # \u24|hour_f\(0) & \u24|hour_f\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|hour_f\(2),
	datab => \u24|hour_f\(0),
	datac => \u24|hour_f\(1),
	datad => \u24|hour_f\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add2~4_combout\);

\u25|u25_3|u25_1|Add2~2\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add2~2_combout\ = \u24|hour_f\(2) & (\u24|hour_f\(1) & !\u24|hour_f\(3)) # !\u24|hour_f\(2) & \u24|hour_f\(3) & (!\u24|hour_f\(1) # !\u24|hour_f\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "15a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|hour_f\(2),
	datab => \u24|hour_f\(0),
	datac => \u24|hour_f\(1),
	datad => \u24|hour_f\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add2~2_combout\);

\u25|u25_3|u25_1|Add2~3\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add2~3_combout\ = \u24|hour_f\(3) $ (\u24|hour_f\(2) & (!\u24|hour_f\(1)) # !\u24|hour_f\(2) & \u24|hour_f\(0) & \u24|hour_f\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b54a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|hour_f\(2),
	datab => \u24|hour_f\(0),
	datac => \u24|hour_f\(1),
	datad => \u24|hour_f\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add2~3_combout\);

\u25|u25_3|u25_1|Add2~1\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add2~1_combout\ = \u24|hour_f\(2) $ (!\u24|hour_f\(0) & \u24|hour_f\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9a9a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|hour_f\(2),
	datab => \u24|hour_f\(0),
	datac => \u24|hour_f\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add2~1_combout\);

\u25|u25_3|u25_1|Add3~0\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add3~0_combout\ = \u25|u25_3|u25_1|Add2~1_combout\ $ \u24|hour_f\(0)
-- \u25|u25_3|u25_1|Add3~1\ = CARRY(\u25|u25_3|u25_1|Add2~1_combout\ & \u24|hour_f\(0))
-- \u25|u25_3|u25_1|Add3~1COUT1_16\ = CARRY(\u25|u25_3|u25_1|Add2~1_combout\ & \u24|hour_f\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u25|u25_3|u25_1|Add2~1_combout\,
	datab => \u24|hour_f\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add3~0_combout\,
	cout0 => \u25|u25_3|u25_1|Add3~1\,
	cout1 => \u25|u25_3|u25_1|Add3~1COUT1_16\);

\u25|u25_3|u25_1|Add3~4\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add3~4_combout\ = \u25|u25_3|u25_1|Add2~3_combout\ $ \u24|hour_f\(1) $ \u25|u25_3|u25_1|Add3~1\
-- \u25|u25_3|u25_1|Add3~5\ = CARRY(\u25|u25_3|u25_1|Add2~3_combout\ & !\u24|hour_f\(1) & !\u25|u25_3|u25_1|Add3~1\ # !\u25|u25_3|u25_1|Add2~3_combout\ & (!\u25|u25_3|u25_1|Add3~1\ # !\u24|hour_f\(1)))
-- \u25|u25_3|u25_1|Add3~5COUT1_18\ = CARRY(\u25|u25_3|u25_1|Add2~3_combout\ & !\u24|hour_f\(1) & !\u25|u25_3|u25_1|Add3~1COUT1_16\ # !\u25|u25_3|u25_1|Add2~3_combout\ & (!\u25|u25_3|u25_1|Add3~1COUT1_16\ # !\u24|hour_f\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u25|u25_3|u25_1|Add2~3_combout\,
	datab => \u24|hour_f\(1),
	cin0 => \u25|u25_3|u25_1|Add3~1\,
	cin1 => \u25|u25_3|u25_1|Add3~1COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add3~4_combout\,
	cout0 => \u25|u25_3|u25_1|Add3~5\,
	cout1 => \u25|u25_3|u25_1|Add3~5COUT1_18\);

\u25|u25_3|u25_1|Add3~2\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add3~2_combout\ = \u24|hour_f\(2) $ \u25|u25_3|u25_1|Add2~2_combout\ $ !\u25|u25_3|u25_1|Add3~5\
-- \u25|u25_3|u25_1|Add3~3\ = CARRY(\u24|hour_f\(2) & (\u25|u25_3|u25_1|Add2~2_combout\ # !\u25|u25_3|u25_1|Add3~5\) # !\u24|hour_f\(2) & \u25|u25_3|u25_1|Add2~2_combout\ & !\u25|u25_3|u25_1|Add3~5\)
-- \u25|u25_3|u25_1|Add3~3COUT1_20\ = CARRY(\u24|hour_f\(2) & (\u25|u25_3|u25_1|Add2~2_combout\ # !\u25|u25_3|u25_1|Add3~5COUT1_18\) # !\u24|hour_f\(2) & \u25|u25_3|u25_1|Add2~2_combout\ & !\u25|u25_3|u25_1|Add3~5COUT1_18\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|hour_f\(2),
	datab => \u25|u25_3|u25_1|Add2~2_combout\,
	cin0 => \u25|u25_3|u25_1|Add3~5\,
	cin1 => \u25|u25_3|u25_1|Add3~5COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add3~2_combout\,
	cout0 => \u25|u25_3|u25_1|Add3~3\,
	cout1 => \u25|u25_3|u25_1|Add3~3COUT1_20\);

\u25|u25_3|u25_1|Add3~6\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add3~6_combout\ = \u25|u25_3|u25_1|Add2~4_combout\ $ \u24|hour_f\(3) $ \u25|u25_3|u25_1|Add3~3\
-- \u25|u25_3|u25_1|Add3~7\ = CARRY(\u25|u25_3|u25_1|Add2~4_combout\ & !\u24|hour_f\(3) & !\u25|u25_3|u25_1|Add3~3\ # !\u25|u25_3|u25_1|Add2~4_combout\ & (!\u25|u25_3|u25_1|Add3~3\ # !\u24|hour_f\(3)))
-- \u25|u25_3|u25_1|Add3~7COUT1_22\ = CARRY(\u25|u25_3|u25_1|Add2~4_combout\ & !\u24|hour_f\(3) & !\u25|u25_3|u25_1|Add3~3COUT1_20\ # !\u25|u25_3|u25_1|Add2~4_combout\ & (!\u25|u25_3|u25_1|Add3~3COUT1_20\ # !\u24|hour_f\(3)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u25|u25_3|u25_1|Add2~4_combout\,
	datab => \u24|hour_f\(3),
	cin0 => \u25|u25_3|u25_1|Add3~3\,
	cin1 => \u25|u25_3|u25_1|Add3~3COUT1_20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add3~6_combout\,
	cout0 => \u25|u25_3|u25_1|Add3~7\,
	cout1 => \u25|u25_3|u25_1|Add3~7COUT1_22\);

\u25|u25_3|u25_1|Add4~2\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add4~2_combout\ = \u24|hour_f\(0) $ \u25|u25_3|u25_1|Add3~4_combout\
-- \u25|u25_3|u25_1|Add4~3\ = CARRY(\u24|hour_f\(0) & \u25|u25_3|u25_1|Add3~4_combout\)
-- \u25|u25_3|u25_1|Add4~3COUT1_16\ = CARRY(\u24|hour_f\(0) & \u25|u25_3|u25_1|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|hour_f\(0),
	datab => \u25|u25_3|u25_1|Add3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add4~2_combout\,
	cout0 => \u25|u25_3|u25_1|Add4~3\,
	cout1 => \u25|u25_3|u25_1|Add4~3COUT1_16\);

\u25|u25_3|u25_1|Add4~0\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add4~0_combout\ = \u25|u25_3|u25_1|Add3~2_combout\ $ \u24|hour_f\(1) $ \u25|u25_3|u25_1|Add4~3\
-- \u25|u25_3|u25_1|Add4~1\ = CARRY(\u25|u25_3|u25_1|Add3~2_combout\ & !\u24|hour_f\(1) & !\u25|u25_3|u25_1|Add4~3\ # !\u25|u25_3|u25_1|Add3~2_combout\ & (!\u25|u25_3|u25_1|Add4~3\ # !\u24|hour_f\(1)))
-- \u25|u25_3|u25_1|Add4~1COUT1_18\ = CARRY(\u25|u25_3|u25_1|Add3~2_combout\ & !\u24|hour_f\(1) & !\u25|u25_3|u25_1|Add4~3COUT1_16\ # !\u25|u25_3|u25_1|Add3~2_combout\ & (!\u25|u25_3|u25_1|Add4~3COUT1_16\ # !\u24|hour_f\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u25|u25_3|u25_1|Add3~2_combout\,
	datab => \u24|hour_f\(1),
	cin0 => \u25|u25_3|u25_1|Add4~3\,
	cin1 => \u25|u25_3|u25_1|Add4~3COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add4~0_combout\,
	cout0 => \u25|u25_3|u25_1|Add4~1\,
	cout1 => \u25|u25_3|u25_1|Add4~1COUT1_18\);

\u25|u25_3|u25_1|Add4~4\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add4~4_combout\ = \u25|u25_3|u25_1|Add3~6_combout\ $ \u24|hour_f\(2) $ !\u25|u25_3|u25_1|Add4~1\
-- \u25|u25_3|u25_1|Add4~5\ = CARRY(\u25|u25_3|u25_1|Add3~6_combout\ & (\u24|hour_f\(2) # !\u25|u25_3|u25_1|Add4~1\) # !\u25|u25_3|u25_1|Add3~6_combout\ & \u24|hour_f\(2) & !\u25|u25_3|u25_1|Add4~1\)
-- \u25|u25_3|u25_1|Add4~5COUT1_20\ = CARRY(\u25|u25_3|u25_1|Add3~6_combout\ & (\u24|hour_f\(2) # !\u25|u25_3|u25_1|Add4~1COUT1_18\) # !\u25|u25_3|u25_1|Add3~6_combout\ & \u24|hour_f\(2) & !\u25|u25_3|u25_1|Add4~1COUT1_18\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u25|u25_3|u25_1|Add3~6_combout\,
	datab => \u24|hour_f\(2),
	cin0 => \u25|u25_3|u25_1|Add4~1\,
	cin1 => \u25|u25_3|u25_1|Add4~1COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add4~4_combout\,
	cout0 => \u25|u25_3|u25_1|Add4~5\,
	cout1 => \u25|u25_3|u25_1|Add4~5COUT1_20\);

\u25|u25_2|u25_1|Add2~2\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_2|u25_1|Add2~2_combout\ = \u24|min_s\(2) & (\u24|min_s\(3) & (\u24|min_s\(0) # \u24|min_s\(1)) # !\u24|min_s\(3) & \u24|min_s\(0) & \u24|min_s\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(3),
	datab => \u24|min_s\(0),
	datac => \u24|min_s\(2),
	datad => \u24|min_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_2|u25_1|Add2~2_combout\);

\u25|u25_2|u25_1|Add2~1\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_2|u25_1|Add2~1_combout\ = \u24|min_s\(3) $ \u24|min_s\(1) $ (\u24|min_s\(0) & \u24|min_s\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "956a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(3),
	datab => \u24|min_s\(0),
	datac => \u24|min_s\(2),
	datad => \u24|min_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_2|u25_1|Add2~1_combout\);

\u25|u25_2|u25_1|Add2~0\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_2|u25_1|Add2~0_combout\ = \u24|min_s\(0) $ (\u24|min_s\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(0),
	datad => \u24|min_s\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_2|u25_1|Add2~0_combout\);

\u25|Add0~12\ : cyclone_lcell
-- Equation(s):
-- \u25|Add0~12_combout\ = \u24|min_f\(2) $ \u24|min_s\(1) $ \u25|Add0~1\
-- \u25|Add0~13\ = CARRY(\u24|min_f\(2) & !\u24|min_s\(1) & !\u25|Add0~1\ # !\u24|min_f\(2) & (!\u25|Add0~1\ # !\u24|min_s\(1)))
-- \u25|Add0~13COUT1_23\ = CARRY(\u24|min_f\(2) & !\u24|min_s\(1) & !\u25|Add0~1COUT1_21\ # !\u24|min_f\(2) & (!\u25|Add0~1COUT1_21\ # !\u24|min_s\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_f\(2),
	datab => \u24|min_s\(1),
	cin0 => \u25|Add0~1\,
	cin1 => \u25|Add0~1COUT1_21\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add0~12_combout\,
	cout0 => \u25|Add0~13\,
	cout1 => \u25|Add0~13COUT1_23\);

\u25|Add0~2\ : cyclone_lcell
-- Equation(s):
-- \u25|Add0~2_combout\ = \u24|min_f\(3) $ \u25|u25_2|u25_1|Add2~0_combout\ $ !\u25|Add0~13\
-- \u25|Add0~3\ = CARRY(\u24|min_f\(3) & (\u25|u25_2|u25_1|Add2~0_combout\ # !\u25|Add0~13\) # !\u24|min_f\(3) & \u25|u25_2|u25_1|Add2~0_combout\ & !\u25|Add0~13\)
-- \u25|Add0~3COUT1_25\ = CARRY(\u24|min_f\(3) & (\u25|u25_2|u25_1|Add2~0_combout\ # !\u25|Add0~13COUT1_23\) # !\u24|min_f\(3) & \u25|u25_2|u25_1|Add2~0_combout\ & !\u25|Add0~13COUT1_23\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_f\(3),
	datab => \u25|u25_2|u25_1|Add2~0_combout\,
	cin0 => \u25|Add0~13\,
	cin1 => \u25|Add0~13COUT1_23\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add0~2_combout\,
	cout0 => \u25|Add0~3\,
	cout1 => \u25|Add0~3COUT1_25\);

\u25|Add0~4\ : cyclone_lcell
-- Equation(s):
-- \u25|Add0~4_combout\ = \u25|u25_2|u25_1|Add2~1_combout\ $ \u25|Add0~3\
-- \u25|Add0~5\ = CARRY(!\u25|Add0~3COUT1_25\ # !\u25|u25_2|u25_1|Add2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u25|u25_2|u25_1|Add2~1_combout\,
	cin0 => \u25|Add0~3\,
	cin1 => \u25|Add0~3COUT1_25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add0~4_combout\,
	cout => \u25|Add0~5\);

\u25|u25_2|u25_1|Add2~3\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_2|u25_1|Add2~3_combout\ = \u24|min_s\(3) & (\u24|min_s\(1) # \u24|min_s\(0) & \u24|min_s\(2)) # !\u24|min_s\(3) & \u24|min_s\(0) & \u24|min_s\(2) & \u24|min_s\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(3),
	datab => \u24|min_s\(0),
	datac => \u24|min_s\(2),
	datad => \u24|min_s\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_2|u25_1|Add2~3_combout\);

\u25|Add0~8\ : cyclone_lcell
-- Equation(s):
-- \u25|Add0~8_combout\ = \u25|u25_2|u25_1|Add2~3_combout\ $ \u24|min_s\(2) $ !\u25|Add0~5\
-- \u25|Add0~9\ = CARRY(!\u25|Add0~5\ & (\u25|u25_2|u25_1|Add2~3_combout\ $ \u24|min_s\(2)))
-- \u25|Add0~9COUT1_27\ = CARRY(!\u25|Add0~5\ & (\u25|u25_2|u25_1|Add2~3_combout\ $ \u24|min_s\(2)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "6906",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u25|u25_2|u25_1|Add2~3_combout\,
	datab => \u24|min_s\(2),
	cin => \u25|Add0~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add0~8_combout\,
	cout0 => \u25|Add0~9\,
	cout1 => \u25|Add0~9COUT1_27\);

\u25|Add0~6\ : cyclone_lcell
-- Equation(s):
-- \u25|Add0~6_combout\ = \u24|min_s\(3) $ \u25|u25_2|u25_1|Add2~2_combout\ $ (!\u25|Add0~5\ & \u25|Add0~9\) # (\u25|Add0~5\ & \u25|Add0~9COUT1_27\)
-- \u25|Add0~7\ = CARRY(\u24|min_s\(3) $ !\u25|u25_2|u25_1|Add2~2_combout\ # !\u25|Add0~9\)
-- \u25|Add0~7COUT1_29\ = CARRY(\u24|min_s\(3) $ !\u25|u25_2|u25_1|Add2~2_combout\ # !\u25|Add0~9COUT1_27\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "969f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(3),
	datab => \u25|u25_2|u25_1|Add2~2_combout\,
	cin => \u25|Add0~5\,
	cin0 => \u25|Add0~9\,
	cin1 => \u25|Add0~9COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add0~6_combout\,
	cout0 => \u25|Add0~7\,
	cout1 => \u25|Add0~7COUT1_29\);

\u25|Add0~10\ : cyclone_lcell
-- Equation(s):
-- \u25|Add0~10_combout\ = (!\u25|Add0~5\ & \u25|Add0~7\) # (\u25|Add0~5\ & \u25|Add0~7COUT1_29\) $ (!\u25|u25_2|u25_1|Add2~2_combout\ # !\u24|min_s\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "8787",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|min_s\(3),
	datab => \u25|u25_2|u25_1|Add2~2_combout\,
	cin => \u25|Add0~5\,
	cin0 => \u25|Add0~7\,
	cin1 => \u25|Add0~7COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add0~10_combout\);

\u25|u25_3|u25_1|Add2~0\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add2~0_combout\ = \u24|hour_f\(1) $ \u24|hour_f\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u24|hour_f\(1),
	datad => \u24|hour_f\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add2~0_combout\);

\u25|transition[2]\ : cyclone_lcell
-- Equation(s):
-- \u25|transition\(2) = DFFEAS(\u25|Add0~12_combout\ $ \u24|hour_f\(0), GLOBAL(\clk~combout\), VCC, , , , , , )
-- \u25|Add1~17\ = CARRY(\u25|Add0~12_combout\ & \u24|hour_f\(0))
-- \u25|Add1~17COUT1_27\ = CARRY(\u25|Add0~12_combout\ & \u24|hour_f\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u25|Add0~12_combout\,
	datab => \u24|hour_f\(0),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u25|transition\(2),
	cout0 => \u25|Add1~17\,
	cout1 => \u25|Add1~17COUT1_27\);

\u25|Add1~0\ : cyclone_lcell
-- Equation(s):
-- \u25|Add1~0_combout\ = \u25|Add0~2_combout\ $ \u25|u25_3|u25_1|Add2~0_combout\ $ \u25|Add1~17\
-- \u25|Add1~1\ = CARRY(\u25|Add0~2_combout\ & !\u25|u25_3|u25_1|Add2~0_combout\ & !\u25|Add1~17\ # !\u25|Add0~2_combout\ & (!\u25|Add1~17\ # !\u25|u25_3|u25_1|Add2~0_combout\))
-- \u25|Add1~1COUT1_29\ = CARRY(\u25|Add0~2_combout\ & !\u25|u25_3|u25_1|Add2~0_combout\ & !\u25|Add1~17COUT1_27\ # !\u25|Add0~2_combout\ & (!\u25|Add1~17COUT1_27\ # !\u25|u25_3|u25_1|Add2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u25|Add0~2_combout\,
	datab => \u25|u25_3|u25_1|Add2~0_combout\,
	cin0 => \u25|Add1~17\,
	cin1 => \u25|Add1~17COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add1~0_combout\,
	cout0 => \u25|Add1~1\,
	cout1 => \u25|Add1~1COUT1_29\);

\u25|Add1~2\ : cyclone_lcell
-- Equation(s):
-- \u25|Add1~2_combout\ = \u25|u25_3|u25_1|Add3~0_combout\ $ \u25|Add0~4_combout\ $ !\u25|Add1~1\
-- \u25|Add1~3\ = CARRY(\u25|u25_3|u25_1|Add3~0_combout\ & (\u25|Add0~4_combout\ # !\u25|Add1~1\) # !\u25|u25_3|u25_1|Add3~0_combout\ & \u25|Add0~4_combout\ & !\u25|Add1~1\)
-- \u25|Add1~3COUT1_31\ = CARRY(\u25|u25_3|u25_1|Add3~0_combout\ & (\u25|Add0~4_combout\ # !\u25|Add1~1COUT1_29\) # !\u25|u25_3|u25_1|Add3~0_combout\ & \u25|Add0~4_combout\ & !\u25|Add1~1COUT1_29\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u25|u25_3|u25_1|Add3~0_combout\,
	datab => \u25|Add0~4_combout\,
	cin0 => \u25|Add1~1\,
	cin1 => \u25|Add1~1COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add1~2_combout\,
	cout0 => \u25|Add1~3\,
	cout1 => \u25|Add1~3COUT1_31\);

\u25|Add1~6\ : cyclone_lcell
-- Equation(s):
-- \u25|Add1~6_combout\ = \u25|u25_3|u25_1|Add4~2_combout\ $ \u25|Add0~8_combout\ $ \u25|Add1~3\
-- \u25|Add1~7\ = CARRY(\u25|u25_3|u25_1|Add4~2_combout\ & !\u25|Add0~8_combout\ & !\u25|Add1~3\ # !\u25|u25_3|u25_1|Add4~2_combout\ & (!\u25|Add1~3\ # !\u25|Add0~8_combout\))
-- \u25|Add1~7COUT1_33\ = CARRY(\u25|u25_3|u25_1|Add4~2_combout\ & !\u25|Add0~8_combout\ & !\u25|Add1~3COUT1_31\ # !\u25|u25_3|u25_1|Add4~2_combout\ & (!\u25|Add1~3COUT1_31\ # !\u25|Add0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u25|u25_3|u25_1|Add4~2_combout\,
	datab => \u25|Add0~8_combout\,
	cin0 => \u25|Add1~3\,
	cin1 => \u25|Add1~3COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add1~6_combout\,
	cout0 => \u25|Add1~7\,
	cout1 => \u25|Add1~7COUT1_33\);

\u25|Add1~4\ : cyclone_lcell
-- Equation(s):
-- \u25|Add1~4_combout\ = \u25|u25_3|u25_1|Add4~0_combout\ $ \u25|Add0~6_combout\ $ !\u25|Add1~7\
-- \u25|Add1~5\ = CARRY(\u25|u25_3|u25_1|Add4~0_combout\ & (\u25|Add0~6_combout\ # !\u25|Add1~7COUT1_33\) # !\u25|u25_3|u25_1|Add4~0_combout\ & \u25|Add0~6_combout\ & !\u25|Add1~7COUT1_33\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u25|u25_3|u25_1|Add4~0_combout\,
	datab => \u25|Add0~6_combout\,
	cin0 => \u25|Add1~7\,
	cin1 => \u25|Add1~7COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add1~4_combout\,
	cout => \u25|Add1~5\);

\u25|Add1~8\ : cyclone_lcell
-- Equation(s):
-- \u25|Add1~8_combout\ = \u25|u25_3|u25_1|Add4~4_combout\ $ \u25|Add0~10_combout\ $ \u25|Add1~5\
-- \u25|Add1~9\ = CARRY(\u25|u25_3|u25_1|Add4~4_combout\ & !\u25|Add0~10_combout\ & !\u25|Add1~5\ # !\u25|u25_3|u25_1|Add4~4_combout\ & (!\u25|Add1~5\ # !\u25|Add0~10_combout\))
-- \u25|Add1~9COUT1_35\ = CARRY(\u25|u25_3|u25_1|Add4~4_combout\ & !\u25|Add0~10_combout\ & !\u25|Add1~5\ # !\u25|u25_3|u25_1|Add4~4_combout\ & (!\u25|Add1~5\ # !\u25|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u25|u25_3|u25_1|Add4~4_combout\,
	datab => \u25|Add0~10_combout\,
	cin => \u25|Add1~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add1~8_combout\,
	cout0 => \u25|Add1~9\,
	cout1 => \u25|Add1~9COUT1_35\);

\u25|u25_4|u25_1|Add3~3\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_4|u25_1|Add3~3_combout\ = \u24|a\(3) & !\u24|a\(2) & (!\u24|a\(1) # !\u24|a\(0)) # !\u24|a\(3) & (\u24|a\(2) & \u24|a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "520a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(3),
	datab => \u24|a\(0),
	datac => \u24|a\(2),
	datad => \u24|a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_4|u25_1|Add3~3_combout\);

\u25|u25_4|u25_1|Add3~2\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_4|u25_1|Add3~2_combout\ = \u24|a\(3) $ (\u24|a\(2) & (!\u24|a\(1)) # !\u24|a\(2) & \u24|a\(0) & \u24|a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a65a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(3),
	datab => \u24|a\(0),
	datac => \u24|a\(2),
	datad => \u24|a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_4|u25_1|Add3~2_combout\);

\u25|u25_4|u25_1|Add5~0\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_4|u25_1|Add5~0_combout\ = \u24|a\(0) $ \u25|u25_4|u25_1|Add3~2_combout\
-- \u25|u25_4|u25_1|Add5~1\ = CARRY(\u24|a\(0) & \u25|u25_4|u25_1|Add3~2_combout\)
-- \u25|u25_4|u25_1|Add5~1COUT1_16\ = CARRY(\u24|a\(0) & \u25|u25_4|u25_1|Add3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(0),
	datab => \u25|u25_4|u25_1|Add3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_4|u25_1|Add5~0_combout\,
	cout0 => \u25|u25_4|u25_1|Add5~1\,
	cout1 => \u25|u25_4|u25_1|Add5~1COUT1_16\);

\u25|u25_4|u25_1|Add5~2\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_4|u25_1|Add5~2_combout\ = \u24|a\(1) $ \u25|u25_4|u25_1|Add3~3_combout\ $ \u25|u25_4|u25_1|Add5~1\
-- \u25|u25_4|u25_1|Add5~3\ = CARRY(\u24|a\(1) & !\u25|u25_4|u25_1|Add3~3_combout\ & !\u25|u25_4|u25_1|Add5~1\ # !\u24|a\(1) & (!\u25|u25_4|u25_1|Add5~1\ # !\u25|u25_4|u25_1|Add3~3_combout\))
-- \u25|u25_4|u25_1|Add5~3COUT1_18\ = CARRY(\u24|a\(1) & !\u25|u25_4|u25_1|Add3~3_combout\ & !\u25|u25_4|u25_1|Add5~1COUT1_16\ # !\u24|a\(1) & (!\u25|u25_4|u25_1|Add5~1COUT1_16\ # !\u25|u25_4|u25_1|Add3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(1),
	datab => \u25|u25_4|u25_1|Add3~3_combout\,
	cin0 => \u25|u25_4|u25_1|Add5~1\,
	cin1 => \u25|u25_4|u25_1|Add5~1COUT1_16\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_4|u25_1|Add5~2_combout\,
	cout0 => \u25|u25_4|u25_1|Add5~3\,
	cout1 => \u25|u25_4|u25_1|Add5~3COUT1_18\);

\u25|u25_4|u25_1|Add3~1\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_4|u25_1|Add3~1_combout\ = \u24|a\(2) $ (!\u24|a\(0) & \u24|a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c3f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u24|a\(0),
	datac => \u24|a\(2),
	datad => \u24|a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_4|u25_1|Add3~1_combout\);

\u25|u25_4|u25_1|Add3~0\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_4|u25_1|Add3~0_combout\ = \u24|a\(0) $ \u24|a\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u24|a\(0),
	datad => \u24|a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_4|u25_1|Add3~0_combout\);

\u25|transition[3]\ : cyclone_lcell
-- Equation(s):
-- \u25|transition\(3) = DFFEAS(\u24|a\(0) $ \u25|Add1~0_combout\, GLOBAL(\clk~combout\), VCC, , , , , , )
-- \u25|transition[3]~1\ = CARRY(\u24|a\(0) & \u25|Add1~0_combout\)
-- \u25|transition[3]~1COUT1_27\ = CARRY(\u24|a\(0) & \u25|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u24|a\(0),
	datab => \u25|Add1~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u25|transition\(3),
	cout0 => \u25|transition[3]~1\,
	cout1 => \u25|transition[3]~1COUT1_27\);

\u25|transition[4]\ : cyclone_lcell
-- Equation(s):
-- \u25|transition\(4) = DFFEAS(\u25|u25_4|u25_1|Add3~0_combout\ $ \u25|Add1~2_combout\ $ \u25|transition[3]~1\, GLOBAL(\clk~combout\), VCC, , , , , , )
-- \u25|transition[4]~3\ = CARRY(\u25|u25_4|u25_1|Add3~0_combout\ & !\u25|Add1~2_combout\ & !\u25|transition[3]~1\ # !\u25|u25_4|u25_1|Add3~0_combout\ & (!\u25|transition[3]~1\ # !\u25|Add1~2_combout\))
-- \u25|transition[4]~3COUT1_29\ = CARRY(\u25|u25_4|u25_1|Add3~0_combout\ & !\u25|Add1~2_combout\ & !\u25|transition[3]~1COUT1_27\ # !\u25|u25_4|u25_1|Add3~0_combout\ & (!\u25|transition[3]~1COUT1_27\ # !\u25|Add1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u25|u25_4|u25_1|Add3~0_combout\,
	datab => \u25|Add1~2_combout\,
	aclr => GND,
	cin0 => \u25|transition[3]~1\,
	cin1 => \u25|transition[3]~1COUT1_27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u25|transition\(4),
	cout0 => \u25|transition[4]~3\,
	cout1 => \u25|transition[4]~3COUT1_29\);

\u25|transition[5]\ : cyclone_lcell
-- Equation(s):
-- \u25|transition\(5) = DFFEAS(\u25|Add1~6_combout\ $ \u25|u25_4|u25_1|Add3~1_combout\ $ !\u25|transition[4]~3\, GLOBAL(\clk~combout\), VCC, , , , , , )
-- \u25|transition[5]~7\ = CARRY(\u25|Add1~6_combout\ & (\u25|u25_4|u25_1|Add3~1_combout\ # !\u25|transition[4]~3\) # !\u25|Add1~6_combout\ & \u25|u25_4|u25_1|Add3~1_combout\ & !\u25|transition[4]~3\)
-- \u25|transition[5]~7COUT1_31\ = CARRY(\u25|Add1~6_combout\ & (\u25|u25_4|u25_1|Add3~1_combout\ # !\u25|transition[4]~3COUT1_29\) # !\u25|Add1~6_combout\ & \u25|u25_4|u25_1|Add3~1_combout\ & !\u25|transition[4]~3COUT1_29\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u25|Add1~6_combout\,
	datab => \u25|u25_4|u25_1|Add3~1_combout\,
	aclr => GND,
	cin0 => \u25|transition[4]~3\,
	cin1 => \u25|transition[4]~3COUT1_29\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u25|transition\(5),
	cout0 => \u25|transition[5]~7\,
	cout1 => \u25|transition[5]~7COUT1_31\);

\u25|transition[6]\ : cyclone_lcell
-- Equation(s):
-- \u25|transition\(6) = DFFEAS(\u25|Add1~4_combout\ $ \u25|u25_4|u25_1|Add5~0_combout\ $ \u25|transition[5]~7\, GLOBAL(\clk~combout\), VCC, , , , , , )
-- \u25|transition[6]~5\ = CARRY(\u25|Add1~4_combout\ & !\u25|u25_4|u25_1|Add5~0_combout\ & !\u25|transition[5]~7\ # !\u25|Add1~4_combout\ & (!\u25|transition[5]~7\ # !\u25|u25_4|u25_1|Add5~0_combout\))
-- \u25|transition[6]~5COUT1_33\ = CARRY(\u25|Add1~4_combout\ & !\u25|u25_4|u25_1|Add5~0_combout\ & !\u25|transition[5]~7COUT1_31\ # !\u25|Add1~4_combout\ & (!\u25|transition[5]~7COUT1_31\ # !\u25|u25_4|u25_1|Add5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u25|Add1~4_combout\,
	datab => \u25|u25_4|u25_1|Add5~0_combout\,
	aclr => GND,
	cin0 => \u25|transition[5]~7\,
	cin1 => \u25|transition[5]~7COUT1_31\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u25|transition\(6),
	cout0 => \u25|transition[6]~5\,
	cout1 => \u25|transition[6]~5COUT1_33\);

\u25|transition[7]\ : cyclone_lcell
-- Equation(s):
-- \u25|transition\(7) = DFFEAS(\u25|Add1~8_combout\ $ \u25|u25_4|u25_1|Add5~2_combout\ $ !\u25|transition[6]~5\, GLOBAL(\clk~combout\), VCC, , , , , , )
-- \u25|transition[7]~9\ = CARRY(\u25|Add1~8_combout\ & (\u25|u25_4|u25_1|Add5~2_combout\ # !\u25|transition[6]~5COUT1_33\) # !\u25|Add1~8_combout\ & \u25|u25_4|u25_1|Add5~2_combout\ & !\u25|transition[6]~5COUT1_33\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u25|Add1~8_combout\,
	datab => \u25|u25_4|u25_1|Add5~2_combout\,
	aclr => GND,
	cin0 => \u25|transition[6]~5\,
	cin1 => \u25|transition[6]~5COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u25|transition\(7),
	cout => \u25|transition[7]~9\);

\u25|settime[7]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins~61\ = \u19|key_out~regout\ & (V1_settime[7]) # !\u19|key_out~regout\ & \u13|mins\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|mins\(7),
	datac => \u25|transition\(7),
	datad => \u19|key_out~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|mins~61\,
	regout => \u25|settime\(7));

\u13|time[3]~32\ : cyclone_lcell
-- Equation(s):
-- \u13|time[3]~32_combout\ = \u13|process_0~6_combout\ & !\u13|LessThan4~1_combout\ # !\u13|LessThan0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5d5d",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|LessThan0~0_combout\,
	datab => \u13|process_0~6_combout\,
	datac => \u13|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|time[3]~32_combout\);

\u13|time[0]\ : cyclone_lcell
-- Equation(s):
-- \u13|time\(0) = DFFEAS(!\u13|time\(0), GLOBAL(\clk~combout\), VCC, , , , , \u13|time[3]~32_combout\, )
-- \u13|time[0]~36\ = CARRY(\u13|time\(0))
-- \u13|time[0]~36COUT1_43\ = CARRY(\u13|time\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u13|time\(0),
	aclr => GND,
	sclr => \u13|time[3]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|time\(0),
	cout0 => \u13|time[0]~36\,
	cout1 => \u13|time[0]~36COUT1_43\);

\u13|time[1]\ : cyclone_lcell
-- Equation(s):
-- \u13|time\(1) = DFFEAS(\u13|time\(1) $ (\u13|time[0]~36\), GLOBAL(\clk~combout\), VCC, , , , , \u13|time[3]~32_combout\, )
-- \u13|time[1]~34\ = CARRY(!\u13|time[0]~36\ # !\u13|time\(1))
-- \u13|time[1]~34COUT1_45\ = CARRY(!\u13|time[0]~36COUT1_43\ # !\u13|time\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u13|time\(1),
	aclr => GND,
	sclr => \u13|time[3]~32_combout\,
	cin0 => \u13|time[0]~36\,
	cin1 => \u13|time[0]~36COUT1_43\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|time\(1),
	cout0 => \u13|time[1]~34\,
	cout1 => \u13|time[1]~34COUT1_45\);

\u13|time[2]\ : cyclone_lcell
-- Equation(s):
-- \u13|time\(2) = DFFEAS(\u13|time\(2) $ !\u13|time[1]~34\, GLOBAL(\clk~combout\), VCC, , , , , \u13|time[3]~32_combout\, )
-- \u13|time[2]~25\ = CARRY(\u13|time\(2) & !\u13|time[1]~34\)
-- \u13|time[2]~25COUT1_47\ = CARRY(\u13|time\(2) & !\u13|time[1]~34COUT1_45\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|time\(2),
	aclr => GND,
	sclr => \u13|time[3]~32_combout\,
	cin0 => \u13|time[1]~34\,
	cin1 => \u13|time[1]~34COUT1_45\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|time\(2),
	cout0 => \u13|time[2]~25\,
	cout1 => \u13|time[2]~25COUT1_47\);

\u13|time[3]\ : cyclone_lcell
-- Equation(s):
-- \u13|time\(3) = DFFEAS(\u13|time\(3) $ \u13|time[2]~25\, GLOBAL(\clk~combout\), VCC, , , , , \u13|time[3]~32_combout\, )
-- \u13|time[3]~27\ = CARRY(!\u13|time[2]~25COUT1_47\ # !\u13|time\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|time\(3),
	aclr => GND,
	sclr => \u13|time[3]~32_combout\,
	cin0 => \u13|time[2]~25\,
	cin1 => \u13|time[2]~25COUT1_47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|time\(3),
	cout => \u13|time[3]~27\);

\u13|time[4]\ : cyclone_lcell
-- Equation(s):
-- \u13|time\(4) = DFFEAS(\u13|time\(4) $ !\u13|time[3]~27\, GLOBAL(\clk~combout\), VCC, , , , , \u13|time[3]~32_combout\, )
-- \u13|time[4]~29\ = CARRY(\u13|time\(4) & !\u13|time[3]~27\)
-- \u13|time[4]~29COUT1_49\ = CARRY(\u13|time\(4) & !\u13|time[3]~27\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|time\(4),
	aclr => GND,
	sclr => \u13|time[3]~32_combout\,
	cin => \u13|time[3]~27\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|time\(4),
	cout0 => \u13|time[4]~29\,
	cout1 => \u13|time[4]~29COUT1_49\);

\u13|time[5]\ : cyclone_lcell
-- Equation(s):
-- \u13|time\(5) = DFFEAS((!\u13|time[3]~27\ & \u13|time[4]~29\) # (\u13|time[3]~27\ & \u13|time[4]~29COUT1_49\) $ \u13|time\(5), GLOBAL(\clk~combout\), VCC, , , , , \u13|time[3]~32_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u13|time\(5),
	aclr => GND,
	sclr => \u13|time[3]~32_combout\,
	cin => \u13|time[3]~27\,
	cin0 => \u13|time[4]~29\,
	cin1 => \u13|time[4]~29COUT1_49\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|time\(5));

\u13|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \u13|LessThan0~0_combout\ = !\u13|time\(2) # !\u13|time\(5) # !\u13|time\(4) # !\u13|time\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7fff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|time\(3),
	datab => \u13|time\(4),
	datac => \u13|time\(5),
	datad => \u13|time\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|LessThan0~0_combout\);

\u25|transition[0]\ : cyclone_lcell
-- Equation(s):
-- \u25|transition\(0) = DFFEAS(\u24|min_f\(0), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u24|min_f\(0),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u25|transition\(0));

\u13|Add1~18\ : cyclone_lcell
-- Equation(s):
-- \u13|Add1~18_combout\ = \u13|LessThan0~0_combout\ $ !\u13|mins~66\
-- \u13|Add1~19\ = CARRY(!\u13|LessThan0~0_combout\ & \u13|mins~66\)
-- \u13|Add1~19COUT1_32\ = CARRY(!\u13|LessThan0~0_combout\ & \u13|mins~66\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "9944",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|LessThan0~0_combout\,
	datab => \u13|mins~66\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|Add1~18_combout\,
	cout0 => \u13|Add1~19\,
	cout1 => \u13|Add1~19COUT1_32\);

\u13|mins[0]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins\(0) = DFFEAS(\u13|Add1~18_combout\ & (\u13|LessThan4~1_combout\ # !\u13|process_0~6_combout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cf00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|LessThan4~1_combout\,
	datac => \u13|process_0~6_combout\,
	datad => \u13|Add1~18_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|mins\(0));

\u25|settime[0]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins~66\ = \u19|key_out~regout\ & V1_settime[0] # !\u19|key_out~regout\ & (\u13|mins\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u19|key_out~regout\,
	datac => \u25|transition\(0),
	datad => \u13|mins\(0),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|mins~66\,
	regout => \u25|settime\(0));

\u13|Add1~20\ : cyclone_lcell
-- Equation(s):
-- \u13|Add1~20_combout\ = \u13|mins~67\ $ (\u13|Add1~19\)
-- \u13|Add1~21\ = CARRY(!\u13|Add1~19\ # !\u13|mins~67\)
-- \u13|Add1~21COUT1_34\ = CARRY(!\u13|Add1~19COUT1_32\ # !\u13|mins~67\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|mins~67\,
	cin0 => \u13|Add1~19\,
	cin1 => \u13|Add1~19COUT1_32\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|Add1~20_combout\,
	cout0 => \u13|Add1~21\,
	cout1 => \u13|Add1~21COUT1_34\);

\u13|Add1~16\ : cyclone_lcell
-- Equation(s):
-- \u13|Add1~16_combout\ = \u13|mins~65\ $ !\u13|Add1~21\
-- \u13|Add1~17\ = CARRY(\u13|mins~65\ & !\u13|Add1~21\)
-- \u13|Add1~17COUT1_36\ = CARRY(\u13|mins~65\ & !\u13|Add1~21COUT1_34\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u13|mins~65\,
	cin0 => \u13|Add1~21\,
	cin1 => \u13|Add1~21COUT1_34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|Add1~16_combout\,
	cout0 => \u13|Add1~17\,
	cout1 => \u13|Add1~17COUT1_36\);

\u13|mins[2]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins\(2) = DFFEAS(\u13|Add1~16_combout\ & (\u13|LessThan4~1_combout\ # !\u13|process_0~6_combout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|process_0~6_combout\,
	datac => \u13|LessThan4~1_combout\,
	datad => \u13|Add1~16_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|mins\(2));

\u25|settime[2]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins~65\ = \u19|key_out~regout\ & (V1_settime[2]) # !\u19|key_out~regout\ & \u13|mins\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4e4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u19|key_out~regout\,
	datab => \u13|mins\(2),
	datac => \u25|transition\(2),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|mins~65\,
	regout => \u25|settime\(2));

\u13|Add1~0\ : cyclone_lcell
-- Equation(s):
-- \u13|Add1~0_combout\ = \u13|mins~57\ $ (\u13|Add1~17\)
-- \u13|Add1~1\ = CARRY(!\u13|Add1~17\ # !\u13|mins~57\)
-- \u13|Add1~1COUT1_38\ = CARRY(!\u13|Add1~17COUT1_36\ # !\u13|mins~57\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|mins~57\,
	cin0 => \u13|Add1~17\,
	cin1 => \u13|Add1~17COUT1_36\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|Add1~0_combout\,
	cout0 => \u13|Add1~1\,
	cout1 => \u13|Add1~1COUT1_38\);

\u13|mins[3]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins\(3) = DFFEAS(\u13|Add1~0_combout\ & (\u13|LessThan4~1_combout\ # !\u13|process_0~6_combout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc44",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u13|process_0~6_combout\,
	datab => \u13|Add1~0_combout\,
	datad => \u13|LessThan4~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|mins\(3));

\u25|settime[3]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins~57\ = \u19|key_out~regout\ & (V1_settime[3]) # !\u19|key_out~regout\ & \u13|mins\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u13|mins\(3),
	datac => \u25|transition\(3),
	datad => \u19|key_out~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|mins~57\,
	regout => \u25|settime\(3));

\u13|Add1~2\ : cyclone_lcell
-- Equation(s):
-- \u13|Add1~2_combout\ = \u13|mins~58\ $ !\u13|Add1~1\
-- \u13|Add1~3\ = CARRY(\u13|mins~58\ & !\u13|Add1~1COUT1_38\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u13|mins~58\,
	cin0 => \u13|Add1~1\,
	cin1 => \u13|Add1~1COUT1_38\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|Add1~2_combout\,
	cout => \u13|Add1~3\);

\u13|mins[4]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins\(4) = DFFEAS(\u13|Add1~2_combout\ & (\u13|LessThan4~1_combout\ # !\u13|process_0~6_combout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f050",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u13|process_0~6_combout\,
	datac => \u13|Add1~2_combout\,
	datad => \u13|LessThan4~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|mins\(4));

\u25|settime[4]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins~58\ = \u19|key_out~regout\ & (V1_settime[4]) # !\u19|key_out~regout\ & \u13|mins\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|mins\(4),
	datac => \u25|transition\(4),
	datad => \u19|key_out~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|mins~58\,
	regout => \u25|settime\(4));

\u13|Add1~6\ : cyclone_lcell
-- Equation(s):
-- \u13|Add1~6_combout\ = \u13|mins~60\ $ \u13|Add1~3\
-- \u13|Add1~7\ = CARRY(!\u13|Add1~3\ # !\u13|mins~60\)
-- \u13|Add1~7COUT1_40\ = CARRY(!\u13|Add1~3\ # !\u13|mins~60\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u13|mins~60\,
	cin => \u13|Add1~3\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|Add1~6_combout\,
	cout0 => \u13|Add1~7\,
	cout1 => \u13|Add1~7COUT1_40\);

\u13|mins[5]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins\(5) = DFFEAS(\u13|Add1~6_combout\ & (\u13|LessThan4~1_combout\ # !\u13|process_0~6_combout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|process_0~6_combout\,
	datac => \u13|LessThan4~1_combout\,
	datad => \u13|Add1~6_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|mins\(5));

\u25|settime[5]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins~60\ = \u19|key_out~regout\ & V1_settime[5] # !\u19|key_out~regout\ & (\u13|mins\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u19|key_out~regout\,
	datac => \u25|transition\(5),
	datad => \u13|mins\(5),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|mins~60\,
	regout => \u25|settime\(5));

\u13|Add1~4\ : cyclone_lcell
-- Equation(s):
-- \u13|Add1~4_combout\ = \u13|mins~59\ $ (!(!\u13|Add1~3\ & \u13|Add1~7\) # (\u13|Add1~3\ & \u13|Add1~7COUT1_40\))
-- \u13|Add1~5\ = CARRY(\u13|mins~59\ & (!\u13|Add1~7\))
-- \u13|Add1~5COUT1_42\ = CARRY(\u13|mins~59\ & (!\u13|Add1~7COUT1_40\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|mins~59\,
	cin => \u13|Add1~3\,
	cin0 => \u13|Add1~7\,
	cin1 => \u13|Add1~7COUT1_40\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|Add1~4_combout\,
	cout0 => \u13|Add1~5\,
	cout1 => \u13|Add1~5COUT1_42\);

\u13|mins[6]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins\(6) = DFFEAS(\u13|Add1~4_combout\ & (\u13|LessThan4~1_combout\ # !\u13|process_0~6_combout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "af00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u13|LessThan4~1_combout\,
	datac => \u13|process_0~6_combout\,
	datad => \u13|Add1~4_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|mins\(6));

\u25|settime[6]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins~59\ = \u19|key_out~regout\ & (V1_settime[6]) # !\u19|key_out~regout\ & \u13|mins\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|mins\(6),
	datac => \u25|transition\(6),
	datad => \u19|key_out~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|mins~59\,
	regout => \u25|settime\(6));

\u13|Add1~8\ : cyclone_lcell
-- Equation(s):
-- \u13|Add1~8_combout\ = \u13|mins~61\ $ ((!\u13|Add1~3\ & \u13|Add1~5\) # (\u13|Add1~3\ & \u13|Add1~5COUT1_42\))
-- \u13|Add1~9\ = CARRY(!\u13|Add1~5\ # !\u13|mins~61\)
-- \u13|Add1~9COUT1_44\ = CARRY(!\u13|Add1~5COUT1_42\ # !\u13|mins~61\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|mins~61\,
	cin => \u13|Add1~3\,
	cin0 => \u13|Add1~5\,
	cin1 => \u13|Add1~5COUT1_42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|Add1~8_combout\,
	cout0 => \u13|Add1~9\,
	cout1 => \u13|Add1~9COUT1_44\);

\u13|mins[8]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins\(8) = DFFEAS(\u13|Add1~10_combout\ & (\u13|LessThan4~1_combout\ # !\u13|process_0~6_combout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "af00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u13|LessThan4~1_combout\,
	datac => \u13|process_0~6_combout\,
	datad => \u13|Add1~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|mins\(8));

\u25|u25_3|u25_1|Add3~8\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add3~8_combout\ = !\u25|u25_3|u25_1|Add3~7\

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \u25|u25_3|u25_1|Add3~7\,
	cin1 => \u25|u25_3|u25_1|Add3~7COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add3~8_combout\);

\u25|u25_3|u25_1|Add4~6\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add4~6_combout\ = \u24|hour_f\(3) $ \u25|u25_3|u25_1|Add3~8_combout\ $ \u25|u25_3|u25_1|Add4~5\
-- \u25|u25_3|u25_1|Add4~7\ = CARRY(\u24|hour_f\(3) & !\u25|u25_3|u25_1|Add3~8_combout\ & !\u25|u25_3|u25_1|Add4~5\ # !\u24|hour_f\(3) & (!\u25|u25_3|u25_1|Add4~5\ # !\u25|u25_3|u25_1|Add3~8_combout\))
-- \u25|u25_3|u25_1|Add4~7COUT1_22\ = CARRY(\u24|hour_f\(3) & !\u25|u25_3|u25_1|Add3~8_combout\ & !\u25|u25_3|u25_1|Add4~5COUT1_20\ # !\u24|hour_f\(3) & (!\u25|u25_3|u25_1|Add4~5COUT1_20\ # !\u25|u25_3|u25_1|Add3~8_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|hour_f\(3),
	datab => \u25|u25_3|u25_1|Add3~8_combout\,
	cin0 => \u25|u25_3|u25_1|Add4~5\,
	cin1 => \u25|u25_3|u25_1|Add4~5COUT1_20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add4~6_combout\,
	cout0 => \u25|u25_3|u25_1|Add4~7\,
	cout1 => \u25|u25_3|u25_1|Add4~7COUT1_22\);

\u25|Add1~10\ : cyclone_lcell
-- Equation(s):
-- \u25|Add1~10_combout\ = \u25|u25_3|u25_1|Add4~6_combout\ $ !(!\u25|Add1~5\ & \u25|Add1~9\) # (\u25|Add1~5\ & \u25|Add1~9COUT1_35\)
-- \u25|Add1~11\ = CARRY(\u25|u25_3|u25_1|Add4~6_combout\ & !\u25|Add1~9\)
-- \u25|Add1~11COUT1_37\ = CARRY(\u25|u25_3|u25_1|Add4~6_combout\ & !\u25|Add1~9COUT1_35\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u25|u25_3|u25_1|Add4~6_combout\,
	cin => \u25|Add1~5\,
	cin0 => \u25|Add1~9\,
	cin1 => \u25|Add1~9COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add1~10_combout\,
	cout0 => \u25|Add1~11\,
	cout1 => \u25|Add1~11COUT1_37\);

\u25|u25_4|u25_1|Add3~4\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_4|u25_1|Add3~4_combout\ = \u24|a\(3) & (\u24|a\(2) # \u24|a\(0) & \u24|a\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a8a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(3),
	datab => \u24|a\(0),
	datac => \u24|a\(2),
	datad => \u24|a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_4|u25_1|Add3~4_combout\);

\u25|u25_4|u25_1|Add5~4\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_4|u25_1|Add5~4_combout\ = \u24|a\(2) $ \u25|u25_4|u25_1|Add3~4_combout\ $ !\u25|u25_4|u25_1|Add5~3\
-- \u25|u25_4|u25_1|Add5~5\ = CARRY(\u24|a\(2) & (\u25|u25_4|u25_1|Add3~4_combout\ # !\u25|u25_4|u25_1|Add5~3\) # !\u24|a\(2) & \u25|u25_4|u25_1|Add3~4_combout\ & !\u25|u25_4|u25_1|Add5~3\)
-- \u25|u25_4|u25_1|Add5~5COUT1_20\ = CARRY(\u24|a\(2) & (\u25|u25_4|u25_1|Add3~4_combout\ # !\u25|u25_4|u25_1|Add5~3COUT1_18\) # !\u24|a\(2) & \u25|u25_4|u25_1|Add3~4_combout\ & !\u25|u25_4|u25_1|Add5~3COUT1_18\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(2),
	datab => \u25|u25_4|u25_1|Add3~4_combout\,
	cin0 => \u25|u25_4|u25_1|Add5~3\,
	cin1 => \u25|u25_4|u25_1|Add5~3COUT1_18\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_4|u25_1|Add5~4_combout\,
	cout0 => \u25|u25_4|u25_1|Add5~5\,
	cout1 => \u25|u25_4|u25_1|Add5~5COUT1_20\);

\u25|transition[8]\ : cyclone_lcell
-- Equation(s):
-- \u25|transition\(8) = DFFEAS(\u25|Add1~10_combout\ $ \u25|u25_4|u25_1|Add5~4_combout\ $ \u25|transition[7]~9\, GLOBAL(\clk~combout\), VCC, , , , , , )
-- \u25|transition[8]~11\ = CARRY(\u25|Add1~10_combout\ & !\u25|u25_4|u25_1|Add5~4_combout\ & !\u25|transition[7]~9\ # !\u25|Add1~10_combout\ & (!\u25|transition[7]~9\ # !\u25|u25_4|u25_1|Add5~4_combout\))
-- \u25|transition[8]~11COUT1_35\ = CARRY(\u25|Add1~10_combout\ & !\u25|u25_4|u25_1|Add5~4_combout\ & !\u25|transition[7]~9\ # !\u25|Add1~10_combout\ & (!\u25|transition[7]~9\ # !\u25|u25_4|u25_1|Add5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u25|Add1~10_combout\,
	datab => \u25|u25_4|u25_1|Add5~4_combout\,
	aclr => GND,
	cin => \u25|transition[7]~9\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u25|transition\(8),
	cout0 => \u25|transition[8]~11\,
	cout1 => \u25|transition[8]~11COUT1_35\);

\u25|settime[8]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins~62\ = \u19|key_out~regout\ & (V1_settime[8]) # !\u19|key_out~regout\ & \u13|mins\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|mins\(8),
	datac => \u25|transition\(8),
	datad => \u19|key_out~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|mins~62\,
	regout => \u25|settime\(8));

\u13|Add1~10\ : cyclone_lcell
-- Equation(s):
-- \u13|Add1~10_combout\ = \u13|mins~62\ $ !(!\u13|Add1~3\ & \u13|Add1~9\) # (\u13|Add1~3\ & \u13|Add1~9COUT1_44\)
-- \u13|Add1~11\ = CARRY(\u13|mins~62\ & !\u13|Add1~9\)
-- \u13|Add1~11COUT1_46\ = CARRY(\u13|mins~62\ & !\u13|Add1~9COUT1_44\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u13|mins~62\,
	cin => \u13|Add1~3\,
	cin0 => \u13|Add1~9\,
	cin1 => \u13|Add1~9COUT1_44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|Add1~10_combout\,
	cout0 => \u13|Add1~11\,
	cout1 => \u13|Add1~11COUT1_46\);

\u13|LessThan4~0\ : cyclone_lcell
-- Equation(s):
-- \u13|LessThan4~0_combout\ = !\u13|process_0~3_combout\ & !\u13|Add1~4_combout\ # !\u13|Add1~10_combout\ # !\u13|Add1~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "777f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|Add1~8_combout\,
	datab => \u13|Add1~10_combout\,
	datac => \u13|process_0~3_combout\,
	datad => \u13|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|LessThan4~0_combout\);

\u13|mins[9]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins\(9) = DFFEAS(!\u13|Add1~12_combout\ & \u13|Add1~14_combout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u13|Add1~12_combout\,
	datad => \u13|Add1~14_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|mins\(9));

\u25|u25_3|u25_1|Add4~8\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_3|u25_1|Add4~8_combout\ = !\u25|u25_3|u25_1|Add4~7\

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \u25|u25_3|u25_1|Add4~7\,
	cin1 => \u25|u25_3|u25_1|Add4~7COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_3|u25_1|Add4~8_combout\);

\u25|Add1~14\ : cyclone_lcell
-- Equation(s):
-- \u25|Add1~14_combout\ = \u25|u25_3|u25_1|Add4~8_combout\ $ (!\u25|Add1~5\ & \u25|Add1~11\) # (\u25|Add1~5\ & \u25|Add1~11COUT1_37\)
-- \u25|Add1~15\ = CARRY(!\u25|Add1~11\ # !\u25|u25_3|u25_1|Add4~8_combout\)
-- \u25|Add1~15COUT1_39\ = CARRY(!\u25|Add1~11COUT1_37\ # !\u25|u25_3|u25_1|Add4~8_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u25|u25_3|u25_1|Add4~8_combout\,
	cin => \u25|Add1~5\,
	cin0 => \u25|Add1~11\,
	cin1 => \u25|Add1~11COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add1~14_combout\,
	cout0 => \u25|Add1~15\,
	cout1 => \u25|Add1~15COUT1_39\);

\u25|u25_4|u25_1|Add5~6\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_4|u25_1|Add5~6_combout\ = \u24|a\(3) $ (\u25|u25_4|u25_1|Add5~5\)
-- \u25|u25_4|u25_1|Add5~7\ = CARRY(!\u25|u25_4|u25_1|Add5~5\ # !\u24|a\(3))
-- \u25|u25_4|u25_1|Add5~7COUT1_22\ = CARRY(!\u25|u25_4|u25_1|Add5~5COUT1_20\ # !\u24|a\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u24|a\(3),
	cin0 => \u25|u25_4|u25_1|Add5~5\,
	cin1 => \u25|u25_4|u25_1|Add5~5COUT1_20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_4|u25_1|Add5~6_combout\,
	cout0 => \u25|u25_4|u25_1|Add5~7\,
	cout1 => \u25|u25_4|u25_1|Add5~7COUT1_22\);

\u25|u25_4|u25_1|Add8~1\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_4|u25_1|Add8~1_combout\ = \u25|u25_4|u25_1|Add5~6_combout\ $ \u24|a\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u25|u25_4|u25_1|Add5~6_combout\,
	datac => \u24|a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_4|u25_1|Add8~1_combout\);

\u25|transition[9]\ : cyclone_lcell
-- Equation(s):
-- \u25|transition\(9) = DFFEAS(\u25|Add1~14_combout\ $ \u25|u25_4|u25_1|Add8~1_combout\ $ !(!\u25|transition[7]~9\ & \u25|transition[8]~11\) # (\u25|transition[7]~9\ & \u25|transition[8]~11COUT1_35\), GLOBAL(\clk~combout\), VCC, , , , , , )
-- \u25|transition[9]~15\ = CARRY(\u25|Add1~14_combout\ & (\u25|u25_4|u25_1|Add8~1_combout\ # !\u25|transition[8]~11\) # !\u25|Add1~14_combout\ & \u25|u25_4|u25_1|Add8~1_combout\ & !\u25|transition[8]~11\)
-- \u25|transition[9]~15COUT1_37\ = CARRY(\u25|Add1~14_combout\ & (\u25|u25_4|u25_1|Add8~1_combout\ # !\u25|transition[8]~11COUT1_35\) # !\u25|Add1~14_combout\ & \u25|u25_4|u25_1|Add8~1_combout\ & !\u25|transition[8]~11COUT1_35\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u25|Add1~14_combout\,
	datab => \u25|u25_4|u25_1|Add8~1_combout\,
	aclr => GND,
	cin => \u25|transition[7]~9\,
	cin0 => \u25|transition[8]~11\,
	cin1 => \u25|transition[8]~11COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u25|transition\(9),
	cout0 => \u25|transition[9]~15\,
	cout1 => \u25|transition[9]~15COUT1_37\);

\u25|settime[9]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins~64\ = \u19|key_out~regout\ & (V1_settime[9]) # !\u19|key_out~regout\ & \u13|mins\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|mins\(9),
	datac => \u25|transition\(9),
	datad => \u19|key_out~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|mins~64\,
	regout => \u25|settime\(9));

\u13|Add1~14\ : cyclone_lcell
-- Equation(s):
-- \u13|Add1~14_combout\ = \u13|mins~64\ $ (!\u13|Add1~3\ & \u13|Add1~11\) # (\u13|Add1~3\ & \u13|Add1~11COUT1_46\)
-- \u13|Add1~15\ = CARRY(!\u13|Add1~11COUT1_46\ # !\u13|mins~64\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u13|mins~64\,
	cin => \u13|Add1~3\,
	cin0 => \u13|Add1~11\,
	cin1 => \u13|Add1~11COUT1_46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|Add1~14_combout\,
	cout => \u13|Add1~15\);

\u13|mins[10]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins\(10) = DFFEAS(\u13|Add1~12_combout\ & (\u13|LessThan4~0_combout\ & !\u13|Add1~14_combout\ # !\u13|process_0~6_combout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "50d0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u13|process_0~6_combout\,
	datab => \u13|LessThan4~0_combout\,
	datac => \u13|Add1~12_combout\,
	datad => \u13|Add1~14_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|mins\(10));

\u25|Add1~12\ : cyclone_lcell
-- Equation(s):
-- \u25|Add1~12_combout\ = !(!\u25|Add1~5\ & \u25|Add1~15\) # (\u25|Add1~5\ & \u25|Add1~15COUT1_39\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin => \u25|Add1~5\,
	cin0 => \u25|Add1~15\,
	cin1 => \u25|Add1~15COUT1_39\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|Add1~12_combout\);

\u25|u25_4|u25_1|Add5~8\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_4|u25_1|Add5~8_combout\ = !\u25|u25_4|u25_1|Add5~7\

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	cin0 => \u25|u25_4|u25_1|Add5~7\,
	cin1 => \u25|u25_4|u25_1|Add5~7COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_4|u25_1|Add5~8_combout\);

\u25|u25_4|u25_1|Add8~0\ : cyclone_lcell
-- Equation(s):
-- \u25|u25_4|u25_1|Add8~0_combout\ = \u25|u25_4|u25_1|Add5~8_combout\ $ \u24|a\(1) $ (\u25|u25_4|u25_1|Add5~6_combout\ & \u24|a\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "936c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u25|u25_4|u25_1|Add5~6_combout\,
	datab => \u25|u25_4|u25_1|Add5~8_combout\,
	datac => \u24|a\(0),
	datad => \u24|a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u25|u25_4|u25_1|Add8~0_combout\);

\u25|transition[10]\ : cyclone_lcell
-- Equation(s):
-- \u25|transition\(10) = DFFEAS(\u25|Add1~12_combout\ $ \u25|u25_4|u25_1|Add8~0_combout\ $ (!\u25|transition[7]~9\ & \u25|transition[9]~15\) # (\u25|transition[7]~9\ & \u25|transition[9]~15COUT1_37\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9696",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u25|Add1~12_combout\,
	datab => \u25|u25_4|u25_1|Add8~0_combout\,
	aclr => GND,
	cin => \u25|transition[7]~9\,
	cin0 => \u25|transition[9]~15\,
	cin1 => \u25|transition[9]~15COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u25|transition\(10));

\u25|settime[10]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins~63\ = \u19|key_out~regout\ & (V1_settime[10]) # !\u19|key_out~regout\ & \u13|mins\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|mins\(10),
	datac => \u25|transition\(10),
	datad => \u19|key_out~regout\,
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|mins~63\,
	regout => \u25|settime\(10));

\u13|Add1~12\ : cyclone_lcell
-- Equation(s):
-- \u13|Add1~12_combout\ = \u13|Add1~15\ $ !\u13|mins~63\

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "f00f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u13|mins~63\,
	cin => \u13|Add1~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|Add1~12_combout\);

\u13|LessThan4~1\ : cyclone_lcell
-- Equation(s):
-- \u13|LessThan4~1_combout\ = \u13|LessThan4~0_combout\ & !\u13|Add1~14_combout\ # !\u13|Add1~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0fcf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u13|LessThan4~0_combout\,
	datac => \u13|Add1~12_combout\,
	datad => \u13|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|LessThan4~1_combout\);

\u13|mins[1]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins\(1) = DFFEAS(\u13|Add1~20_combout\ & (\u13|LessThan4~1_combout\ # !\u13|process_0~6_combout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f300",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u13|process_0~6_combout\,
	datac => \u13|LessThan4~1_combout\,
	datad => \u13|Add1~20_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|mins\(1));

\u25|settime[1]\ : cyclone_lcell
-- Equation(s):
-- \u13|mins~67\ = \u19|key_out~regout\ & V1_settime[1] # !\u19|key_out~regout\ & (\u13|mins\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u19|key_out~regout\,
	datac => \u25|transition\(1),
	datad => \u13|mins\(1),
	aclr => GND,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|mins~67\,
	regout => \u25|settime\(1));

\u13|process_0~2\ : cyclone_lcell
-- Equation(s):
-- \u13|process_0~2_combout\ = !\u13|Add1~20_combout\ & (!\u13|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0055",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|Add1~20_combout\,
	datad => \u13|Add1~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|process_0~2_combout\);

\u13|process_0~1\ : cyclone_lcell
-- Equation(s):
-- \u13|process_0~1_combout\ = !\u13|Add1~0_combout\ & !\u13|Add1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0303",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u13|Add1~0_combout\,
	datac => \u13|Add1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|process_0~1_combout\);

\u13|process_0~3\ : cyclone_lcell
-- Equation(s):
-- \u13|process_0~3_combout\ = \u13|Add1~6_combout\ & (\u13|Add1~16_combout\ # !\u13|process_0~1_combout\ # !\u13|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c4cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|process_0~2_combout\,
	datab => \u13|Add1~6_combout\,
	datac => \u13|Add1~16_combout\,
	datad => \u13|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|process_0~3_combout\);

\u13|process_0~4\ : cyclone_lcell
-- Equation(s):
-- \u13|process_0~4_combout\ = \u13|process_0~1_combout\ & (\u13|process_0~2_combout\ # !\u13|Add1~16_combout\) # !\u13|Add1~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bf33",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|process_0~2_combout\,
	datab => \u13|Add1~6_combout\,
	datac => \u13|Add1~16_combout\,
	datad => \u13|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|process_0~4_combout\);

\u13|process_0~5\ : cyclone_lcell
-- Equation(s):
-- \u13|process_0~5_combout\ = \u13|Add1~8_combout\ & (\u13|process_0~3_combout\ # \u13|Add1~4_combout\) # !\u13|Add1~8_combout\ & (\u13|process_0~4_combout\ # \u13|process_0~3_combout\ & !\u13|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcae",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|process_0~3_combout\,
	datab => \u13|process_0~4_combout\,
	datac => \u13|Add1~8_combout\,
	datad => \u13|Add1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|process_0~5_combout\);

\u13|process_0~6\ : cyclone_lcell
-- Equation(s):
-- \u13|process_0~6_combout\ = \u13|process_0~5_combout\ # \u13|Add1~14_combout\ # !\u13|Add1~12_combout\ # !\u13|Add1~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffbf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|process_0~5_combout\,
	datab => \u13|Add1~10_combout\,
	datac => \u13|Add1~12_combout\,
	datad => \u13|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|process_0~6_combout\);

\u13|ceout~3\ : cyclone_lcell
-- Equation(s):
-- \u13|ceout~3_combout\ = !\u13|Add1~8_combout\ & (\u13|process_0~1_combout\ # !\u13|Add1~6_combout\ # !\u13|Add1~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f07",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|Add1~4_combout\,
	datab => \u13|Add1~6_combout\,
	datac => \u13|Add1~8_combout\,
	datad => \u13|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|ceout~3_combout\);

\u13|ceout~4\ : cyclone_lcell
-- Equation(s):
-- \u13|ceout~4_combout\ = !\u13|Add1~12_combout\ & !\u13|Add1~14_combout\ & (\u13|ceout~3_combout\ # !\u13|Add1~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000b",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|ceout~3_combout\,
	datab => \u13|Add1~10_combout\,
	datac => \u13|Add1~12_combout\,
	datad => \u13|Add1~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u13|ceout~4_combout\);

\u13|ceout\ : cyclone_lcell
-- Equation(s):
-- \u13|ceout~regout\ = DFFEAS(\u13|ceout~4_combout\ # \u13|ceout~regout\ & !\u13|LessThan4~1_combout\ # !\u13|process_0~6_combout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5fd",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u13|process_0~6_combout\,
	datab => \u13|ceout~regout\,
	datac => \u13|ceout~4_combout\,
	datad => \u13|LessThan4~1_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u13|ceout~regout\);

\u15|Add0~23\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~23_combout\ = \u13|ceout~regout\ & (\u15|Add0~22_combout\) # !\u13|ceout~regout\ & \u15|mileage_price_sum\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|mileage_price_sum\(6),
	datab => \u15|Add0~22_combout\,
	datac => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~23_combout\);

\u15|Add0~2\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~2_combout\ = \u2|yuancheng~regout\ & (\u15|Add2~0_combout\) # !\u2|yuancheng~regout\ & \u15|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|Add0~0_combout\,
	datac => \u2|yuancheng~regout\,
	datad => \u15|Add2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~2_combout\);

\u15|Add0~3\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~3_combout\ = \u13|ceout~regout\ & \u15|Add0~2_combout\ # !\u13|ceout~regout\ & (\u15|mileage_price_sum\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|Add0~2_combout\,
	datab => \u15|mileage_price_sum\(1),
	datac => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~3_combout\);

\u27|transition3[0]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition3\(0) = DFFEAS(\u26|day_mileage_price_j\(0), GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u26|day_mileage_price_j\(0),
	aclr => GND,
	ena => \u23|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition3\(0));

\u27|day_mileage_price[0]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_mileage_price\(0) = DFFEAS(\u23|key_out~regout\ & (\u27|transition3\(0)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datad => \u27|transition3\(0),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_mileage_price\(0));

\u27|transition5[0]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition5\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, \u26|day_long_distance_price_jiao\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u26|day_long_distance_price_jiao\(0),
	aclr => GND,
	sload => VCC,
	ena => \u23|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition5\(0));

\u27|day_long_distance_price[0]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_long_distance_price\(0) = DFFEAS(\u23|key_out~regout\ & (\u27|transition5\(0)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datad => \u27|transition5\(0),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_long_distance_price\(0));

\u15|Add3~1\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~1_combout\ = \u2|yuancheng~regout\ & (\u27|day_long_distance_price\(0)) # !\u2|yuancheng~regout\ & \u27|day_mileage_price\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_mileage_price\(0),
	datac => \u27|day_long_distance_price\(0),
	datad => \u2|yuancheng~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~1_combout\);

\u15|mileage_price_sum[0]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(0) = DFFEAS(\u15|Add3~1_combout\ $ \u15|mileage_price_sum\(0), GLOBAL(\clk~combout\), VCC, , \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[0]~101\ = CARRY(\u15|Add3~1_combout\ & \u15|mileage_price_sum\(0))
-- \u15|mileage_price_sum[0]~101COUT1_139\ = CARRY(\u15|Add3~1_combout\ & \u15|mileage_price_sum\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add3~1_combout\,
	datab => \u15|mileage_price_sum\(0),
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(0),
	cout0 => \u15|mileage_price_sum[0]~101\,
	cout1 => \u15|mileage_price_sum[0]~101COUT1_139\);

\u15|mileage_price_sum[1]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(1) = DFFEAS(\u15|Add3~3_combout\ $ \u15|Add0~3_combout\ $ \u15|mileage_price_sum[0]~101\, GLOBAL(\clk~combout\), VCC, , \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[1]~103\ = CARRY(\u15|Add3~3_combout\ & !\u15|Add0~3_combout\ & !\u15|mileage_price_sum[0]~101COUT1_139\ # !\u15|Add3~3_combout\ & (!\u15|mileage_price_sum[0]~101COUT1_139\ # !\u15|Add0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add3~3_combout\,
	datab => \u15|Add0~3_combout\,
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin0 => \u15|mileage_price_sum[0]~101\,
	cin1 => \u15|mileage_price_sum[0]~101COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(1),
	cout => \u15|mileage_price_sum[1]~103\);

\u15|Add3~2\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~2_combout\ = \u2|yuancheng~regout\ & \u27|day_long_distance_price\(1) # !\u2|yuancheng~regout\ & (\u27|day_mileage_price\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|yuancheng~regout\,
	datab => \u27|day_long_distance_price\(1),
	datad => \u27|day_mileage_price\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~2_combout\);

\u15|Add3~3\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~3_combout\ = \u13|ceout~regout\ & \u15|mileage_price_sum\(1) # !\u13|ceout~regout\ & (\u15|Add3~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|mileage_price_sum\(1),
	datac => \u13|ceout~regout\,
	datad => \u15|Add3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~3_combout\);

\u15|Add3~10\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~10_combout\ = \u2|yuancheng~regout\ & (\u27|day_long_distance_price\(5)) # !\u2|yuancheng~regout\ & (\u27|day_mileage_price\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|yuancheng~regout\,
	datac => \u27|day_long_distance_price\(5),
	datad => \u27|day_mileage_price\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~10_combout\);

\u15|Add3~11\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~11_combout\ = \u13|ceout~regout\ & \u15|mileage_price_sum\(5) # !\u13|ceout~regout\ & (\u15|Add3~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|mileage_price_sum\(5),
	datac => \u13|ceout~regout\,
	datad => \u15|Add3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~11_combout\);

\u15|Add0~14\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~14_combout\ = \u2|yuancheng~regout\ & (\u15|Add2~6_combout\) # !\u2|yuancheng~regout\ & \u15|Add0~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|Add0~12_combout\,
	datac => \u2|yuancheng~regout\,
	datad => \u15|Add2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~14_combout\);

\u15|Add3~8\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~8_combout\ = \u2|yuancheng~regout\ & \u27|day_long_distance_price\(4) # !\u2|yuancheng~regout\ & (\u27|day_mileage_price\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u2|yuancheng~regout\,
	datab => \u27|day_long_distance_price\(4),
	datac => \u27|day_mileage_price\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~8_combout\);

\u15|Add3~9\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~9_combout\ = \u13|ceout~regout\ & (\u15|mileage_price_sum\(4)) # !\u13|ceout~regout\ & \u15|Add3~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|Add3~8_combout\,
	datac => \u15|mileage_price_sum\(4),
	datad => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~9_combout\);

\u15|Add0~10\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~10_combout\ = \u2|yuancheng~regout\ & (\u15|Add2~4_combout\) # !\u2|yuancheng~regout\ & \u15|Add0~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc30",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|yuancheng~regout\,
	datac => \u15|Add0~8_combout\,
	datad => \u15|Add2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~10_combout\);

\u15|Add3~6\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~6_combout\ = \u2|yuancheng~regout\ & \u27|day_long_distance_price\(3) # !\u2|yuancheng~regout\ & (\u27|day_mileage_price\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_long_distance_price\(3),
	datac => \u2|yuancheng~regout\,
	datad => \u27|day_mileage_price\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~6_combout\);

\u15|Add3~7\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~7_combout\ = \u13|ceout~regout\ & (\u15|mileage_price_sum\(3)) # !\u13|ceout~regout\ & \u15|Add3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|Add3~6_combout\,
	datac => \u15|mileage_price_sum\(3),
	datad => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~7_combout\);

\u15|Add0~6\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~6_combout\ = \u2|yuancheng~regout\ & (\u15|Add2~2_combout\) # !\u2|yuancheng~regout\ & \u15|Add0~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|Add0~4_combout\,
	datab => \u2|yuancheng~regout\,
	datac => \u15|Add2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~6_combout\);

\u15|Add0~7\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~7_combout\ = \u13|ceout~regout\ & \u15|Add0~6_combout\ # !\u13|ceout~regout\ & (\u15|mileage_price_sum\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|ceout~regout\,
	datab => \u15|Add0~6_combout\,
	datac => \u15|mileage_price_sum\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~7_combout\);

\u15|mileage_price_sum[2]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(2) = DFFEAS(\u15|Add3~5_combout\ $ \u15|Add0~7_combout\ $ !\u15|mileage_price_sum[1]~103\, GLOBAL(\clk~combout\), VCC, , \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[2]~105\ = CARRY(\u15|Add3~5_combout\ & (\u15|Add0~7_combout\ # !\u15|mileage_price_sum[1]~103\) # !\u15|Add3~5_combout\ & \u15|Add0~7_combout\ & !\u15|mileage_price_sum[1]~103\)
-- \u15|mileage_price_sum[2]~105COUT1_141\ = CARRY(\u15|Add3~5_combout\ & (\u15|Add0~7_combout\ # !\u15|mileage_price_sum[1]~103\) # !\u15|Add3~5_combout\ & \u15|Add0~7_combout\ & !\u15|mileage_price_sum[1]~103\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add3~5_combout\,
	datab => \u15|Add0~7_combout\,
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin => \u15|mileage_price_sum[1]~103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(2),
	cout0 => \u15|mileage_price_sum[2]~105\,
	cout1 => \u15|mileage_price_sum[2]~105COUT1_141\);

\u15|Add3~4\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~4_combout\ = \u2|yuancheng~regout\ & (\u27|day_long_distance_price\(2)) # !\u2|yuancheng~regout\ & \u27|day_mileage_price\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_mileage_price\(2),
	datac => \u2|yuancheng~regout\,
	datad => \u27|day_long_distance_price\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~4_combout\);

\u15|Add3~5\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~5_combout\ = \u13|ceout~regout\ & (\u15|mileage_price_sum\(2)) # !\u13|ceout~regout\ & (\u15|Add3~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|ceout~regout\,
	datac => \u15|mileage_price_sum\(2),
	datad => \u15|Add3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~5_combout\);

\u15|mileage_price_sum[3]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(3) = DFFEAS(\u15|Add0~11_combout\ $ \u15|Add3~7_combout\ $ (!\u15|mileage_price_sum[1]~103\ & \u15|mileage_price_sum[2]~105\) # (\u15|mileage_price_sum[1]~103\ & \u15|mileage_price_sum[2]~105COUT1_141\), GLOBAL(\clk~combout\), VCC, 
-- , \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[3]~107\ = CARRY(\u15|Add0~11_combout\ & !\u15|Add3~7_combout\ & !\u15|mileage_price_sum[2]~105\ # !\u15|Add0~11_combout\ & (!\u15|mileage_price_sum[2]~105\ # !\u15|Add3~7_combout\))
-- \u15|mileage_price_sum[3]~107COUT1_143\ = CARRY(\u15|Add0~11_combout\ & !\u15|Add3~7_combout\ & !\u15|mileage_price_sum[2]~105COUT1_141\ # !\u15|Add0~11_combout\ & (!\u15|mileage_price_sum[2]~105COUT1_141\ # !\u15|Add3~7_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add0~11_combout\,
	datab => \u15|Add3~7_combout\,
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin => \u15|mileage_price_sum[1]~103\,
	cin0 => \u15|mileage_price_sum[2]~105\,
	cin1 => \u15|mileage_price_sum[2]~105COUT1_141\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(3),
	cout0 => \u15|mileage_price_sum[3]~107\,
	cout1 => \u15|mileage_price_sum[3]~107COUT1_143\);

\u15|Add0~11\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~11_combout\ = \u13|ceout~regout\ & \u15|Add0~10_combout\ # !\u13|ceout~regout\ & (\u15|mileage_price_sum\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|Add0~10_combout\,
	datac => \u15|mileage_price_sum\(3),
	datad => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~11_combout\);

\u15|mileage_price_sum[4]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(4) = DFFEAS(\u15|Add0~15_combout\ $ \u15|Add3~9_combout\ $ !(!\u15|mileage_price_sum[1]~103\ & \u15|mileage_price_sum[3]~107\) # (\u15|mileage_price_sum[1]~103\ & \u15|mileage_price_sum[3]~107COUT1_143\), GLOBAL(\clk~combout\), 
-- VCC, , \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[4]~109\ = CARRY(\u15|Add0~15_combout\ & (\u15|Add3~9_combout\ # !\u15|mileage_price_sum[3]~107\) # !\u15|Add0~15_combout\ & \u15|Add3~9_combout\ & !\u15|mileage_price_sum[3]~107\)
-- \u15|mileage_price_sum[4]~109COUT1_145\ = CARRY(\u15|Add0~15_combout\ & (\u15|Add3~9_combout\ # !\u15|mileage_price_sum[3]~107COUT1_143\) # !\u15|Add0~15_combout\ & \u15|Add3~9_combout\ & !\u15|mileage_price_sum[3]~107COUT1_143\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add0~15_combout\,
	datab => \u15|Add3~9_combout\,
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin => \u15|mileage_price_sum[1]~103\,
	cin0 => \u15|mileage_price_sum[3]~107\,
	cin1 => \u15|mileage_price_sum[3]~107COUT1_143\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(4),
	cout0 => \u15|mileage_price_sum[4]~109\,
	cout1 => \u15|mileage_price_sum[4]~109COUT1_145\);

\u15|Add0~15\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~15_combout\ = \u13|ceout~regout\ & \u15|Add0~14_combout\ # !\u13|ceout~regout\ & (\u15|mileage_price_sum\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|Add0~14_combout\,
	datac => \u15|mileage_price_sum\(4),
	datad => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~15_combout\);

\u15|mileage_price_sum[5]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(5) = DFFEAS(\u15|Add0~19_combout\ $ \u15|Add3~11_combout\ $ (!\u15|mileage_price_sum[1]~103\ & \u15|mileage_price_sum[4]~109\) # (\u15|mileage_price_sum[1]~103\ & \u15|mileage_price_sum[4]~109COUT1_145\), GLOBAL(\clk~combout\), 
-- VCC, , \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[5]~111\ = CARRY(\u15|Add0~19_combout\ & !\u15|Add3~11_combout\ & !\u15|mileage_price_sum[4]~109\ # !\u15|Add0~19_combout\ & (!\u15|mileage_price_sum[4]~109\ # !\u15|Add3~11_combout\))
-- \u15|mileage_price_sum[5]~111COUT1_147\ = CARRY(\u15|Add0~19_combout\ & !\u15|Add3~11_combout\ & !\u15|mileage_price_sum[4]~109COUT1_145\ # !\u15|Add0~19_combout\ & (!\u15|mileage_price_sum[4]~109COUT1_145\ # !\u15|Add3~11_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add0~19_combout\,
	datab => \u15|Add3~11_combout\,
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin => \u15|mileage_price_sum[1]~103\,
	cin0 => \u15|mileage_price_sum[4]~109\,
	cin1 => \u15|mileage_price_sum[4]~109COUT1_145\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(5),
	cout0 => \u15|mileage_price_sum[5]~111\,
	cout1 => \u15|mileage_price_sum[5]~111COUT1_147\);

\u15|Add0~18\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~18_combout\ = \u2|yuancheng~regout\ & \u15|Add2~8_combout\ # !\u2|yuancheng~regout\ & (\u15|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|yuancheng~regout\,
	datac => \u15|Add2~8_combout\,
	datad => \u15|Add0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~18_combout\);

\u15|Add0~19\ : cyclone_lcell
-- Equation(s):
-- \u15|Add0~19_combout\ = \u13|ceout~regout\ & (\u15|Add0~18_combout\) # !\u13|ceout~regout\ & \u15|mileage_price_sum\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|mileage_price_sum\(5),
	datac => \u13|ceout~regout\,
	datad => \u15|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add0~19_combout\);

\u15|mileage_price_sum[6]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(6) = DFFEAS(\u15|Add3~13_combout\ $ \u15|Add0~23_combout\ $ !(!\u15|mileage_price_sum[1]~103\ & \u15|mileage_price_sum[5]~111\) # (\u15|mileage_price_sum[1]~103\ & \u15|mileage_price_sum[5]~111COUT1_147\), GLOBAL(\clk~combout\), 
-- VCC, , \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[6]~113\ = CARRY(\u15|Add3~13_combout\ & (\u15|Add0~23_combout\ # !\u15|mileage_price_sum[5]~111COUT1_147\) # !\u15|Add3~13_combout\ & \u15|Add0~23_combout\ & !\u15|mileage_price_sum[5]~111COUT1_147\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add3~13_combout\,
	datab => \u15|Add0~23_combout\,
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin => \u15|mileage_price_sum[1]~103\,
	cin0 => \u15|mileage_price_sum[5]~111\,
	cin1 => \u15|mileage_price_sum[5]~111COUT1_147\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(6),
	cout => \u15|mileage_price_sum[6]~113\);

\u15|Add3~12\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~12_combout\ = \u2|yuancheng~regout\ & (\u27|day_long_distance_price\(6)) # !\u2|yuancheng~regout\ & \u27|day_mileage_price\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_mileage_price\(6),
	datac => \u2|yuancheng~regout\,
	datad => \u27|day_long_distance_price\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~12_combout\);

\u15|Add3~13\ : cyclone_lcell
-- Equation(s):
-- \u15|Add3~13_combout\ = \u13|ceout~regout\ & \u15|mileage_price_sum\(6) # !\u13|ceout~regout\ & (\u15|Add3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|mileage_price_sum\(6),
	datac => \u13|ceout~regout\,
	datad => \u15|Add3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add3~13_combout\);

\u15|mileage_price_sum[7]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(7) = DFFEAS(\u15|mileage_price_sum\(7) $ \u15|mileage_price_sum[6]~113\, GLOBAL(\clk~combout\), VCC, , \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[7]~115\ = CARRY(!\u15|mileage_price_sum[6]~113\ # !\u15|mileage_price_sum\(7))
-- \u15|mileage_price_sum[7]~115COUT1_149\ = CARRY(!\u15|mileage_price_sum[6]~113\ # !\u15|mileage_price_sum\(7))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|mileage_price_sum\(7),
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin => \u15|mileage_price_sum[6]~113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(7),
	cout0 => \u15|mileage_price_sum[7]~115\,
	cout1 => \u15|mileage_price_sum[7]~115COUT1_149\);

\u15|mileage_price_sum[8]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(8) = DFFEAS(\u15|mileage_price_sum\(8) $ (!(!\u15|mileage_price_sum[6]~113\ & \u15|mileage_price_sum[7]~115\) # (\u15|mileage_price_sum[6]~113\ & \u15|mileage_price_sum[7]~115COUT1_149\)), GLOBAL(\clk~combout\), VCC, , 
-- \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[8]~117\ = CARRY(\u15|mileage_price_sum\(8) & (!\u15|mileage_price_sum[7]~115\))
-- \u15|mileage_price_sum[8]~117COUT1_151\ = CARRY(\u15|mileage_price_sum\(8) & (!\u15|mileage_price_sum[7]~115COUT1_149\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|mileage_price_sum\(8),
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin => \u15|mileage_price_sum[6]~113\,
	cin0 => \u15|mileage_price_sum[7]~115\,
	cin1 => \u15|mileage_price_sum[7]~115COUT1_149\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(8),
	cout0 => \u15|mileage_price_sum[8]~117\,
	cout1 => \u15|mileage_price_sum[8]~117COUT1_151\);

\u15|mileage_price_sum[9]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(9) = DFFEAS(\u15|mileage_price_sum\(9) $ ((!\u15|mileage_price_sum[6]~113\ & \u15|mileage_price_sum[8]~117\) # (\u15|mileage_price_sum[6]~113\ & \u15|mileage_price_sum[8]~117COUT1_151\)), GLOBAL(\clk~combout\), VCC, , 
-- \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[9]~119\ = CARRY(!\u15|mileage_price_sum[8]~117\ # !\u15|mileage_price_sum\(9))
-- \u15|mileage_price_sum[9]~119COUT1_153\ = CARRY(!\u15|mileage_price_sum[8]~117COUT1_151\ # !\u15|mileage_price_sum\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|mileage_price_sum\(9),
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin => \u15|mileage_price_sum[6]~113\,
	cin0 => \u15|mileage_price_sum[8]~117\,
	cin1 => \u15|mileage_price_sum[8]~117COUT1_151\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(9),
	cout0 => \u15|mileage_price_sum[9]~119\,
	cout1 => \u15|mileage_price_sum[9]~119COUT1_153\);

\u15|mileage_price_sum[10]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(10) = DFFEAS(\u15|mileage_price_sum\(10) $ !(!\u15|mileage_price_sum[6]~113\ & \u15|mileage_price_sum[9]~119\) # (\u15|mileage_price_sum[6]~113\ & \u15|mileage_price_sum[9]~119COUT1_153\), GLOBAL(\clk~combout\), VCC, , 
-- \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[10]~121\ = CARRY(\u15|mileage_price_sum\(10) & !\u15|mileage_price_sum[9]~119\)
-- \u15|mileage_price_sum[10]~121COUT1_155\ = CARRY(\u15|mileage_price_sum\(10) & !\u15|mileage_price_sum[9]~119COUT1_153\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|mileage_price_sum\(10),
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin => \u15|mileage_price_sum[6]~113\,
	cin0 => \u15|mileage_price_sum[9]~119\,
	cin1 => \u15|mileage_price_sum[9]~119COUT1_153\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(10),
	cout0 => \u15|mileage_price_sum[10]~121\,
	cout1 => \u15|mileage_price_sum[10]~121COUT1_155\);

\u15|mileage_price_sum[11]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(11) = DFFEAS(\u15|mileage_price_sum\(11) $ (!\u15|mileage_price_sum[6]~113\ & \u15|mileage_price_sum[10]~121\) # (\u15|mileage_price_sum[6]~113\ & \u15|mileage_price_sum[10]~121COUT1_155\), GLOBAL(\clk~combout\), VCC, , 
-- \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[11]~123\ = CARRY(!\u15|mileage_price_sum[10]~121COUT1_155\ # !\u15|mileage_price_sum\(11))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|mileage_price_sum\(11),
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin => \u15|mileage_price_sum[6]~113\,
	cin0 => \u15|mileage_price_sum[10]~121\,
	cin1 => \u15|mileage_price_sum[10]~121COUT1_155\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(11),
	cout => \u15|mileage_price_sum[11]~123\);

\u15|mileage_price_sum[12]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(12) = DFFEAS(\u15|mileage_price_sum\(12) $ !\u15|mileage_price_sum[11]~123\, GLOBAL(\clk~combout\), VCC, , \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )
-- \u15|mileage_price_sum[12]~125\ = CARRY(\u15|mileage_price_sum\(12) & !\u15|mileage_price_sum[11]~123\)
-- \u15|mileage_price_sum[12]~125COUT1_157\ = CARRY(\u15|mileage_price_sum\(12) & !\u15|mileage_price_sum[11]~123\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|mileage_price_sum\(12),
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin => \u15|mileage_price_sum[11]~123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(12),
	cout0 => \u15|mileage_price_sum[12]~125\,
	cout1 => \u15|mileage_price_sum[12]~125COUT1_157\);

\u15|mileage_price_sum[13]\ : cyclone_lcell
-- Equation(s):
-- \u15|mileage_price_sum\(13) = DFFEAS((!\u15|mileage_price_sum[11]~123\ & \u15|mileage_price_sum[12]~125\) # (\u15|mileage_price_sum[11]~123\ & \u15|mileage_price_sum[12]~125COUT1_157\) $ \u15|mileage_price_sum\(13), GLOBAL(\clk~combout\), VCC, , 
-- \u15|mileage_price_sum[0]~126_combout\, , , !\u15|mileage_price_sum[0]~126_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u15|mileage_price_sum\(13),
	aclr => GND,
	sclr => \u15|ALT_INV_mileage_price_sum[0]~126_combout\,
	ena => \u15|mileage_price_sum[0]~126_combout\,
	cin => \u15|mileage_price_sum[11]~123\,
	cin0 => \u15|mileage_price_sum[12]~125\,
	cin1 => \u15|mileage_price_sum[12]~125COUT1_157\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|mileage_price_sum\(13));

\u3|ceout\ : cyclone_lcell
-- Equation(s):
-- \u3|ceout~regout\ = DFFEAS(!\u3|LessThan0~1_combout\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u3|time[9]~34_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u3|LessThan0~1_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u3|time[9]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u3|ceout~regout\);

\u15|timing_price_sum[12]~98\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum[12]~98_combout\ = \u12|current_state.beyond_starting_price~regout\ & \u3|ceout~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u12|current_state.beyond_starting_price~regout\,
	datad => \u3|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|timing_price_sum[12]~98_combout\);

\u26|LessThan8~11\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan8~11_combout\ = \u26|LessThan8~10_combout\ # \u26|day_timing_price_yuan\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fcfc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|LessThan8~10_combout\,
	datac => \u26|day_timing_price_yuan\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan8~11_combout\);

\u26|Add8~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~0_combout\ = !\u26|day_timing_price_yuan\(0)
-- \u26|Add8~1\ = CARRY(\u26|day_timing_price_yuan\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~0_combout\,
	cout => \u26|Add8~1\);

\u26|Add8~3\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~3_combout\ = \u26|day_timing_price_yuan\(1) $ \u26|Add8~1\
-- \u26|Add8~4\ = CARRY(!\u26|Add8~1\ # !\u26|day_timing_price_yuan\(1))
-- \u26|Add8~4COUT1_93\ = CARRY(!\u26|Add8~1\ # !\u26|day_timing_price_yuan\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(1),
	cin => \u26|Add8~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~3_combout\,
	cout0 => \u26|Add8~4\,
	cout1 => \u26|Add8~4COUT1_93\);

\u26|Add8~6\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~6_combout\ = \u26|day_timing_price_yuan\(2) $ (!(!\u26|Add8~1\ & \u26|Add8~4\) # (\u26|Add8~1\ & \u26|Add8~4COUT1_93\))
-- \u26|Add8~7\ = CARRY(\u26|day_timing_price_yuan\(2) & (!\u26|Add8~4\))
-- \u26|Add8~7COUT1_95\ = CARRY(\u26|day_timing_price_yuan\(2) & (!\u26|Add8~4COUT1_93\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(2),
	cin => \u26|Add8~1\,
	cin0 => \u26|Add8~4\,
	cin1 => \u26|Add8~4COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~6_combout\,
	cout0 => \u26|Add8~7\,
	cout1 => \u26|Add8~7COUT1_95\);

\u26|day_timing_price_yuan[2]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(2) = DFFEAS(\u26|Add8~6_combout\ & (\u26|LessThan8~10_combout\ # \u26|day_timing_price_yuan\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_timing_price_yuan[3]~138_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|LessThan8~10_combout\,
	datac => \u26|day_timing_price_yuan\(31),
	datad => \u26|Add8~6_combout\,
	aclr => GND,
	ena => \u26|day_timing_price_yuan[3]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(2));

\u26|LessThan8~9\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan8~9_combout\ = !\u26|day_timing_price_yuan\(2) & (!\u26|day_timing_price_yuan\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0055",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(2),
	datad => \u26|day_timing_price_yuan\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan8~9_combout\);

\u26|Add8~9\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~9_combout\ = \u26|day_timing_price_yuan\(3) $ (!\u26|Add8~1\ & \u26|Add8~7\) # (\u26|Add8~1\ & \u26|Add8~7COUT1_95\)
-- \u26|Add8~10\ = CARRY(!\u26|Add8~7\ # !\u26|day_timing_price_yuan\(3))
-- \u26|Add8~10COUT1_97\ = CARRY(!\u26|Add8~7COUT1_95\ # !\u26|day_timing_price_yuan\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(3),
	cin => \u26|Add8~1\,
	cin0 => \u26|Add8~7\,
	cin1 => \u26|Add8~7COUT1_95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~9_combout\,
	cout0 => \u26|Add8~10\,
	cout1 => \u26|Add8~10COUT1_97\);

\u26|day_timing_price_yuan[3]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(3) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|LessThan8~11_combout\ & \u26|Add8~9_combout\ # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(3)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan8~11_combout\,
	datab => \u26|day_timing_price_yuan[3]~138_combout\,
	datac => \u26|Add8~9_combout\,
	datad => \u26|day_timing_price_yuan\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(3));

\u26|Equal8~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Equal8~0_combout\ = \u26|day_timing_price_yuan\(31) # !\u26|day_timing_price_yuan\(3) # !\u26|day_timing_price_yuan\(0) # !\u26|LessThan8~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bfff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(31),
	datab => \u26|LessThan8~9_combout\,
	datac => \u26|day_timing_price_yuan\(0),
	datad => \u26|day_timing_price_yuan\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Equal8~0_combout\);

\u26|day_timing_price_jiao[4]~135\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao[4]~135_combout\ = \u26|pricesel\(2) & !\u26|pricesel\(1) & !\u23|key_out~regout\ & !\u26|price_sel\(0) # !\u26|pricesel\(2) & \u26|pricesel\(1) & \u23|key_out~regout\ & \u26|price_sel\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4002",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(2),
	datab => \u26|pricesel\(1),
	datac => \u23|key_out~regout\,
	datad => \u26|price_sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_timing_price_jiao[4]~135_combout\);

\u26|day_timing_price_yuan[25]~168\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan[25]~168_combout\ = \u20|key_out~regout\ & (\u22|key_out~regout\ & \u26|day_timing_price_jiao[4]~135_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u20|key_out~regout\,
	datac => \u22|key_out~regout\,
	datad => \u26|day_timing_price_jiao[4]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_timing_price_yuan[25]~168_combout\);

\u26|day_timing_price_yuan[3]~138\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan[3]~138_combout\ = \u26|day_timing_price_yuan[25]~168_combout\ & (\u26|LessThan8~11_combout\ # \u26|LessThan8~8_combout\ & !\u26|Equal8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan8~8_combout\,
	datab => \u26|Equal8~0_combout\,
	datac => \u26|day_timing_price_yuan[25]~168_combout\,
	datad => \u26|LessThan8~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_timing_price_yuan[3]~138_combout\);

\u26|day_timing_price_yuan[0]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(0) = DFFEAS(\u26|Add8~0_combout\ & (\u26|LessThan8~10_combout\ # \u26|day_timing_price_yuan\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_timing_price_yuan[3]~138_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|LessThan8~10_combout\,
	datac => \u26|day_timing_price_yuan\(31),
	datad => \u26|Add8~0_combout\,
	aclr => GND,
	ena => \u26|day_timing_price_yuan[3]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(0));

\u26|Add8~65\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~65_combout\ = \u26|day_timing_price_yuan\(4) $ !(!\u26|Add8~1\ & \u26|Add8~10\) # (\u26|Add8~1\ & \u26|Add8~10COUT1_97\)
-- \u26|Add8~66\ = CARRY(\u26|day_timing_price_yuan\(4) & !\u26|Add8~10\)
-- \u26|Add8~66COUT1_99\ = CARRY(\u26|day_timing_price_yuan\(4) & !\u26|Add8~10COUT1_97\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(4),
	cin => \u26|Add8~1\,
	cin0 => \u26|Add8~10\,
	cin1 => \u26|Add8~10COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~65_combout\,
	cout0 => \u26|Add8~66\,
	cout1 => \u26|Add8~66COUT1_99\);

\u26|day_timing_price_yuan[4]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(4) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|LessThan8~11_combout\ & (\u26|Add8~65_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(4)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan8~11_combout\,
	datab => \u26|day_timing_price_yuan\(4),
	datac => \u26|Add8~65_combout\,
	datad => \u26|day_timing_price_yuan[3]~138_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(4));

\u26|Add8~63\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~63_combout\ = \u26|day_timing_price_yuan\(5) $ ((!\u26|Add8~1\ & \u26|Add8~66\) # (\u26|Add8~1\ & \u26|Add8~66COUT1_99\))
-- \u26|Add8~64\ = CARRY(!\u26|Add8~66COUT1_99\ # !\u26|day_timing_price_yuan\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(5),
	cin => \u26|Add8~1\,
	cin0 => \u26|Add8~66\,
	cin1 => \u26|Add8~66COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~63_combout\,
	cout => \u26|Add8~64\);

\u26|day_timing_price_yuan[5]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(5) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|LessThan8~11_combout\ & \u26|Add8~63_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & \u26|day_timing_price_yuan\(5), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan\(5),
	datab => \u26|LessThan8~11_combout\,
	datac => \u26|Add8~63_combout\,
	datad => \u26|day_timing_price_yuan[3]~138_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(5));

\u26|Add8~61\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~61_combout\ = \u26|day_timing_price_yuan\(6) $ !\u26|Add8~64\
-- \u26|Add8~62\ = CARRY(\u26|day_timing_price_yuan\(6) & !\u26|Add8~64\)
-- \u26|Add8~62COUT1_101\ = CARRY(\u26|day_timing_price_yuan\(6) & !\u26|Add8~64\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(6),
	cin => \u26|Add8~64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~61_combout\,
	cout0 => \u26|Add8~62\,
	cout1 => \u26|Add8~62COUT1_101\);

\u26|day_timing_price_yuan[6]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(6) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|Add8~61_combout\ & \u26|LessThan8~11_combout\ # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(6)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan[3]~138_combout\,
	datab => \u26|Add8~61_combout\,
	datac => \u26|LessThan8~11_combout\,
	datad => \u26|day_timing_price_yuan\(6),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(6));

\u26|Add8~59\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~59_combout\ = \u26|day_timing_price_yuan\(7) $ ((!\u26|Add8~64\ & \u26|Add8~62\) # (\u26|Add8~64\ & \u26|Add8~62COUT1_101\))
-- \u26|Add8~60\ = CARRY(!\u26|Add8~62\ # !\u26|day_timing_price_yuan\(7))
-- \u26|Add8~60COUT1_103\ = CARRY(!\u26|Add8~62COUT1_101\ # !\u26|day_timing_price_yuan\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(7),
	cin => \u26|Add8~64\,
	cin0 => \u26|Add8~62\,
	cin1 => \u26|Add8~62COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~59_combout\,
	cout0 => \u26|Add8~60\,
	cout1 => \u26|Add8~60COUT1_103\);

\u26|day_timing_price_yuan[7]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(7) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|Add8~59_combout\ & (\u26|LessThan8~11_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(7)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add8~59_combout\,
	datab => \u26|day_timing_price_yuan\(7),
	datac => \u26|LessThan8~11_combout\,
	datad => \u26|day_timing_price_yuan[3]~138_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(7));

\u26|Add8~57\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~57_combout\ = \u26|day_timing_price_yuan\(8) $ !(!\u26|Add8~64\ & \u26|Add8~60\) # (\u26|Add8~64\ & \u26|Add8~60COUT1_103\)
-- \u26|Add8~58\ = CARRY(\u26|day_timing_price_yuan\(8) & !\u26|Add8~60\)
-- \u26|Add8~58COUT1_105\ = CARRY(\u26|day_timing_price_yuan\(8) & !\u26|Add8~60COUT1_103\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(8),
	cin => \u26|Add8~64\,
	cin0 => \u26|Add8~60\,
	cin1 => \u26|Add8~60COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~57_combout\,
	cout0 => \u26|Add8~58\,
	cout1 => \u26|Add8~58COUT1_105\);

\u26|day_timing_price_yuan[8]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(8) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|Add8~57_combout\ & \u26|LessThan8~11_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & \u26|day_timing_price_yuan\(8), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan\(8),
	datab => \u26|Add8~57_combout\,
	datac => \u26|LessThan8~11_combout\,
	datad => \u26|day_timing_price_yuan[3]~138_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(8));

\u26|Add8~55\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~55_combout\ = \u26|day_timing_price_yuan\(9) $ (!\u26|Add8~64\ & \u26|Add8~58\) # (\u26|Add8~64\ & \u26|Add8~58COUT1_105\)
-- \u26|Add8~56\ = CARRY(!\u26|Add8~58\ # !\u26|day_timing_price_yuan\(9))
-- \u26|Add8~56COUT1_107\ = CARRY(!\u26|Add8~58COUT1_105\ # !\u26|day_timing_price_yuan\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(9),
	cin => \u26|Add8~64\,
	cin0 => \u26|Add8~58\,
	cin1 => \u26|Add8~58COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~55_combout\,
	cout0 => \u26|Add8~56\,
	cout1 => \u26|Add8~56COUT1_107\);

\u26|day_timing_price_yuan[9]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(9) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|Add8~55_combout\ & \u26|LessThan8~11_combout\ # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(9)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add8~55_combout\,
	datab => \u26|day_timing_price_yuan[3]~138_combout\,
	datac => \u26|LessThan8~11_combout\,
	datad => \u26|day_timing_price_yuan\(9),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(9));

\u26|Add8~53\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~53_combout\ = \u26|day_timing_price_yuan\(10) $ !(!\u26|Add8~64\ & \u26|Add8~56\) # (\u26|Add8~64\ & \u26|Add8~56COUT1_107\)
-- \u26|Add8~54\ = CARRY(\u26|day_timing_price_yuan\(10) & !\u26|Add8~56COUT1_107\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(10),
	cin => \u26|Add8~64\,
	cin0 => \u26|Add8~56\,
	cin1 => \u26|Add8~56COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~53_combout\,
	cout => \u26|Add8~54\);

\u26|day_timing_price_yuan[10]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(10) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|LessThan8~11_combout\ & (\u26|Add8~53_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(10)), GLOBAL(\clk~combout\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan8~11_combout\,
	datab => \u26|day_timing_price_yuan\(10),
	datac => \u26|day_timing_price_yuan[3]~138_combout\,
	datad => \u26|Add8~53_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(10));

\u26|LessThan8~6\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan8~6_combout\ = !\u26|day_timing_price_yuan\(8) & !\u26|day_timing_price_yuan\(10) & !\u26|day_timing_price_yuan\(9) & !\u26|day_timing_price_yuan\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(8),
	datab => \u26|day_timing_price_yuan\(10),
	datac => \u26|day_timing_price_yuan\(9),
	datad => \u26|day_timing_price_yuan\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan8~6_combout\);

\u26|Add8~51\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~51_combout\ = \u26|day_timing_price_yuan\(11) $ \u26|Add8~54\
-- \u26|Add8~52\ = CARRY(!\u26|Add8~54\ # !\u26|day_timing_price_yuan\(11))
-- \u26|Add8~52COUT1_109\ = CARRY(!\u26|Add8~54\ # !\u26|day_timing_price_yuan\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(11),
	cin => \u26|Add8~54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~51_combout\,
	cout0 => \u26|Add8~52\,
	cout1 => \u26|Add8~52COUT1_109\);

\u26|day_timing_price_yuan[11]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(11) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|Add8~51_combout\ & \u26|LessThan8~11_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & \u26|day_timing_price_yuan\(11), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan\(11),
	datab => \u26|day_timing_price_yuan[3]~138_combout\,
	datac => \u26|Add8~51_combout\,
	datad => \u26|LessThan8~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(11));

\u26|Add8~49\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~49_combout\ = \u26|day_timing_price_yuan\(12) $ !(!\u26|Add8~54\ & \u26|Add8~52\) # (\u26|Add8~54\ & \u26|Add8~52COUT1_109\)
-- \u26|Add8~50\ = CARRY(\u26|day_timing_price_yuan\(12) & !\u26|Add8~52\)
-- \u26|Add8~50COUT1_111\ = CARRY(\u26|day_timing_price_yuan\(12) & !\u26|Add8~52COUT1_109\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(12),
	cin => \u26|Add8~54\,
	cin0 => \u26|Add8~52\,
	cin1 => \u26|Add8~52COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~49_combout\,
	cout0 => \u26|Add8~50\,
	cout1 => \u26|Add8~50COUT1_111\);

\u26|day_timing_price_yuan[12]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(12) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|LessThan8~11_combout\ & (\u26|Add8~49_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(12)), GLOBAL(\clk~combout\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan8~11_combout\,
	datab => \u26|day_timing_price_yuan\(12),
	datac => \u26|day_timing_price_yuan[3]~138_combout\,
	datad => \u26|Add8~49_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(12));

\u26|Add8~47\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~47_combout\ = \u26|day_timing_price_yuan\(13) $ ((!\u26|Add8~54\ & \u26|Add8~50\) # (\u26|Add8~54\ & \u26|Add8~50COUT1_111\))
-- \u26|Add8~48\ = CARRY(!\u26|Add8~50\ # !\u26|day_timing_price_yuan\(13))
-- \u26|Add8~48COUT1_113\ = CARRY(!\u26|Add8~50COUT1_111\ # !\u26|day_timing_price_yuan\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(13),
	cin => \u26|Add8~54\,
	cin0 => \u26|Add8~50\,
	cin1 => \u26|Add8~50COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~47_combout\,
	cout0 => \u26|Add8~48\,
	cout1 => \u26|Add8~48COUT1_113\);

\u26|day_timing_price_yuan[13]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(13) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|Add8~47_combout\ & \u26|LessThan8~11_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & \u26|day_timing_price_yuan\(13), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan\(13),
	datab => \u26|day_timing_price_yuan[3]~138_combout\,
	datac => \u26|Add8~47_combout\,
	datad => \u26|LessThan8~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(13));

\u26|Add8~45\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~45_combout\ = \u26|day_timing_price_yuan\(14) $ (!(!\u26|Add8~54\ & \u26|Add8~48\) # (\u26|Add8~54\ & \u26|Add8~48COUT1_113\))
-- \u26|Add8~46\ = CARRY(\u26|day_timing_price_yuan\(14) & (!\u26|Add8~48\))
-- \u26|Add8~46COUT1_115\ = CARRY(\u26|day_timing_price_yuan\(14) & (!\u26|Add8~48COUT1_113\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(14),
	cin => \u26|Add8~54\,
	cin0 => \u26|Add8~48\,
	cin1 => \u26|Add8~48COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~45_combout\,
	cout0 => \u26|Add8~46\,
	cout1 => \u26|Add8~46COUT1_115\);

\u26|day_timing_price_yuan[14]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(14) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|LessThan8~11_combout\ & \u26|Add8~45_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & \u26|day_timing_price_yuan\(14), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan\(14),
	datab => \u26|LessThan8~11_combout\,
	datac => \u26|day_timing_price_yuan[3]~138_combout\,
	datad => \u26|Add8~45_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(14));

\u26|LessThan8~5\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan8~5_combout\ = !\u26|day_timing_price_yuan\(14) & !\u26|day_timing_price_yuan\(12) & !\u26|day_timing_price_yuan\(11) & !\u26|day_timing_price_yuan\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(14),
	datab => \u26|day_timing_price_yuan\(12),
	datac => \u26|day_timing_price_yuan\(11),
	datad => \u26|day_timing_price_yuan\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan8~5_combout\);

\u26|Add8~43\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~43_combout\ = \u26|day_timing_price_yuan\(15) $ (!\u26|Add8~54\ & \u26|Add8~46\) # (\u26|Add8~54\ & \u26|Add8~46COUT1_115\)
-- \u26|Add8~44\ = CARRY(!\u26|Add8~46COUT1_115\ # !\u26|day_timing_price_yuan\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(15),
	cin => \u26|Add8~54\,
	cin0 => \u26|Add8~46\,
	cin1 => \u26|Add8~46COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~43_combout\,
	cout => \u26|Add8~44\);

\u26|day_timing_price_yuan[15]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(15) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|Add8~43_combout\ & \u26|LessThan8~11_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & \u26|day_timing_price_yuan\(15), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan\(15),
	datab => \u26|Add8~43_combout\,
	datac => \u26|day_timing_price_yuan[3]~138_combout\,
	datad => \u26|LessThan8~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(15));

\u26|Add8~41\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~41_combout\ = \u26|day_timing_price_yuan\(16) $ (!\u26|Add8~44\)
-- \u26|Add8~42\ = CARRY(\u26|day_timing_price_yuan\(16) & (!\u26|Add8~44\))
-- \u26|Add8~42COUT1_117\ = CARRY(\u26|day_timing_price_yuan\(16) & (!\u26|Add8~44\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(16),
	cin => \u26|Add8~44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~41_combout\,
	cout0 => \u26|Add8~42\,
	cout1 => \u26|Add8~42COUT1_117\);

\u26|day_timing_price_yuan[16]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(16) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|Add8~41_combout\ & \u26|LessThan8~11_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & \u26|day_timing_price_yuan\(16), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan\(16),
	datab => \u26|Add8~41_combout\,
	datac => \u26|day_timing_price_yuan[3]~138_combout\,
	datad => \u26|LessThan8~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(16));

\u26|Add8~39\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~39_combout\ = \u26|day_timing_price_yuan\(17) $ (!\u26|Add8~44\ & \u26|Add8~42\) # (\u26|Add8~44\ & \u26|Add8~42COUT1_117\)
-- \u26|Add8~40\ = CARRY(!\u26|Add8~42\ # !\u26|day_timing_price_yuan\(17))
-- \u26|Add8~40COUT1_119\ = CARRY(!\u26|Add8~42COUT1_117\ # !\u26|day_timing_price_yuan\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(17),
	cin => \u26|Add8~44\,
	cin0 => \u26|Add8~42\,
	cin1 => \u26|Add8~42COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~39_combout\,
	cout0 => \u26|Add8~40\,
	cout1 => \u26|Add8~40COUT1_119\);

\u26|day_timing_price_yuan[17]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(17) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|Add8~39_combout\ & (\u26|LessThan8~11_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(17)), GLOBAL(\clk~combout\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add8~39_combout\,
	datab => \u26|day_timing_price_yuan[3]~138_combout\,
	datac => \u26|day_timing_price_yuan\(17),
	datad => \u26|LessThan8~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(17));

\u26|Add8~37\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~37_combout\ = \u26|day_timing_price_yuan\(18) $ !(!\u26|Add8~44\ & \u26|Add8~40\) # (\u26|Add8~44\ & \u26|Add8~40COUT1_119\)
-- \u26|Add8~38\ = CARRY(\u26|day_timing_price_yuan\(18) & !\u26|Add8~40\)
-- \u26|Add8~38COUT1_121\ = CARRY(\u26|day_timing_price_yuan\(18) & !\u26|Add8~40COUT1_119\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(18),
	cin => \u26|Add8~44\,
	cin0 => \u26|Add8~40\,
	cin1 => \u26|Add8~40COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~37_combout\,
	cout0 => \u26|Add8~38\,
	cout1 => \u26|Add8~38COUT1_121\);

\u26|day_timing_price_yuan[18]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(18) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|LessThan8~11_combout\ & \u26|Add8~37_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & \u26|day_timing_price_yuan\(18), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan[3]~138_combout\,
	datab => \u26|day_timing_price_yuan\(18),
	datac => \u26|LessThan8~11_combout\,
	datad => \u26|Add8~37_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(18));

\u26|LessThan8~3\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan8~3_combout\ = !\u26|day_timing_price_yuan\(17) & !\u26|day_timing_price_yuan\(16) & !\u26|day_timing_price_yuan\(15) & !\u26|day_timing_price_yuan\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(17),
	datab => \u26|day_timing_price_yuan\(16),
	datac => \u26|day_timing_price_yuan\(15),
	datad => \u26|day_timing_price_yuan\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan8~3_combout\);

\u26|Add8~35\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~35_combout\ = \u26|day_timing_price_yuan\(19) $ (!\u26|Add8~44\ & \u26|Add8~38\) # (\u26|Add8~44\ & \u26|Add8~38COUT1_121\)
-- \u26|Add8~36\ = CARRY(!\u26|Add8~38\ # !\u26|day_timing_price_yuan\(19))
-- \u26|Add8~36COUT1_123\ = CARRY(!\u26|Add8~38COUT1_121\ # !\u26|day_timing_price_yuan\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(19),
	cin => \u26|Add8~44\,
	cin0 => \u26|Add8~38\,
	cin1 => \u26|Add8~38COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~35_combout\,
	cout0 => \u26|Add8~36\,
	cout1 => \u26|Add8~36COUT1_123\);

\u26|day_timing_price_yuan[19]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(19) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|LessThan8~11_combout\ & \u26|Add8~35_combout\ # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(19)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan8~11_combout\,
	datab => \u26|day_timing_price_yuan[3]~138_combout\,
	datac => \u26|Add8~35_combout\,
	datad => \u26|day_timing_price_yuan\(19),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(19));

\u26|Add8~33\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~33_combout\ = \u26|day_timing_price_yuan\(20) $ (!(!\u26|Add8~44\ & \u26|Add8~36\) # (\u26|Add8~44\ & \u26|Add8~36COUT1_123\))
-- \u26|Add8~34\ = CARRY(\u26|day_timing_price_yuan\(20) & (!\u26|Add8~36COUT1_123\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(20),
	cin => \u26|Add8~44\,
	cin0 => \u26|Add8~36\,
	cin1 => \u26|Add8~36COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~33_combout\,
	cout => \u26|Add8~34\);

\u26|day_timing_price_yuan[20]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(20) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|LessThan8~11_combout\ & (\u26|Add8~33_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(20)), GLOBAL(\clk~combout\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan8~11_combout\,
	datab => \u26|day_timing_price_yuan\(20),
	datac => \u26|day_timing_price_yuan[3]~138_combout\,
	datad => \u26|Add8~33_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(20));

\u26|Add8~31\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~31_combout\ = \u26|day_timing_price_yuan\(21) $ \u26|Add8~34\
-- \u26|Add8~32\ = CARRY(!\u26|Add8~34\ # !\u26|day_timing_price_yuan\(21))
-- \u26|Add8~32COUT1_125\ = CARRY(!\u26|Add8~34\ # !\u26|day_timing_price_yuan\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(21),
	cin => \u26|Add8~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~31_combout\,
	cout0 => \u26|Add8~32\,
	cout1 => \u26|Add8~32COUT1_125\);

\u26|day_timing_price_yuan[21]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(21) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|Add8~31_combout\ & \u26|LessThan8~11_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & \u26|day_timing_price_yuan\(21), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan\(21),
	datab => \u26|Add8~31_combout\,
	datac => \u26|day_timing_price_yuan[3]~138_combout\,
	datad => \u26|LessThan8~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(21));

\u26|Add8~29\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~29_combout\ = \u26|day_timing_price_yuan\(22) $ !(!\u26|Add8~34\ & \u26|Add8~32\) # (\u26|Add8~34\ & \u26|Add8~32COUT1_125\)
-- \u26|Add8~30\ = CARRY(\u26|day_timing_price_yuan\(22) & !\u26|Add8~32\)
-- \u26|Add8~30COUT1_127\ = CARRY(\u26|day_timing_price_yuan\(22) & !\u26|Add8~32COUT1_125\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(22),
	cin => \u26|Add8~34\,
	cin0 => \u26|Add8~32\,
	cin1 => \u26|Add8~32COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~29_combout\,
	cout0 => \u26|Add8~30\,
	cout1 => \u26|Add8~30COUT1_127\);

\u26|day_timing_price_yuan[22]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(22) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|Add8~29_combout\ & (\u26|LessThan8~11_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(22)), GLOBAL(\clk~combout\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan[3]~138_combout\,
	datab => \u26|Add8~29_combout\,
	datac => \u26|day_timing_price_yuan\(22),
	datad => \u26|LessThan8~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(22));

\u26|LessThan8~2\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan8~2_combout\ = !\u26|day_timing_price_yuan\(21) & !\u26|day_timing_price_yuan\(22) & !\u26|day_timing_price_yuan\(20) & !\u26|day_timing_price_yuan\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(21),
	datab => \u26|day_timing_price_yuan\(22),
	datac => \u26|day_timing_price_yuan\(20),
	datad => \u26|day_timing_price_yuan\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan8~2_combout\);

\u26|Add8~27\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~27_combout\ = \u26|day_timing_price_yuan\(23) $ ((!\u26|Add8~34\ & \u26|Add8~30\) # (\u26|Add8~34\ & \u26|Add8~30COUT1_127\))
-- \u26|Add8~28\ = CARRY(!\u26|Add8~30\ # !\u26|day_timing_price_yuan\(23))
-- \u26|Add8~28COUT1_129\ = CARRY(!\u26|Add8~30COUT1_127\ # !\u26|day_timing_price_yuan\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(23),
	cin => \u26|Add8~34\,
	cin0 => \u26|Add8~30\,
	cin1 => \u26|Add8~30COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~27_combout\,
	cout0 => \u26|Add8~28\,
	cout1 => \u26|Add8~28COUT1_129\);

\u26|day_timing_price_yuan[23]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(23) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|Add8~27_combout\ & (\u26|LessThan8~11_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(23)), GLOBAL(\clk~combout\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add8~27_combout\,
	datab => \u26|day_timing_price_yuan\(23),
	datac => \u26|day_timing_price_yuan[3]~138_combout\,
	datad => \u26|LessThan8~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(23));

\u26|Add8~25\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~25_combout\ = \u26|day_timing_price_yuan\(24) $ (!(!\u26|Add8~34\ & \u26|Add8~28\) # (\u26|Add8~34\ & \u26|Add8~28COUT1_129\))
-- \u26|Add8~26\ = CARRY(\u26|day_timing_price_yuan\(24) & (!\u26|Add8~28\))
-- \u26|Add8~26COUT1_131\ = CARRY(\u26|day_timing_price_yuan\(24) & (!\u26|Add8~28COUT1_129\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(24),
	cin => \u26|Add8~34\,
	cin0 => \u26|Add8~28\,
	cin1 => \u26|Add8~28COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~25_combout\,
	cout0 => \u26|Add8~26\,
	cout1 => \u26|Add8~26COUT1_131\);

\u26|day_timing_price_yuan[24]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(24) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|LessThan8~11_combout\ & (\u26|Add8~25_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(24)), GLOBAL(\clk~combout\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan8~11_combout\,
	datab => \u26|day_timing_price_yuan\(24),
	datac => \u26|day_timing_price_yuan[3]~138_combout\,
	datad => \u26|Add8~25_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(24));

\u26|Add8~23\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~23_combout\ = \u26|day_timing_price_yuan\(25) $ ((!\u26|Add8~34\ & \u26|Add8~26\) # (\u26|Add8~34\ & \u26|Add8~26COUT1_131\))
-- \u26|Add8~24\ = CARRY(!\u26|Add8~26COUT1_131\ # !\u26|day_timing_price_yuan\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(25),
	cin => \u26|Add8~34\,
	cin0 => \u26|Add8~26\,
	cin1 => \u26|Add8~26COUT1_131\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~23_combout\,
	cout => \u26|Add8~24\);

\u26|day_timing_price_yuan[25]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(25) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|LessThan8~11_combout\ & (\u26|Add8~23_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(25)), GLOBAL(\clk~combout\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan8~11_combout\,
	datab => \u26|day_timing_price_yuan\(25),
	datac => \u26|day_timing_price_yuan[3]~138_combout\,
	datad => \u26|Add8~23_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(25));

\u26|Add8~21\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~21_combout\ = \u26|day_timing_price_yuan\(26) $ (!\u26|Add8~24\)
-- \u26|Add8~22\ = CARRY(\u26|day_timing_price_yuan\(26) & (!\u26|Add8~24\))
-- \u26|Add8~22COUT1_133\ = CARRY(\u26|day_timing_price_yuan\(26) & (!\u26|Add8~24\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(26),
	cin => \u26|Add8~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~21_combout\,
	cout0 => \u26|Add8~22\,
	cout1 => \u26|Add8~22COUT1_133\);

\u26|day_timing_price_yuan[26]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(26) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|Add8~21_combout\ & \u26|LessThan8~11_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & \u26|day_timing_price_yuan\(26), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan\(26),
	datab => \u26|Add8~21_combout\,
	datac => \u26|day_timing_price_yuan[3]~138_combout\,
	datad => \u26|LessThan8~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(26));

\u26|LessThan8~1\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan8~1_combout\ = !\u26|day_timing_price_yuan\(26) & !\u26|day_timing_price_yuan\(23) & !\u26|day_timing_price_yuan\(25) & !\u26|day_timing_price_yuan\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(26),
	datab => \u26|day_timing_price_yuan\(23),
	datac => \u26|day_timing_price_yuan\(25),
	datad => \u26|day_timing_price_yuan\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan8~1_combout\);

\u26|Add8~19\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~19_combout\ = \u26|day_timing_price_yuan\(27) $ (!\u26|Add8~24\ & \u26|Add8~22\) # (\u26|Add8~24\ & \u26|Add8~22COUT1_133\)
-- \u26|Add8~20\ = CARRY(!\u26|Add8~22\ # !\u26|day_timing_price_yuan\(27))
-- \u26|Add8~20COUT1_135\ = CARRY(!\u26|Add8~22COUT1_133\ # !\u26|day_timing_price_yuan\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(27),
	cin => \u26|Add8~24\,
	cin0 => \u26|Add8~22\,
	cin1 => \u26|Add8~22COUT1_133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~19_combout\,
	cout0 => \u26|Add8~20\,
	cout1 => \u26|Add8~20COUT1_135\);

\u26|day_timing_price_yuan[27]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(27) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|LessThan8~11_combout\ & \u26|Add8~19_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & \u26|day_timing_price_yuan\(27), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan[3]~138_combout\,
	datab => \u26|day_timing_price_yuan\(27),
	datac => \u26|LessThan8~11_combout\,
	datad => \u26|Add8~19_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(27));

\u26|Add8~17\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~17_combout\ = \u26|day_timing_price_yuan\(28) $ !(!\u26|Add8~24\ & \u26|Add8~20\) # (\u26|Add8~24\ & \u26|Add8~20COUT1_135\)
-- \u26|Add8~18\ = CARRY(\u26|day_timing_price_yuan\(28) & !\u26|Add8~20\)
-- \u26|Add8~18COUT1_137\ = CARRY(\u26|day_timing_price_yuan\(28) & !\u26|Add8~20COUT1_135\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(28),
	cin => \u26|Add8~24\,
	cin0 => \u26|Add8~20\,
	cin1 => \u26|Add8~20COUT1_135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~17_combout\,
	cout0 => \u26|Add8~18\,
	cout1 => \u26|Add8~18COUT1_137\);

\u26|day_timing_price_yuan[28]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(28) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|Add8~17_combout\ & \u26|LessThan8~11_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & \u26|day_timing_price_yuan\(28), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan[3]~138_combout\,
	datab => \u26|day_timing_price_yuan\(28),
	datac => \u26|Add8~17_combout\,
	datad => \u26|LessThan8~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(28));

\u26|Add8~15\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~15_combout\ = \u26|day_timing_price_yuan\(29) $ ((!\u26|Add8~24\ & \u26|Add8~18\) # (\u26|Add8~24\ & \u26|Add8~18COUT1_137\))
-- \u26|Add8~16\ = CARRY(!\u26|Add8~18\ # !\u26|day_timing_price_yuan\(29))
-- \u26|Add8~16COUT1_139\ = CARRY(!\u26|Add8~18COUT1_137\ # !\u26|day_timing_price_yuan\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(29),
	cin => \u26|Add8~24\,
	cin0 => \u26|Add8~18\,
	cin1 => \u26|Add8~18COUT1_137\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~15_combout\,
	cout0 => \u26|Add8~16\,
	cout1 => \u26|Add8~16COUT1_139\);

\u26|day_timing_price_yuan[29]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(29) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|LessThan8~11_combout\ & (\u26|Add8~15_combout\) # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(29)), GLOBAL(\clk~combout\), VCC, , , , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan8~11_combout\,
	datab => \u26|day_timing_price_yuan\(29),
	datac => \u26|day_timing_price_yuan[3]~138_combout\,
	datad => \u26|Add8~15_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(29));

\u26|Add8~13\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~13_combout\ = \u26|day_timing_price_yuan\(30) $ (!(!\u26|Add8~24\ & \u26|Add8~16\) # (\u26|Add8~24\ & \u26|Add8~16COUT1_139\))
-- \u26|Add8~14\ = CARRY(\u26|day_timing_price_yuan\(30) & (!\u26|Add8~16COUT1_139\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(30),
	cin => \u26|Add8~24\,
	cin0 => \u26|Add8~16\,
	cin1 => \u26|Add8~16COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~13_combout\,
	cout => \u26|Add8~14\);

\u26|day_timing_price_yuan[30]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(30) = DFFEAS(\u26|day_timing_price_yuan[3]~138_combout\ & \u26|Add8~13_combout\ & \u26|LessThan8~11_combout\ # !\u26|day_timing_price_yuan[3]~138_combout\ & (\u26|day_timing_price_yuan\(30)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan[3]~138_combout\,
	datab => \u26|Add8~13_combout\,
	datac => \u26|LessThan8~11_combout\,
	datad => \u26|day_timing_price_yuan\(30),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(30));

\u26|LessThan8~0\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan8~0_combout\ = !\u26|day_timing_price_yuan\(29) & !\u26|day_timing_price_yuan\(27) & !\u26|day_timing_price_yuan\(28) & !\u26|day_timing_price_yuan\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(29),
	datab => \u26|day_timing_price_yuan\(27),
	datac => \u26|day_timing_price_yuan\(28),
	datad => \u26|day_timing_price_yuan\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan8~0_combout\);

\u26|LessThan8~4\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan8~4_combout\ = \u26|LessThan8~3_combout\ & \u26|LessThan8~2_combout\ & \u26|LessThan8~1_combout\ & \u26|LessThan8~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan8~3_combout\,
	datab => \u26|LessThan8~2_combout\,
	datac => \u26|LessThan8~1_combout\,
	datad => \u26|LessThan8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan8~4_combout\);

\u26|LessThan8~7\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan8~7_combout\ = !\u26|day_timing_price_yuan\(4) & !\u26|day_timing_price_yuan\(5) & !\u26|day_timing_price_yuan\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0003",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(4),
	datac => \u26|day_timing_price_yuan\(5),
	datad => \u26|day_timing_price_yuan\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan8~7_combout\);

\u26|LessThan8~8\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan8~8_combout\ = \u26|LessThan8~6_combout\ & \u26|LessThan8~5_combout\ & \u26|LessThan8~4_combout\ & \u26|LessThan8~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan8~6_combout\,
	datab => \u26|LessThan8~5_combout\,
	datac => \u26|LessThan8~4_combout\,
	datad => \u26|LessThan8~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan8~8_combout\);

\u26|LessThan8~10\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan8~10_combout\ = \u26|LessThan8~8_combout\ & (\u26|LessThan8~9_combout\ & !\u26|day_timing_price_yuan\(0) # !\u26|day_timing_price_yuan\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "08aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan8~8_combout\,
	datab => \u26|LessThan8~9_combout\,
	datac => \u26|day_timing_price_yuan\(0),
	datad => \u26|day_timing_price_yuan\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan8~10_combout\);

\u26|Add8~11\ : cyclone_lcell
-- Equation(s):
-- \u26|Add8~11_combout\ = \u26|day_timing_price_yuan\(31) $ (\u26|Add8~14\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(31),
	cin => \u26|Add8~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add8~11_combout\);

\u26|day_timing_price_yuan[31]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(31) = DFFEAS(\u26|day_timing_price_yuan[25]~168_combout\ & \u26|Add8~11_combout\ & (\u26|LessThan8~10_combout\ # \u26|day_timing_price_yuan\(31)) # !\u26|day_timing_price_yuan[25]~168_combout\ & 
-- (\u26|day_timing_price_yuan\(31)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan8~10_combout\,
	datab => \u26|day_timing_price_yuan[25]~168_combout\,
	datac => \u26|day_timing_price_yuan\(31),
	datad => \u26|Add8~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(31));

\u26|day_timing_price_yuan[1]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_yuan\(1) = DFFEAS(\u26|Add8~3_combout\ & (\u26|day_timing_price_yuan\(31) # \u26|LessThan8~10_combout\), GLOBAL(\clk~combout\), VCC, , \u26|day_timing_price_yuan[3]~138_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0e0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan\(31),
	datab => \u26|LessThan8~10_combout\,
	datac => \u26|Add8~3_combout\,
	aclr => GND,
	ena => \u26|day_timing_price_yuan[3]~138_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_yuan\(1));

\u27|u28_13|u25_1|Add2~3\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_13|u25_1|Add2~3_combout\ = \u26|day_timing_price_yuan\(2) & (\u26|day_timing_price_yuan\(1) & (\u26|day_timing_price_yuan\(0) # \u26|day_timing_price_yuan\(3)) # !\u26|day_timing_price_yuan\(1) & \u26|day_timing_price_yuan\(0) & 
-- \u26|day_timing_price_yuan\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(1),
	datab => \u26|day_timing_price_yuan\(0),
	datac => \u26|day_timing_price_yuan\(2),
	datad => \u26|day_timing_price_yuan\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_13|u25_1|Add2~3_combout\);

\u27|u28_13|u25_1|Add2~1\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_13|u25_1|Add2~1_combout\ = \u26|day_timing_price_yuan\(3) $ \u26|day_timing_price_yuan\(1) $ (\u26|day_timing_price_yuan\(2) & \u26|day_timing_price_yuan\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "936c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(2),
	datab => \u26|day_timing_price_yuan\(3),
	datac => \u26|day_timing_price_yuan\(0),
	datad => \u26|day_timing_price_yuan\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_13|u25_1|Add2~1_combout\);

\u26|Add7~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~0_combout\ = !\u26|day_timing_price_j\(0)
-- \u26|Add7~1\ = CARRY(\u26|day_timing_price_j\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_j\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~0_combout\,
	cout => \u26|Add7~1\);

\u26|Add7~3\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~3_combout\ = \u26|day_timing_price_j\(1) $ \u26|Add7~1\
-- \u26|Add7~4\ = CARRY(!\u26|Add7~1\ # !\u26|day_timing_price_j\(1))
-- \u26|Add7~4COUT1_93\ = CARRY(!\u26|Add7~1\ # !\u26|day_timing_price_j\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_j\(1),
	cin => \u26|Add7~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~3_combout\,
	cout0 => \u26|Add7~4\,
	cout1 => \u26|Add7~4COUT1_93\);

\u26|LessThan7~11\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan7~11_combout\ = \u26|LessThan7~10_combout\ # \u26|day_timing_price_jiao\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u26|LessThan7~10_combout\,
	datad => \u26|day_timing_price_jiao\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan7~11_combout\);

\u26|Add7~61\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~61_combout\ = \u26|day_timing_price_jiao\(6) $ !\u26|Add7~64\
-- \u26|Add7~62\ = CARRY(\u26|day_timing_price_jiao\(6) & !\u26|Add7~64\)
-- \u26|Add7~62COUT1_101\ = CARRY(\u26|day_timing_price_jiao\(6) & !\u26|Add7~64\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(6),
	cin => \u26|Add7~64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~61_combout\,
	cout0 => \u26|Add7~62\,
	cout1 => \u26|Add7~62COUT1_101\);

\u26|day_timing_price_jiao[6]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(6) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|LessThan7~11_combout\ & (\u26|Add7~61_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(6)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan7~11_combout\,
	datab => \u26|day_timing_price_jiao\(6),
	datac => \u26|Add7~61_combout\,
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(6));

\u26|Add7~59\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~59_combout\ = \u26|day_timing_price_jiao\(7) $ (!\u26|Add7~64\ & \u26|Add7~62\) # (\u26|Add7~64\ & \u26|Add7~62COUT1_101\)
-- \u26|Add7~60\ = CARRY(!\u26|Add7~62\ # !\u26|day_timing_price_jiao\(7))
-- \u26|Add7~60COUT1_103\ = CARRY(!\u26|Add7~62COUT1_101\ # !\u26|day_timing_price_jiao\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(7),
	cin => \u26|Add7~64\,
	cin0 => \u26|Add7~62\,
	cin1 => \u26|Add7~62COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~59_combout\,
	cout0 => \u26|Add7~60\,
	cout1 => \u26|Add7~60COUT1_103\);

\u26|day_timing_price_jiao[7]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(7) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~59_combout\ & (\u26|LessThan7~11_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(7)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~59_combout\,
	datab => \u26|day_timing_price_jiao\(7),
	datac => \u26|LessThan7~11_combout\,
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(7));

\u26|Add7~57\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~57_combout\ = \u26|day_timing_price_jiao\(8) $ !(!\u26|Add7~64\ & \u26|Add7~60\) # (\u26|Add7~64\ & \u26|Add7~60COUT1_103\)
-- \u26|Add7~58\ = CARRY(\u26|day_timing_price_jiao\(8) & !\u26|Add7~60\)
-- \u26|Add7~58COUT1_105\ = CARRY(\u26|day_timing_price_jiao\(8) & !\u26|Add7~60COUT1_103\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(8),
	cin => \u26|Add7~64\,
	cin0 => \u26|Add7~60\,
	cin1 => \u26|Add7~60COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~57_combout\,
	cout0 => \u26|Add7~58\,
	cout1 => \u26|Add7~58COUT1_105\);

\u26|day_timing_price_jiao[8]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(8) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|LessThan7~11_combout\ & \u26|Add7~57_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(8)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_j[3]~0_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|Add7~57_combout\,
	datad => \u26|day_timing_price_jiao\(8),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(8));

\u26|Add7~55\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~55_combout\ = \u26|day_timing_price_jiao\(9) $ ((!\u26|Add7~64\ & \u26|Add7~58\) # (\u26|Add7~64\ & \u26|Add7~58COUT1_105\))
-- \u26|Add7~56\ = CARRY(!\u26|Add7~58\ # !\u26|day_timing_price_jiao\(9))
-- \u26|Add7~56COUT1_107\ = CARRY(!\u26|Add7~58COUT1_105\ # !\u26|day_timing_price_jiao\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(9),
	cin => \u26|Add7~64\,
	cin0 => \u26|Add7~58\,
	cin1 => \u26|Add7~58COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~55_combout\,
	cout0 => \u26|Add7~56\,
	cout1 => \u26|Add7~56COUT1_107\);

\u26|Add7~53\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~53_combout\ = \u26|day_timing_price_jiao\(10) $ !(!\u26|Add7~64\ & \u26|Add7~56\) # (\u26|Add7~64\ & \u26|Add7~56COUT1_107\)
-- \u26|Add7~54\ = CARRY(\u26|day_timing_price_jiao\(10) & !\u26|Add7~56COUT1_107\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(10),
	cin => \u26|Add7~64\,
	cin0 => \u26|Add7~56\,
	cin1 => \u26|Add7~56COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~53_combout\,
	cout => \u26|Add7~54\);

\u26|day_timing_price_jiao[10]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(10) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & (\u26|Add7~53_combout\ & \u26|LessThan7~11_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & \u26|day_timing_price_jiao\(10), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_jiao\(10),
	datab => \u26|Add7~53_combout\,
	datac => \u26|LessThan7~11_combout\,
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(10));

\u26|Add7~51\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~51_combout\ = \u26|day_timing_price_jiao\(11) $ \u26|Add7~54\
-- \u26|Add7~52\ = CARRY(!\u26|Add7~54\ # !\u26|day_timing_price_jiao\(11))
-- \u26|Add7~52COUT1_109\ = CARRY(!\u26|Add7~54\ # !\u26|day_timing_price_jiao\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(11),
	cin => \u26|Add7~54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~51_combout\,
	cout0 => \u26|Add7~52\,
	cout1 => \u26|Add7~52COUT1_109\);

\u26|day_timing_price_jiao[11]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(11) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & (\u26|LessThan7~11_combout\ & \u26|Add7~51_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & \u26|day_timing_price_jiao\(11), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_jiao\(11),
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|Add7~51_combout\,
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(11));

\u26|Add7~49\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~49_combout\ = \u26|day_timing_price_jiao\(12) $ !(!\u26|Add7~54\ & \u26|Add7~52\) # (\u26|Add7~54\ & \u26|Add7~52COUT1_109\)
-- \u26|Add7~50\ = CARRY(\u26|day_timing_price_jiao\(12) & !\u26|Add7~52\)
-- \u26|Add7~50COUT1_111\ = CARRY(\u26|day_timing_price_jiao\(12) & !\u26|Add7~52COUT1_109\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(12),
	cin => \u26|Add7~54\,
	cin0 => \u26|Add7~52\,
	cin1 => \u26|Add7~52COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~49_combout\,
	cout0 => \u26|Add7~50\,
	cout1 => \u26|Add7~50COUT1_111\);

\u26|day_timing_price_jiao[12]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(12) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~49_combout\ & \u26|LessThan7~11_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(12)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~49_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|day_timing_price_jiao\(12),
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(12));

\u26|Add7~47\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~47_combout\ = \u26|day_timing_price_jiao\(13) $ ((!\u26|Add7~54\ & \u26|Add7~50\) # (\u26|Add7~54\ & \u26|Add7~50COUT1_111\))
-- \u26|Add7~48\ = CARRY(!\u26|Add7~50\ # !\u26|day_timing_price_jiao\(13))
-- \u26|Add7~48COUT1_113\ = CARRY(!\u26|Add7~50COUT1_111\ # !\u26|day_timing_price_jiao\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(13),
	cin => \u26|Add7~54\,
	cin0 => \u26|Add7~50\,
	cin1 => \u26|Add7~50COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~47_combout\,
	cout0 => \u26|Add7~48\,
	cout1 => \u26|Add7~48COUT1_113\);

\u26|day_timing_price_jiao[13]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(13) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & (\u26|LessThan7~11_combout\ & \u26|Add7~47_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & \u26|day_timing_price_jiao\(13), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_jiao\(13),
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|Add7~47_combout\,
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(13));

\u26|Add7~45\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~45_combout\ = \u26|day_timing_price_jiao\(14) $ (!(!\u26|Add7~54\ & \u26|Add7~48\) # (\u26|Add7~54\ & \u26|Add7~48COUT1_113\))
-- \u26|Add7~46\ = CARRY(\u26|day_timing_price_jiao\(14) & (!\u26|Add7~48\))
-- \u26|Add7~46COUT1_115\ = CARRY(\u26|day_timing_price_jiao\(14) & (!\u26|Add7~48COUT1_113\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(14),
	cin => \u26|Add7~54\,
	cin0 => \u26|Add7~48\,
	cin1 => \u26|Add7~48COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~45_combout\,
	cout0 => \u26|Add7~46\,
	cout1 => \u26|Add7~46COUT1_115\);

\u26|day_timing_price_jiao[14]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(14) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & (\u26|LessThan7~11_combout\ & \u26|Add7~45_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & \u26|day_timing_price_jiao\(14), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_jiao\(14),
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|Add7~45_combout\,
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(14));

\u26|Add7~43\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~43_combout\ = \u26|day_timing_price_jiao\(15) $ ((!\u26|Add7~54\ & \u26|Add7~46\) # (\u26|Add7~54\ & \u26|Add7~46COUT1_115\))
-- \u26|Add7~44\ = CARRY(!\u26|Add7~46COUT1_115\ # !\u26|day_timing_price_jiao\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(15),
	cin => \u26|Add7~54\,
	cin0 => \u26|Add7~46\,
	cin1 => \u26|Add7~46COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~43_combout\,
	cout => \u26|Add7~44\);

\u26|day_timing_price_jiao[15]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(15) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~43_combout\ & \u26|LessThan7~11_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(15)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~43_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|day_timing_price_jiao\(15),
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(15));

\u26|Add7~41\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~41_combout\ = \u26|day_timing_price_jiao\(16) $ !\u26|Add7~44\
-- \u26|Add7~42\ = CARRY(\u26|day_timing_price_jiao\(16) & !\u26|Add7~44\)
-- \u26|Add7~42COUT1_117\ = CARRY(\u26|day_timing_price_jiao\(16) & !\u26|Add7~44\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(16),
	cin => \u26|Add7~44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~41_combout\,
	cout0 => \u26|Add7~42\,
	cout1 => \u26|Add7~42COUT1_117\);

\u26|day_timing_price_jiao[16]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(16) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & (\u26|LessThan7~11_combout\ & \u26|Add7~41_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & \u26|day_timing_price_jiao\(16), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_jiao\(16),
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|Add7~41_combout\,
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(16));

\u26|Add7~39\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~39_combout\ = \u26|day_timing_price_jiao\(17) $ (!\u26|Add7~44\ & \u26|Add7~42\) # (\u26|Add7~44\ & \u26|Add7~42COUT1_117\)
-- \u26|Add7~40\ = CARRY(!\u26|Add7~42\ # !\u26|day_timing_price_jiao\(17))
-- \u26|Add7~40COUT1_119\ = CARRY(!\u26|Add7~42COUT1_117\ # !\u26|day_timing_price_jiao\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(17),
	cin => \u26|Add7~44\,
	cin0 => \u26|Add7~42\,
	cin1 => \u26|Add7~42COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~39_combout\,
	cout0 => \u26|Add7~40\,
	cout1 => \u26|Add7~40COUT1_119\);

\u26|day_timing_price_jiao[17]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(17) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~39_combout\ & \u26|LessThan7~11_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(17)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~39_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|day_timing_price_jiao\(17),
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(17));

\u26|Add7~37\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~37_combout\ = \u26|day_timing_price_jiao\(18) $ (!(!\u26|Add7~44\ & \u26|Add7~40\) # (\u26|Add7~44\ & \u26|Add7~40COUT1_119\))
-- \u26|Add7~38\ = CARRY(\u26|day_timing_price_jiao\(18) & (!\u26|Add7~40\))
-- \u26|Add7~38COUT1_121\ = CARRY(\u26|day_timing_price_jiao\(18) & (!\u26|Add7~40COUT1_119\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(18),
	cin => \u26|Add7~44\,
	cin0 => \u26|Add7~40\,
	cin1 => \u26|Add7~40COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~37_combout\,
	cout0 => \u26|Add7~38\,
	cout1 => \u26|Add7~38COUT1_121\);

\u26|day_timing_price_jiao[18]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(18) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~37_combout\ & \u26|LessThan7~11_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(18)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~37_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|day_timing_price_jiao\(18),
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(18));

\u26|Add7~35\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~35_combout\ = \u26|day_timing_price_jiao\(19) $ ((!\u26|Add7~44\ & \u26|Add7~38\) # (\u26|Add7~44\ & \u26|Add7~38COUT1_121\))
-- \u26|Add7~36\ = CARRY(!\u26|Add7~38\ # !\u26|day_timing_price_jiao\(19))
-- \u26|Add7~36COUT1_123\ = CARRY(!\u26|Add7~38COUT1_121\ # !\u26|day_timing_price_jiao\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(19),
	cin => \u26|Add7~44\,
	cin0 => \u26|Add7~38\,
	cin1 => \u26|Add7~38COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~35_combout\,
	cout0 => \u26|Add7~36\,
	cout1 => \u26|Add7~36COUT1_123\);

\u26|day_timing_price_jiao[19]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(19) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~35_combout\ & \u26|LessThan7~11_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(19)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~35_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|day_timing_price_jiao\(19),
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(19));

\u26|Add7~33\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~33_combout\ = \u26|day_timing_price_jiao\(20) $ (!(!\u26|Add7~44\ & \u26|Add7~36\) # (\u26|Add7~44\ & \u26|Add7~36COUT1_123\))
-- \u26|Add7~34\ = CARRY(\u26|day_timing_price_jiao\(20) & (!\u26|Add7~36COUT1_123\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(20),
	cin => \u26|Add7~44\,
	cin0 => \u26|Add7~36\,
	cin1 => \u26|Add7~36COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~33_combout\,
	cout => \u26|Add7~34\);

\u26|day_timing_price_jiao[20]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(20) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~33_combout\ & (\u26|LessThan7~11_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(20)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_j[3]~0_combout\,
	datab => \u26|Add7~33_combout\,
	datac => \u26|day_timing_price_jiao\(20),
	datad => \u26|LessThan7~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(20));

\u26|Add7~31\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~31_combout\ = \u26|day_timing_price_jiao\(21) $ \u26|Add7~34\
-- \u26|Add7~32\ = CARRY(!\u26|Add7~34\ # !\u26|day_timing_price_jiao\(21))
-- \u26|Add7~32COUT1_125\ = CARRY(!\u26|Add7~34\ # !\u26|day_timing_price_jiao\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(21),
	cin => \u26|Add7~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~31_combout\,
	cout0 => \u26|Add7~32\,
	cout1 => \u26|Add7~32COUT1_125\);

\u26|day_timing_price_jiao[21]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(21) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & (\u26|Add7~31_combout\ & \u26|LessThan7~11_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & \u26|day_timing_price_jiao\(21), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_j[3]~0_combout\,
	datab => \u26|day_timing_price_jiao\(21),
	datac => \u26|Add7~31_combout\,
	datad => \u26|LessThan7~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(21));

\u26|Add7~29\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~29_combout\ = \u26|day_timing_price_jiao\(22) $ (!(!\u26|Add7~34\ & \u26|Add7~32\) # (\u26|Add7~34\ & \u26|Add7~32COUT1_125\))
-- \u26|Add7~30\ = CARRY(\u26|day_timing_price_jiao\(22) & (!\u26|Add7~32\))
-- \u26|Add7~30COUT1_127\ = CARRY(\u26|day_timing_price_jiao\(22) & (!\u26|Add7~32COUT1_125\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(22),
	cin => \u26|Add7~34\,
	cin0 => \u26|Add7~32\,
	cin1 => \u26|Add7~32COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~29_combout\,
	cout0 => \u26|Add7~30\,
	cout1 => \u26|Add7~30COUT1_127\);

\u26|day_timing_price_jiao[22]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(22) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~29_combout\ & \u26|LessThan7~11_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(22)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~29_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|day_timing_price_jiao\(22),
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(22));

\u26|Add7~27\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~27_combout\ = \u26|day_timing_price_jiao\(23) $ (!\u26|Add7~34\ & \u26|Add7~30\) # (\u26|Add7~34\ & \u26|Add7~30COUT1_127\)
-- \u26|Add7~28\ = CARRY(!\u26|Add7~30\ # !\u26|day_timing_price_jiao\(23))
-- \u26|Add7~28COUT1_129\ = CARRY(!\u26|Add7~30COUT1_127\ # !\u26|day_timing_price_jiao\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(23),
	cin => \u26|Add7~34\,
	cin0 => \u26|Add7~30\,
	cin1 => \u26|Add7~30COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~27_combout\,
	cout0 => \u26|Add7~28\,
	cout1 => \u26|Add7~28COUT1_129\);

\u26|day_timing_price_jiao[23]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(23) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~27_combout\ & \u26|LessThan7~11_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(23)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~27_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|day_timing_price_jiao\(23),
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(23));

\u26|Add7~25\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~25_combout\ = \u26|day_timing_price_jiao\(24) $ !(!\u26|Add7~34\ & \u26|Add7~28\) # (\u26|Add7~34\ & \u26|Add7~28COUT1_129\)
-- \u26|Add7~26\ = CARRY(\u26|day_timing_price_jiao\(24) & !\u26|Add7~28\)
-- \u26|Add7~26COUT1_131\ = CARRY(\u26|day_timing_price_jiao\(24) & !\u26|Add7~28COUT1_129\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(24),
	cin => \u26|Add7~34\,
	cin0 => \u26|Add7~28\,
	cin1 => \u26|Add7~28COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~25_combout\,
	cout0 => \u26|Add7~26\,
	cout1 => \u26|Add7~26COUT1_131\);

\u26|day_timing_price_jiao[24]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(24) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~25_combout\ & (\u26|LessThan7~11_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(24)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~25_combout\,
	datab => \u26|day_timing_price_jiao\(24),
	datac => \u26|LessThan7~11_combout\,
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(24));

\u26|Add7~23\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~23_combout\ = \u26|day_timing_price_jiao\(25) $ (!\u26|Add7~34\ & \u26|Add7~26\) # (\u26|Add7~34\ & \u26|Add7~26COUT1_131\)
-- \u26|Add7~24\ = CARRY(!\u26|Add7~26COUT1_131\ # !\u26|day_timing_price_jiao\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(25),
	cin => \u26|Add7~34\,
	cin0 => \u26|Add7~26\,
	cin1 => \u26|Add7~26COUT1_131\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~23_combout\,
	cout => \u26|Add7~24\);

\u26|day_timing_price_jiao[25]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(25) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~23_combout\ & \u26|LessThan7~11_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(25)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~23_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|day_timing_price_jiao\(25),
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(25));

\u26|Add7~21\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~21_combout\ = \u26|day_timing_price_jiao\(26) $ (!\u26|Add7~24\)
-- \u26|Add7~22\ = CARRY(\u26|day_timing_price_jiao\(26) & (!\u26|Add7~24\))
-- \u26|Add7~22COUT1_133\ = CARRY(\u26|day_timing_price_jiao\(26) & (!\u26|Add7~24\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(26),
	cin => \u26|Add7~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~21_combout\,
	cout0 => \u26|Add7~22\,
	cout1 => \u26|Add7~22COUT1_133\);

\u26|day_timing_price_jiao[26]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(26) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|LessThan7~11_combout\ & \u26|Add7~21_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(26)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_j[3]~0_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|Add7~21_combout\,
	datad => \u26|day_timing_price_jiao\(26),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(26));

\u26|Add7~19\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~19_combout\ = \u26|day_timing_price_jiao\(27) $ ((!\u26|Add7~24\ & \u26|Add7~22\) # (\u26|Add7~24\ & \u26|Add7~22COUT1_133\))
-- \u26|Add7~20\ = CARRY(!\u26|Add7~22\ # !\u26|day_timing_price_jiao\(27))
-- \u26|Add7~20COUT1_135\ = CARRY(!\u26|Add7~22COUT1_133\ # !\u26|day_timing_price_jiao\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(27),
	cin => \u26|Add7~24\,
	cin0 => \u26|Add7~22\,
	cin1 => \u26|Add7~22COUT1_133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~19_combout\,
	cout0 => \u26|Add7~20\,
	cout1 => \u26|Add7~20COUT1_135\);

\u26|day_timing_price_jiao[27]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(27) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & (\u26|Add7~19_combout\ & \u26|LessThan7~11_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & \u26|day_timing_price_jiao\(27), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_jiao\(27),
	datab => \u26|Add7~19_combout\,
	datac => \u26|LessThan7~11_combout\,
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(27));

\u26|Add7~17\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~17_combout\ = \u26|day_timing_price_jiao\(28) $ !(!\u26|Add7~24\ & \u26|Add7~20\) # (\u26|Add7~24\ & \u26|Add7~20COUT1_135\)
-- \u26|Add7~18\ = CARRY(\u26|day_timing_price_jiao\(28) & !\u26|Add7~20\)
-- \u26|Add7~18COUT1_137\ = CARRY(\u26|day_timing_price_jiao\(28) & !\u26|Add7~20COUT1_135\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(28),
	cin => \u26|Add7~24\,
	cin0 => \u26|Add7~20\,
	cin1 => \u26|Add7~20COUT1_135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~17_combout\,
	cout0 => \u26|Add7~18\,
	cout1 => \u26|Add7~18COUT1_137\);

\u26|day_timing_price_jiao[28]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(28) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~17_combout\ & \u26|LessThan7~11_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(28)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~17_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|day_timing_price_jiao\(28),
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(28));

\u26|Add7~15\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~15_combout\ = \u26|day_timing_price_jiao\(29) $ ((!\u26|Add7~24\ & \u26|Add7~18\) # (\u26|Add7~24\ & \u26|Add7~18COUT1_137\))
-- \u26|Add7~16\ = CARRY(!\u26|Add7~18\ # !\u26|day_timing_price_jiao\(29))
-- \u26|Add7~16COUT1_139\ = CARRY(!\u26|Add7~18COUT1_137\ # !\u26|day_timing_price_jiao\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(29),
	cin => \u26|Add7~24\,
	cin0 => \u26|Add7~18\,
	cin1 => \u26|Add7~18COUT1_137\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~15_combout\,
	cout0 => \u26|Add7~16\,
	cout1 => \u26|Add7~16COUT1_139\);

\u26|day_timing_price_jiao[29]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(29) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|LessThan7~11_combout\ & (\u26|Add7~15_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(29)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_j[3]~0_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|day_timing_price_jiao\(29),
	datad => \u26|Add7~15_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(29));

\u26|Add7~13\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~13_combout\ = \u26|day_timing_price_jiao\(30) $ (!(!\u26|Add7~24\ & \u26|Add7~16\) # (\u26|Add7~24\ & \u26|Add7~16COUT1_139\))
-- \u26|Add7~14\ = CARRY(\u26|day_timing_price_jiao\(30) & (!\u26|Add7~16COUT1_139\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(30),
	cin => \u26|Add7~24\,
	cin0 => \u26|Add7~16\,
	cin1 => \u26|Add7~16COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~13_combout\,
	cout => \u26|Add7~14\);

\u26|day_timing_price_jiao[30]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(30) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & (\u26|LessThan7~11_combout\ & \u26|Add7~13_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & \u26|day_timing_price_jiao\(30), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_jiao\(30),
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|Add7~13_combout\,
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(30));

\u26|Add7~11\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~11_combout\ = \u26|day_timing_price_jiao\(31) $ \u26|Add7~14\

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(31),
	cin => \u26|Add7~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~11_combout\);

\u26|day_timing_price_jiao[4]~166\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao[4]~166_combout\ = \u22|key_out~regout\ & !\u20|key_out~regout\ & \u26|day_timing_price_jiao[4]~135_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2020",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u22|key_out~regout\,
	datab => \u20|key_out~regout\,
	datac => \u26|day_timing_price_jiao[4]~135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_timing_price_jiao[4]~166_combout\);

\u26|day_timing_price_jiao[31]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(31) = DFFEAS(\u26|day_timing_price_jiao[4]~166_combout\ & \u26|Add7~11_combout\ & (\u26|LessThan7~10_combout\ # \u26|day_timing_price_jiao\(31)) # !\u26|day_timing_price_jiao[4]~166_combout\ & (\u26|day_timing_price_jiao\(31)), 
-- GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bb80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~11_combout\,
	datab => \u26|day_timing_price_jiao[4]~166_combout\,
	datac => \u26|LessThan7~10_combout\,
	datad => \u26|day_timing_price_jiao\(31),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(31));

\u26|day_timing_price_j[1]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_j\(1) = DFFEAS(\u26|Add7~3_combout\ & (\u26|LessThan7~10_combout\ # \u26|day_timing_price_jiao\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_timing_price_j[3]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|Add7~3_combout\,
	datac => \u26|LessThan7~10_combout\,
	datad => \u26|day_timing_price_jiao\(31),
	aclr => GND,
	ena => \u26|day_timing_price_j[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_j\(1));

\u26|Add7~6\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~6_combout\ = \u26|day_timing_price_j\(2) $ !(!\u26|Add7~1\ & \u26|Add7~4\) # (\u26|Add7~1\ & \u26|Add7~4COUT1_93\)
-- \u26|Add7~7\ = CARRY(\u26|day_timing_price_j\(2) & !\u26|Add7~4\)
-- \u26|Add7~7COUT1_95\ = CARRY(\u26|day_timing_price_j\(2) & !\u26|Add7~4COUT1_93\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_j\(2),
	cin => \u26|Add7~1\,
	cin0 => \u26|Add7~4\,
	cin1 => \u26|Add7~4COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~6_combout\,
	cout0 => \u26|Add7~7\,
	cout1 => \u26|Add7~7COUT1_95\);

\u26|day_timing_price_j[2]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_j\(2) = DFFEAS(\u26|Add7~6_combout\ & (\u26|LessThan7~10_combout\ # \u26|day_timing_price_jiao\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_timing_price_j[3]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~6_combout\,
	datac => \u26|LessThan7~10_combout\,
	datad => \u26|day_timing_price_jiao\(31),
	aclr => GND,
	ena => \u26|day_timing_price_j[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_j\(2));

\u26|LessThan7~9\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan7~9_combout\ = !\u26|day_timing_price_j\(2) & !\u26|day_timing_price_j\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u26|day_timing_price_j\(2),
	datad => \u26|day_timing_price_j\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan7~9_combout\);

\u26|Equal7~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Equal7~0_combout\ = \u26|day_timing_price_jiao\(31) # !\u26|LessThan7~9_combout\ # !\u26|day_timing_price_j\(3) # !\u26|day_timing_price_j\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff7f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_j\(0),
	datab => \u26|day_timing_price_j\(3),
	datac => \u26|LessThan7~9_combout\,
	datad => \u26|day_timing_price_jiao\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Equal7~0_combout\);

\u26|day_timing_price_j[3]~0\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_j[3]~0_combout\ = \u26|day_timing_price_jiao[4]~166_combout\ & (\u26|LessThan7~11_combout\ # !\u26|Equal7~0_combout\ & \u26|LessThan7~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|Equal7~0_combout\,
	datab => \u26|day_timing_price_jiao[4]~166_combout\,
	datac => \u26|LessThan7~8_combout\,
	datad => \u26|LessThan7~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_timing_price_j[3]~0_combout\);

\u26|Add7~9\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~9_combout\ = \u26|day_timing_price_j\(3) $ (!\u26|Add7~1\ & \u26|Add7~7\) # (\u26|Add7~1\ & \u26|Add7~7COUT1_95\)
-- \u26|Add7~10\ = CARRY(!\u26|Add7~7\ # !\u26|day_timing_price_j\(3))
-- \u26|Add7~10COUT1_97\ = CARRY(!\u26|Add7~7COUT1_95\ # !\u26|day_timing_price_j\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_j\(3),
	cin => \u26|Add7~1\,
	cin0 => \u26|Add7~7\,
	cin1 => \u26|Add7~7COUT1_95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~9_combout\,
	cout0 => \u26|Add7~10\,
	cout1 => \u26|Add7~10COUT1_97\);

\u26|Add7~65\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~65_combout\ = \u26|day_timing_price_jiao\(4) $ (!(!\u26|Add7~1\ & \u26|Add7~10\) # (\u26|Add7~1\ & \u26|Add7~10COUT1_97\))
-- \u26|Add7~66\ = CARRY(\u26|day_timing_price_jiao\(4) & (!\u26|Add7~10\))
-- \u26|Add7~66COUT1_99\ = CARRY(\u26|day_timing_price_jiao\(4) & (!\u26|Add7~10COUT1_97\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(4),
	cin => \u26|Add7~1\,
	cin0 => \u26|Add7~10\,
	cin1 => \u26|Add7~10COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~65_combout\,
	cout0 => \u26|Add7~66\,
	cout1 => \u26|Add7~66COUT1_99\);

\u26|day_timing_price_jiao[4]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(4) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & (\u26|Add7~65_combout\ & \u26|LessThan7~11_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & \u26|day_timing_price_jiao\(4), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_jiao\(4),
	datab => \u26|day_timing_price_j[3]~0_combout\,
	datac => \u26|Add7~65_combout\,
	datad => \u26|LessThan7~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(4));

\u26|Add7~63\ : cyclone_lcell
-- Equation(s):
-- \u26|Add7~63_combout\ = \u26|day_timing_price_jiao\(5) $ (!\u26|Add7~1\ & \u26|Add7~66\) # (\u26|Add7~1\ & \u26|Add7~66COUT1_99\)
-- \u26|Add7~64\ = CARRY(!\u26|Add7~66COUT1_99\ # !\u26|day_timing_price_jiao\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_jiao\(5),
	cin => \u26|Add7~1\,
	cin0 => \u26|Add7~66\,
	cin1 => \u26|Add7~66COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add7~63_combout\,
	cout => \u26|Add7~64\);

\u26|day_timing_price_jiao[5]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(5) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~63_combout\ & \u26|LessThan7~11_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(5)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~63_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|day_timing_price_j[3]~0_combout\,
	datad => \u26|day_timing_price_jiao\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(5));

\u26|day_timing_price_jiao[9]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_jiao\(9) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~55_combout\ & (\u26|LessThan7~11_combout\) # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_jiao\(9)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~55_combout\,
	datab => \u26|day_timing_price_jiao\(9),
	datac => \u26|LessThan7~11_combout\,
	datad => \u26|day_timing_price_j[3]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_jiao\(9));

\u26|LessThan7~6\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan7~6_combout\ = !\u26|day_timing_price_jiao\(9) & !\u26|day_timing_price_jiao\(7) & !\u26|day_timing_price_jiao\(10) & !\u26|day_timing_price_jiao\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(9),
	datab => \u26|day_timing_price_jiao\(7),
	datac => \u26|day_timing_price_jiao\(10),
	datad => \u26|day_timing_price_jiao\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan7~6_combout\);

\u26|LessThan7~3\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan7~3_combout\ = !\u26|day_timing_price_jiao\(15) & !\u26|day_timing_price_jiao\(17) & !\u26|day_timing_price_jiao\(18) & !\u26|day_timing_price_jiao\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(15),
	datab => \u26|day_timing_price_jiao\(17),
	datac => \u26|day_timing_price_jiao\(18),
	datad => \u26|day_timing_price_jiao\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan7~3_combout\);

\u26|LessThan7~2\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan7~2_combout\ = !\u26|day_timing_price_jiao\(19) & !\u26|day_timing_price_jiao\(21) & !\u26|day_timing_price_jiao\(22) & !\u26|day_timing_price_jiao\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(19),
	datab => \u26|day_timing_price_jiao\(21),
	datac => \u26|day_timing_price_jiao\(22),
	datad => \u26|day_timing_price_jiao\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan7~2_combout\);

\u26|LessThan7~1\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan7~1_combout\ = !\u26|day_timing_price_jiao\(25) & !\u26|day_timing_price_jiao\(24) & !\u26|day_timing_price_jiao\(23) & !\u26|day_timing_price_jiao\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(25),
	datab => \u26|day_timing_price_jiao\(24),
	datac => \u26|day_timing_price_jiao\(23),
	datad => \u26|day_timing_price_jiao\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan7~1_combout\);

\u26|LessThan7~0\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan7~0_combout\ = !\u26|day_timing_price_jiao\(27) & !\u26|day_timing_price_jiao\(28) & !\u26|day_timing_price_jiao\(29) & !\u26|day_timing_price_jiao\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(27),
	datab => \u26|day_timing_price_jiao\(28),
	datac => \u26|day_timing_price_jiao\(29),
	datad => \u26|day_timing_price_jiao\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan7~0_combout\);

\u26|LessThan7~4\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan7~4_combout\ = \u26|LessThan7~3_combout\ & \u26|LessThan7~2_combout\ & \u26|LessThan7~1_combout\ & \u26|LessThan7~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan7~3_combout\,
	datab => \u26|LessThan7~2_combout\,
	datac => \u26|LessThan7~1_combout\,
	datad => \u26|LessThan7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan7~4_combout\);

\u26|LessThan7~7\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan7~7_combout\ = !\u26|day_timing_price_jiao\(4) & (!\u26|day_timing_price_jiao\(6) & !\u26|day_timing_price_jiao\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0005",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(4),
	datac => \u26|day_timing_price_jiao\(6),
	datad => \u26|day_timing_price_jiao\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan7~7_combout\);

\u26|LessThan7~5\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan7~5_combout\ = !\u26|day_timing_price_jiao\(13) & !\u26|day_timing_price_jiao\(12) & !\u26|day_timing_price_jiao\(14) & !\u26|day_timing_price_jiao\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_jiao\(13),
	datab => \u26|day_timing_price_jiao\(12),
	datac => \u26|day_timing_price_jiao\(14),
	datad => \u26|day_timing_price_jiao\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan7~5_combout\);

\u26|LessThan7~8\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan7~8_combout\ = \u26|LessThan7~6_combout\ & \u26|LessThan7~4_combout\ & \u26|LessThan7~7_combout\ & \u26|LessThan7~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan7~6_combout\,
	datab => \u26|LessThan7~4_combout\,
	datac => \u26|LessThan7~7_combout\,
	datad => \u26|LessThan7~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan7~8_combout\);

\u26|LessThan7~10\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan7~10_combout\ = \u26|LessThan7~8_combout\ & (\u26|LessThan7~9_combout\ & !\u26|day_timing_price_j\(0) # !\u26|day_timing_price_j\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "22a2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan7~8_combout\,
	datab => \u26|day_timing_price_j\(3),
	datac => \u26|LessThan7~9_combout\,
	datad => \u26|day_timing_price_j\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan7~10_combout\);

\u26|day_timing_price_j[0]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_j\(0) = DFFEAS(\u26|Add7~0_combout\ & (\u26|LessThan7~10_combout\ # \u26|day_timing_price_jiao\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_timing_price_j[3]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~0_combout\,
	datac => \u26|LessThan7~10_combout\,
	datad => \u26|day_timing_price_jiao\(31),
	aclr => GND,
	ena => \u26|day_timing_price_j[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_j\(0));

\u26|day_timing_price_j[3]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_timing_price_j\(3) = DFFEAS(\u26|day_timing_price_j[3]~0_combout\ & \u26|Add7~9_combout\ & \u26|LessThan7~11_combout\ # !\u26|day_timing_price_j[3]~0_combout\ & (\u26|day_timing_price_j\(3)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add7~9_combout\,
	datab => \u26|LessThan7~11_combout\,
	datac => \u26|day_timing_price_j[3]~0_combout\,
	datad => \u26|day_timing_price_j\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_timing_price_j\(3));

\u27|u28_13|u25_1|Add2~0\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_13|u25_1|Add2~0_combout\ = \u26|day_timing_price_yuan\(2) $ \u26|day_timing_price_yuan\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_timing_price_yuan\(2),
	datac => \u26|day_timing_price_yuan\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_13|u25_1|Add2~0_combout\);

\u27|transition4[1]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition4\(1) = DFFEAS(\u26|day_timing_price_j\(1) $ \u26|day_timing_price_yuan\(0), GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition4[1]~1\ = CARRY(\u26|day_timing_price_j\(1) & \u26|day_timing_price_yuan\(0))
-- \u27|transition4[1]~1COUT1_22\ = CARRY(\u26|day_timing_price_j\(1) & \u26|day_timing_price_yuan\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_j\(1),
	datab => \u26|day_timing_price_yuan\(0),
	aclr => GND,
	ena => \u23|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition4\(1),
	cout0 => \u27|transition4[1]~1\,
	cout1 => \u27|transition4[1]~1COUT1_22\);

\u27|transition4[2]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition4\(2) = DFFEAS(\u26|day_timing_price_j\(2) $ \u26|day_timing_price_yuan\(1) $ \u27|transition4[1]~1\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition4[2]~3\ = CARRY(\u26|day_timing_price_j\(2) & !\u26|day_timing_price_yuan\(1) & !\u27|transition4[1]~1\ # !\u26|day_timing_price_j\(2) & (!\u27|transition4[1]~1\ # !\u26|day_timing_price_yuan\(1)))
-- \u27|transition4[2]~3COUT1_24\ = CARRY(\u26|day_timing_price_j\(2) & !\u26|day_timing_price_yuan\(1) & !\u27|transition4[1]~1COUT1_22\ # !\u26|day_timing_price_j\(2) & (!\u27|transition4[1]~1COUT1_22\ # !\u26|day_timing_price_yuan\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_j\(2),
	datab => \u26|day_timing_price_yuan\(1),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition4[1]~1\,
	cin1 => \u27|transition4[1]~1COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition4\(2),
	cout0 => \u27|transition4[2]~3\,
	cout1 => \u27|transition4[2]~3COUT1_24\);

\u27|transition4[3]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition4\(3) = DFFEAS(\u26|day_timing_price_j\(3) $ \u27|u28_13|u25_1|Add2~0_combout\ $ !\u27|transition4[2]~3\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition4[3]~5\ = CARRY(\u26|day_timing_price_j\(3) & (\u27|u28_13|u25_1|Add2~0_combout\ # !\u27|transition4[2]~3\) # !\u26|day_timing_price_j\(3) & \u27|u28_13|u25_1|Add2~0_combout\ & !\u27|transition4[2]~3\)
-- \u27|transition4[3]~5COUT1_26\ = CARRY(\u26|day_timing_price_j\(3) & (\u27|u28_13|u25_1|Add2~0_combout\ # !\u27|transition4[2]~3COUT1_24\) # !\u26|day_timing_price_j\(3) & \u27|u28_13|u25_1|Add2~0_combout\ & !\u27|transition4[2]~3COUT1_24\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_j\(3),
	datab => \u27|u28_13|u25_1|Add2~0_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition4[2]~3\,
	cin1 => \u27|transition4[2]~3COUT1_24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition4\(3),
	cout0 => \u27|transition4[3]~5\,
	cout1 => \u27|transition4[3]~5COUT1_26\);

\u27|transition4[4]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition4\(4) = DFFEAS(\u27|u28_13|u25_1|Add2~1_combout\ $ \u27|transition4[3]~5\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition4[4]~7\ = CARRY(!\u27|transition4[3]~5COUT1_26\ # !\u27|u28_13|u25_1|Add2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u27|u28_13|u25_1|Add2~1_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition4[3]~5\,
	cin1 => \u27|transition4[3]~5COUT1_26\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition4\(4),
	cout => \u27|transition4[4]~7\);

\u27|u28_13|u25_1|Add2~2\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_13|u25_1|Add2~2_combout\ = \u26|day_timing_price_yuan\(3) & (\u26|day_timing_price_yuan\(1) # \u26|day_timing_price_yuan\(2) & \u26|day_timing_price_yuan\(0)) # !\u26|day_timing_price_yuan\(3) & \u26|day_timing_price_yuan\(2) & 
-- \u26|day_timing_price_yuan\(0) & \u26|day_timing_price_yuan\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_timing_price_yuan\(2),
	datab => \u26|day_timing_price_yuan\(3),
	datac => \u26|day_timing_price_yuan\(0),
	datad => \u26|day_timing_price_yuan\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_13|u25_1|Add2~2_combout\);

\u27|transition4[5]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition4\(5) = DFFEAS(\u26|day_timing_price_yuan\(2) $ \u27|u28_13|u25_1|Add2~2_combout\ $ !\u27|transition4[4]~7\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition4[5]~9\ = CARRY(!\u27|transition4[4]~7\ & (\u26|day_timing_price_yuan\(2) $ \u27|u28_13|u25_1|Add2~2_combout\))
-- \u27|transition4[5]~9COUT1_28\ = CARRY(!\u27|transition4[4]~7\ & (\u26|day_timing_price_yuan\(2) $ \u27|u28_13|u25_1|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "6906",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_timing_price_yuan\(2),
	datab => \u27|u28_13|u25_1|Add2~2_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition4[4]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition4\(5),
	cout0 => \u27|transition4[5]~9\,
	cout1 => \u27|transition4[5]~9COUT1_28\);

\u27|transition4[6]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition4\(6) = DFFEAS(\u27|u28_13|u25_1|Add2~3_combout\ $ \u26|day_timing_price_yuan\(3) $ (!\u27|transition4[4]~7\ & \u27|transition4[5]~9\) # (\u27|transition4[4]~7\ & \u27|transition4[5]~9COUT1_28\), GLOBAL(\clk~combout\), VCC, , 
-- \u23|key_out~regout\, , , , )
-- \u27|transition4[6]~11\ = CARRY(\u27|u28_13|u25_1|Add2~3_combout\ $ !\u26|day_timing_price_yuan\(3) # !\u27|transition4[5]~9\)
-- \u27|transition4[6]~11COUT1_30\ = CARRY(\u27|u28_13|u25_1|Add2~3_combout\ $ !\u26|day_timing_price_yuan\(3) # !\u27|transition4[5]~9COUT1_28\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "969f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|u28_13|u25_1|Add2~3_combout\,
	datab => \u26|day_timing_price_yuan\(3),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition4[4]~7\,
	cin0 => \u27|transition4[5]~9\,
	cin1 => \u27|transition4[5]~9COUT1_28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition4\(6),
	cout0 => \u27|transition4[6]~11\,
	cout1 => \u27|transition4[6]~11COUT1_30\);

\u27|day_timing_price[6]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_timing_price\(6) = DFFEAS(\u23|key_out~regout\ & (\u27|transition4\(6)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datad => \u27|transition4\(6),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_timing_price\(6));

\u27|day_timing_price[3]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_timing_price\(3) = DFFEAS(\u27|transition4\(3) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition4\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_timing_price\(3));

\u27|day_timing_price[2]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_timing_price\(2) = DFFEAS(\u27|transition4\(2) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff33",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datad => \u27|transition4\(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_timing_price\(2));

\u27|day_timing_price[1]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_timing_price\(1) = DFFEAS(\u27|transition4\(1) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff33",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datad => \u27|transition4\(1),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_timing_price\(1));

\u15|Add1~0\ : cyclone_lcell
-- Equation(s):
-- \u15|Add1~0_combout\ = !\u27|day_timing_price\(1)
-- \u15|Add1~1\ = CARRY(\u27|day_timing_price\(1))
-- \u15|Add1~1COUT1_24\ = CARRY(\u27|day_timing_price\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_timing_price\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add1~0_combout\,
	cout0 => \u15|Add1~1\,
	cout1 => \u15|Add1~1COUT1_24\);

\u15|Add1~3\ : cyclone_lcell
-- Equation(s):
-- \u15|Add1~3_combout\ = \u27|day_timing_price\(2) $ \u15|Add1~1\
-- \u15|Add1~4\ = CARRY(!\u15|Add1~1\ # !\u27|day_timing_price\(2))
-- \u15|Add1~4COUT1_26\ = CARRY(!\u15|Add1~1COUT1_24\ # !\u27|day_timing_price\(2))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_timing_price\(2),
	cin0 => \u15|Add1~1\,
	cin1 => \u15|Add1~1COUT1_24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add1~3_combout\,
	cout0 => \u15|Add1~4\,
	cout1 => \u15|Add1~4COUT1_26\);

\u15|Add1~6\ : cyclone_lcell
-- Equation(s):
-- \u15|Add1~6_combout\ = \u27|day_timing_price\(3) $ (\u15|Add1~4\)
-- \u15|Add1~7\ = CARRY(\u27|day_timing_price\(3) # !\u15|Add1~4COUT1_26\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5aaf",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_timing_price\(3),
	cin0 => \u15|Add1~4\,
	cin1 => \u15|Add1~4COUT1_26\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add1~6_combout\,
	cout => \u15|Add1~7\);

\u27|day_timing_price[5]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_timing_price\(5) = DFFEAS(\u23|key_out~regout\ & (\u27|transition4\(5)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u23|key_out~regout\,
	datac => \u27|transition4\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_timing_price\(5));

\u27|day_timing_price[4]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_timing_price\(4) = DFFEAS(\u27|transition4\(4) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition4\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_timing_price\(4));

\u15|Add1~9\ : cyclone_lcell
-- Equation(s):
-- \u15|Add1~9_combout\ = \u27|day_timing_price\(4) $ \u15|Add1~7\
-- \u15|Add1~10\ = CARRY(!\u15|Add1~7\ # !\u27|day_timing_price\(4))
-- \u15|Add1~10COUT1_28\ = CARRY(!\u15|Add1~7\ # !\u27|day_timing_price\(4))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_timing_price\(4),
	cin => \u15|Add1~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add1~9_combout\,
	cout0 => \u15|Add1~10\,
	cout1 => \u15|Add1~10COUT1_28\);

\u15|Add1~12\ : cyclone_lcell
-- Equation(s):
-- \u15|Add1~12_combout\ = \u27|day_timing_price\(5) $ (!(!\u15|Add1~7\ & \u15|Add1~10\) # (\u15|Add1~7\ & \u15|Add1~10COUT1_28\))
-- \u15|Add1~13\ = CARRY(\u27|day_timing_price\(5) & (!\u15|Add1~10\))
-- \u15|Add1~13COUT1_30\ = CARRY(\u27|day_timing_price\(5) & (!\u15|Add1~10COUT1_28\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_timing_price\(5),
	cin => \u15|Add1~7\,
	cin0 => \u15|Add1~10\,
	cin1 => \u15|Add1~10COUT1_28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add1~12_combout\,
	cout0 => \u15|Add1~13\,
	cout1 => \u15|Add1~13COUT1_30\);

\u15|Add1~15\ : cyclone_lcell
-- Equation(s):
-- \u15|Add1~15_combout\ = \u27|day_timing_price\(6) $ (!\u15|Add1~7\ & \u15|Add1~13\) # (\u15|Add1~7\ & \u15|Add1~13COUT1_30\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_timing_price\(6),
	cin => \u15|Add1~7\,
	cin0 => \u15|Add1~13\,
	cin1 => \u15|Add1~13COUT1_30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add1~15_combout\);

\u15|Add1~17\ : cyclone_lcell
-- Equation(s):
-- \u15|Add1~17_combout\ = \u13|ceout~regout\ & (\u15|Add1~15_combout\) # !\u13|ceout~regout\ & \u15|timing_price_sum\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|timing_price_sum\(6),
	datac => \u13|ceout~regout\,
	datad => \u15|Add1~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add1~17_combout\);

\u15|Add5~1\ : cyclone_lcell
-- Equation(s):
-- \u15|Add5~1_combout\ = \u13|ceout~regout\ & (\u15|timing_price_sum\(1)) # !\u13|ceout~regout\ & \u27|day_timing_price\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_timing_price\(1),
	datac => \u15|timing_price_sum\(1),
	datad => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add5~1_combout\);

\u27|transition4[0]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition4\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, \u26|day_timing_price_j\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u26|day_timing_price_j\(0),
	aclr => GND,
	sload => VCC,
	ena => \u23|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition4\(0));

\u27|day_timing_price[0]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_timing_price\(0) = DFFEAS(\u27|transition4\(0) & (\u23|key_out~regout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|transition4\(0),
	datac => \u23|key_out~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_timing_price\(0));

\u15|timing_price_sum[0]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(0) = DFFEAS(\u27|day_timing_price\(0) $ \u15|timing_price_sum\(0), GLOBAL(\clk~combout\), VCC, , \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[0]~73\ = CARRY(\u27|day_timing_price\(0) & \u15|timing_price_sum\(0))
-- \u15|timing_price_sum[0]~73COUT1_111\ = CARRY(\u27|day_timing_price\(0) & \u15|timing_price_sum\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|day_timing_price\(0),
	datab => \u15|timing_price_sum\(0),
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(0),
	cout0 => \u15|timing_price_sum[0]~73\,
	cout1 => \u15|timing_price_sum[0]~73COUT1_111\);

\u15|timing_price_sum[1]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(1) = DFFEAS(\u15|Add1~2_combout\ $ \u15|Add5~1_combout\ $ \u15|timing_price_sum[0]~73\, GLOBAL(\clk~combout\), VCC, , \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[1]~75\ = CARRY(\u15|Add1~2_combout\ & !\u15|Add5~1_combout\ & !\u15|timing_price_sum[0]~73COUT1_111\ # !\u15|Add1~2_combout\ & (!\u15|timing_price_sum[0]~73COUT1_111\ # !\u15|Add5~1_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add1~2_combout\,
	datab => \u15|Add5~1_combout\,
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin0 => \u15|timing_price_sum[0]~73\,
	cin1 => \u15|timing_price_sum[0]~73COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(1),
	cout => \u15|timing_price_sum[1]~75\);

\u15|Add1~2\ : cyclone_lcell
-- Equation(s):
-- \u15|Add1~2_combout\ = \u13|ceout~regout\ & \u15|Add1~0_combout\ # !\u13|ceout~regout\ & (\u15|timing_price_sum\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|Add1~0_combout\,
	datac => \u15|timing_price_sum\(1),
	datad => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add1~2_combout\);

\u15|Add5~5\ : cyclone_lcell
-- Equation(s):
-- \u15|Add5~5_combout\ = \u13|ceout~regout\ & \u15|timing_price_sum\(5) # !\u13|ceout~regout\ & (\u27|day_timing_price\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|timing_price_sum\(5),
	datac => \u13|ceout~regout\,
	datad => \u27|day_timing_price\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add5~5_combout\);

\u15|Add1~11\ : cyclone_lcell
-- Equation(s):
-- \u15|Add1~11_combout\ = \u13|ceout~regout\ & (\u15|Add1~9_combout\) # !\u13|ceout~regout\ & \u15|timing_price_sum\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|timing_price_sum\(4),
	datac => \u13|ceout~regout\,
	datad => \u15|Add1~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add1~11_combout\);

\u15|Add5~3\ : cyclone_lcell
-- Equation(s):
-- \u15|Add5~3_combout\ = \u13|ceout~regout\ & \u15|timing_price_sum\(3) # !\u13|ceout~regout\ & (\u27|day_timing_price\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|ceout~regout\,
	datab => \u15|timing_price_sum\(3),
	datac => \u27|day_timing_price\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add5~3_combout\);

\u15|Add1~5\ : cyclone_lcell
-- Equation(s):
-- \u15|Add1~5_combout\ = \u13|ceout~regout\ & (\u15|Add1~3_combout\) # !\u13|ceout~regout\ & \u15|timing_price_sum\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|timing_price_sum\(2),
	datac => \u15|Add1~3_combout\,
	datad => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add1~5_combout\);

\u15|timing_price_sum[2]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(2) = DFFEAS(\u15|Add5~2_combout\ $ \u15|Add1~5_combout\ $ !\u15|timing_price_sum[1]~75\, GLOBAL(\clk~combout\), VCC, , \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[2]~77\ = CARRY(\u15|Add5~2_combout\ & (\u15|Add1~5_combout\ # !\u15|timing_price_sum[1]~75\) # !\u15|Add5~2_combout\ & \u15|Add1~5_combout\ & !\u15|timing_price_sum[1]~75\)
-- \u15|timing_price_sum[2]~77COUT1_113\ = CARRY(\u15|Add5~2_combout\ & (\u15|Add1~5_combout\ # !\u15|timing_price_sum[1]~75\) # !\u15|Add5~2_combout\ & \u15|Add1~5_combout\ & !\u15|timing_price_sum[1]~75\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add5~2_combout\,
	datab => \u15|Add1~5_combout\,
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin => \u15|timing_price_sum[1]~75\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(2),
	cout0 => \u15|timing_price_sum[2]~77\,
	cout1 => \u15|timing_price_sum[2]~77COUT1_113\);

\u15|Add5~2\ : cyclone_lcell
-- Equation(s):
-- \u15|Add5~2_combout\ = \u13|ceout~regout\ & \u15|timing_price_sum\(2) # !\u13|ceout~regout\ & (\u27|day_timing_price\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|timing_price_sum\(2),
	datac => \u27|day_timing_price\(2),
	datad => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add5~2_combout\);

\u15|timing_price_sum[3]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(3) = DFFEAS(\u15|Add1~8_combout\ $ \u15|Add5~3_combout\ $ (!\u15|timing_price_sum[1]~75\ & \u15|timing_price_sum[2]~77\) # (\u15|timing_price_sum[1]~75\ & \u15|timing_price_sum[2]~77COUT1_113\), GLOBAL(\clk~combout\), VCC, , 
-- \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[3]~79\ = CARRY(\u15|Add1~8_combout\ & !\u15|Add5~3_combout\ & !\u15|timing_price_sum[2]~77\ # !\u15|Add1~8_combout\ & (!\u15|timing_price_sum[2]~77\ # !\u15|Add5~3_combout\))
-- \u15|timing_price_sum[3]~79COUT1_115\ = CARRY(\u15|Add1~8_combout\ & !\u15|Add5~3_combout\ & !\u15|timing_price_sum[2]~77COUT1_113\ # !\u15|Add1~8_combout\ & (!\u15|timing_price_sum[2]~77COUT1_113\ # !\u15|Add5~3_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add1~8_combout\,
	datab => \u15|Add5~3_combout\,
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin => \u15|timing_price_sum[1]~75\,
	cin0 => \u15|timing_price_sum[2]~77\,
	cin1 => \u15|timing_price_sum[2]~77COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(3),
	cout0 => \u15|timing_price_sum[3]~79\,
	cout1 => \u15|timing_price_sum[3]~79COUT1_115\);

\u15|Add1~8\ : cyclone_lcell
-- Equation(s):
-- \u15|Add1~8_combout\ = \u13|ceout~regout\ & (\u15|Add1~6_combout\) # !\u13|ceout~regout\ & \u15|timing_price_sum\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|timing_price_sum\(3),
	datab => \u13|ceout~regout\,
	datac => \u15|Add1~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add1~8_combout\);

\u15|timing_price_sum[4]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(4) = DFFEAS(\u15|Add5~4_combout\ $ \u15|Add1~11_combout\ $ !(!\u15|timing_price_sum[1]~75\ & \u15|timing_price_sum[3]~79\) # (\u15|timing_price_sum[1]~75\ & \u15|timing_price_sum[3]~79COUT1_115\), GLOBAL(\clk~combout\), VCC, , 
-- \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[4]~81\ = CARRY(\u15|Add5~4_combout\ & (\u15|Add1~11_combout\ # !\u15|timing_price_sum[3]~79\) # !\u15|Add5~4_combout\ & \u15|Add1~11_combout\ & !\u15|timing_price_sum[3]~79\)
-- \u15|timing_price_sum[4]~81COUT1_117\ = CARRY(\u15|Add5~4_combout\ & (\u15|Add1~11_combout\ # !\u15|timing_price_sum[3]~79COUT1_115\) # !\u15|Add5~4_combout\ & \u15|Add1~11_combout\ & !\u15|timing_price_sum[3]~79COUT1_115\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add5~4_combout\,
	datab => \u15|Add1~11_combout\,
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin => \u15|timing_price_sum[1]~75\,
	cin0 => \u15|timing_price_sum[3]~79\,
	cin1 => \u15|timing_price_sum[3]~79COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(4),
	cout0 => \u15|timing_price_sum[4]~81\,
	cout1 => \u15|timing_price_sum[4]~81COUT1_117\);

\u15|Add5~4\ : cyclone_lcell
-- Equation(s):
-- \u15|Add5~4_combout\ = \u13|ceout~regout\ & (\u15|timing_price_sum\(4)) # !\u13|ceout~regout\ & \u27|day_timing_price\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2e2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_timing_price\(4),
	datab => \u13|ceout~regout\,
	datac => \u15|timing_price_sum\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add5~4_combout\);

\u15|timing_price_sum[5]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(5) = DFFEAS(\u15|Add1~14_combout\ $ \u15|Add5~5_combout\ $ (!\u15|timing_price_sum[1]~75\ & \u15|timing_price_sum[4]~81\) # (\u15|timing_price_sum[1]~75\ & \u15|timing_price_sum[4]~81COUT1_117\), GLOBAL(\clk~combout\), VCC, , 
-- \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[5]~83\ = CARRY(\u15|Add1~14_combout\ & !\u15|Add5~5_combout\ & !\u15|timing_price_sum[4]~81\ # !\u15|Add1~14_combout\ & (!\u15|timing_price_sum[4]~81\ # !\u15|Add5~5_combout\))
-- \u15|timing_price_sum[5]~83COUT1_119\ = CARRY(\u15|Add1~14_combout\ & !\u15|Add5~5_combout\ & !\u15|timing_price_sum[4]~81COUT1_117\ # !\u15|Add1~14_combout\ & (!\u15|timing_price_sum[4]~81COUT1_117\ # !\u15|Add5~5_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add1~14_combout\,
	datab => \u15|Add5~5_combout\,
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin => \u15|timing_price_sum[1]~75\,
	cin0 => \u15|timing_price_sum[4]~81\,
	cin1 => \u15|timing_price_sum[4]~81COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(5),
	cout0 => \u15|timing_price_sum[5]~83\,
	cout1 => \u15|timing_price_sum[5]~83COUT1_119\);

\u15|Add1~14\ : cyclone_lcell
-- Equation(s):
-- \u15|Add1~14_combout\ = \u13|ceout~regout\ & (\u15|Add1~12_combout\) # !\u13|ceout~regout\ & \u15|timing_price_sum\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "caca",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|timing_price_sum\(5),
	datab => \u15|Add1~12_combout\,
	datac => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add1~14_combout\);

\u15|timing_price_sum[6]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(6) = DFFEAS(\u15|Add5~6_combout\ $ \u15|Add1~17_combout\ $ !(!\u15|timing_price_sum[1]~75\ & \u15|timing_price_sum[5]~83\) # (\u15|timing_price_sum[1]~75\ & \u15|timing_price_sum[5]~83COUT1_119\), GLOBAL(\clk~combout\), VCC, , 
-- \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[6]~85\ = CARRY(\u15|Add5~6_combout\ & (\u15|Add1~17_combout\ # !\u15|timing_price_sum[5]~83COUT1_119\) # !\u15|Add5~6_combout\ & \u15|Add1~17_combout\ & !\u15|timing_price_sum[5]~83COUT1_119\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add5~6_combout\,
	datab => \u15|Add1~17_combout\,
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin => \u15|timing_price_sum[1]~75\,
	cin0 => \u15|timing_price_sum[5]~83\,
	cin1 => \u15|timing_price_sum[5]~83COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(6),
	cout => \u15|timing_price_sum[6]~85\);

\u15|Add5~6\ : cyclone_lcell
-- Equation(s):
-- \u15|Add5~6_combout\ = \u13|ceout~regout\ & (\u15|timing_price_sum\(6)) # !\u13|ceout~regout\ & \u27|day_timing_price\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_timing_price\(6),
	datac => \u13|ceout~regout\,
	datad => \u15|timing_price_sum\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add5~6_combout\);

\u15|timing_price_sum[7]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(7) = DFFEAS(\u15|timing_price_sum\(7) $ \u15|timing_price_sum[6]~85\, GLOBAL(\clk~combout\), VCC, , \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[7]~87\ = CARRY(!\u15|timing_price_sum[6]~85\ # !\u15|timing_price_sum\(7))
-- \u15|timing_price_sum[7]~87COUT1_121\ = CARRY(!\u15|timing_price_sum[6]~85\ # !\u15|timing_price_sum\(7))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|timing_price_sum\(7),
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin => \u15|timing_price_sum[6]~85\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(7),
	cout0 => \u15|timing_price_sum[7]~87\,
	cout1 => \u15|timing_price_sum[7]~87COUT1_121\);

\u15|timing_price_sum[8]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(8) = DFFEAS(\u15|timing_price_sum\(8) $ (!(!\u15|timing_price_sum[6]~85\ & \u15|timing_price_sum[7]~87\) # (\u15|timing_price_sum[6]~85\ & \u15|timing_price_sum[7]~87COUT1_121\)), GLOBAL(\clk~combout\), VCC, , 
-- \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[8]~89\ = CARRY(\u15|timing_price_sum\(8) & (!\u15|timing_price_sum[7]~87\))
-- \u15|timing_price_sum[8]~89COUT1_123\ = CARRY(\u15|timing_price_sum\(8) & (!\u15|timing_price_sum[7]~87COUT1_121\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|timing_price_sum\(8),
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin => \u15|timing_price_sum[6]~85\,
	cin0 => \u15|timing_price_sum[7]~87\,
	cin1 => \u15|timing_price_sum[7]~87COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(8),
	cout0 => \u15|timing_price_sum[8]~89\,
	cout1 => \u15|timing_price_sum[8]~89COUT1_123\);

\u15|timing_price_sum[9]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(9) = DFFEAS(\u15|timing_price_sum\(9) $ ((!\u15|timing_price_sum[6]~85\ & \u15|timing_price_sum[8]~89\) # (\u15|timing_price_sum[6]~85\ & \u15|timing_price_sum[8]~89COUT1_123\)), GLOBAL(\clk~combout\), VCC, , 
-- \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[9]~91\ = CARRY(!\u15|timing_price_sum[8]~89\ # !\u15|timing_price_sum\(9))
-- \u15|timing_price_sum[9]~91COUT1_125\ = CARRY(!\u15|timing_price_sum[8]~89COUT1_123\ # !\u15|timing_price_sum\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|timing_price_sum\(9),
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin => \u15|timing_price_sum[6]~85\,
	cin0 => \u15|timing_price_sum[8]~89\,
	cin1 => \u15|timing_price_sum[8]~89COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(9),
	cout0 => \u15|timing_price_sum[9]~91\,
	cout1 => \u15|timing_price_sum[9]~91COUT1_125\);

\u15|timing_price_sum[10]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(10) = DFFEAS(\u15|timing_price_sum\(10) $ !(!\u15|timing_price_sum[6]~85\ & \u15|timing_price_sum[9]~91\) # (\u15|timing_price_sum[6]~85\ & \u15|timing_price_sum[9]~91COUT1_125\), GLOBAL(\clk~combout\), VCC, , 
-- \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[10]~93\ = CARRY(\u15|timing_price_sum\(10) & !\u15|timing_price_sum[9]~91\)
-- \u15|timing_price_sum[10]~93COUT1_127\ = CARRY(\u15|timing_price_sum\(10) & !\u15|timing_price_sum[9]~91COUT1_125\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|timing_price_sum\(10),
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin => \u15|timing_price_sum[6]~85\,
	cin0 => \u15|timing_price_sum[9]~91\,
	cin1 => \u15|timing_price_sum[9]~91COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(10),
	cout0 => \u15|timing_price_sum[10]~93\,
	cout1 => \u15|timing_price_sum[10]~93COUT1_127\);

\u15|timing_price_sum[11]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(11) = DFFEAS(\u15|timing_price_sum\(11) $ (!\u15|timing_price_sum[6]~85\ & \u15|timing_price_sum[10]~93\) # (\u15|timing_price_sum[6]~85\ & \u15|timing_price_sum[10]~93COUT1_127\), GLOBAL(\clk~combout\), VCC, , 
-- \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[11]~95\ = CARRY(!\u15|timing_price_sum[10]~93COUT1_127\ # !\u15|timing_price_sum\(11))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|timing_price_sum\(11),
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin => \u15|timing_price_sum[6]~85\,
	cin0 => \u15|timing_price_sum[10]~93\,
	cin1 => \u15|timing_price_sum[10]~93COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(11),
	cout => \u15|timing_price_sum[11]~95\);

\u15|timing_price_sum[12]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(12) = DFFEAS(\u15|timing_price_sum\(12) $ !\u15|timing_price_sum[11]~95\, GLOBAL(\clk~combout\), VCC, , \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )
-- \u15|timing_price_sum[12]~97\ = CARRY(\u15|timing_price_sum\(12) & !\u15|timing_price_sum[11]~95\)
-- \u15|timing_price_sum[12]~97COUT1_129\ = CARRY(\u15|timing_price_sum\(12) & !\u15|timing_price_sum[11]~95\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|timing_price_sum\(12),
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin => \u15|timing_price_sum[11]~95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(12),
	cout0 => \u15|timing_price_sum[12]~97\,
	cout1 => \u15|timing_price_sum[12]~97COUT1_129\);

\u15|timing_price_sum[13]\ : cyclone_lcell
-- Equation(s):
-- \u15|timing_price_sum\(13) = DFFEAS((!\u15|timing_price_sum[11]~95\ & \u15|timing_price_sum[12]~97\) # (\u15|timing_price_sum[11]~95\ & \u15|timing_price_sum[12]~97COUT1_129\) $ \u15|timing_price_sum\(13), GLOBAL(\clk~combout\), VCC, , 
-- \u15|timing_price_sum[12]~98_combout\, , , !\u15|timing_price_sum[12]~98_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u15|timing_price_sum\(13),
	aclr => GND,
	sclr => \u15|ALT_INV_timing_price_sum[12]~98_combout\,
	ena => \u15|timing_price_sum[12]~98_combout\,
	cin => \u15|timing_price_sum[11]~95\,
	cin0 => \u15|timing_price_sum[12]~97\,
	cin1 => \u15|timing_price_sum[12]~97COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|timing_price_sum\(13));

\u15|Add10~2\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~2_combout\ = \u15|mileage_price_sum\(0) $ \u15|timing_price_sum\(0)
-- \u15|Add10~3\ = CARRY(\u15|mileage_price_sum\(0) & \u15|timing_price_sum\(0))
-- \u15|Add10~3COUT1_40\ = CARRY(\u15|mileage_price_sum\(0) & \u15|timing_price_sum\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|mileage_price_sum\(0),
	datab => \u15|timing_price_sum\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~2_combout\,
	cout0 => \u15|Add10~3\,
	cout1 => \u15|Add10~3COUT1_40\);

\u15|Add10~4\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~4_combout\ = \u15|mileage_price_sum\(1) $ \u15|timing_price_sum\(1) $ \u15|Add10~3\
-- \u15|Add10~5\ = CARRY(\u15|mileage_price_sum\(1) & !\u15|timing_price_sum\(1) & !\u15|Add10~3COUT1_40\ # !\u15|mileage_price_sum\(1) & (!\u15|Add10~3COUT1_40\ # !\u15|timing_price_sum\(1)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|mileage_price_sum\(1),
	datab => \u15|timing_price_sum\(1),
	cin0 => \u15|Add10~3\,
	cin1 => \u15|Add10~3COUT1_40\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~4_combout\,
	cout => \u15|Add10~5\);

\u15|Add10~6\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~6_combout\ = \u15|timing_price_sum\(2) $ \u15|mileage_price_sum\(2) $ !\u15|Add10~5\
-- \u15|Add10~7\ = CARRY(\u15|timing_price_sum\(2) & (\u15|mileage_price_sum\(2) # !\u15|Add10~5\) # !\u15|timing_price_sum\(2) & \u15|mileage_price_sum\(2) & !\u15|Add10~5\)
-- \u15|Add10~7COUT1_42\ = CARRY(\u15|timing_price_sum\(2) & (\u15|mileage_price_sum\(2) # !\u15|Add10~5\) # !\u15|timing_price_sum\(2) & \u15|mileage_price_sum\(2) & !\u15|Add10~5\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|timing_price_sum\(2),
	datab => \u15|mileage_price_sum\(2),
	cin => \u15|Add10~5\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~6_combout\,
	cout0 => \u15|Add10~7\,
	cout1 => \u15|Add10~7COUT1_42\);

\u15|Add10~8\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~8_combout\ = \u15|mileage_price_sum\(3) $ \u15|timing_price_sum\(3) $ (!\u15|Add10~5\ & \u15|Add10~7\) # (\u15|Add10~5\ & \u15|Add10~7COUT1_42\)
-- \u15|Add10~9\ = CARRY(\u15|mileage_price_sum\(3) & !\u15|timing_price_sum\(3) & !\u15|Add10~7\ # !\u15|mileage_price_sum\(3) & (!\u15|Add10~7\ # !\u15|timing_price_sum\(3)))
-- \u15|Add10~9COUT1_44\ = CARRY(\u15|mileage_price_sum\(3) & !\u15|timing_price_sum\(3) & !\u15|Add10~7COUT1_42\ # !\u15|mileage_price_sum\(3) & (!\u15|Add10~7COUT1_42\ # !\u15|timing_price_sum\(3)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|mileage_price_sum\(3),
	datab => \u15|timing_price_sum\(3),
	cin => \u15|Add10~5\,
	cin0 => \u15|Add10~7\,
	cin1 => \u15|Add10~7COUT1_42\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~8_combout\,
	cout0 => \u15|Add10~9\,
	cout1 => \u15|Add10~9COUT1_44\);

\u15|Add10~10\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~10_combout\ = \u15|timing_price_sum\(4) $ \u15|mileage_price_sum\(4) $ !(!\u15|Add10~5\ & \u15|Add10~9\) # (\u15|Add10~5\ & \u15|Add10~9COUT1_44\)
-- \u15|Add10~11\ = CARRY(\u15|timing_price_sum\(4) & (\u15|mileage_price_sum\(4) # !\u15|Add10~9\) # !\u15|timing_price_sum\(4) & \u15|mileage_price_sum\(4) & !\u15|Add10~9\)
-- \u15|Add10~11COUT1_46\ = CARRY(\u15|timing_price_sum\(4) & (\u15|mileage_price_sum\(4) # !\u15|Add10~9COUT1_44\) # !\u15|timing_price_sum\(4) & \u15|mileage_price_sum\(4) & !\u15|Add10~9COUT1_44\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|timing_price_sum\(4),
	datab => \u15|mileage_price_sum\(4),
	cin => \u15|Add10~5\,
	cin0 => \u15|Add10~9\,
	cin1 => \u15|Add10~9COUT1_44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~10_combout\,
	cout0 => \u15|Add10~11\,
	cout1 => \u15|Add10~11COUT1_46\);

\u15|Add10~12\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~12_combout\ = \u15|mileage_price_sum\(5) $ \u15|timing_price_sum\(5) $ (!\u15|Add10~5\ & \u15|Add10~11\) # (\u15|Add10~5\ & \u15|Add10~11COUT1_46\)
-- \u15|Add10~13\ = CARRY(\u15|mileage_price_sum\(5) & !\u15|timing_price_sum\(5) & !\u15|Add10~11\ # !\u15|mileage_price_sum\(5) & (!\u15|Add10~11\ # !\u15|timing_price_sum\(5)))
-- \u15|Add10~13COUT1_48\ = CARRY(\u15|mileage_price_sum\(5) & !\u15|timing_price_sum\(5) & !\u15|Add10~11COUT1_46\ # !\u15|mileage_price_sum\(5) & (!\u15|Add10~11COUT1_46\ # !\u15|timing_price_sum\(5)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|mileage_price_sum\(5),
	datab => \u15|timing_price_sum\(5),
	cin => \u15|Add10~5\,
	cin0 => \u15|Add10~11\,
	cin1 => \u15|Add10~11COUT1_46\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~12_combout\,
	cout0 => \u15|Add10~13\,
	cout1 => \u15|Add10~13COUT1_48\);

\u15|Add10~14\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~14_combout\ = \u15|mileage_price_sum\(6) $ \u15|timing_price_sum\(6) $ !(!\u15|Add10~5\ & \u15|Add10~13\) # (\u15|Add10~5\ & \u15|Add10~13COUT1_48\)
-- \u15|Add10~15\ = CARRY(\u15|mileage_price_sum\(6) & (\u15|timing_price_sum\(6) # !\u15|Add10~13COUT1_48\) # !\u15|mileage_price_sum\(6) & \u15|timing_price_sum\(6) & !\u15|Add10~13COUT1_48\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|mileage_price_sum\(6),
	datab => \u15|timing_price_sum\(6),
	cin => \u15|Add10~5\,
	cin0 => \u15|Add10~13\,
	cin1 => \u15|Add10~13COUT1_48\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~14_combout\,
	cout => \u15|Add10~15\);

\u15|Add10~16\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~16_combout\ = \u15|timing_price_sum\(7) $ \u15|mileage_price_sum\(7) $ \u15|Add10~15\
-- \u15|Add10~17\ = CARRY(\u15|timing_price_sum\(7) & !\u15|mileage_price_sum\(7) & !\u15|Add10~15\ # !\u15|timing_price_sum\(7) & (!\u15|Add10~15\ # !\u15|mileage_price_sum\(7)))
-- \u15|Add10~17COUT1_50\ = CARRY(\u15|timing_price_sum\(7) & !\u15|mileage_price_sum\(7) & !\u15|Add10~15\ # !\u15|timing_price_sum\(7) & (!\u15|Add10~15\ # !\u15|mileage_price_sum\(7)))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|timing_price_sum\(7),
	datab => \u15|mileage_price_sum\(7),
	cin => \u15|Add10~15\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~16_combout\,
	cout0 => \u15|Add10~17\,
	cout1 => \u15|Add10~17COUT1_50\);

\u15|Add10~18\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~18_combout\ = \u15|timing_price_sum\(8) $ \u15|mileage_price_sum\(8) $ !(!\u15|Add10~15\ & \u15|Add10~17\) # (\u15|Add10~15\ & \u15|Add10~17COUT1_50\)
-- \u15|Add10~19\ = CARRY(\u15|timing_price_sum\(8) & (\u15|mileage_price_sum\(8) # !\u15|Add10~17\) # !\u15|timing_price_sum\(8) & \u15|mileage_price_sum\(8) & !\u15|Add10~17\)
-- \u15|Add10~19COUT1_52\ = CARRY(\u15|timing_price_sum\(8) & (\u15|mileage_price_sum\(8) # !\u15|Add10~17COUT1_50\) # !\u15|timing_price_sum\(8) & \u15|mileage_price_sum\(8) & !\u15|Add10~17COUT1_50\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|timing_price_sum\(8),
	datab => \u15|mileage_price_sum\(8),
	cin => \u15|Add10~15\,
	cin0 => \u15|Add10~17\,
	cin1 => \u15|Add10~17COUT1_50\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~18_combout\,
	cout0 => \u15|Add10~19\,
	cout1 => \u15|Add10~19COUT1_52\);

\u15|Add10~20\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~20_combout\ = \u15|mileage_price_sum\(9) $ \u15|timing_price_sum\(9) $ (!\u15|Add10~15\ & \u15|Add10~19\) # (\u15|Add10~15\ & \u15|Add10~19COUT1_52\)
-- \u15|Add10~21\ = CARRY(\u15|mileage_price_sum\(9) & !\u15|timing_price_sum\(9) & !\u15|Add10~19\ # !\u15|mileage_price_sum\(9) & (!\u15|Add10~19\ # !\u15|timing_price_sum\(9)))
-- \u15|Add10~21COUT1_54\ = CARRY(\u15|mileage_price_sum\(9) & !\u15|timing_price_sum\(9) & !\u15|Add10~19COUT1_52\ # !\u15|mileage_price_sum\(9) & (!\u15|Add10~19COUT1_52\ # !\u15|timing_price_sum\(9)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|mileage_price_sum\(9),
	datab => \u15|timing_price_sum\(9),
	cin => \u15|Add10~15\,
	cin0 => \u15|Add10~19\,
	cin1 => \u15|Add10~19COUT1_52\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~20_combout\,
	cout0 => \u15|Add10~21\,
	cout1 => \u15|Add10~21COUT1_54\);

\u15|Add10~22\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~22_combout\ = \u15|mileage_price_sum\(10) $ \u15|timing_price_sum\(10) $ !(!\u15|Add10~15\ & \u15|Add10~21\) # (\u15|Add10~15\ & \u15|Add10~21COUT1_54\)
-- \u15|Add10~23\ = CARRY(\u15|mileage_price_sum\(10) & (\u15|timing_price_sum\(10) # !\u15|Add10~21\) # !\u15|mileage_price_sum\(10) & \u15|timing_price_sum\(10) & !\u15|Add10~21\)
-- \u15|Add10~23COUT1_56\ = CARRY(\u15|mileage_price_sum\(10) & (\u15|timing_price_sum\(10) # !\u15|Add10~21COUT1_54\) # !\u15|mileage_price_sum\(10) & \u15|timing_price_sum\(10) & !\u15|Add10~21COUT1_54\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|mileage_price_sum\(10),
	datab => \u15|timing_price_sum\(10),
	cin => \u15|Add10~15\,
	cin0 => \u15|Add10~21\,
	cin1 => \u15|Add10~21COUT1_54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~22_combout\,
	cout0 => \u15|Add10~23\,
	cout1 => \u15|Add10~23COUT1_56\);

\u15|Add10~24\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~24_combout\ = \u15|timing_price_sum\(11) $ \u15|mileage_price_sum\(11) $ (!\u15|Add10~15\ & \u15|Add10~23\) # (\u15|Add10~15\ & \u15|Add10~23COUT1_56\)
-- \u15|Add10~25\ = CARRY(\u15|timing_price_sum\(11) & !\u15|mileage_price_sum\(11) & !\u15|Add10~23COUT1_56\ # !\u15|timing_price_sum\(11) & (!\u15|Add10~23COUT1_56\ # !\u15|mileage_price_sum\(11)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|timing_price_sum\(11),
	datab => \u15|mileage_price_sum\(11),
	cin => \u15|Add10~15\,
	cin0 => \u15|Add10~23\,
	cin1 => \u15|Add10~23COUT1_56\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~24_combout\,
	cout => \u15|Add10~25\);

\u15|Add10~26\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~26_combout\ = \u15|timing_price_sum\(12) $ \u15|mileage_price_sum\(12) $ !\u15|Add10~25\
-- \u15|Add10~27\ = CARRY(\u15|timing_price_sum\(12) & (\u15|mileage_price_sum\(12) # !\u15|Add10~25\) # !\u15|timing_price_sum\(12) & \u15|mileage_price_sum\(12) & !\u15|Add10~25\)
-- \u15|Add10~27COUT1_58\ = CARRY(\u15|timing_price_sum\(12) & (\u15|mileage_price_sum\(12) # !\u15|Add10~25\) # !\u15|timing_price_sum\(12) & \u15|mileage_price_sum\(12) & !\u15|Add10~25\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|timing_price_sum\(12),
	datab => \u15|mileage_price_sum\(12),
	cin => \u15|Add10~25\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~26_combout\,
	cout0 => \u15|Add10~27\,
	cout1 => \u15|Add10~27COUT1_58\);

\u15|Add10~0\ : cyclone_lcell
-- Equation(s):
-- \u15|Add10~0_combout\ = \u15|mileage_price_sum\(13) $ ((!\u15|Add10~25\ & \u15|Add10~27\) # (\u15|Add10~25\ & \u15|Add10~27COUT1_58\) $ \u15|timing_price_sum\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a55a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|mileage_price_sum\(13),
	datad => \u15|timing_price_sum\(13),
	cin => \u15|Add10~25\,
	cin0 => \u15|Add10~27\,
	cin1 => \u15|Add10~27COUT1_58\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add10~0_combout\);

\u26|night_starting_price_jiao[4]~136\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao[4]~136_combout\ = \u26|pricesel\(1) & !\u23|key_out~regout\ & !\u26|price_sel\(0) # !\u26|pricesel\(1) & \u23|key_out~regout\ & \u26|price_sel\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "300c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|pricesel\(1),
	datac => \u23|key_out~regout\,
	datad => \u26|price_sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|night_starting_price_jiao[4]~136_combout\);

\u26|night_starting_price_yuan[4]~169\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan[4]~169_combout\ = \u22|key_out~regout\ & !\u26|pricesel\(2) & \u26|night_starting_price_jiao[4]~136_combout\ & \u20|key_out~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u22|key_out~regout\,
	datab => \u26|pricesel\(2),
	datac => \u26|night_starting_price_jiao[4]~136_combout\,
	datad => \u20|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|night_starting_price_yuan[4]~169_combout\);

\u26|Add4~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~0_combout\ = !\u26|night_starting_price_y\(0)
-- \u26|Add4~1\ = CARRY(\u26|night_starting_price_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_y\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~0_combout\,
	cout => \u26|Add4~1\);

\u26|Add4~3\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~3_combout\ = \u26|night_starting_price_y\(1) $ \u26|Add4~1\
-- \u26|Add4~4\ = CARRY(!\u26|Add4~1\ # !\u26|night_starting_price_y\(1))
-- \u26|Add4~4COUT1_93\ = CARRY(!\u26|Add4~1\ # !\u26|night_starting_price_y\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_y\(1),
	cin => \u26|Add4~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~3_combout\,
	cout0 => \u26|Add4~4\,
	cout1 => \u26|Add4~4COUT1_93\);

\u26|night_starting_price_y[1]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_y\(1) = DFFEAS(\u26|Add4~3_combout\ & (\u26|night_starting_price_yuan\(31) # \u26|LessThan4~10_combout\), GLOBAL(\clk~combout\), VCC, , \u26|night_starting_price_y[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|night_starting_price_yuan\(31),
	datac => \u26|Add4~3_combout\,
	datad => \u26|LessThan4~10_combout\,
	aclr => GND,
	ena => \u26|night_starting_price_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_y\(1));

\u26|Add4~6\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~6_combout\ = \u26|night_starting_price_y\(2) $ !(!\u26|Add4~1\ & \u26|Add4~4\) # (\u26|Add4~1\ & \u26|Add4~4COUT1_93\)
-- \u26|Add4~7\ = CARRY(\u26|night_starting_price_y\(2) & !\u26|Add4~4\)
-- \u26|Add4~7COUT1_95\ = CARRY(\u26|night_starting_price_y\(2) & !\u26|Add4~4COUT1_93\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_y\(2),
	cin => \u26|Add4~1\,
	cin0 => \u26|Add4~4\,
	cin1 => \u26|Add4~4COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~6_combout\,
	cout0 => \u26|Add4~7\,
	cout1 => \u26|Add4~7COUT1_95\);

\u26|night_starting_price_y[2]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_y\(2) = DFFEAS(\u26|Add4~6_combout\ & (\u26|LessThan4~10_combout\ # \u26|night_starting_price_yuan\(31)), GLOBAL(\clk~combout\), VCC, , \u26|night_starting_price_y[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|LessThan4~10_combout\,
	datac => \u26|night_starting_price_yuan\(31),
	datad => \u26|Add4~6_combout\,
	aclr => GND,
	ena => \u26|night_starting_price_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_y\(2));

\u26|Add4~9\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~9_combout\ = \u26|night_starting_price_y\(3) $ ((!\u26|Add4~1\ & \u26|Add4~7\) # (\u26|Add4~1\ & \u26|Add4~7COUT1_95\))
-- \u26|Add4~10\ = CARRY(!\u26|Add4~7\ # !\u26|night_starting_price_y\(3))
-- \u26|Add4~10COUT1_97\ = CARRY(!\u26|Add4~7COUT1_95\ # !\u26|night_starting_price_y\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_y\(3),
	cin => \u26|Add4~1\,
	cin0 => \u26|Add4~7\,
	cin1 => \u26|Add4~7COUT1_95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~9_combout\,
	cout0 => \u26|Add4~10\,
	cout1 => \u26|Add4~10COUT1_97\);

\u26|Add4~65\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~65_combout\ = \u26|night_starting_price_yuan\(4) $ (!(!\u26|Add4~1\ & \u26|Add4~10\) # (\u26|Add4~1\ & \u26|Add4~10COUT1_97\))
-- \u26|Add4~66\ = CARRY(\u26|night_starting_price_yuan\(4) & (!\u26|Add4~10\))
-- \u26|Add4~66COUT1_99\ = CARRY(\u26|night_starting_price_yuan\(4) & (!\u26|Add4~10COUT1_97\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(4),
	cin => \u26|Add4~1\,
	cin0 => \u26|Add4~10\,
	cin1 => \u26|Add4~10COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~65_combout\,
	cout0 => \u26|Add4~66\,
	cout1 => \u26|Add4~66COUT1_99\);

\u26|night_starting_price_yuan[4]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(4) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|Add4~65_combout\ & \u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(4), GLOBAL(\clk~combout\), VCC, , , 
-- , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_yuan\(4),
	datab => \u26|night_starting_price_y[1]~0_combout\,
	datac => \u26|Add4~65_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(4));

\u26|Add4~63\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~63_combout\ = \u26|night_starting_price_yuan\(5) $ (!\u26|Add4~1\ & \u26|Add4~66\) # (\u26|Add4~1\ & \u26|Add4~66COUT1_99\)
-- \u26|Add4~64\ = CARRY(!\u26|Add4~66COUT1_99\ # !\u26|night_starting_price_yuan\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(5),
	cin => \u26|Add4~1\,
	cin0 => \u26|Add4~66\,
	cin1 => \u26|Add4~66COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~63_combout\,
	cout => \u26|Add4~64\);

\u26|night_starting_price_yuan[5]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(5) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|Add4~63_combout\ & \u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(5), GLOBAL(\clk~combout\), VCC, , , 
-- , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_y[1]~0_combout\,
	datab => \u26|night_starting_price_yuan\(5),
	datac => \u26|Add4~63_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(5));

\u26|Add4~61\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~61_combout\ = \u26|night_starting_price_yuan\(6) $ !\u26|Add4~64\
-- \u26|Add4~62\ = CARRY(\u26|night_starting_price_yuan\(6) & !\u26|Add4~64\)
-- \u26|Add4~62COUT1_101\ = CARRY(\u26|night_starting_price_yuan\(6) & !\u26|Add4~64\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(6),
	cin => \u26|Add4~64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~61_combout\,
	cout0 => \u26|Add4~62\,
	cout1 => \u26|Add4~62COUT1_101\);

\u26|night_starting_price_yuan[6]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(6) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|Add4~61_combout\ & (\u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(6)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add4~61_combout\,
	datab => \u26|night_starting_price_yuan\(6),
	datac => \u26|night_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(6));

\u26|Add4~59\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~59_combout\ = \u26|night_starting_price_yuan\(7) $ ((!\u26|Add4~64\ & \u26|Add4~62\) # (\u26|Add4~64\ & \u26|Add4~62COUT1_101\))
-- \u26|Add4~60\ = CARRY(!\u26|Add4~62\ # !\u26|night_starting_price_yuan\(7))
-- \u26|Add4~60COUT1_103\ = CARRY(!\u26|Add4~62COUT1_101\ # !\u26|night_starting_price_yuan\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(7),
	cin => \u26|Add4~64\,
	cin0 => \u26|Add4~62\,
	cin1 => \u26|Add4~62COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~59_combout\,
	cout0 => \u26|Add4~60\,
	cout1 => \u26|Add4~60COUT1_103\);

\u26|night_starting_price_yuan[7]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(7) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|LessThan4~11_combout\ & \u26|Add4~59_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(7), GLOBAL(\clk~combout\), VCC, , , 
-- , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_y[1]~0_combout\,
	datab => \u26|night_starting_price_yuan\(7),
	datac => \u26|LessThan4~11_combout\,
	datad => \u26|Add4~59_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(7));

\u26|Add4~57\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~57_combout\ = \u26|night_starting_price_yuan\(8) $ !(!\u26|Add4~64\ & \u26|Add4~60\) # (\u26|Add4~64\ & \u26|Add4~60COUT1_103\)
-- \u26|Add4~58\ = CARRY(\u26|night_starting_price_yuan\(8) & !\u26|Add4~60\)
-- \u26|Add4~58COUT1_105\ = CARRY(\u26|night_starting_price_yuan\(8) & !\u26|Add4~60COUT1_103\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(8),
	cin => \u26|Add4~64\,
	cin0 => \u26|Add4~60\,
	cin1 => \u26|Add4~60COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~57_combout\,
	cout0 => \u26|Add4~58\,
	cout1 => \u26|Add4~58COUT1_105\);

\u26|night_starting_price_yuan[8]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(8) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|Add4~57_combout\ & \u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(8), GLOBAL(\clk~combout\), VCC, , , 
-- , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_yuan\(8),
	datab => \u26|Add4~57_combout\,
	datac => \u26|LessThan4~11_combout\,
	datad => \u26|night_starting_price_y[1]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(8));

\u26|Add4~55\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~55_combout\ = \u26|night_starting_price_yuan\(9) $ ((!\u26|Add4~64\ & \u26|Add4~58\) # (\u26|Add4~64\ & \u26|Add4~58COUT1_105\))
-- \u26|Add4~56\ = CARRY(!\u26|Add4~58\ # !\u26|night_starting_price_yuan\(9))
-- \u26|Add4~56COUT1_107\ = CARRY(!\u26|Add4~58COUT1_105\ # !\u26|night_starting_price_yuan\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(9),
	cin => \u26|Add4~64\,
	cin0 => \u26|Add4~58\,
	cin1 => \u26|Add4~58COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~55_combout\,
	cout0 => \u26|Add4~56\,
	cout1 => \u26|Add4~56COUT1_107\);

\u26|night_starting_price_yuan[9]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(9) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|Add4~55_combout\ & (\u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(9)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add4~55_combout\,
	datab => \u26|night_starting_price_yuan\(9),
	datac => \u26|LessThan4~11_combout\,
	datad => \u26|night_starting_price_y[1]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(9));

\u26|Add4~53\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~53_combout\ = \u26|night_starting_price_yuan\(10) $ !(!\u26|Add4~64\ & \u26|Add4~56\) # (\u26|Add4~64\ & \u26|Add4~56COUT1_107\)
-- \u26|Add4~54\ = CARRY(\u26|night_starting_price_yuan\(10) & !\u26|Add4~56COUT1_107\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(10),
	cin => \u26|Add4~64\,
	cin0 => \u26|Add4~56\,
	cin1 => \u26|Add4~56COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~53_combout\,
	cout => \u26|Add4~54\);

\u26|night_starting_price_yuan[10]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(10) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|LessThan4~11_combout\ & \u26|Add4~53_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(10), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_yuan\(10),
	datab => \u26|night_starting_price_y[1]~0_combout\,
	datac => \u26|LessThan4~11_combout\,
	datad => \u26|Add4~53_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(10));

\u26|Add4~51\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~51_combout\ = \u26|night_starting_price_yuan\(11) $ \u26|Add4~54\
-- \u26|Add4~52\ = CARRY(!\u26|Add4~54\ # !\u26|night_starting_price_yuan\(11))
-- \u26|Add4~52COUT1_109\ = CARRY(!\u26|Add4~54\ # !\u26|night_starting_price_yuan\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(11),
	cin => \u26|Add4~54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~51_combout\,
	cout0 => \u26|Add4~52\,
	cout1 => \u26|Add4~52COUT1_109\);

\u26|night_starting_price_yuan[11]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(11) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|Add4~51_combout\ & \u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(11), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_y[1]~0_combout\,
	datab => \u26|night_starting_price_yuan\(11),
	datac => \u26|Add4~51_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(11));

\u26|Add4~49\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~49_combout\ = \u26|night_starting_price_yuan\(12) $ !(!\u26|Add4~54\ & \u26|Add4~52\) # (\u26|Add4~54\ & \u26|Add4~52COUT1_109\)
-- \u26|Add4~50\ = CARRY(\u26|night_starting_price_yuan\(12) & !\u26|Add4~52\)
-- \u26|Add4~50COUT1_111\ = CARRY(\u26|night_starting_price_yuan\(12) & !\u26|Add4~52COUT1_109\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(12),
	cin => \u26|Add4~54\,
	cin0 => \u26|Add4~52\,
	cin1 => \u26|Add4~52COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~49_combout\,
	cout0 => \u26|Add4~50\,
	cout1 => \u26|Add4~50COUT1_111\);

\u26|night_starting_price_yuan[12]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(12) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|LessThan4~11_combout\ & \u26|Add4~49_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(12), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_yuan\(12),
	datab => \u26|night_starting_price_y[1]~0_combout\,
	datac => \u26|LessThan4~11_combout\,
	datad => \u26|Add4~49_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(12));

\u26|Add4~47\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~47_combout\ = \u26|night_starting_price_yuan\(13) $ ((!\u26|Add4~54\ & \u26|Add4~50\) # (\u26|Add4~54\ & \u26|Add4~50COUT1_111\))
-- \u26|Add4~48\ = CARRY(!\u26|Add4~50\ # !\u26|night_starting_price_yuan\(13))
-- \u26|Add4~48COUT1_113\ = CARRY(!\u26|Add4~50COUT1_111\ # !\u26|night_starting_price_yuan\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(13),
	cin => \u26|Add4~54\,
	cin0 => \u26|Add4~50\,
	cin1 => \u26|Add4~50COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~47_combout\,
	cout0 => \u26|Add4~48\,
	cout1 => \u26|Add4~48COUT1_113\);

\u26|night_starting_price_yuan[13]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(13) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|Add4~47_combout\ & \u26|LessThan4~11_combout\ # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(13)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add4~47_combout\,
	datab => \u26|night_starting_price_y[1]~0_combout\,
	datac => \u26|LessThan4~11_combout\,
	datad => \u26|night_starting_price_yuan\(13),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(13));

\u26|Add4~45\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~45_combout\ = \u26|night_starting_price_yuan\(14) $ (!(!\u26|Add4~54\ & \u26|Add4~48\) # (\u26|Add4~54\ & \u26|Add4~48COUT1_113\))
-- \u26|Add4~46\ = CARRY(\u26|night_starting_price_yuan\(14) & (!\u26|Add4~48\))
-- \u26|Add4~46COUT1_115\ = CARRY(\u26|night_starting_price_yuan\(14) & (!\u26|Add4~48COUT1_113\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(14),
	cin => \u26|Add4~54\,
	cin0 => \u26|Add4~48\,
	cin1 => \u26|Add4~48COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~45_combout\,
	cout0 => \u26|Add4~46\,
	cout1 => \u26|Add4~46COUT1_115\);

\u26|night_starting_price_yuan[14]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(14) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|Add4~45_combout\ & (\u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(14)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add4~45_combout\,
	datab => \u26|night_starting_price_yuan\(14),
	datac => \u26|night_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(14));

\u26|Add4~43\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~43_combout\ = \u26|night_starting_price_yuan\(15) $ ((!\u26|Add4~54\ & \u26|Add4~46\) # (\u26|Add4~54\ & \u26|Add4~46COUT1_115\))
-- \u26|Add4~44\ = CARRY(!\u26|Add4~46COUT1_115\ # !\u26|night_starting_price_yuan\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(15),
	cin => \u26|Add4~54\,
	cin0 => \u26|Add4~46\,
	cin1 => \u26|Add4~46COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~43_combout\,
	cout => \u26|Add4~44\);

\u26|night_starting_price_yuan[15]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(15) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|Add4~43_combout\ & (\u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(15)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_y[1]~0_combout\,
	datab => \u26|Add4~43_combout\,
	datac => \u26|night_starting_price_yuan\(15),
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(15));

\u26|Add4~41\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~41_combout\ = \u26|night_starting_price_yuan\(16) $ !\u26|Add4~44\
-- \u26|Add4~42\ = CARRY(\u26|night_starting_price_yuan\(16) & !\u26|Add4~44\)
-- \u26|Add4~42COUT1_117\ = CARRY(\u26|night_starting_price_yuan\(16) & !\u26|Add4~44\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(16),
	cin => \u26|Add4~44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~41_combout\,
	cout0 => \u26|Add4~42\,
	cout1 => \u26|Add4~42COUT1_117\);

\u26|night_starting_price_yuan[16]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(16) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|Add4~41_combout\ & (\u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(16)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_y[1]~0_combout\,
	datab => \u26|Add4~41_combout\,
	datac => \u26|night_starting_price_yuan\(16),
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(16));

\u26|Add4~39\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~39_combout\ = \u26|night_starting_price_yuan\(17) $ (!\u26|Add4~44\ & \u26|Add4~42\) # (\u26|Add4~44\ & \u26|Add4~42COUT1_117\)
-- \u26|Add4~40\ = CARRY(!\u26|Add4~42\ # !\u26|night_starting_price_yuan\(17))
-- \u26|Add4~40COUT1_119\ = CARRY(!\u26|Add4~42COUT1_117\ # !\u26|night_starting_price_yuan\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(17),
	cin => \u26|Add4~44\,
	cin0 => \u26|Add4~42\,
	cin1 => \u26|Add4~42COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~39_combout\,
	cout0 => \u26|Add4~40\,
	cout1 => \u26|Add4~40COUT1_119\);

\u26|night_starting_price_yuan[17]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(17) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|Add4~39_combout\ & (\u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(17)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add4~39_combout\,
	datab => \u26|night_starting_price_yuan\(17),
	datac => \u26|night_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(17));

\u26|Add4~37\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~37_combout\ = \u26|night_starting_price_yuan\(18) $ !(!\u26|Add4~44\ & \u26|Add4~40\) # (\u26|Add4~44\ & \u26|Add4~40COUT1_119\)
-- \u26|Add4~38\ = CARRY(\u26|night_starting_price_yuan\(18) & !\u26|Add4~40\)
-- \u26|Add4~38COUT1_121\ = CARRY(\u26|night_starting_price_yuan\(18) & !\u26|Add4~40COUT1_119\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(18),
	cin => \u26|Add4~44\,
	cin0 => \u26|Add4~40\,
	cin1 => \u26|Add4~40COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~37_combout\,
	cout0 => \u26|Add4~38\,
	cout1 => \u26|Add4~38COUT1_121\);

\u26|night_starting_price_yuan[18]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(18) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|Add4~37_combout\ & (\u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(18)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add4~37_combout\,
	datab => \u26|night_starting_price_yuan\(18),
	datac => \u26|night_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(18));

\u26|Add4~35\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~35_combout\ = \u26|night_starting_price_yuan\(19) $ (!\u26|Add4~44\ & \u26|Add4~38\) # (\u26|Add4~44\ & \u26|Add4~38COUT1_121\)
-- \u26|Add4~36\ = CARRY(!\u26|Add4~38\ # !\u26|night_starting_price_yuan\(19))
-- \u26|Add4~36COUT1_123\ = CARRY(!\u26|Add4~38COUT1_121\ # !\u26|night_starting_price_yuan\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(19),
	cin => \u26|Add4~44\,
	cin0 => \u26|Add4~38\,
	cin1 => \u26|Add4~38COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~35_combout\,
	cout0 => \u26|Add4~36\,
	cout1 => \u26|Add4~36COUT1_123\);

\u26|night_starting_price_yuan[19]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(19) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|LessThan4~11_combout\ & \u26|Add4~35_combout\ # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(19)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan4~11_combout\,
	datab => \u26|Add4~35_combout\,
	datac => \u26|night_starting_price_y[1]~0_combout\,
	datad => \u26|night_starting_price_yuan\(19),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(19));

\u26|Add4~33\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~33_combout\ = \u26|night_starting_price_yuan\(20) $ !(!\u26|Add4~44\ & \u26|Add4~36\) # (\u26|Add4~44\ & \u26|Add4~36COUT1_123\)
-- \u26|Add4~34\ = CARRY(\u26|night_starting_price_yuan\(20) & !\u26|Add4~36COUT1_123\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(20),
	cin => \u26|Add4~44\,
	cin0 => \u26|Add4~36\,
	cin1 => \u26|Add4~36COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~33_combout\,
	cout => \u26|Add4~34\);

\u26|night_starting_price_yuan[20]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(20) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|LessThan4~11_combout\ & \u26|Add4~33_combout\ # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(20)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan4~11_combout\,
	datab => \u26|Add4~33_combout\,
	datac => \u26|night_starting_price_y[1]~0_combout\,
	datad => \u26|night_starting_price_yuan\(20),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(20));

\u26|Add4~31\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~31_combout\ = \u26|night_starting_price_yuan\(21) $ (\u26|Add4~34\)
-- \u26|Add4~32\ = CARRY(!\u26|Add4~34\ # !\u26|night_starting_price_yuan\(21))
-- \u26|Add4~32COUT1_125\ = CARRY(!\u26|Add4~34\ # !\u26|night_starting_price_yuan\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(21),
	cin => \u26|Add4~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~31_combout\,
	cout0 => \u26|Add4~32\,
	cout1 => \u26|Add4~32COUT1_125\);

\u26|Add4~29\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~29_combout\ = \u26|night_starting_price_yuan\(22) $ (!(!\u26|Add4~34\ & \u26|Add4~32\) # (\u26|Add4~34\ & \u26|Add4~32COUT1_125\))
-- \u26|Add4~30\ = CARRY(\u26|night_starting_price_yuan\(22) & (!\u26|Add4~32\))
-- \u26|Add4~30COUT1_127\ = CARRY(\u26|night_starting_price_yuan\(22) & (!\u26|Add4~32COUT1_125\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(22),
	cin => \u26|Add4~34\,
	cin0 => \u26|Add4~32\,
	cin1 => \u26|Add4~32COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~29_combout\,
	cout0 => \u26|Add4~30\,
	cout1 => \u26|Add4~30COUT1_127\);

\u26|night_starting_price_yuan[22]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(22) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|LessThan4~11_combout\ & \u26|Add4~29_combout\ # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(22)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan4~11_combout\,
	datab => \u26|Add4~29_combout\,
	datac => \u26|night_starting_price_y[1]~0_combout\,
	datad => \u26|night_starting_price_yuan\(22),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(22));

\u26|Add4~27\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~27_combout\ = \u26|night_starting_price_yuan\(23) $ ((!\u26|Add4~34\ & \u26|Add4~30\) # (\u26|Add4~34\ & \u26|Add4~30COUT1_127\))
-- \u26|Add4~28\ = CARRY(!\u26|Add4~30\ # !\u26|night_starting_price_yuan\(23))
-- \u26|Add4~28COUT1_129\ = CARRY(!\u26|Add4~30COUT1_127\ # !\u26|night_starting_price_yuan\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(23),
	cin => \u26|Add4~34\,
	cin0 => \u26|Add4~30\,
	cin1 => \u26|Add4~30COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~27_combout\,
	cout0 => \u26|Add4~28\,
	cout1 => \u26|Add4~28COUT1_129\);

\u26|night_starting_price_yuan[23]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(23) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|Add4~27_combout\ & \u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(23), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_yuan\(23),
	datab => \u26|Add4~27_combout\,
	datac => \u26|night_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(23));

\u26|Add4~25\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~25_combout\ = \u26|night_starting_price_yuan\(24) $ !(!\u26|Add4~34\ & \u26|Add4~28\) # (\u26|Add4~34\ & \u26|Add4~28COUT1_129\)
-- \u26|Add4~26\ = CARRY(\u26|night_starting_price_yuan\(24) & !\u26|Add4~28\)
-- \u26|Add4~26COUT1_131\ = CARRY(\u26|night_starting_price_yuan\(24) & !\u26|Add4~28COUT1_129\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(24),
	cin => \u26|Add4~34\,
	cin0 => \u26|Add4~28\,
	cin1 => \u26|Add4~28COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~25_combout\,
	cout0 => \u26|Add4~26\,
	cout1 => \u26|Add4~26COUT1_131\);

\u26|night_starting_price_yuan[24]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(24) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|Add4~25_combout\ & \u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(24), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_y[1]~0_combout\,
	datab => \u26|night_starting_price_yuan\(24),
	datac => \u26|Add4~25_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(24));

\u26|Add4~23\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~23_combout\ = \u26|night_starting_price_yuan\(25) $ (!\u26|Add4~34\ & \u26|Add4~26\) # (\u26|Add4~34\ & \u26|Add4~26COUT1_131\)
-- \u26|Add4~24\ = CARRY(!\u26|Add4~26COUT1_131\ # !\u26|night_starting_price_yuan\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(25),
	cin => \u26|Add4~34\,
	cin0 => \u26|Add4~26\,
	cin1 => \u26|Add4~26COUT1_131\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~23_combout\,
	cout => \u26|Add4~24\);

\u26|night_starting_price_yuan[25]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(25) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|Add4~23_combout\ & (\u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(25)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_y[1]~0_combout\,
	datab => \u26|Add4~23_combout\,
	datac => \u26|night_starting_price_yuan\(25),
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(25));

\u26|Add4~21\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~21_combout\ = \u26|night_starting_price_yuan\(26) $ (!\u26|Add4~24\)
-- \u26|Add4~22\ = CARRY(\u26|night_starting_price_yuan\(26) & (!\u26|Add4~24\))
-- \u26|Add4~22COUT1_133\ = CARRY(\u26|night_starting_price_yuan\(26) & (!\u26|Add4~24\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(26),
	cin => \u26|Add4~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~21_combout\,
	cout0 => \u26|Add4~22\,
	cout1 => \u26|Add4~22COUT1_133\);

\u26|night_starting_price_yuan[26]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(26) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|LessThan4~11_combout\ & \u26|Add4~21_combout\ # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(26)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan4~11_combout\,
	datab => \u26|Add4~21_combout\,
	datac => \u26|night_starting_price_y[1]~0_combout\,
	datad => \u26|night_starting_price_yuan\(26),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(26));

\u26|Add4~19\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~19_combout\ = \u26|night_starting_price_yuan\(27) $ (!\u26|Add4~24\ & \u26|Add4~22\) # (\u26|Add4~24\ & \u26|Add4~22COUT1_133\)
-- \u26|Add4~20\ = CARRY(!\u26|Add4~22\ # !\u26|night_starting_price_yuan\(27))
-- \u26|Add4~20COUT1_135\ = CARRY(!\u26|Add4~22COUT1_133\ # !\u26|night_starting_price_yuan\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(27),
	cin => \u26|Add4~24\,
	cin0 => \u26|Add4~22\,
	cin1 => \u26|Add4~22COUT1_133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~19_combout\,
	cout0 => \u26|Add4~20\,
	cout1 => \u26|Add4~20COUT1_135\);

\u26|night_starting_price_yuan[27]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(27) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|Add4~19_combout\ & \u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(27), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_yuan\(27),
	datab => \u26|night_starting_price_y[1]~0_combout\,
	datac => \u26|Add4~19_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(27));

\u26|Add4~17\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~17_combout\ = \u26|night_starting_price_yuan\(28) $ (!(!\u26|Add4~24\ & \u26|Add4~20\) # (\u26|Add4~24\ & \u26|Add4~20COUT1_135\))
-- \u26|Add4~18\ = CARRY(\u26|night_starting_price_yuan\(28) & (!\u26|Add4~20\))
-- \u26|Add4~18COUT1_137\ = CARRY(\u26|night_starting_price_yuan\(28) & (!\u26|Add4~20COUT1_135\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(28),
	cin => \u26|Add4~24\,
	cin0 => \u26|Add4~20\,
	cin1 => \u26|Add4~20COUT1_135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~17_combout\,
	cout0 => \u26|Add4~18\,
	cout1 => \u26|Add4~18COUT1_137\);

\u26|night_starting_price_yuan[28]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(28) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|Add4~17_combout\ & \u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(28), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_yuan\(28),
	datab => \u26|night_starting_price_y[1]~0_combout\,
	datac => \u26|Add4~17_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(28));

\u26|Add4~15\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~15_combout\ = \u26|night_starting_price_yuan\(29) $ ((!\u26|Add4~24\ & \u26|Add4~18\) # (\u26|Add4~24\ & \u26|Add4~18COUT1_137\))
-- \u26|Add4~16\ = CARRY(!\u26|Add4~18\ # !\u26|night_starting_price_yuan\(29))
-- \u26|Add4~16COUT1_139\ = CARRY(!\u26|Add4~18COUT1_137\ # !\u26|night_starting_price_yuan\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(29),
	cin => \u26|Add4~24\,
	cin0 => \u26|Add4~18\,
	cin1 => \u26|Add4~18COUT1_137\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~15_combout\,
	cout0 => \u26|Add4~16\,
	cout1 => \u26|Add4~16COUT1_139\);

\u26|night_starting_price_yuan[29]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(29) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|Add4~15_combout\ & \u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(29), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_yuan\(29),
	datab => \u26|Add4~15_combout\,
	datac => \u26|night_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(29));

\u26|Add4~13\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~13_combout\ = \u26|night_starting_price_yuan\(30) $ (!(!\u26|Add4~24\ & \u26|Add4~16\) # (\u26|Add4~24\ & \u26|Add4~16COUT1_139\))
-- \u26|Add4~14\ = CARRY(\u26|night_starting_price_yuan\(30) & (!\u26|Add4~16COUT1_139\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(30),
	cin => \u26|Add4~24\,
	cin0 => \u26|Add4~16\,
	cin1 => \u26|Add4~16COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~13_combout\,
	cout => \u26|Add4~14\);

\u26|night_starting_price_yuan[30]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(30) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & (\u26|Add4~13_combout\ & \u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & \u26|night_starting_price_yuan\(30), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_yuan\(30),
	datab => \u26|Add4~13_combout\,
	datac => \u26|night_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(30));

\u26|Add4~11\ : cyclone_lcell
-- Equation(s):
-- \u26|Add4~11_combout\ = \u26|Add4~14\ $ \u26|night_starting_price_yuan\(31)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u26|night_starting_price_yuan\(31),
	cin => \u26|Add4~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add4~11_combout\);

\u26|night_starting_price_yuan[31]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(31) = DFFEAS(\u26|night_starting_price_yuan[4]~169_combout\ & \u26|Add4~11_combout\ & (\u26|night_starting_price_yuan\(31) # \u26|LessThan4~10_combout\) # !\u26|night_starting_price_yuan[4]~169_combout\ & 
-- \u26|night_starting_price_yuan\(31), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4c4",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_yuan[4]~169_combout\,
	datab => \u26|night_starting_price_yuan\(31),
	datac => \u26|Add4~11_combout\,
	datad => \u26|LessThan4~10_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(31));

\u26|LessThan4~11\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan4~11_combout\ = \u26|night_starting_price_yuan\(31) # \u26|LessThan4~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(31),
	datad => \u26|LessThan4~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan4~11_combout\);

\u26|night_starting_price_y[3]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_y\(3) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|LessThan4~11_combout\ & (\u26|Add4~9_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_y\(3)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan4~11_combout\,
	datab => \u26|night_starting_price_y\(3),
	datac => \u26|Add4~9_combout\,
	datad => \u26|night_starting_price_y[1]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_y\(3));

\u26|LessThan4~9\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan4~9_combout\ = !\u26|night_starting_price_y\(2) & !\u26|night_starting_price_y\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u26|night_starting_price_y\(2),
	datad => \u26|night_starting_price_y\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan4~9_combout\);

\u26|Equal4~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Equal4~0_combout\ = \u26|night_starting_price_yuan\(31) # !\u26|night_starting_price_y\(0) # !\u26|LessThan4~9_combout\ # !\u26|night_starting_price_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f7ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_y\(3),
	datab => \u26|LessThan4~9_combout\,
	datac => \u26|night_starting_price_yuan\(31),
	datad => \u26|night_starting_price_y\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Equal4~0_combout\);

\u26|night_starting_price_y[1]~0\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_y[1]~0_combout\ = \u26|night_starting_price_yuan[4]~169_combout\ & (\u26|LessThan4~11_combout\ # \u26|LessThan4~8_combout\ & !\u26|Equal4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc08",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan4~8_combout\,
	datab => \u26|night_starting_price_yuan[4]~169_combout\,
	datac => \u26|Equal4~0_combout\,
	datad => \u26|LessThan4~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|night_starting_price_y[1]~0_combout\);

\u26|night_starting_price_yuan[21]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_yuan\(21) = DFFEAS(\u26|night_starting_price_y[1]~0_combout\ & \u26|Add4~31_combout\ & (\u26|LessThan4~11_combout\) # !\u26|night_starting_price_y[1]~0_combout\ & (\u26|night_starting_price_yuan\(21)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_y[1]~0_combout\,
	datab => \u26|Add4~31_combout\,
	datac => \u26|night_starting_price_yuan\(21),
	datad => \u26|LessThan4~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_yuan\(21));

\u26|LessThan4~2\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan4~2_combout\ = !\u26|night_starting_price_yuan\(21) & !\u26|night_starting_price_yuan\(22) & !\u26|night_starting_price_yuan\(20) & !\u26|night_starting_price_yuan\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(21),
	datab => \u26|night_starting_price_yuan\(22),
	datac => \u26|night_starting_price_yuan\(20),
	datad => \u26|night_starting_price_yuan\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan4~2_combout\);

\u26|LessThan4~0\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan4~0_combout\ = !\u26|night_starting_price_yuan\(29) & !\u26|night_starting_price_yuan\(27) & !\u26|night_starting_price_yuan\(28) & !\u26|night_starting_price_yuan\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(29),
	datab => \u26|night_starting_price_yuan\(27),
	datac => \u26|night_starting_price_yuan\(28),
	datad => \u26|night_starting_price_yuan\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan4~0_combout\);

\u26|LessThan4~3\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan4~3_combout\ = !\u26|night_starting_price_yuan\(15) & !\u26|night_starting_price_yuan\(17) & !\u26|night_starting_price_yuan\(16) & !\u26|night_starting_price_yuan\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(15),
	datab => \u26|night_starting_price_yuan\(17),
	datac => \u26|night_starting_price_yuan\(16),
	datad => \u26|night_starting_price_yuan\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan4~3_combout\);

\u26|LessThan4~1\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan4~1_combout\ = !\u26|night_starting_price_yuan\(23) & !\u26|night_starting_price_yuan\(24) & !\u26|night_starting_price_yuan\(25) & !\u26|night_starting_price_yuan\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(23),
	datab => \u26|night_starting_price_yuan\(24),
	datac => \u26|night_starting_price_yuan\(25),
	datad => \u26|night_starting_price_yuan\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan4~1_combout\);

\u26|LessThan4~4\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan4~4_combout\ = \u26|LessThan4~2_combout\ & \u26|LessThan4~0_combout\ & \u26|LessThan4~3_combout\ & \u26|LessThan4~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan4~2_combout\,
	datab => \u26|LessThan4~0_combout\,
	datac => \u26|LessThan4~3_combout\,
	datad => \u26|LessThan4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan4~4_combout\);

\u26|LessThan4~7\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan4~7_combout\ = !\u26|night_starting_price_yuan\(5) & !\u26|night_starting_price_yuan\(4) & !\u26|night_starting_price_yuan\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0003",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_yuan\(5),
	datac => \u26|night_starting_price_yuan\(4),
	datad => \u26|night_starting_price_yuan\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan4~7_combout\);

\u26|LessThan4~6\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan4~6_combout\ = !\u26|night_starting_price_yuan\(8) & !\u26|night_starting_price_yuan\(9) & !\u26|night_starting_price_yuan\(10) & !\u26|night_starting_price_yuan\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(8),
	datab => \u26|night_starting_price_yuan\(9),
	datac => \u26|night_starting_price_yuan\(10),
	datad => \u26|night_starting_price_yuan\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan4~6_combout\);

\u26|LessThan4~5\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan4~5_combout\ = !\u26|night_starting_price_yuan\(14) & !\u26|night_starting_price_yuan\(12) & !\u26|night_starting_price_yuan\(11) & !\u26|night_starting_price_yuan\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_yuan\(14),
	datab => \u26|night_starting_price_yuan\(12),
	datac => \u26|night_starting_price_yuan\(11),
	datad => \u26|night_starting_price_yuan\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan4~5_combout\);

\u26|LessThan4~8\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan4~8_combout\ = \u26|LessThan4~4_combout\ & \u26|LessThan4~7_combout\ & \u26|LessThan4~6_combout\ & \u26|LessThan4~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan4~4_combout\,
	datab => \u26|LessThan4~7_combout\,
	datac => \u26|LessThan4~6_combout\,
	datad => \u26|LessThan4~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan4~8_combout\);

\u26|LessThan4~10\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan4~10_combout\ = \u26|LessThan4~8_combout\ & (\u26|LessThan4~9_combout\ & !\u26|night_starting_price_y\(0) # !\u26|night_starting_price_y\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan4~8_combout\,
	datab => \u26|LessThan4~9_combout\,
	datac => \u26|night_starting_price_y\(3),
	datad => \u26|night_starting_price_y\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan4~10_combout\);

\u26|night_starting_price_y[0]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_y\(0) = DFFEAS(\u26|Add4~0_combout\ & (\u26|LessThan4~10_combout\ # \u26|night_starting_price_yuan\(31)), GLOBAL(\clk~combout\), VCC, , \u26|night_starting_price_y[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|LessThan4~10_combout\,
	datac => \u26|night_starting_price_yuan\(31),
	datad => \u26|Add4~0_combout\,
	aclr => GND,
	ena => \u26|night_starting_price_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_y\(0));

\u27|u28_7|u25_1|Add2~3\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_7|u25_1|Add2~3_combout\ = \u26|night_starting_price_y\(2) & (\u26|night_starting_price_y\(0) & (\u26|night_starting_price_y\(3) # \u26|night_starting_price_y\(1)) # !\u26|night_starting_price_y\(0) & \u26|night_starting_price_y\(3) & 
-- \u26|night_starting_price_y\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e800",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_y\(0),
	datab => \u26|night_starting_price_y\(3),
	datac => \u26|night_starting_price_y\(1),
	datad => \u26|night_starting_price_y\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_7|u25_1|Add2~3_combout\);

\u27|u28_7|u25_1|Add2~1\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_7|u25_1|Add2~1_combout\ = \u26|night_starting_price_y\(3) $ \u26|night_starting_price_y\(1) $ (\u26|night_starting_price_y\(2) & \u26|night_starting_price_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "956a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_y\(3),
	datab => \u26|night_starting_price_y\(2),
	datac => \u26|night_starting_price_y\(0),
	datad => \u26|night_starting_price_y\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_7|u25_1|Add2~1_combout\);

\u26|Add3~3\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~3_combout\ = \u26|night_starting_price_j\(1) $ \u26|Add3~1\
-- \u26|Add3~4\ = CARRY(!\u26|Add3~1\ # !\u26|night_starting_price_j\(1))
-- \u26|Add3~4COUT1_93\ = CARRY(!\u26|Add3~1\ # !\u26|night_starting_price_j\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_j\(1),
	cin => \u26|Add3~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~3_combout\,
	cout0 => \u26|Add3~4\,
	cout1 => \u26|Add3~4COUT1_93\);

\u26|night_starting_price_j[1]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_j\(1) = DFFEAS(\u26|Add3~3_combout\ & (\u26|LessThan3~10_combout\ # \u26|night_starting_price_jiao\(31)), GLOBAL(\clk~combout\), VCC, , \u26|night_starting_price_j[0]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0e0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan3~10_combout\,
	datab => \u26|night_starting_price_jiao\(31),
	datac => \u26|Add3~3_combout\,
	aclr => GND,
	ena => \u26|night_starting_price_j[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_j\(1));

\u26|Add3~6\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~6_combout\ = \u26|night_starting_price_j\(2) $ !(!\u26|Add3~1\ & \u26|Add3~4\) # (\u26|Add3~1\ & \u26|Add3~4COUT1_93\)
-- \u26|Add3~7\ = CARRY(\u26|night_starting_price_j\(2) & !\u26|Add3~4\)
-- \u26|Add3~7COUT1_95\ = CARRY(\u26|night_starting_price_j\(2) & !\u26|Add3~4COUT1_93\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_j\(2),
	cin => \u26|Add3~1\,
	cin0 => \u26|Add3~4\,
	cin1 => \u26|Add3~4COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~6_combout\,
	cout0 => \u26|Add3~7\,
	cout1 => \u26|Add3~7COUT1_95\);

\u26|night_starting_price_j[2]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_j\(2) = DFFEAS(\u26|Add3~6_combout\ & (\u26|night_starting_price_jiao\(31) # \u26|LessThan3~10_combout\), GLOBAL(\clk~combout\), VCC, , \u26|night_starting_price_j[0]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|night_starting_price_jiao\(31),
	datac => \u26|Add3~6_combout\,
	datad => \u26|LessThan3~10_combout\,
	aclr => GND,
	ena => \u26|night_starting_price_j[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_j\(2));

\u26|LessThan3~9\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan3~9_combout\ = !\u26|night_starting_price_j\(2) & (!\u26|night_starting_price_j\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0055",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_j\(2),
	datad => \u26|night_starting_price_j\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan3~9_combout\);

\u26|Equal3~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Equal3~0_combout\ = \u26|night_starting_price_jiao\(31) # !\u26|LessThan3~9_combout\ # !\u26|night_starting_price_j\(3) # !\u26|night_starting_price_j\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dfff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_j\(0),
	datab => \u26|night_starting_price_jiao\(31),
	datac => \u26|night_starting_price_j\(3),
	datad => \u26|LessThan3~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Equal3~0_combout\);

\u26|night_starting_price_jiao[4]~169\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao[4]~169_combout\ = !\u20|key_out~regout\ & !\u26|pricesel\(2) & \u22|key_out~regout\ & \u26|night_starting_price_jiao[4]~136_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u20|key_out~regout\,
	datab => \u26|pricesel\(2),
	datac => \u22|key_out~regout\,
	datad => \u26|night_starting_price_jiao[4]~136_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|night_starting_price_jiao[4]~169_combout\);

\u26|night_starting_price_j[0]~0\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_j[0]~0_combout\ = \u26|night_starting_price_jiao[4]~169_combout\ & (\u26|LessThan3~11_combout\ # \u26|LessThan3~8_combout\ & !\u26|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f200",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan3~8_combout\,
	datab => \u26|Equal3~0_combout\,
	datac => \u26|LessThan3~11_combout\,
	datad => \u26|night_starting_price_jiao[4]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|night_starting_price_j[0]~0_combout\);

\u26|Add3~9\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~9_combout\ = \u26|night_starting_price_j\(3) $ (!\u26|Add3~1\ & \u26|Add3~7\) # (\u26|Add3~1\ & \u26|Add3~7COUT1_95\)
-- \u26|Add3~10\ = CARRY(!\u26|Add3~7\ # !\u26|night_starting_price_j\(3))
-- \u26|Add3~10COUT1_97\ = CARRY(!\u26|Add3~7COUT1_95\ # !\u26|night_starting_price_j\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_j\(3),
	cin => \u26|Add3~1\,
	cin0 => \u26|Add3~7\,
	cin1 => \u26|Add3~7COUT1_95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~9_combout\,
	cout0 => \u26|Add3~10\,
	cout1 => \u26|Add3~10COUT1_97\);

\u26|Add3~65\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~65_combout\ = \u26|night_starting_price_jiao\(4) $ (!(!\u26|Add3~1\ & \u26|Add3~10\) # (\u26|Add3~1\ & \u26|Add3~10COUT1_97\))
-- \u26|Add3~66\ = CARRY(\u26|night_starting_price_jiao\(4) & (!\u26|Add3~10\))
-- \u26|Add3~66COUT1_99\ = CARRY(\u26|night_starting_price_jiao\(4) & (!\u26|Add3~10COUT1_97\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(4),
	cin => \u26|Add3~1\,
	cin0 => \u26|Add3~10\,
	cin1 => \u26|Add3~10COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~65_combout\,
	cout0 => \u26|Add3~66\,
	cout1 => \u26|Add3~66COUT1_99\);

\u26|night_starting_price_jiao[4]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(4) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & (\u26|Add3~65_combout\ & \u26|LessThan3~11_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & \u26|night_starting_price_jiao\(4), GLOBAL(\clk~combout\), VCC, , , 
-- , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_jiao\(4),
	datab => \u26|Add3~65_combout\,
	datac => \u26|LessThan3~11_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(4));

\u26|Add3~63\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~63_combout\ = \u26|night_starting_price_jiao\(5) $ (!\u26|Add3~1\ & \u26|Add3~66\) # (\u26|Add3~1\ & \u26|Add3~66COUT1_99\)
-- \u26|Add3~64\ = CARRY(!\u26|Add3~66COUT1_99\ # !\u26|night_starting_price_jiao\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_jiao\(5),
	cin => \u26|Add3~1\,
	cin0 => \u26|Add3~66\,
	cin1 => \u26|Add3~66COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~63_combout\,
	cout => \u26|Add3~64\);

\u26|night_starting_price_jiao[5]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(5) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|LessThan3~11_combout\ & (\u26|Add3~63_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(5)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan3~11_combout\,
	datab => \u26|night_starting_price_jiao\(5),
	datac => \u26|Add3~63_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(5));

\u26|Add3~61\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~61_combout\ = \u26|night_starting_price_jiao\(6) $ !\u26|Add3~64\
-- \u26|Add3~62\ = CARRY(\u26|night_starting_price_jiao\(6) & !\u26|Add3~64\)
-- \u26|Add3~62COUT1_101\ = CARRY(\u26|night_starting_price_jiao\(6) & !\u26|Add3~64\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_jiao\(6),
	cin => \u26|Add3~64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~61_combout\,
	cout0 => \u26|Add3~62\,
	cout1 => \u26|Add3~62COUT1_101\);

\u26|night_starting_price_jiao[6]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(6) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|LessThan3~11_combout\ & \u26|Add3~61_combout\ # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(6)), GLOBAL(\clk~combout\), VCC, , , 
-- , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan3~11_combout\,
	datab => \u26|Add3~61_combout\,
	datac => \u26|night_starting_price_jiao\(6),
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(6));

\u26|Add3~59\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~59_combout\ = \u26|night_starting_price_jiao\(7) $ ((!\u26|Add3~64\ & \u26|Add3~62\) # (\u26|Add3~64\ & \u26|Add3~62COUT1_101\))
-- \u26|Add3~60\ = CARRY(!\u26|Add3~62\ # !\u26|night_starting_price_jiao\(7))
-- \u26|Add3~60COUT1_103\ = CARRY(!\u26|Add3~62COUT1_101\ # !\u26|night_starting_price_jiao\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(7),
	cin => \u26|Add3~64\,
	cin0 => \u26|Add3~62\,
	cin1 => \u26|Add3~62COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~59_combout\,
	cout0 => \u26|Add3~60\,
	cout1 => \u26|Add3~60COUT1_103\);

\u26|night_starting_price_jiao[7]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(7) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|Add3~59_combout\ & (\u26|LessThan3~11_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(7)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add3~59_combout\,
	datab => \u26|night_starting_price_jiao\(7),
	datac => \u26|LessThan3~11_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(7));

\u26|Add3~57\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~57_combout\ = \u26|night_starting_price_jiao\(8) $ (!(!\u26|Add3~64\ & \u26|Add3~60\) # (\u26|Add3~64\ & \u26|Add3~60COUT1_103\))
-- \u26|Add3~58\ = CARRY(\u26|night_starting_price_jiao\(8) & (!\u26|Add3~60\))
-- \u26|Add3~58COUT1_105\ = CARRY(\u26|night_starting_price_jiao\(8) & (!\u26|Add3~60COUT1_103\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(8),
	cin => \u26|Add3~64\,
	cin0 => \u26|Add3~60\,
	cin1 => \u26|Add3~60COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~57_combout\,
	cout0 => \u26|Add3~58\,
	cout1 => \u26|Add3~58COUT1_105\);

\u26|Add3~55\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~55_combout\ = \u26|night_starting_price_jiao\(9) $ (!\u26|Add3~64\ & \u26|Add3~58\) # (\u26|Add3~64\ & \u26|Add3~58COUT1_105\)
-- \u26|Add3~56\ = CARRY(!\u26|Add3~58\ # !\u26|night_starting_price_jiao\(9))
-- \u26|Add3~56COUT1_107\ = CARRY(!\u26|Add3~58COUT1_105\ # !\u26|night_starting_price_jiao\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_jiao\(9),
	cin => \u26|Add3~64\,
	cin0 => \u26|Add3~58\,
	cin1 => \u26|Add3~58COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~55_combout\,
	cout0 => \u26|Add3~56\,
	cout1 => \u26|Add3~56COUT1_107\);

\u26|night_starting_price_jiao[9]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(9) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|Add3~55_combout\ & (\u26|LessThan3~11_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(9)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add3~55_combout\,
	datab => \u26|night_starting_price_jiao\(9),
	datac => \u26|LessThan3~11_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(9));

\u26|Add3~53\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~53_combout\ = \u26|night_starting_price_jiao\(10) $ !(!\u26|Add3~64\ & \u26|Add3~56\) # (\u26|Add3~64\ & \u26|Add3~56COUT1_107\)
-- \u26|Add3~54\ = CARRY(\u26|night_starting_price_jiao\(10) & !\u26|Add3~56COUT1_107\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_jiao\(10),
	cin => \u26|Add3~64\,
	cin0 => \u26|Add3~56\,
	cin1 => \u26|Add3~56COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~53_combout\,
	cout => \u26|Add3~54\);

\u26|night_starting_price_jiao[10]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(10) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & (\u26|Add3~53_combout\ & \u26|LessThan3~11_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & \u26|night_starting_price_jiao\(10), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_jiao\(10),
	datab => \u26|Add3~53_combout\,
	datac => \u26|LessThan3~11_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(10));

\u26|Add3~51\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~51_combout\ = \u26|night_starting_price_jiao\(11) $ (\u26|Add3~54\)
-- \u26|Add3~52\ = CARRY(!\u26|Add3~54\ # !\u26|night_starting_price_jiao\(11))
-- \u26|Add3~52COUT1_109\ = CARRY(!\u26|Add3~54\ # !\u26|night_starting_price_jiao\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(11),
	cin => \u26|Add3~54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~51_combout\,
	cout0 => \u26|Add3~52\,
	cout1 => \u26|Add3~52COUT1_109\);

\u26|night_starting_price_jiao[11]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(11) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|LessThan3~11_combout\ & (\u26|Add3~51_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(11)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan3~11_combout\,
	datab => \u26|night_starting_price_jiao\(11),
	datac => \u26|Add3~51_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(11));

\u26|Add3~49\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~49_combout\ = \u26|night_starting_price_jiao\(12) $ (!(!\u26|Add3~54\ & \u26|Add3~52\) # (\u26|Add3~54\ & \u26|Add3~52COUT1_109\))
-- \u26|Add3~50\ = CARRY(\u26|night_starting_price_jiao\(12) & (!\u26|Add3~52\))
-- \u26|Add3~50COUT1_111\ = CARRY(\u26|night_starting_price_jiao\(12) & (!\u26|Add3~52COUT1_109\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(12),
	cin => \u26|Add3~54\,
	cin0 => \u26|Add3~52\,
	cin1 => \u26|Add3~52COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~49_combout\,
	cout0 => \u26|Add3~50\,
	cout1 => \u26|Add3~50COUT1_111\);

\u26|night_starting_price_jiao[12]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(12) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|Add3~49_combout\ & \u26|LessThan3~11_combout\ # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(12)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add3~49_combout\,
	datab => \u26|LessThan3~11_combout\,
	datac => \u26|night_starting_price_jiao\(12),
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(12));

\u26|Add3~47\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~47_combout\ = \u26|night_starting_price_jiao\(13) $ ((!\u26|Add3~54\ & \u26|Add3~50\) # (\u26|Add3~54\ & \u26|Add3~50COUT1_111\))
-- \u26|Add3~48\ = CARRY(!\u26|Add3~50\ # !\u26|night_starting_price_jiao\(13))
-- \u26|Add3~48COUT1_113\ = CARRY(!\u26|Add3~50COUT1_111\ # !\u26|night_starting_price_jiao\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(13),
	cin => \u26|Add3~54\,
	cin0 => \u26|Add3~50\,
	cin1 => \u26|Add3~50COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~47_combout\,
	cout0 => \u26|Add3~48\,
	cout1 => \u26|Add3~48COUT1_113\);

\u26|night_starting_price_jiao[13]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(13) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|LessThan3~11_combout\ & (\u26|Add3~47_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(13)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan3~11_combout\,
	datab => \u26|night_starting_price_jiao\(13),
	datac => \u26|Add3~47_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(13));

\u26|Add3~45\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~45_combout\ = \u26|night_starting_price_jiao\(14) $ !(!\u26|Add3~54\ & \u26|Add3~48\) # (\u26|Add3~54\ & \u26|Add3~48COUT1_113\)
-- \u26|Add3~46\ = CARRY(\u26|night_starting_price_jiao\(14) & !\u26|Add3~48\)
-- \u26|Add3~46COUT1_115\ = CARRY(\u26|night_starting_price_jiao\(14) & !\u26|Add3~48COUT1_113\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_jiao\(14),
	cin => \u26|Add3~54\,
	cin0 => \u26|Add3~48\,
	cin1 => \u26|Add3~48COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~45_combout\,
	cout0 => \u26|Add3~46\,
	cout1 => \u26|Add3~46COUT1_115\);

\u26|night_starting_price_jiao[14]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(14) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|LessThan3~11_combout\ & (\u26|Add3~45_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(14)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan3~11_combout\,
	datab => \u26|night_starting_price_jiao\(14),
	datac => \u26|night_starting_price_j[0]~0_combout\,
	datad => \u26|Add3~45_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(14));

\u26|Add3~43\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~43_combout\ = \u26|night_starting_price_jiao\(15) $ ((!\u26|Add3~54\ & \u26|Add3~46\) # (\u26|Add3~54\ & \u26|Add3~46COUT1_115\))
-- \u26|Add3~44\ = CARRY(!\u26|Add3~46COUT1_115\ # !\u26|night_starting_price_jiao\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(15),
	cin => \u26|Add3~54\,
	cin0 => \u26|Add3~46\,
	cin1 => \u26|Add3~46COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~43_combout\,
	cout => \u26|Add3~44\);

\u26|night_starting_price_jiao[15]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(15) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & (\u26|LessThan3~11_combout\ & \u26|Add3~43_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & \u26|night_starting_price_jiao\(15), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_j[0]~0_combout\,
	datab => \u26|night_starting_price_jiao\(15),
	datac => \u26|LessThan3~11_combout\,
	datad => \u26|Add3~43_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(15));

\u26|Add3~41\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~41_combout\ = \u26|night_starting_price_jiao\(16) $ !\u26|Add3~44\
-- \u26|Add3~42\ = CARRY(\u26|night_starting_price_jiao\(16) & !\u26|Add3~44\)
-- \u26|Add3~42COUT1_117\ = CARRY(\u26|night_starting_price_jiao\(16) & !\u26|Add3~44\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_jiao\(16),
	cin => \u26|Add3~44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~41_combout\,
	cout0 => \u26|Add3~42\,
	cout1 => \u26|Add3~42COUT1_117\);

\u26|night_starting_price_jiao[16]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(16) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|LessThan3~11_combout\ & \u26|Add3~41_combout\ # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(16)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_j[0]~0_combout\,
	datab => \u26|LessThan3~11_combout\,
	datac => \u26|Add3~41_combout\,
	datad => \u26|night_starting_price_jiao\(16),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(16));

\u26|Add3~39\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~39_combout\ = \u26|night_starting_price_jiao\(17) $ ((!\u26|Add3~44\ & \u26|Add3~42\) # (\u26|Add3~44\ & \u26|Add3~42COUT1_117\))
-- \u26|Add3~40\ = CARRY(!\u26|Add3~42\ # !\u26|night_starting_price_jiao\(17))
-- \u26|Add3~40COUT1_119\ = CARRY(!\u26|Add3~42COUT1_117\ # !\u26|night_starting_price_jiao\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(17),
	cin => \u26|Add3~44\,
	cin0 => \u26|Add3~42\,
	cin1 => \u26|Add3~42COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~39_combout\,
	cout0 => \u26|Add3~40\,
	cout1 => \u26|Add3~40COUT1_119\);

\u26|night_starting_price_jiao[17]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(17) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|Add3~39_combout\ & (\u26|LessThan3~11_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(17)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add3~39_combout\,
	datab => \u26|night_starting_price_jiao\(17),
	datac => \u26|LessThan3~11_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(17));

\u26|Add3~37\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~37_combout\ = \u26|night_starting_price_jiao\(18) $ (!(!\u26|Add3~44\ & \u26|Add3~40\) # (\u26|Add3~44\ & \u26|Add3~40COUT1_119\))
-- \u26|Add3~38\ = CARRY(\u26|night_starting_price_jiao\(18) & (!\u26|Add3~40\))
-- \u26|Add3~38COUT1_121\ = CARRY(\u26|night_starting_price_jiao\(18) & (!\u26|Add3~40COUT1_119\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(18),
	cin => \u26|Add3~44\,
	cin0 => \u26|Add3~40\,
	cin1 => \u26|Add3~40COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~37_combout\,
	cout0 => \u26|Add3~38\,
	cout1 => \u26|Add3~38COUT1_121\);

\u26|night_starting_price_jiao[18]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(18) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|Add3~37_combout\ & \u26|LessThan3~11_combout\ # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(18)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add3~37_combout\,
	datab => \u26|LessThan3~11_combout\,
	datac => \u26|night_starting_price_j[0]~0_combout\,
	datad => \u26|night_starting_price_jiao\(18),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(18));

\u26|Add3~35\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~35_combout\ = \u26|night_starting_price_jiao\(19) $ (!\u26|Add3~44\ & \u26|Add3~38\) # (\u26|Add3~44\ & \u26|Add3~38COUT1_121\)
-- \u26|Add3~36\ = CARRY(!\u26|Add3~38\ # !\u26|night_starting_price_jiao\(19))
-- \u26|Add3~36COUT1_123\ = CARRY(!\u26|Add3~38COUT1_121\ # !\u26|night_starting_price_jiao\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_jiao\(19),
	cin => \u26|Add3~44\,
	cin0 => \u26|Add3~38\,
	cin1 => \u26|Add3~38COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~35_combout\,
	cout0 => \u26|Add3~36\,
	cout1 => \u26|Add3~36COUT1_123\);

\u26|night_starting_price_jiao[19]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(19) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|Add3~35_combout\ & (\u26|LessThan3~11_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(19)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add3~35_combout\,
	datab => \u26|night_starting_price_jiao\(19),
	datac => \u26|night_starting_price_j[0]~0_combout\,
	datad => \u26|LessThan3~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(19));

\u26|Add3~33\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~33_combout\ = \u26|night_starting_price_jiao\(20) $ (!(!\u26|Add3~44\ & \u26|Add3~36\) # (\u26|Add3~44\ & \u26|Add3~36COUT1_123\))
-- \u26|Add3~34\ = CARRY(\u26|night_starting_price_jiao\(20) & (!\u26|Add3~36COUT1_123\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(20),
	cin => \u26|Add3~44\,
	cin0 => \u26|Add3~36\,
	cin1 => \u26|Add3~36COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~33_combout\,
	cout => \u26|Add3~34\);

\u26|night_starting_price_jiao[20]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(20) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & (\u26|LessThan3~11_combout\ & \u26|Add3~33_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & \u26|night_starting_price_jiao\(20), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_jiao\(20),
	datab => \u26|LessThan3~11_combout\,
	datac => \u26|night_starting_price_j[0]~0_combout\,
	datad => \u26|Add3~33_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(20));

\u26|Add3~31\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~31_combout\ = \u26|night_starting_price_jiao\(21) $ (\u26|Add3~34\)
-- \u26|Add3~32\ = CARRY(!\u26|Add3~34\ # !\u26|night_starting_price_jiao\(21))
-- \u26|Add3~32COUT1_125\ = CARRY(!\u26|Add3~34\ # !\u26|night_starting_price_jiao\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(21),
	cin => \u26|Add3~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~31_combout\,
	cout0 => \u26|Add3~32\,
	cout1 => \u26|Add3~32COUT1_125\);

\u26|night_starting_price_jiao[21]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(21) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|Add3~31_combout\ & \u26|LessThan3~11_combout\ # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(21)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add3~31_combout\,
	datab => \u26|LessThan3~11_combout\,
	datac => \u26|night_starting_price_j[0]~0_combout\,
	datad => \u26|night_starting_price_jiao\(21),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(21));

\u26|Add3~29\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~29_combout\ = \u26|night_starting_price_jiao\(22) $ !(!\u26|Add3~34\ & \u26|Add3~32\) # (\u26|Add3~34\ & \u26|Add3~32COUT1_125\)
-- \u26|Add3~30\ = CARRY(\u26|night_starting_price_jiao\(22) & !\u26|Add3~32\)
-- \u26|Add3~30COUT1_127\ = CARRY(\u26|night_starting_price_jiao\(22) & !\u26|Add3~32COUT1_125\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_jiao\(22),
	cin => \u26|Add3~34\,
	cin0 => \u26|Add3~32\,
	cin1 => \u26|Add3~32COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~29_combout\,
	cout0 => \u26|Add3~30\,
	cout1 => \u26|Add3~30COUT1_127\);

\u26|night_starting_price_jiao[22]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(22) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|Add3~29_combout\ & \u26|LessThan3~11_combout\ # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(22)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8f80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add3~29_combout\,
	datab => \u26|LessThan3~11_combout\,
	datac => \u26|night_starting_price_j[0]~0_combout\,
	datad => \u26|night_starting_price_jiao\(22),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(22));

\u26|Add3~27\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~27_combout\ = \u26|night_starting_price_jiao\(23) $ (!\u26|Add3~34\ & \u26|Add3~30\) # (\u26|Add3~34\ & \u26|Add3~30COUT1_127\)
-- \u26|Add3~28\ = CARRY(!\u26|Add3~30\ # !\u26|night_starting_price_jiao\(23))
-- \u26|Add3~28COUT1_129\ = CARRY(!\u26|Add3~30COUT1_127\ # !\u26|night_starting_price_jiao\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_jiao\(23),
	cin => \u26|Add3~34\,
	cin0 => \u26|Add3~30\,
	cin1 => \u26|Add3~30COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~27_combout\,
	cout0 => \u26|Add3~28\,
	cout1 => \u26|Add3~28COUT1_129\);

\u26|night_starting_price_jiao[23]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(23) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & (\u26|LessThan3~11_combout\ & \u26|Add3~27_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & \u26|night_starting_price_jiao\(23), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_j[0]~0_combout\,
	datab => \u26|night_starting_price_jiao\(23),
	datac => \u26|LessThan3~11_combout\,
	datad => \u26|Add3~27_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(23));

\u26|Add3~25\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~25_combout\ = \u26|night_starting_price_jiao\(24) $ (!(!\u26|Add3~34\ & \u26|Add3~28\) # (\u26|Add3~34\ & \u26|Add3~28COUT1_129\))
-- \u26|Add3~26\ = CARRY(\u26|night_starting_price_jiao\(24) & (!\u26|Add3~28\))
-- \u26|Add3~26COUT1_131\ = CARRY(\u26|night_starting_price_jiao\(24) & (!\u26|Add3~28COUT1_129\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(24),
	cin => \u26|Add3~34\,
	cin0 => \u26|Add3~28\,
	cin1 => \u26|Add3~28COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~25_combout\,
	cout0 => \u26|Add3~26\,
	cout1 => \u26|Add3~26COUT1_131\);

\u26|night_starting_price_jiao[24]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(24) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & (\u26|LessThan3~11_combout\ & \u26|Add3~25_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & \u26|night_starting_price_jiao\(24), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_jiao\(24),
	datab => \u26|LessThan3~11_combout\,
	datac => \u26|Add3~25_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(24));

\u26|Add3~23\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~23_combout\ = \u26|night_starting_price_jiao\(25) $ (!\u26|Add3~34\ & \u26|Add3~26\) # (\u26|Add3~34\ & \u26|Add3~26COUT1_131\)
-- \u26|Add3~24\ = CARRY(!\u26|Add3~26COUT1_131\ # !\u26|night_starting_price_jiao\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_jiao\(25),
	cin => \u26|Add3~34\,
	cin0 => \u26|Add3~26\,
	cin1 => \u26|Add3~26COUT1_131\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~23_combout\,
	cout => \u26|Add3~24\);

\u26|night_starting_price_jiao[25]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(25) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|LessThan3~11_combout\ & (\u26|Add3~23_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(25)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_j[0]~0_combout\,
	datab => \u26|LessThan3~11_combout\,
	datac => \u26|night_starting_price_jiao\(25),
	datad => \u26|Add3~23_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(25));

\u26|Add3~21\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~21_combout\ = \u26|night_starting_price_jiao\(26) $ (!\u26|Add3~24\)
-- \u26|Add3~22\ = CARRY(\u26|night_starting_price_jiao\(26) & (!\u26|Add3~24\))
-- \u26|Add3~22COUT1_133\ = CARRY(\u26|night_starting_price_jiao\(26) & (!\u26|Add3~24\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(26),
	cin => \u26|Add3~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~21_combout\,
	cout0 => \u26|Add3~22\,
	cout1 => \u26|Add3~22COUT1_133\);

\u26|night_starting_price_jiao[26]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(26) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|LessThan3~11_combout\ & (\u26|Add3~21_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(26)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan3~11_combout\,
	datab => \u26|night_starting_price_jiao\(26),
	datac => \u26|Add3~21_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(26));

\u26|Add3~19\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~19_combout\ = \u26|night_starting_price_jiao\(27) $ (!\u26|Add3~24\ & \u26|Add3~22\) # (\u26|Add3~24\ & \u26|Add3~22COUT1_133\)
-- \u26|Add3~20\ = CARRY(!\u26|Add3~22\ # !\u26|night_starting_price_jiao\(27))
-- \u26|Add3~20COUT1_135\ = CARRY(!\u26|Add3~22COUT1_133\ # !\u26|night_starting_price_jiao\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_jiao\(27),
	cin => \u26|Add3~24\,
	cin0 => \u26|Add3~22\,
	cin1 => \u26|Add3~22COUT1_133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~19_combout\,
	cout0 => \u26|Add3~20\,
	cout1 => \u26|Add3~20COUT1_135\);

\u26|night_starting_price_jiao[27]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(27) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|Add3~19_combout\ & \u26|LessThan3~11_combout\ # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(27)), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add3~19_combout\,
	datab => \u26|night_starting_price_j[0]~0_combout\,
	datac => \u26|LessThan3~11_combout\,
	datad => \u26|night_starting_price_jiao\(27),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(27));

\u26|Add3~17\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~17_combout\ = \u26|night_starting_price_jiao\(28) $ (!(!\u26|Add3~24\ & \u26|Add3~20\) # (\u26|Add3~24\ & \u26|Add3~20COUT1_135\))
-- \u26|Add3~18\ = CARRY(\u26|night_starting_price_jiao\(28) & (!\u26|Add3~20\))
-- \u26|Add3~18COUT1_137\ = CARRY(\u26|night_starting_price_jiao\(28) & (!\u26|Add3~20COUT1_135\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(28),
	cin => \u26|Add3~24\,
	cin0 => \u26|Add3~20\,
	cin1 => \u26|Add3~20COUT1_135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~17_combout\,
	cout0 => \u26|Add3~18\,
	cout1 => \u26|Add3~18COUT1_137\);

\u26|night_starting_price_jiao[28]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(28) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|LessThan3~11_combout\ & (\u26|Add3~17_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(28)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan3~11_combout\,
	datab => \u26|night_starting_price_jiao\(28),
	datac => \u26|night_starting_price_j[0]~0_combout\,
	datad => \u26|Add3~17_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(28));

\u26|Add3~15\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~15_combout\ = \u26|night_starting_price_jiao\(29) $ ((!\u26|Add3~24\ & \u26|Add3~18\) # (\u26|Add3~24\ & \u26|Add3~18COUT1_137\))
-- \u26|Add3~16\ = CARRY(!\u26|Add3~18\ # !\u26|night_starting_price_jiao\(29))
-- \u26|Add3~16COUT1_139\ = CARRY(!\u26|Add3~18COUT1_137\ # !\u26|night_starting_price_jiao\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(29),
	cin => \u26|Add3~24\,
	cin0 => \u26|Add3~18\,
	cin1 => \u26|Add3~18COUT1_137\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~15_combout\,
	cout0 => \u26|Add3~16\,
	cout1 => \u26|Add3~16COUT1_139\);

\u26|night_starting_price_jiao[29]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(29) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & (\u26|Add3~15_combout\ & \u26|LessThan3~11_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & \u26|night_starting_price_jiao\(29), GLOBAL(\clk~combout\), VCC, , 
-- , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_jiao\(29),
	datab => \u26|Add3~15_combout\,
	datac => \u26|LessThan3~11_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(29));

\u26|Add3~13\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~13_combout\ = \u26|night_starting_price_jiao\(30) $ !(!\u26|Add3~24\ & \u26|Add3~16\) # (\u26|Add3~24\ & \u26|Add3~16COUT1_139\)
-- \u26|Add3~14\ = CARRY(\u26|night_starting_price_jiao\(30) & !\u26|Add3~16COUT1_139\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_jiao\(30),
	cin => \u26|Add3~24\,
	cin0 => \u26|Add3~16\,
	cin1 => \u26|Add3~16COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~13_combout\,
	cout => \u26|Add3~14\);

\u26|night_starting_price_jiao[30]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(30) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|LessThan3~11_combout\ & (\u26|Add3~13_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_jiao\(30)), GLOBAL(\clk~combout\), VCC, 
-- , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan3~11_combout\,
	datab => \u26|night_starting_price_jiao\(30),
	datac => \u26|Add3~13_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(30));

\u26|Add3~11\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~11_combout\ = \u26|night_starting_price_jiao\(31) $ (\u26|Add3~14\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(31),
	cin => \u26|Add3~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~11_combout\);

\u26|night_starting_price_jiao[31]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(31) = DFFEAS(\u26|night_starting_price_jiao[4]~169_combout\ & \u26|Add3~11_combout\ & (\u26|night_starting_price_jiao\(31) # \u26|LessThan3~10_combout\) # !\u26|night_starting_price_jiao[4]~169_combout\ & 
-- \u26|night_starting_price_jiao\(31), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_jiao\(31),
	datab => \u26|Add3~11_combout\,
	datac => \u26|LessThan3~10_combout\,
	datad => \u26|night_starting_price_jiao[4]~169_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(31));

\u26|LessThan3~11\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan3~11_combout\ = \u26|night_starting_price_jiao\(31) # \u26|LessThan3~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u26|night_starting_price_jiao\(31),
	datad => \u26|LessThan3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan3~11_combout\);

\u26|night_starting_price_jiao[8]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_jiao\(8) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & (\u26|LessThan3~11_combout\ & \u26|Add3~57_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & \u26|night_starting_price_jiao\(8), GLOBAL(\clk~combout\), VCC, , , 
-- , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_jiao\(8),
	datab => \u26|LessThan3~11_combout\,
	datac => \u26|Add3~57_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_jiao\(8));

\u26|LessThan3~6\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan3~6_combout\ = !\u26|night_starting_price_jiao\(8) & !\u26|night_starting_price_jiao\(9) & !\u26|night_starting_price_jiao\(10) & !\u26|night_starting_price_jiao\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(8),
	datab => \u26|night_starting_price_jiao\(9),
	datac => \u26|night_starting_price_jiao\(10),
	datad => \u26|night_starting_price_jiao\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan3~6_combout\);

\u26|LessThan3~7\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan3~7_combout\ = !\u26|night_starting_price_jiao\(4) & (!\u26|night_starting_price_jiao\(6) & !\u26|night_starting_price_jiao\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0005",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(4),
	datac => \u26|night_starting_price_jiao\(6),
	datad => \u26|night_starting_price_jiao\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan3~7_combout\);

\u26|LessThan3~5\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan3~5_combout\ = !\u26|night_starting_price_jiao\(12) & !\u26|night_starting_price_jiao\(13) & !\u26|night_starting_price_jiao\(14) & !\u26|night_starting_price_jiao\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(12),
	datab => \u26|night_starting_price_jiao\(13),
	datac => \u26|night_starting_price_jiao\(14),
	datad => \u26|night_starting_price_jiao\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan3~5_combout\);

\u26|LessThan3~2\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan3~2_combout\ = !\u26|night_starting_price_jiao\(21) & !\u26|night_starting_price_jiao\(20) & !\u26|night_starting_price_jiao\(19) & !\u26|night_starting_price_jiao\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(21),
	datab => \u26|night_starting_price_jiao\(20),
	datac => \u26|night_starting_price_jiao\(19),
	datad => \u26|night_starting_price_jiao\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan3~2_combout\);

\u26|LessThan3~0\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan3~0_combout\ = !\u26|night_starting_price_jiao\(28) & !\u26|night_starting_price_jiao\(30) & !\u26|night_starting_price_jiao\(29) & !\u26|night_starting_price_jiao\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(28),
	datab => \u26|night_starting_price_jiao\(30),
	datac => \u26|night_starting_price_jiao\(29),
	datad => \u26|night_starting_price_jiao\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan3~0_combout\);

\u26|LessThan3~3\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan3~3_combout\ = !\u26|night_starting_price_jiao\(16) & !\u26|night_starting_price_jiao\(15) & !\u26|night_starting_price_jiao\(18) & !\u26|night_starting_price_jiao\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(16),
	datab => \u26|night_starting_price_jiao\(15),
	datac => \u26|night_starting_price_jiao\(18),
	datad => \u26|night_starting_price_jiao\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan3~3_combout\);

\u26|LessThan3~1\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan3~1_combout\ = !\u26|night_starting_price_jiao\(24) & !\u26|night_starting_price_jiao\(25) & !\u26|night_starting_price_jiao\(26) & !\u26|night_starting_price_jiao\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_jiao\(24),
	datab => \u26|night_starting_price_jiao\(25),
	datac => \u26|night_starting_price_jiao\(26),
	datad => \u26|night_starting_price_jiao\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan3~1_combout\);

\u26|LessThan3~4\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan3~4_combout\ = \u26|LessThan3~2_combout\ & \u26|LessThan3~0_combout\ & \u26|LessThan3~3_combout\ & \u26|LessThan3~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan3~2_combout\,
	datab => \u26|LessThan3~0_combout\,
	datac => \u26|LessThan3~3_combout\,
	datad => \u26|LessThan3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan3~4_combout\);

\u26|LessThan3~8\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan3~8_combout\ = \u26|LessThan3~6_combout\ & \u26|LessThan3~7_combout\ & \u26|LessThan3~5_combout\ & \u26|LessThan3~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan3~6_combout\,
	datab => \u26|LessThan3~7_combout\,
	datac => \u26|LessThan3~5_combout\,
	datad => \u26|LessThan3~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan3~8_combout\);

\u26|LessThan3~10\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan3~10_combout\ = \u26|LessThan3~8_combout\ & (\u26|LessThan3~9_combout\ & !\u26|night_starting_price_j\(0) # !\u26|night_starting_price_j\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0a8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan3~8_combout\,
	datab => \u26|LessThan3~9_combout\,
	datac => \u26|night_starting_price_j\(3),
	datad => \u26|night_starting_price_j\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan3~10_combout\);

\u26|Add3~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Add3~0_combout\ = !\u26|night_starting_price_j\(0)
-- \u26|Add3~1\ = CARRY(\u26|night_starting_price_j\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "55aa",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_j\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add3~0_combout\,
	cout => \u26|Add3~1\);

\u26|night_starting_price_j[0]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_j\(0) = DFFEAS(\u26|Add3~0_combout\ & (\u26|LessThan3~10_combout\ # \u26|night_starting_price_jiao\(31)), GLOBAL(\clk~combout\), VCC, , \u26|night_starting_price_j[0]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0e0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan3~10_combout\,
	datab => \u26|night_starting_price_jiao\(31),
	datac => \u26|Add3~0_combout\,
	aclr => GND,
	ena => \u26|night_starting_price_j[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_j\(0));

\u26|night_starting_price_j[3]\ : cyclone_lcell
-- Equation(s):
-- \u26|night_starting_price_j\(3) = DFFEAS(\u26|night_starting_price_j[0]~0_combout\ & \u26|Add3~9_combout\ & (\u26|LessThan3~11_combout\) # !\u26|night_starting_price_j[0]~0_combout\ & (\u26|night_starting_price_j\(3)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add3~9_combout\,
	datab => \u26|night_starting_price_j\(3),
	datac => \u26|LessThan3~11_combout\,
	datad => \u26|night_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|night_starting_price_j\(3));

\u27|u28_7|u25_1|Add2~0\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_7|u25_1|Add2~0_combout\ = \u26|night_starting_price_y\(0) $ \u26|night_starting_price_y\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|night_starting_price_y\(0),
	datac => \u26|night_starting_price_y\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_7|u25_1|Add2~0_combout\);

\u27|transition2[1]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition2\(1) = DFFEAS(\u26|night_starting_price_y\(0) $ \u26|night_starting_price_j\(1), GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition2[1]~1\ = CARRY(\u26|night_starting_price_y\(0) & \u26|night_starting_price_j\(1))
-- \u27|transition2[1]~1COUT1_22\ = CARRY(\u26|night_starting_price_y\(0) & \u26|night_starting_price_j\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_y\(0),
	datab => \u26|night_starting_price_j\(1),
	aclr => GND,
	ena => \u23|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition2\(1),
	cout0 => \u27|transition2[1]~1\,
	cout1 => \u27|transition2[1]~1COUT1_22\);

\u27|transition2[2]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition2\(2) = DFFEAS(\u26|night_starting_price_y\(1) $ \u26|night_starting_price_j\(2) $ \u27|transition2[1]~1\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition2[2]~3\ = CARRY(\u26|night_starting_price_y\(1) & !\u26|night_starting_price_j\(2) & !\u27|transition2[1]~1\ # !\u26|night_starting_price_y\(1) & (!\u27|transition2[1]~1\ # !\u26|night_starting_price_j\(2)))
-- \u27|transition2[2]~3COUT1_24\ = CARRY(\u26|night_starting_price_y\(1) & !\u26|night_starting_price_j\(2) & !\u27|transition2[1]~1COUT1_22\ # !\u26|night_starting_price_y\(1) & (!\u27|transition2[1]~1COUT1_22\ # !\u26|night_starting_price_j\(2)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_y\(1),
	datab => \u26|night_starting_price_j\(2),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition2[1]~1\,
	cin1 => \u27|transition2[1]~1COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition2\(2),
	cout0 => \u27|transition2[2]~3\,
	cout1 => \u27|transition2[2]~3COUT1_24\);

\u27|transition2[3]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition2\(3) = DFFEAS(\u26|night_starting_price_j\(3) $ \u27|u28_7|u25_1|Add2~0_combout\ $ !\u27|transition2[2]~3\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition2[3]~5\ = CARRY(\u26|night_starting_price_j\(3) & (\u27|u28_7|u25_1|Add2~0_combout\ # !\u27|transition2[2]~3\) # !\u26|night_starting_price_j\(3) & \u27|u28_7|u25_1|Add2~0_combout\ & !\u27|transition2[2]~3\)
-- \u27|transition2[3]~5COUT1_26\ = CARRY(\u26|night_starting_price_j\(3) & (\u27|u28_7|u25_1|Add2~0_combout\ # !\u27|transition2[2]~3COUT1_24\) # !\u26|night_starting_price_j\(3) & \u27|u28_7|u25_1|Add2~0_combout\ & !\u27|transition2[2]~3COUT1_24\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_j\(3),
	datab => \u27|u28_7|u25_1|Add2~0_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition2[2]~3\,
	cin1 => \u27|transition2[2]~3COUT1_24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition2\(3),
	cout0 => \u27|transition2[3]~5\,
	cout1 => \u27|transition2[3]~5COUT1_26\);

\u27|transition2[4]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition2\(4) = DFFEAS(\u27|u28_7|u25_1|Add2~1_combout\ $ (\u27|transition2[3]~5\), GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition2[4]~7\ = CARRY(!\u27|transition2[3]~5COUT1_26\ # !\u27|u28_7|u25_1|Add2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|u28_7|u25_1|Add2~1_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition2[3]~5\,
	cin1 => \u27|transition2[3]~5COUT1_26\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition2\(4),
	cout => \u27|transition2[4]~7\);

\u27|u28_7|u25_1|Add2~2\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_7|u25_1|Add2~2_combout\ = \u26|night_starting_price_y\(3) & (\u26|night_starting_price_y\(1) # \u26|night_starting_price_y\(2) & \u26|night_starting_price_y\(0)) # !\u26|night_starting_price_y\(3) & \u26|night_starting_price_y\(2) & 
-- \u26|night_starting_price_y\(0) & \u26|night_starting_price_y\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|night_starting_price_y\(3),
	datab => \u26|night_starting_price_y\(2),
	datac => \u26|night_starting_price_y\(0),
	datad => \u26|night_starting_price_y\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_7|u25_1|Add2~2_combout\);

\u27|transition2[5]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition2\(5) = DFFEAS(\u26|night_starting_price_y\(2) $ \u27|u28_7|u25_1|Add2~2_combout\ $ !\u27|transition2[4]~7\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition2[5]~9\ = CARRY(!\u27|transition2[4]~7\ & (\u26|night_starting_price_y\(2) $ \u27|u28_7|u25_1|Add2~2_combout\))
-- \u27|transition2[5]~9COUT1_28\ = CARRY(!\u27|transition2[4]~7\ & (\u26|night_starting_price_y\(2) $ \u27|u28_7|u25_1|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "6906",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|night_starting_price_y\(2),
	datab => \u27|u28_7|u25_1|Add2~2_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition2[4]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition2\(5),
	cout0 => \u27|transition2[5]~9\,
	cout1 => \u27|transition2[5]~9COUT1_28\);

\u27|transition2[6]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition2\(6) = DFFEAS(\u27|u28_7|u25_1|Add2~3_combout\ $ \u26|night_starting_price_y\(3) $ (!\u27|transition2[4]~7\ & \u27|transition2[5]~9\) # (\u27|transition2[4]~7\ & \u27|transition2[5]~9COUT1_28\), GLOBAL(\clk~combout\), VCC, , 
-- \u23|key_out~regout\, , , , )
-- \u27|transition2[6]~11\ = CARRY(\u27|u28_7|u25_1|Add2~3_combout\ $ !\u26|night_starting_price_y\(3) # !\u27|transition2[5]~9\)
-- \u27|transition2[6]~11COUT1_30\ = CARRY(\u27|u28_7|u25_1|Add2~3_combout\ $ !\u26|night_starting_price_y\(3) # !\u27|transition2[5]~9COUT1_28\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "969f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|u28_7|u25_1|Add2~3_combout\,
	datab => \u26|night_starting_price_y\(3),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition2[4]~7\,
	cin0 => \u27|transition2[5]~9\,
	cin1 => \u27|transition2[5]~9COUT1_28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition2\(6),
	cout0 => \u27|transition2[6]~11\,
	cout1 => \u27|transition2[6]~11COUT1_30\);

\u27|night_starting_price[6]\ : cyclone_lcell
-- Equation(s):
-- \u27|night_starting_price\(6) = DFFEAS(\u27|transition2\(6) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff55",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u23|key_out~regout\,
	datad => \u27|transition2\(6),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|night_starting_price\(6));

\u26|Add2~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~0_combout\ = !\u26|day_starting_price_y\(0)
-- \u26|Add2~1\ = CARRY(\u26|day_starting_price_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_y\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~0_combout\,
	cout => \u26|Add2~1\);

\u26|Add2~3\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~3_combout\ = \u26|day_starting_price_y\(1) $ (\u26|Add2~1\)
-- \u26|Add2~4\ = CARRY(!\u26|Add2~1\ # !\u26|day_starting_price_y\(1))
-- \u26|Add2~4COUT1_93\ = CARRY(!\u26|Add2~1\ # !\u26|day_starting_price_y\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_y\(1),
	cin => \u26|Add2~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~3_combout\,
	cout0 => \u26|Add2~4\,
	cout1 => \u26|Add2~4COUT1_93\);

\u26|day_starting_price_y[1]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_y\(1) = DFFEAS(\u26|Add2~3_combout\ & (\u26|LessThan2~10_combout\ # \u26|day_starting_price_yuan\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_starting_price_y[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|Add2~3_combout\,
	datac => \u26|LessThan2~10_combout\,
	datad => \u26|day_starting_price_yuan\(31),
	aclr => GND,
	ena => \u26|day_starting_price_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_y\(1));

\u26|Add2~6\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~6_combout\ = \u26|day_starting_price_y\(2) $ !(!\u26|Add2~1\ & \u26|Add2~4\) # (\u26|Add2~1\ & \u26|Add2~4COUT1_93\)
-- \u26|Add2~7\ = CARRY(\u26|day_starting_price_y\(2) & !\u26|Add2~4\)
-- \u26|Add2~7COUT1_95\ = CARRY(\u26|day_starting_price_y\(2) & !\u26|Add2~4COUT1_93\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_y\(2),
	cin => \u26|Add2~1\,
	cin0 => \u26|Add2~4\,
	cin1 => \u26|Add2~4COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~6_combout\,
	cout0 => \u26|Add2~7\,
	cout1 => \u26|Add2~7COUT1_95\);

\u26|day_starting_price_y[2]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_y\(2) = DFFEAS(\u26|Add2~6_combout\ & (\u26|LessThan2~10_combout\ # \u26|day_starting_price_yuan\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_starting_price_y[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add2~6_combout\,
	datac => \u26|LessThan2~10_combout\,
	datad => \u26|day_starting_price_yuan\(31),
	aclr => GND,
	ena => \u26|day_starting_price_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_y\(2));

\u26|LessThan2~9\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan2~9_combout\ = !\u26|day_starting_price_y\(1) & (!\u26|day_starting_price_y\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0505",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_y\(1),
	datac => \u26|day_starting_price_y\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan2~9_combout\);

\u26|Equal2~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Equal2~0_combout\ = \u26|day_starting_price_yuan\(31) # !\u26|day_starting_price_y\(3) # !\u26|LessThan2~9_combout\ # !\u26|day_starting_price_y\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dfff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_y\(0),
	datab => \u26|day_starting_price_yuan\(31),
	datac => \u26|LessThan2~9_combout\,
	datad => \u26|day_starting_price_y\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Equal2~0_combout\);

\u26|Add2~9\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~9_combout\ = \u26|day_starting_price_y\(3) $ ((!\u26|Add2~1\ & \u26|Add2~7\) # (\u26|Add2~1\ & \u26|Add2~7COUT1_95\))
-- \u26|Add2~10\ = CARRY(!\u26|Add2~7\ # !\u26|day_starting_price_y\(3))
-- \u26|Add2~10COUT1_97\ = CARRY(!\u26|Add2~7COUT1_95\ # !\u26|day_starting_price_y\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_y\(3),
	cin => \u26|Add2~1\,
	cin0 => \u26|Add2~7\,
	cin1 => \u26|Add2~7COUT1_95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~9_combout\,
	cout0 => \u26|Add2~10\,
	cout1 => \u26|Add2~10COUT1_97\);

\u26|Add2~65\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~65_combout\ = \u26|day_starting_price_yuan\(4) $ (!(!\u26|Add2~1\ & \u26|Add2~10\) # (\u26|Add2~1\ & \u26|Add2~10COUT1_97\))
-- \u26|Add2~66\ = CARRY(\u26|day_starting_price_yuan\(4) & (!\u26|Add2~10\))
-- \u26|Add2~66COUT1_99\ = CARRY(\u26|day_starting_price_yuan\(4) & (!\u26|Add2~10COUT1_97\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(4),
	cin => \u26|Add2~1\,
	cin0 => \u26|Add2~10\,
	cin1 => \u26|Add2~10COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~65_combout\,
	cout0 => \u26|Add2~66\,
	cout1 => \u26|Add2~66COUT1_99\);

\u26|day_starting_price_yuan[4]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(4) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & (\u26|Add2~65_combout\ & \u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & \u26|day_starting_price_yuan\(4), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_yuan\(4),
	datab => \u26|day_starting_price_y[1]~0_combout\,
	datac => \u26|Add2~65_combout\,
	datad => \u26|LessThan2~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(4));

\u26|Add2~63\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~63_combout\ = \u26|day_starting_price_yuan\(5) $ (!\u26|Add2~1\ & \u26|Add2~66\) # (\u26|Add2~1\ & \u26|Add2~66COUT1_99\)
-- \u26|Add2~64\ = CARRY(!\u26|Add2~66COUT1_99\ # !\u26|day_starting_price_yuan\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(5),
	cin => \u26|Add2~1\,
	cin0 => \u26|Add2~66\,
	cin1 => \u26|Add2~66COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~63_combout\,
	cout => \u26|Add2~64\);

\u26|day_starting_price_yuan[5]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(5) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|Add2~63_combout\ & (\u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(5)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add2~63_combout\,
	datab => \u26|day_starting_price_yuan\(5),
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan2~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(5));

\u26|Add2~61\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~61_combout\ = \u26|day_starting_price_yuan\(6) $ !\u26|Add2~64\
-- \u26|Add2~62\ = CARRY(\u26|day_starting_price_yuan\(6) & !\u26|Add2~64\)
-- \u26|Add2~62COUT1_101\ = CARRY(\u26|day_starting_price_yuan\(6) & !\u26|Add2~64\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(6),
	cin => \u26|Add2~64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~61_combout\,
	cout0 => \u26|Add2~62\,
	cout1 => \u26|Add2~62COUT1_101\);

\u26|day_starting_price_yuan[6]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(6) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|Add2~61_combout\ & (\u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(6)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add2~61_combout\,
	datab => \u26|day_starting_price_yuan\(6),
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan2~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(6));

\u26|LessThan2~7\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan2~7_combout\ = !\u26|day_starting_price_yuan\(5) & !\u26|day_starting_price_yuan\(4) & !\u26|day_starting_price_yuan\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0003",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(5),
	datac => \u26|day_starting_price_yuan\(4),
	datad => \u26|day_starting_price_yuan\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan2~7_combout\);

\u26|Add2~59\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~59_combout\ = \u26|day_starting_price_yuan\(7) $ ((!\u26|Add2~64\ & \u26|Add2~62\) # (\u26|Add2~64\ & \u26|Add2~62COUT1_101\))
-- \u26|Add2~60\ = CARRY(!\u26|Add2~62\ # !\u26|day_starting_price_yuan\(7))
-- \u26|Add2~60COUT1_103\ = CARRY(!\u26|Add2~62COUT1_101\ # !\u26|day_starting_price_yuan\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(7),
	cin => \u26|Add2~64\,
	cin0 => \u26|Add2~62\,
	cin1 => \u26|Add2~62COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~59_combout\,
	cout0 => \u26|Add2~60\,
	cout1 => \u26|Add2~60COUT1_103\);

\u26|day_starting_price_yuan[7]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(7) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|Add2~59_combout\ & \u26|LessThan2~11_combout\ # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(7)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add2~59_combout\,
	datab => \u26|day_starting_price_y[1]~0_combout\,
	datac => \u26|LessThan2~11_combout\,
	datad => \u26|day_starting_price_yuan\(7),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(7));

\u26|Add2~57\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~57_combout\ = \u26|day_starting_price_yuan\(8) $ !(!\u26|Add2~64\ & \u26|Add2~60\) # (\u26|Add2~64\ & \u26|Add2~60COUT1_103\)
-- \u26|Add2~58\ = CARRY(\u26|day_starting_price_yuan\(8) & !\u26|Add2~60\)
-- \u26|Add2~58COUT1_105\ = CARRY(\u26|day_starting_price_yuan\(8) & !\u26|Add2~60COUT1_103\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(8),
	cin => \u26|Add2~64\,
	cin0 => \u26|Add2~60\,
	cin1 => \u26|Add2~60COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~57_combout\,
	cout0 => \u26|Add2~58\,
	cout1 => \u26|Add2~58COUT1_105\);

\u26|day_starting_price_yuan[8]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(8) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & (\u26|LessThan2~11_combout\ & \u26|Add2~57_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & \u26|day_starting_price_yuan\(8), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_yuan\(8),
	datab => \u26|LessThan2~11_combout\,
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|Add2~57_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(8));

\u26|Add2~55\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~55_combout\ = \u26|day_starting_price_yuan\(9) $ ((!\u26|Add2~64\ & \u26|Add2~58\) # (\u26|Add2~64\ & \u26|Add2~58COUT1_105\))
-- \u26|Add2~56\ = CARRY(!\u26|Add2~58\ # !\u26|day_starting_price_yuan\(9))
-- \u26|Add2~56COUT1_107\ = CARRY(!\u26|Add2~58COUT1_105\ # !\u26|day_starting_price_yuan\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(9),
	cin => \u26|Add2~64\,
	cin0 => \u26|Add2~58\,
	cin1 => \u26|Add2~58COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~55_combout\,
	cout0 => \u26|Add2~56\,
	cout1 => \u26|Add2~56COUT1_107\);

\u26|day_starting_price_yuan[9]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(9) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|LessThan2~11_combout\ & (\u26|Add2~55_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(9)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan2~11_combout\,
	datab => \u26|day_starting_price_yuan\(9),
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|Add2~55_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(9));

\u26|Add2~53\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~53_combout\ = \u26|day_starting_price_yuan\(10) $ (!(!\u26|Add2~64\ & \u26|Add2~56\) # (\u26|Add2~64\ & \u26|Add2~56COUT1_107\))
-- \u26|Add2~54\ = CARRY(\u26|day_starting_price_yuan\(10) & (!\u26|Add2~56COUT1_107\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(10),
	cin => \u26|Add2~64\,
	cin0 => \u26|Add2~56\,
	cin1 => \u26|Add2~56COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~53_combout\,
	cout => \u26|Add2~54\);

\u26|day_starting_price_yuan[10]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(10) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & (\u26|LessThan2~11_combout\ & \u26|Add2~53_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & \u26|day_starting_price_yuan\(10), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_yuan\(10),
	datab => \u26|LessThan2~11_combout\,
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|Add2~53_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(10));

\u26|LessThan2~6\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan2~6_combout\ = !\u26|day_starting_price_yuan\(7) & !\u26|day_starting_price_yuan\(8) & !\u26|day_starting_price_yuan\(9) & !\u26|day_starting_price_yuan\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(7),
	datab => \u26|day_starting_price_yuan\(8),
	datac => \u26|day_starting_price_yuan\(9),
	datad => \u26|day_starting_price_yuan\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan2~6_combout\);

\u26|Add2~51\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~51_combout\ = \u26|day_starting_price_yuan\(11) $ (\u26|Add2~54\)
-- \u26|Add2~52\ = CARRY(!\u26|Add2~54\ # !\u26|day_starting_price_yuan\(11))
-- \u26|Add2~52COUT1_109\ = CARRY(!\u26|Add2~54\ # !\u26|day_starting_price_yuan\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(11),
	cin => \u26|Add2~54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~51_combout\,
	cout0 => \u26|Add2~52\,
	cout1 => \u26|Add2~52COUT1_109\);

\u26|day_starting_price_yuan[11]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(11) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|LessThan2~11_combout\ & \u26|Add2~51_combout\ # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(11)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan2~11_combout\,
	datab => \u26|Add2~51_combout\,
	datac => \u26|day_starting_price_yuan\(11),
	datad => \u26|day_starting_price_y[1]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(11));

\u26|Add2~49\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~49_combout\ = \u26|day_starting_price_yuan\(12) $ !(!\u26|Add2~54\ & \u26|Add2~52\) # (\u26|Add2~54\ & \u26|Add2~52COUT1_109\)
-- \u26|Add2~50\ = CARRY(\u26|day_starting_price_yuan\(12) & !\u26|Add2~52\)
-- \u26|Add2~50COUT1_111\ = CARRY(\u26|day_starting_price_yuan\(12) & !\u26|Add2~52COUT1_109\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(12),
	cin => \u26|Add2~54\,
	cin0 => \u26|Add2~52\,
	cin1 => \u26|Add2~52COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~49_combout\,
	cout0 => \u26|Add2~50\,
	cout1 => \u26|Add2~50COUT1_111\);

\u26|day_starting_price_yuan[12]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(12) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|Add2~49_combout\ & (\u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(12)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add2~49_combout\,
	datab => \u26|day_starting_price_yuan\(12),
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan2~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(12));

\u26|Add2~47\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~47_combout\ = \u26|day_starting_price_yuan\(13) $ ((!\u26|Add2~54\ & \u26|Add2~50\) # (\u26|Add2~54\ & \u26|Add2~50COUT1_111\))
-- \u26|Add2~48\ = CARRY(!\u26|Add2~50\ # !\u26|day_starting_price_yuan\(13))
-- \u26|Add2~48COUT1_113\ = CARRY(!\u26|Add2~50COUT1_111\ # !\u26|day_starting_price_yuan\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(13),
	cin => \u26|Add2~54\,
	cin0 => \u26|Add2~50\,
	cin1 => \u26|Add2~50COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~47_combout\,
	cout0 => \u26|Add2~48\,
	cout1 => \u26|Add2~48COUT1_113\);

\u26|day_starting_price_yuan[13]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(13) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & (\u26|LessThan2~11_combout\ & \u26|Add2~47_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & \u26|day_starting_price_yuan\(13), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_yuan\(13),
	datab => \u26|LessThan2~11_combout\,
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|Add2~47_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(13));

\u26|Add2~45\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~45_combout\ = \u26|day_starting_price_yuan\(14) $ (!(!\u26|Add2~54\ & \u26|Add2~48\) # (\u26|Add2~54\ & \u26|Add2~48COUT1_113\))
-- \u26|Add2~46\ = CARRY(\u26|day_starting_price_yuan\(14) & (!\u26|Add2~48\))
-- \u26|Add2~46COUT1_115\ = CARRY(\u26|day_starting_price_yuan\(14) & (!\u26|Add2~48COUT1_113\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(14),
	cin => \u26|Add2~54\,
	cin0 => \u26|Add2~48\,
	cin1 => \u26|Add2~48COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~45_combout\,
	cout0 => \u26|Add2~46\,
	cout1 => \u26|Add2~46COUT1_115\);

\u26|day_starting_price_yuan[14]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(14) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|LessThan2~11_combout\ & (\u26|Add2~45_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(14)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan2~11_combout\,
	datab => \u26|day_starting_price_yuan\(14),
	datac => \u26|Add2~45_combout\,
	datad => \u26|day_starting_price_y[1]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(14));

\u26|Add2~43\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~43_combout\ = \u26|day_starting_price_yuan\(15) $ (!\u26|Add2~54\ & \u26|Add2~46\) # (\u26|Add2~54\ & \u26|Add2~46COUT1_115\)
-- \u26|Add2~44\ = CARRY(!\u26|Add2~46COUT1_115\ # !\u26|day_starting_price_yuan\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(15),
	cin => \u26|Add2~54\,
	cin0 => \u26|Add2~46\,
	cin1 => \u26|Add2~46COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~43_combout\,
	cout => \u26|Add2~44\);

\u26|day_starting_price_yuan[15]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(15) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|LessThan2~11_combout\ & \u26|Add2~43_combout\ # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(15)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan2~11_combout\,
	datab => \u26|Add2~43_combout\,
	datac => \u26|day_starting_price_yuan\(15),
	datad => \u26|day_starting_price_y[1]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(15));

\u26|Add2~41\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~41_combout\ = \u26|day_starting_price_yuan\(16) $ !\u26|Add2~44\
-- \u26|Add2~42\ = CARRY(\u26|day_starting_price_yuan\(16) & !\u26|Add2~44\)
-- \u26|Add2~42COUT1_117\ = CARRY(\u26|day_starting_price_yuan\(16) & !\u26|Add2~44\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(16),
	cin => \u26|Add2~44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~41_combout\,
	cout0 => \u26|Add2~42\,
	cout1 => \u26|Add2~42COUT1_117\);

\u26|day_starting_price_yuan[16]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(16) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|LessThan2~11_combout\ & (\u26|Add2~41_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(16)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan2~11_combout\,
	datab => \u26|day_starting_price_yuan\(16),
	datac => \u26|Add2~41_combout\,
	datad => \u26|day_starting_price_y[1]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(16));

\u26|Add2~39\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~39_combout\ = \u26|day_starting_price_yuan\(17) $ (!\u26|Add2~44\ & \u26|Add2~42\) # (\u26|Add2~44\ & \u26|Add2~42COUT1_117\)
-- \u26|Add2~40\ = CARRY(!\u26|Add2~42\ # !\u26|day_starting_price_yuan\(17))
-- \u26|Add2~40COUT1_119\ = CARRY(!\u26|Add2~42COUT1_117\ # !\u26|day_starting_price_yuan\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(17),
	cin => \u26|Add2~44\,
	cin0 => \u26|Add2~42\,
	cin1 => \u26|Add2~42COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~39_combout\,
	cout0 => \u26|Add2~40\,
	cout1 => \u26|Add2~40COUT1_119\);

\u26|day_starting_price_yuan[17]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(17) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|Add2~39_combout\ & (\u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(17)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add2~39_combout\,
	datab => \u26|day_starting_price_yuan\(17),
	datac => \u26|LessThan2~11_combout\,
	datad => \u26|day_starting_price_y[1]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(17));

\u26|Add2~37\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~37_combout\ = \u26|day_starting_price_yuan\(18) $ !(!\u26|Add2~44\ & \u26|Add2~40\) # (\u26|Add2~44\ & \u26|Add2~40COUT1_119\)
-- \u26|Add2~38\ = CARRY(\u26|day_starting_price_yuan\(18) & !\u26|Add2~40\)
-- \u26|Add2~38COUT1_121\ = CARRY(\u26|day_starting_price_yuan\(18) & !\u26|Add2~40COUT1_119\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(18),
	cin => \u26|Add2~44\,
	cin0 => \u26|Add2~40\,
	cin1 => \u26|Add2~40COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~37_combout\,
	cout0 => \u26|Add2~38\,
	cout1 => \u26|Add2~38COUT1_121\);

\u26|day_starting_price_yuan[18]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(18) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & (\u26|Add2~37_combout\ & \u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & \u26|day_starting_price_yuan\(18), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_yuan\(18),
	datab => \u26|Add2~37_combout\,
	datac => \u26|LessThan2~11_combout\,
	datad => \u26|day_starting_price_y[1]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(18));

\u26|Add2~35\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~35_combout\ = \u26|day_starting_price_yuan\(19) $ ((!\u26|Add2~44\ & \u26|Add2~38\) # (\u26|Add2~44\ & \u26|Add2~38COUT1_121\))
-- \u26|Add2~36\ = CARRY(!\u26|Add2~38\ # !\u26|day_starting_price_yuan\(19))
-- \u26|Add2~36COUT1_123\ = CARRY(!\u26|Add2~38COUT1_121\ # !\u26|day_starting_price_yuan\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(19),
	cin => \u26|Add2~44\,
	cin0 => \u26|Add2~38\,
	cin1 => \u26|Add2~38COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~35_combout\,
	cout0 => \u26|Add2~36\,
	cout1 => \u26|Add2~36COUT1_123\);

\u26|day_starting_price_yuan[19]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(19) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|Add2~35_combout\ & (\u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(19)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add2~35_combout\,
	datab => \u26|day_starting_price_yuan\(19),
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan2~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(19));

\u26|Add2~33\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~33_combout\ = \u26|day_starting_price_yuan\(20) $ !(!\u26|Add2~44\ & \u26|Add2~36\) # (\u26|Add2~44\ & \u26|Add2~36COUT1_123\)
-- \u26|Add2~34\ = CARRY(\u26|day_starting_price_yuan\(20) & !\u26|Add2~36COUT1_123\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(20),
	cin => \u26|Add2~44\,
	cin0 => \u26|Add2~36\,
	cin1 => \u26|Add2~36COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~33_combout\,
	cout => \u26|Add2~34\);

\u26|day_starting_price_yuan[20]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(20) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|Add2~33_combout\ & (\u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(20)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add2~33_combout\,
	datab => \u26|day_starting_price_yuan\(20),
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan2~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(20));

\u26|Add2~31\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~31_combout\ = \u26|day_starting_price_yuan\(21) $ \u26|Add2~34\
-- \u26|Add2~32\ = CARRY(!\u26|Add2~34\ # !\u26|day_starting_price_yuan\(21))
-- \u26|Add2~32COUT1_125\ = CARRY(!\u26|Add2~34\ # !\u26|day_starting_price_yuan\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(21),
	cin => \u26|Add2~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~31_combout\,
	cout0 => \u26|Add2~32\,
	cout1 => \u26|Add2~32COUT1_125\);

\u26|day_starting_price_yuan[21]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(21) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|LessThan2~11_combout\ & (\u26|Add2~31_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(21)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan2~11_combout\,
	datab => \u26|day_starting_price_yuan\(21),
	datac => \u26|Add2~31_combout\,
	datad => \u26|day_starting_price_y[1]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(21));

\u26|Add2~29\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~29_combout\ = \u26|day_starting_price_yuan\(22) $ (!(!\u26|Add2~34\ & \u26|Add2~32\) # (\u26|Add2~34\ & \u26|Add2~32COUT1_125\))
-- \u26|Add2~30\ = CARRY(\u26|day_starting_price_yuan\(22) & (!\u26|Add2~32\))
-- \u26|Add2~30COUT1_127\ = CARRY(\u26|day_starting_price_yuan\(22) & (!\u26|Add2~32COUT1_125\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(22),
	cin => \u26|Add2~34\,
	cin0 => \u26|Add2~32\,
	cin1 => \u26|Add2~32COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~29_combout\,
	cout0 => \u26|Add2~30\,
	cout1 => \u26|Add2~30COUT1_127\);

\u26|day_starting_price_yuan[22]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(22) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|Add2~29_combout\ & \u26|LessThan2~11_combout\ # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(22)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add2~29_combout\,
	datab => \u26|day_starting_price_y[1]~0_combout\,
	datac => \u26|LessThan2~11_combout\,
	datad => \u26|day_starting_price_yuan\(22),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(22));

\u26|LessThan2~2\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan2~2_combout\ = !\u26|day_starting_price_yuan\(22) & !\u26|day_starting_price_yuan\(20) & !\u26|day_starting_price_yuan\(19) & !\u26|day_starting_price_yuan\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(22),
	datab => \u26|day_starting_price_yuan\(20),
	datac => \u26|day_starting_price_yuan\(19),
	datad => \u26|day_starting_price_yuan\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan2~2_combout\);

\u26|LessThan2~3\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan2~3_combout\ = !\u26|day_starting_price_yuan\(18) & !\u26|day_starting_price_yuan\(15) & !\u26|day_starting_price_yuan\(17) & !\u26|day_starting_price_yuan\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(18),
	datab => \u26|day_starting_price_yuan\(15),
	datac => \u26|day_starting_price_yuan\(17),
	datad => \u26|day_starting_price_yuan\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan2~3_combout\);

\u26|Add2~27\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~27_combout\ = \u26|day_starting_price_yuan\(23) $ ((!\u26|Add2~34\ & \u26|Add2~30\) # (\u26|Add2~34\ & \u26|Add2~30COUT1_127\))
-- \u26|Add2~28\ = CARRY(!\u26|Add2~30\ # !\u26|day_starting_price_yuan\(23))
-- \u26|Add2~28COUT1_129\ = CARRY(!\u26|Add2~30COUT1_127\ # !\u26|day_starting_price_yuan\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(23),
	cin => \u26|Add2~34\,
	cin0 => \u26|Add2~30\,
	cin1 => \u26|Add2~30COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~27_combout\,
	cout0 => \u26|Add2~28\,
	cout1 => \u26|Add2~28COUT1_129\);

\u26|day_starting_price_yuan[23]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(23) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & (\u26|Add2~27_combout\ & \u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & \u26|day_starting_price_yuan\(23), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_yuan\(23),
	datab => \u26|day_starting_price_y[1]~0_combout\,
	datac => \u26|Add2~27_combout\,
	datad => \u26|LessThan2~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(23));

\u26|Add2~25\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~25_combout\ = \u26|day_starting_price_yuan\(24) $ !(!\u26|Add2~34\ & \u26|Add2~28\) # (\u26|Add2~34\ & \u26|Add2~28COUT1_129\)
-- \u26|Add2~26\ = CARRY(\u26|day_starting_price_yuan\(24) & !\u26|Add2~28\)
-- \u26|Add2~26COUT1_131\ = CARRY(\u26|day_starting_price_yuan\(24) & !\u26|Add2~28COUT1_129\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(24),
	cin => \u26|Add2~34\,
	cin0 => \u26|Add2~28\,
	cin1 => \u26|Add2~28COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~25_combout\,
	cout0 => \u26|Add2~26\,
	cout1 => \u26|Add2~26COUT1_131\);

\u26|day_starting_price_yuan[24]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(24) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|Add2~25_combout\ & (\u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(24)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add2~25_combout\,
	datab => \u26|day_starting_price_y[1]~0_combout\,
	datac => \u26|day_starting_price_yuan\(24),
	datad => \u26|LessThan2~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(24));

\u26|Add2~21\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~21_combout\ = \u26|day_starting_price_yuan\(26) $ (!\u26|Add2~24\)
-- \u26|Add2~22\ = CARRY(\u26|day_starting_price_yuan\(26) & (!\u26|Add2~24\))
-- \u26|Add2~22COUT1_133\ = CARRY(\u26|day_starting_price_yuan\(26) & (!\u26|Add2~24\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(26),
	cin => \u26|Add2~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~21_combout\,
	cout0 => \u26|Add2~22\,
	cout1 => \u26|Add2~22COUT1_133\);

\u26|day_starting_price_yuan[26]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(26) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & (\u26|Add2~21_combout\ & \u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & \u26|day_starting_price_yuan\(26), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_yuan\(26),
	datab => \u26|Add2~21_combout\,
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan2~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(26));

\u26|LessThan2~1\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan2~1_combout\ = !\u26|day_starting_price_yuan\(23) & !\u26|day_starting_price_yuan\(25) & !\u26|day_starting_price_yuan\(24) & !\u26|day_starting_price_yuan\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(23),
	datab => \u26|day_starting_price_yuan\(25),
	datac => \u26|day_starting_price_yuan\(24),
	datad => \u26|day_starting_price_yuan\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan2~1_combout\);

\u26|Add2~19\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~19_combout\ = \u26|day_starting_price_yuan\(27) $ (!\u26|Add2~24\ & \u26|Add2~22\) # (\u26|Add2~24\ & \u26|Add2~22COUT1_133\)
-- \u26|Add2~20\ = CARRY(!\u26|Add2~22\ # !\u26|day_starting_price_yuan\(27))
-- \u26|Add2~20COUT1_135\ = CARRY(!\u26|Add2~22COUT1_133\ # !\u26|day_starting_price_yuan\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(27),
	cin => \u26|Add2~24\,
	cin0 => \u26|Add2~22\,
	cin1 => \u26|Add2~22COUT1_133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~19_combout\,
	cout0 => \u26|Add2~20\,
	cout1 => \u26|Add2~20COUT1_135\);

\u26|day_starting_price_yuan[27]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(27) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|Add2~19_combout\ & (\u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(27)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add2~19_combout\,
	datab => \u26|day_starting_price_yuan\(27),
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|LessThan2~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(27));

\u26|Add2~17\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~17_combout\ = \u26|day_starting_price_yuan\(28) $ !(!\u26|Add2~24\ & \u26|Add2~20\) # (\u26|Add2~24\ & \u26|Add2~20COUT1_135\)
-- \u26|Add2~18\ = CARRY(\u26|day_starting_price_yuan\(28) & !\u26|Add2~20\)
-- \u26|Add2~18COUT1_137\ = CARRY(\u26|day_starting_price_yuan\(28) & !\u26|Add2~20COUT1_135\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(28),
	cin => \u26|Add2~24\,
	cin0 => \u26|Add2~20\,
	cin1 => \u26|Add2~20COUT1_135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~17_combout\,
	cout0 => \u26|Add2~18\,
	cout1 => \u26|Add2~18COUT1_137\);

\u26|day_starting_price_yuan[28]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(28) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & (\u26|Add2~17_combout\ & \u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & \u26|day_starting_price_yuan\(28), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_y[1]~0_combout\,
	datab => \u26|day_starting_price_yuan\(28),
	datac => \u26|Add2~17_combout\,
	datad => \u26|LessThan2~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(28));

\u26|Add2~15\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~15_combout\ = \u26|day_starting_price_yuan\(29) $ ((!\u26|Add2~24\ & \u26|Add2~18\) # (\u26|Add2~24\ & \u26|Add2~18COUT1_137\))
-- \u26|Add2~16\ = CARRY(!\u26|Add2~18\ # !\u26|day_starting_price_yuan\(29))
-- \u26|Add2~16COUT1_139\ = CARRY(!\u26|Add2~18COUT1_137\ # !\u26|day_starting_price_yuan\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(29),
	cin => \u26|Add2~24\,
	cin0 => \u26|Add2~18\,
	cin1 => \u26|Add2~18COUT1_137\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~15_combout\,
	cout0 => \u26|Add2~16\,
	cout1 => \u26|Add2~16COUT1_139\);

\u26|day_starting_price_yuan[29]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(29) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|Add2~15_combout\ & (\u26|LessThan2~11_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(29)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_y[1]~0_combout\,
	datab => \u26|Add2~15_combout\,
	datac => \u26|day_starting_price_yuan\(29),
	datad => \u26|LessThan2~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(29));

\u26|LessThan2~0\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan2~0_combout\ = !\u26|day_starting_price_yuan\(29) & !\u26|day_starting_price_yuan\(28) & !\u26|day_starting_price_yuan\(27) & !\u26|day_starting_price_yuan\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(29),
	datab => \u26|day_starting_price_yuan\(28),
	datac => \u26|day_starting_price_yuan\(27),
	datad => \u26|day_starting_price_yuan\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan2~0_combout\);

\u26|LessThan2~4\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan2~4_combout\ = \u26|LessThan2~2_combout\ & \u26|LessThan2~3_combout\ & \u26|LessThan2~1_combout\ & \u26|LessThan2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan2~2_combout\,
	datab => \u26|LessThan2~3_combout\,
	datac => \u26|LessThan2~1_combout\,
	datad => \u26|LessThan2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan2~4_combout\);

\u26|LessThan2~5\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan2~5_combout\ = !\u26|day_starting_price_yuan\(13) & !\u26|day_starting_price_yuan\(14) & !\u26|day_starting_price_yuan\(11) & !\u26|day_starting_price_yuan\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(13),
	datab => \u26|day_starting_price_yuan\(14),
	datac => \u26|day_starting_price_yuan\(11),
	datad => \u26|day_starting_price_yuan\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan2~5_combout\);

\u26|LessThan2~8\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan2~8_combout\ = \u26|LessThan2~7_combout\ & \u26|LessThan2~6_combout\ & \u26|LessThan2~4_combout\ & \u26|LessThan2~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan2~7_combout\,
	datab => \u26|LessThan2~6_combout\,
	datac => \u26|LessThan2~4_combout\,
	datad => \u26|LessThan2~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan2~8_combout\);

\u26|day_starting_price_jiao[4]~136\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao[4]~136_combout\ = \u26|pricesel\(2) & \u23|key_out~regout\ & \u26|price_sel\(0) # !\u26|pricesel\(2) & (\u23|key_out~regout\ $ \u26|price_sel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c330",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|pricesel\(2),
	datac => \u23|key_out~regout\,
	datad => \u26|price_sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_starting_price_jiao[4]~136_combout\);

\u26|day_starting_price_yuan[4]~169\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan[4]~169_combout\ = !\u26|pricesel\(1) & \u22|key_out~regout\ & \u26|day_starting_price_jiao[4]~136_combout\ & \u20|key_out~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(1),
	datab => \u22|key_out~regout\,
	datac => \u26|day_starting_price_jiao[4]~136_combout\,
	datad => \u20|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_starting_price_yuan[4]~169_combout\);

\u26|day_starting_price_y[1]~0\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_y[1]~0_combout\ = \u26|day_starting_price_yuan[4]~169_combout\ & (\u26|LessThan2~11_combout\ # !\u26|Equal2~0_combout\ & \u26|LessThan2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|Equal2~0_combout\,
	datab => \u26|LessThan2~8_combout\,
	datac => \u26|LessThan2~11_combout\,
	datad => \u26|day_starting_price_yuan[4]~169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_starting_price_y[1]~0_combout\);

\u26|Add2~23\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~23_combout\ = \u26|day_starting_price_yuan\(25) $ (!\u26|Add2~34\ & \u26|Add2~26\) # (\u26|Add2~34\ & \u26|Add2~26COUT1_131\)
-- \u26|Add2~24\ = CARRY(!\u26|Add2~26COUT1_131\ # !\u26|day_starting_price_yuan\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_yuan\(25),
	cin => \u26|Add2~34\,
	cin0 => \u26|Add2~26\,
	cin1 => \u26|Add2~26COUT1_131\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~23_combout\,
	cout => \u26|Add2~24\);

\u26|day_starting_price_yuan[25]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(25) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & \u26|LessThan2~11_combout\ & (\u26|Add2~23_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & (\u26|day_starting_price_yuan\(25)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan2~11_combout\,
	datab => \u26|day_starting_price_yuan\(25),
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|Add2~23_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(25));

\u26|Add2~13\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~13_combout\ = \u26|day_starting_price_yuan\(30) $ (!(!\u26|Add2~24\ & \u26|Add2~16\) # (\u26|Add2~24\ & \u26|Add2~16COUT1_139\))
-- \u26|Add2~14\ = CARRY(\u26|day_starting_price_yuan\(30) & (!\u26|Add2~16COUT1_139\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_yuan\(30),
	cin => \u26|Add2~24\,
	cin0 => \u26|Add2~16\,
	cin1 => \u26|Add2~16COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~13_combout\,
	cout => \u26|Add2~14\);

\u26|day_starting_price_yuan[30]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(30) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & (\u26|LessThan2~11_combout\ & \u26|Add2~13_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & \u26|day_starting_price_yuan\(30), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_yuan\(30),
	datab => \u26|LessThan2~11_combout\,
	datac => \u26|Add2~13_combout\,
	datad => \u26|day_starting_price_y[1]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(30));

\u26|Add2~11\ : cyclone_lcell
-- Equation(s):
-- \u26|Add2~11_combout\ = \u26|Add2~14\ $ \u26|day_starting_price_yuan\(31)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u26|day_starting_price_yuan\(31),
	cin => \u26|Add2~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add2~11_combout\);

\u26|day_starting_price_yuan[31]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_yuan\(31) = DFFEAS(\u26|day_starting_price_yuan[4]~169_combout\ & \u26|Add2~11_combout\ & (\u26|day_starting_price_yuan\(31) # \u26|LessThan2~10_combout\) # !\u26|day_starting_price_yuan[4]~169_combout\ & 
-- \u26|day_starting_price_yuan\(31), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c8aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_yuan\(31),
	datab => \u26|Add2~11_combout\,
	datac => \u26|LessThan2~10_combout\,
	datad => \u26|day_starting_price_yuan[4]~169_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_yuan\(31));

\u26|day_starting_price_y[0]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_y\(0) = DFFEAS(\u26|Add2~0_combout\ & (\u26|day_starting_price_yuan\(31) # \u26|LessThan2~10_combout\), GLOBAL(\clk~combout\), VCC, , \u26|day_starting_price_y[1]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccc0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|Add2~0_combout\,
	datac => \u26|day_starting_price_yuan\(31),
	datad => \u26|LessThan2~10_combout\,
	aclr => GND,
	ena => \u26|day_starting_price_y[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_y\(0));

\u26|LessThan2~10\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan2~10_combout\ = \u26|LessThan2~8_combout\ & (!\u26|day_starting_price_y\(0) & \u26|LessThan2~9_combout\ # !\u26|day_starting_price_y\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "40cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_y\(0),
	datab => \u26|LessThan2~8_combout\,
	datac => \u26|LessThan2~9_combout\,
	datad => \u26|day_starting_price_y\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan2~10_combout\);

\u26|LessThan2~11\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan2~11_combout\ = \u26|LessThan2~10_combout\ # \u26|day_starting_price_yuan\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffcc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|LessThan2~10_combout\,
	datad => \u26|day_starting_price_yuan\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan2~11_combout\);

\u26|day_starting_price_y[3]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_y\(3) = DFFEAS(\u26|day_starting_price_y[1]~0_combout\ & (\u26|LessThan2~11_combout\ & \u26|Add2~9_combout\) # !\u26|day_starting_price_y[1]~0_combout\ & \u26|day_starting_price_y\(3), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_y\(3),
	datab => \u26|LessThan2~11_combout\,
	datac => \u26|day_starting_price_y[1]~0_combout\,
	datad => \u26|Add2~9_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_y\(3));

\u27|u28_4|u25_1|Add2~3\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_4|u25_1|Add2~3_combout\ = \u26|day_starting_price_y\(2) & (\u26|day_starting_price_y\(0) & (\u26|day_starting_price_y\(3) # \u26|day_starting_price_y\(1)) # !\u26|day_starting_price_y\(0) & \u26|day_starting_price_y\(3) & 
-- \u26|day_starting_price_y\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c880",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_y\(0),
	datab => \u26|day_starting_price_y\(2),
	datac => \u26|day_starting_price_y\(3),
	datad => \u26|day_starting_price_y\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_4|u25_1|Add2~3_combout\);

\u27|u28_4|u25_1|Add2~1\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_4|u25_1|Add2~1_combout\ = \u26|day_starting_price_y\(1) $ \u26|day_starting_price_y\(3) $ (\u26|day_starting_price_y\(2) & \u26|day_starting_price_y\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "956a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_y\(1),
	datab => \u26|day_starting_price_y\(2),
	datac => \u26|day_starting_price_y\(0),
	datad => \u26|day_starting_price_y\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_4|u25_1|Add2~1_combout\);

\u27|u28_4|u25_1|Add2~0\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_4|u25_1|Add2~0_combout\ = \u26|day_starting_price_y\(2) $ \u26|day_starting_price_y\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_y\(2),
	datac => \u26|day_starting_price_y\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_4|u25_1|Add2~0_combout\);

\u26|Add1~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~0_combout\ = !\u26|day_starting_price_j\(0)
-- \u26|Add1~1\ = CARRY(\u26|day_starting_price_j\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_j\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~0_combout\,
	cout => \u26|Add1~1\);

\u26|day_starting_price_j[0]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_j\(0) = DFFEAS(\u26|Add1~0_combout\ & (\u26|LessThan1~10_combout\ # \u26|day_starting_price_jiao\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_starting_price_j[0]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|LessThan1~10_combout\,
	datac => \u26|day_starting_price_jiao\(31),
	datad => \u26|Add1~0_combout\,
	aclr => GND,
	ena => \u26|day_starting_price_j[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_j\(0));

\u26|LessThan1~11\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan1~11_combout\ = \u26|day_starting_price_jiao\(31) # \u26|LessThan1~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u26|day_starting_price_jiao\(31),
	datad => \u26|LessThan1~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan1~11_combout\);

\u26|Add1~3\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~3_combout\ = \u26|day_starting_price_j\(1) $ \u26|Add1~1\
-- \u26|Add1~4\ = CARRY(!\u26|Add1~1\ # !\u26|day_starting_price_j\(1))
-- \u26|Add1~4COUT1_93\ = CARRY(!\u26|Add1~1\ # !\u26|day_starting_price_j\(1))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_j\(1),
	cin => \u26|Add1~1\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~3_combout\,
	cout0 => \u26|Add1~4\,
	cout1 => \u26|Add1~4COUT1_93\);

\u26|day_starting_price_j[1]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_j\(1) = DFFEAS(\u26|Add1~3_combout\ & (\u26|day_starting_price_jiao\(31) # \u26|LessThan1~10_combout\), GLOBAL(\clk~combout\), VCC, , \u26|day_starting_price_j[0]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0e0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_jiao\(31),
	datab => \u26|LessThan1~10_combout\,
	datac => \u26|Add1~3_combout\,
	aclr => GND,
	ena => \u26|day_starting_price_j[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_j\(1));

\u26|Add1~6\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~6_combout\ = \u26|day_starting_price_j\(2) $ !(!\u26|Add1~1\ & \u26|Add1~4\) # (\u26|Add1~1\ & \u26|Add1~4COUT1_93\)
-- \u26|Add1~7\ = CARRY(\u26|day_starting_price_j\(2) & !\u26|Add1~4\)
-- \u26|Add1~7COUT1_95\ = CARRY(\u26|day_starting_price_j\(2) & !\u26|Add1~4COUT1_93\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_j\(2),
	cin => \u26|Add1~1\,
	cin0 => \u26|Add1~4\,
	cin1 => \u26|Add1~4COUT1_93\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~6_combout\,
	cout0 => \u26|Add1~7\,
	cout1 => \u26|Add1~7COUT1_95\);

\u26|day_starting_price_j[2]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_j\(2) = DFFEAS(\u26|Add1~6_combout\ & (\u26|LessThan1~10_combout\ # \u26|day_starting_price_jiao\(31)), GLOBAL(\clk~combout\), VCC, , \u26|day_starting_price_j[0]~0_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u26|LessThan1~10_combout\,
	datac => \u26|day_starting_price_jiao\(31),
	datad => \u26|Add1~6_combout\,
	aclr => GND,
	ena => \u26|day_starting_price_j[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_j\(2));

\u26|Add1~9\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~9_combout\ = \u26|day_starting_price_j\(3) $ ((!\u26|Add1~1\ & \u26|Add1~7\) # (\u26|Add1~1\ & \u26|Add1~7COUT1_95\))
-- \u26|Add1~10\ = CARRY(!\u26|Add1~7\ # !\u26|day_starting_price_j\(3))
-- \u26|Add1~10COUT1_97\ = CARRY(!\u26|Add1~7COUT1_95\ # !\u26|day_starting_price_j\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_j\(3),
	cin => \u26|Add1~1\,
	cin0 => \u26|Add1~7\,
	cin1 => \u26|Add1~7COUT1_95\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~9_combout\,
	cout0 => \u26|Add1~10\,
	cout1 => \u26|Add1~10COUT1_97\);

\u26|Add1~65\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~65_combout\ = \u26|day_starting_price_jiao\(4) $ (!(!\u26|Add1~1\ & \u26|Add1~10\) # (\u26|Add1~1\ & \u26|Add1~10COUT1_97\))
-- \u26|Add1~66\ = CARRY(\u26|day_starting_price_jiao\(4) & (!\u26|Add1~10\))
-- \u26|Add1~66COUT1_99\ = CARRY(\u26|day_starting_price_jiao\(4) & (!\u26|Add1~10COUT1_97\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(4),
	cin => \u26|Add1~1\,
	cin0 => \u26|Add1~10\,
	cin1 => \u26|Add1~10COUT1_97\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~65_combout\,
	cout0 => \u26|Add1~66\,
	cout1 => \u26|Add1~66COUT1_99\);

\u26|day_starting_price_jiao[4]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(4) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|Add1~65_combout\ & (\u26|LessThan1~11_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(4)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_j[0]~0_combout\,
	datab => \u26|Add1~65_combout\,
	datac => \u26|day_starting_price_jiao\(4),
	datad => \u26|LessThan1~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(4));

\u26|Add1~63\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~63_combout\ = \u26|day_starting_price_jiao\(5) $ (!\u26|Add1~1\ & \u26|Add1~66\) # (\u26|Add1~1\ & \u26|Add1~66COUT1_99\)
-- \u26|Add1~64\ = CARRY(!\u26|Add1~66COUT1_99\ # !\u26|day_starting_price_jiao\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(5),
	cin => \u26|Add1~1\,
	cin0 => \u26|Add1~66\,
	cin1 => \u26|Add1~66COUT1_99\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~63_combout\,
	cout => \u26|Add1~64\);

\u26|day_starting_price_jiao[5]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(5) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~63_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(5)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_jiao\(5),
	datac => \u26|Add1~63_combout\,
	datad => \u26|day_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(5));

\u26|Add1~61\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~61_combout\ = \u26|day_starting_price_jiao\(6) $ !\u26|Add1~64\
-- \u26|Add1~62\ = CARRY(\u26|day_starting_price_jiao\(6) & !\u26|Add1~64\)
-- \u26|Add1~62COUT1_101\ = CARRY(\u26|day_starting_price_jiao\(6) & !\u26|Add1~64\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(6),
	cin => \u26|Add1~64\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~61_combout\,
	cout0 => \u26|Add1~62\,
	cout1 => \u26|Add1~62COUT1_101\);

\u26|day_starting_price_jiao[6]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(6) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & \u26|Add1~61_combout\ # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(6)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|Add1~61_combout\,
	datac => \u26|day_starting_price_jiao\(6),
	datad => \u26|day_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(6));

\u26|Add1~59\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~59_combout\ = \u26|day_starting_price_jiao\(7) $ (!\u26|Add1~64\ & \u26|Add1~62\) # (\u26|Add1~64\ & \u26|Add1~62COUT1_101\)
-- \u26|Add1~60\ = CARRY(!\u26|Add1~62\ # !\u26|day_starting_price_jiao\(7))
-- \u26|Add1~60COUT1_103\ = CARRY(!\u26|Add1~62COUT1_101\ # !\u26|day_starting_price_jiao\(7))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(7),
	cin => \u26|Add1~64\,
	cin0 => \u26|Add1~62\,
	cin1 => \u26|Add1~62COUT1_101\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~59_combout\,
	cout0 => \u26|Add1~60\,
	cout1 => \u26|Add1~60COUT1_103\);

\u26|day_starting_price_jiao[7]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(7) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~59_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(7)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_jiao\(7),
	datac => \u26|day_starting_price_j[0]~0_combout\,
	datad => \u26|Add1~59_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(7));

\u26|Add1~57\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~57_combout\ = \u26|day_starting_price_jiao\(8) $ !(!\u26|Add1~64\ & \u26|Add1~60\) # (\u26|Add1~64\ & \u26|Add1~60COUT1_103\)
-- \u26|Add1~58\ = CARRY(\u26|day_starting_price_jiao\(8) & !\u26|Add1~60\)
-- \u26|Add1~58COUT1_105\ = CARRY(\u26|day_starting_price_jiao\(8) & !\u26|Add1~60COUT1_103\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(8),
	cin => \u26|Add1~64\,
	cin0 => \u26|Add1~60\,
	cin1 => \u26|Add1~60COUT1_103\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~57_combout\,
	cout0 => \u26|Add1~58\,
	cout1 => \u26|Add1~58COUT1_105\);

\u26|day_starting_price_jiao[8]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(8) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~57_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(8)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_jiao\(8),
	datac => \u26|Add1~57_combout\,
	datad => \u26|day_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(8));

\u26|Add1~55\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~55_combout\ = \u26|day_starting_price_jiao\(9) $ (!\u26|Add1~64\ & \u26|Add1~58\) # (\u26|Add1~64\ & \u26|Add1~58COUT1_105\)
-- \u26|Add1~56\ = CARRY(!\u26|Add1~58\ # !\u26|day_starting_price_jiao\(9))
-- \u26|Add1~56COUT1_107\ = CARRY(!\u26|Add1~58COUT1_105\ # !\u26|day_starting_price_jiao\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(9),
	cin => \u26|Add1~64\,
	cin0 => \u26|Add1~58\,
	cin1 => \u26|Add1~58COUT1_105\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~55_combout\,
	cout0 => \u26|Add1~56\,
	cout1 => \u26|Add1~56COUT1_107\);

\u26|day_starting_price_jiao[9]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(9) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~55_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(9)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_jiao\(9),
	datac => \u26|day_starting_price_j[0]~0_combout\,
	datad => \u26|Add1~55_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(9));

\u26|Add1~53\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~53_combout\ = \u26|day_starting_price_jiao\(10) $ (!(!\u26|Add1~64\ & \u26|Add1~56\) # (\u26|Add1~64\ & \u26|Add1~56COUT1_107\))
-- \u26|Add1~54\ = CARRY(\u26|day_starting_price_jiao\(10) & (!\u26|Add1~56COUT1_107\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(10),
	cin => \u26|Add1~64\,
	cin0 => \u26|Add1~56\,
	cin1 => \u26|Add1~56COUT1_107\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~53_combout\,
	cout => \u26|Add1~54\);

\u26|day_starting_price_jiao[10]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(10) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~53_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(10)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_j[0]~0_combout\,
	datac => \u26|day_starting_price_jiao\(10),
	datad => \u26|Add1~53_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(10));

\u26|Add1~51\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~51_combout\ = \u26|day_starting_price_jiao\(11) $ (\u26|Add1~54\)
-- \u26|Add1~52\ = CARRY(!\u26|Add1~54\ # !\u26|day_starting_price_jiao\(11))
-- \u26|Add1~52COUT1_109\ = CARRY(!\u26|Add1~54\ # !\u26|day_starting_price_jiao\(11))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(11),
	cin => \u26|Add1~54\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~51_combout\,
	cout0 => \u26|Add1~52\,
	cout1 => \u26|Add1~52COUT1_109\);

\u26|day_starting_price_jiao[11]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(11) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~51_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(11)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_jiao\(11),
	datac => \u26|Add1~51_combout\,
	datad => \u26|day_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(11));

\u26|Add1~49\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~49_combout\ = \u26|day_starting_price_jiao\(12) $ !(!\u26|Add1~54\ & \u26|Add1~52\) # (\u26|Add1~54\ & \u26|Add1~52COUT1_109\)
-- \u26|Add1~50\ = CARRY(\u26|day_starting_price_jiao\(12) & !\u26|Add1~52\)
-- \u26|Add1~50COUT1_111\ = CARRY(\u26|day_starting_price_jiao\(12) & !\u26|Add1~52COUT1_109\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(12),
	cin => \u26|Add1~54\,
	cin0 => \u26|Add1~52\,
	cin1 => \u26|Add1~52COUT1_109\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~49_combout\,
	cout0 => \u26|Add1~50\,
	cout1 => \u26|Add1~50COUT1_111\);

\u26|day_starting_price_jiao[12]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(12) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~49_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(12)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_j[0]~0_combout\,
	datac => \u26|day_starting_price_jiao\(12),
	datad => \u26|Add1~49_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(12));

\u26|Add1~47\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~47_combout\ = \u26|day_starting_price_jiao\(13) $ (!\u26|Add1~54\ & \u26|Add1~50\) # (\u26|Add1~54\ & \u26|Add1~50COUT1_111\)
-- \u26|Add1~48\ = CARRY(!\u26|Add1~50\ # !\u26|day_starting_price_jiao\(13))
-- \u26|Add1~48COUT1_113\ = CARRY(!\u26|Add1~50COUT1_111\ # !\u26|day_starting_price_jiao\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(13),
	cin => \u26|Add1~54\,
	cin0 => \u26|Add1~50\,
	cin1 => \u26|Add1~50COUT1_111\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~47_combout\,
	cout0 => \u26|Add1~48\,
	cout1 => \u26|Add1~48COUT1_113\);

\u26|day_starting_price_jiao[13]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(13) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & (\u26|Add1~47_combout\ & \u26|LessThan1~11_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & \u26|day_starting_price_jiao\(13), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e222",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_jiao\(13),
	datab => \u26|day_starting_price_j[0]~0_combout\,
	datac => \u26|Add1~47_combout\,
	datad => \u26|LessThan1~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(13));

\u26|Add1~45\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~45_combout\ = \u26|day_starting_price_jiao\(14) $ (!(!\u26|Add1~54\ & \u26|Add1~48\) # (\u26|Add1~54\ & \u26|Add1~48COUT1_113\))
-- \u26|Add1~46\ = CARRY(\u26|day_starting_price_jiao\(14) & (!\u26|Add1~48\))
-- \u26|Add1~46COUT1_115\ = CARRY(\u26|day_starting_price_jiao\(14) & (!\u26|Add1~48COUT1_113\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(14),
	cin => \u26|Add1~54\,
	cin0 => \u26|Add1~48\,
	cin1 => \u26|Add1~48COUT1_113\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~45_combout\,
	cout0 => \u26|Add1~46\,
	cout1 => \u26|Add1~46COUT1_115\);

\u26|day_starting_price_jiao[14]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(14) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~45_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(14)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_j[0]~0_combout\,
	datac => \u26|day_starting_price_jiao\(14),
	datad => \u26|Add1~45_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(14));

\u26|LessThan1~5\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan1~5_combout\ = !\u26|day_starting_price_jiao\(12) & !\u26|day_starting_price_jiao\(13) & !\u26|day_starting_price_jiao\(14) & !\u26|day_starting_price_jiao\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(12),
	datab => \u26|day_starting_price_jiao\(13),
	datac => \u26|day_starting_price_jiao\(14),
	datad => \u26|day_starting_price_jiao\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan1~5_combout\);

\u26|LessThan1~6\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan1~6_combout\ = !\u26|day_starting_price_jiao\(10) & !\u26|day_starting_price_jiao\(9) & !\u26|day_starting_price_jiao\(8) & !\u26|day_starting_price_jiao\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(10),
	datab => \u26|day_starting_price_jiao\(9),
	datac => \u26|day_starting_price_jiao\(8),
	datad => \u26|day_starting_price_jiao\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan1~6_combout\);

\u26|LessThan1~7\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan1~7_combout\ = !\u26|day_starting_price_jiao\(6) & !\u26|day_starting_price_jiao\(4) & !\u26|day_starting_price_jiao\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0003",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(6),
	datac => \u26|day_starting_price_jiao\(4),
	datad => \u26|day_starting_price_jiao\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan1~7_combout\);

\u26|Add1~43\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~43_combout\ = \u26|day_starting_price_jiao\(15) $ ((!\u26|Add1~54\ & \u26|Add1~46\) # (\u26|Add1~54\ & \u26|Add1~46COUT1_115\))
-- \u26|Add1~44\ = CARRY(!\u26|Add1~46COUT1_115\ # !\u26|day_starting_price_jiao\(15))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(15),
	cin => \u26|Add1~54\,
	cin0 => \u26|Add1~46\,
	cin1 => \u26|Add1~46COUT1_115\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~43_combout\,
	cout => \u26|Add1~44\);

\u26|day_starting_price_jiao[15]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(15) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|Add1~43_combout\ & \u26|LessThan1~11_combout\ # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(15)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add1~43_combout\,
	datab => \u26|LessThan1~11_combout\,
	datac => \u26|day_starting_price_jiao\(15),
	datad => \u26|day_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(15));

\u26|Add1~41\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~41_combout\ = \u26|day_starting_price_jiao\(16) $ (!\u26|Add1~44\)
-- \u26|Add1~42\ = CARRY(\u26|day_starting_price_jiao\(16) & (!\u26|Add1~44\))
-- \u26|Add1~42COUT1_117\ = CARRY(\u26|day_starting_price_jiao\(16) & (!\u26|Add1~44\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(16),
	cin => \u26|Add1~44\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~41_combout\,
	cout0 => \u26|Add1~42\,
	cout1 => \u26|Add1~42COUT1_117\);

\u26|day_starting_price_jiao[16]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(16) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & (\u26|LessThan1~11_combout\ & \u26|Add1~41_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & \u26|day_starting_price_jiao\(16), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_jiao\(16),
	datab => \u26|LessThan1~11_combout\,
	datac => \u26|Add1~41_combout\,
	datad => \u26|day_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(16));

\u26|Add1~39\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~39_combout\ = \u26|day_starting_price_jiao\(17) $ (!\u26|Add1~44\ & \u26|Add1~42\) # (\u26|Add1~44\ & \u26|Add1~42COUT1_117\)
-- \u26|Add1~40\ = CARRY(!\u26|Add1~42\ # !\u26|day_starting_price_jiao\(17))
-- \u26|Add1~40COUT1_119\ = CARRY(!\u26|Add1~42COUT1_117\ # !\u26|day_starting_price_jiao\(17))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(17),
	cin => \u26|Add1~44\,
	cin0 => \u26|Add1~42\,
	cin1 => \u26|Add1~42COUT1_117\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~39_combout\,
	cout0 => \u26|Add1~40\,
	cout1 => \u26|Add1~40COUT1_119\);

\u26|day_starting_price_jiao[17]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(17) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & \u26|Add1~39_combout\ # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(17)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b380",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_j[0]~0_combout\,
	datac => \u26|Add1~39_combout\,
	datad => \u26|day_starting_price_jiao\(17),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(17));

\u26|Add1~37\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~37_combout\ = \u26|day_starting_price_jiao\(18) $ (!(!\u26|Add1~44\ & \u26|Add1~40\) # (\u26|Add1~44\ & \u26|Add1~40COUT1_119\))
-- \u26|Add1~38\ = CARRY(\u26|day_starting_price_jiao\(18) & (!\u26|Add1~40\))
-- \u26|Add1~38COUT1_121\ = CARRY(\u26|day_starting_price_jiao\(18) & (!\u26|Add1~40COUT1_119\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(18),
	cin => \u26|Add1~44\,
	cin0 => \u26|Add1~40\,
	cin1 => \u26|Add1~40COUT1_119\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~37_combout\,
	cout0 => \u26|Add1~38\,
	cout1 => \u26|Add1~38COUT1_121\);

\u26|day_starting_price_jiao[18]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(18) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & (\u26|LessThan1~11_combout\ & \u26|Add1~37_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & \u26|day_starting_price_jiao\(18), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_jiao\(18),
	datab => \u26|LessThan1~11_combout\,
	datac => \u26|Add1~37_combout\,
	datad => \u26|day_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(18));

\u26|Add1~35\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~35_combout\ = \u26|day_starting_price_jiao\(19) $ ((!\u26|Add1~44\ & \u26|Add1~38\) # (\u26|Add1~44\ & \u26|Add1~38COUT1_121\))
-- \u26|Add1~36\ = CARRY(!\u26|Add1~38\ # !\u26|day_starting_price_jiao\(19))
-- \u26|Add1~36COUT1_123\ = CARRY(!\u26|Add1~38COUT1_121\ # !\u26|day_starting_price_jiao\(19))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(19),
	cin => \u26|Add1~44\,
	cin0 => \u26|Add1~38\,
	cin1 => \u26|Add1~38COUT1_121\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~35_combout\,
	cout0 => \u26|Add1~36\,
	cout1 => \u26|Add1~36COUT1_123\);

\u26|day_starting_price_jiao[19]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(19) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~35_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(19)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_j[0]~0_combout\,
	datac => \u26|day_starting_price_jiao\(19),
	datad => \u26|Add1~35_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(19));

\u26|Add1~33\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~33_combout\ = \u26|day_starting_price_jiao\(20) $ (!(!\u26|Add1~44\ & \u26|Add1~36\) # (\u26|Add1~44\ & \u26|Add1~36COUT1_123\))
-- \u26|Add1~34\ = CARRY(\u26|day_starting_price_jiao\(20) & (!\u26|Add1~36COUT1_123\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(20),
	cin => \u26|Add1~44\,
	cin0 => \u26|Add1~36\,
	cin1 => \u26|Add1~36COUT1_123\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~33_combout\,
	cout => \u26|Add1~34\);

\u26|day_starting_price_jiao[20]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(20) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~33_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(20)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b830",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_j[0]~0_combout\,
	datac => \u26|day_starting_price_jiao\(20),
	datad => \u26|Add1~33_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(20));

\u26|Add1~31\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~31_combout\ = \u26|day_starting_price_jiao\(21) $ \u26|Add1~34\
-- \u26|Add1~32\ = CARRY(!\u26|Add1~34\ # !\u26|day_starting_price_jiao\(21))
-- \u26|Add1~32COUT1_125\ = CARRY(!\u26|Add1~34\ # !\u26|day_starting_price_jiao\(21))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(21),
	cin => \u26|Add1~34\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~31_combout\,
	cout0 => \u26|Add1~32\,
	cout1 => \u26|Add1~32COUT1_125\);

\u26|day_starting_price_jiao[21]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(21) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & (\u26|LessThan1~11_combout\ & \u26|Add1~31_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & \u26|day_starting_price_jiao\(21), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_jiao\(21),
	datab => \u26|LessThan1~11_combout\,
	datac => \u26|Add1~31_combout\,
	datad => \u26|day_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(21));

\u26|Add1~29\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~29_combout\ = \u26|day_starting_price_jiao\(22) $ (!(!\u26|Add1~34\ & \u26|Add1~32\) # (\u26|Add1~34\ & \u26|Add1~32COUT1_125\))
-- \u26|Add1~30\ = CARRY(\u26|day_starting_price_jiao\(22) & (!\u26|Add1~32\))
-- \u26|Add1~30COUT1_127\ = CARRY(\u26|day_starting_price_jiao\(22) & (!\u26|Add1~32COUT1_125\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(22),
	cin => \u26|Add1~34\,
	cin0 => \u26|Add1~32\,
	cin1 => \u26|Add1~32COUT1_125\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~29_combout\,
	cout0 => \u26|Add1~30\,
	cout1 => \u26|Add1~30COUT1_127\);

\u26|day_starting_price_jiao[22]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(22) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|Add1~29_combout\ & \u26|LessThan1~11_combout\ # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(22)), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "88f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|Add1~29_combout\,
	datab => \u26|LessThan1~11_combout\,
	datac => \u26|day_starting_price_jiao\(22),
	datad => \u26|day_starting_price_j[0]~0_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(22));

\u26|LessThan1~2\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan1~2_combout\ = !\u26|day_starting_price_jiao\(20) & !\u26|day_starting_price_jiao\(22) & !\u26|day_starting_price_jiao\(21) & !\u26|day_starting_price_jiao\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(20),
	datab => \u26|day_starting_price_jiao\(22),
	datac => \u26|day_starting_price_jiao\(21),
	datad => \u26|day_starting_price_jiao\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan1~2_combout\);

\u26|LessThan1~3\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan1~3_combout\ = !\u26|day_starting_price_jiao\(17) & !\u26|day_starting_price_jiao\(18) & !\u26|day_starting_price_jiao\(15) & !\u26|day_starting_price_jiao\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(17),
	datab => \u26|day_starting_price_jiao\(18),
	datac => \u26|day_starting_price_jiao\(15),
	datad => \u26|day_starting_price_jiao\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan1~3_combout\);

\u26|Add1~27\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~27_combout\ = \u26|day_starting_price_jiao\(23) $ (!\u26|Add1~34\ & \u26|Add1~30\) # (\u26|Add1~34\ & \u26|Add1~30COUT1_127\)
-- \u26|Add1~28\ = CARRY(!\u26|Add1~30\ # !\u26|day_starting_price_jiao\(23))
-- \u26|Add1~28COUT1_129\ = CARRY(!\u26|Add1~30COUT1_127\ # !\u26|day_starting_price_jiao\(23))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(23),
	cin => \u26|Add1~34\,
	cin0 => \u26|Add1~30\,
	cin1 => \u26|Add1~30COUT1_127\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~27_combout\,
	cout0 => \u26|Add1~28\,
	cout1 => \u26|Add1~28COUT1_129\);

\u26|day_starting_price_jiao[23]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(23) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~27_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(23)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_jiao\(23),
	datac => \u26|day_starting_price_j[0]~0_combout\,
	datad => \u26|Add1~27_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(23));

\u26|Add1~25\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~25_combout\ = \u26|day_starting_price_jiao\(24) $ (!(!\u26|Add1~34\ & \u26|Add1~28\) # (\u26|Add1~34\ & \u26|Add1~28COUT1_129\))
-- \u26|Add1~26\ = CARRY(\u26|day_starting_price_jiao\(24) & (!\u26|Add1~28\))
-- \u26|Add1~26COUT1_131\ = CARRY(\u26|day_starting_price_jiao\(24) & (!\u26|Add1~28COUT1_129\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(24),
	cin => \u26|Add1~34\,
	cin0 => \u26|Add1~28\,
	cin1 => \u26|Add1~28COUT1_129\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~25_combout\,
	cout0 => \u26|Add1~26\,
	cout1 => \u26|Add1~26COUT1_131\);

\u26|day_starting_price_jiao[24]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(24) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~25_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(24)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_jiao\(24),
	datac => \u26|day_starting_price_j[0]~0_combout\,
	datad => \u26|Add1~25_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(24));

\u26|Add1~23\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~23_combout\ = \u26|day_starting_price_jiao\(25) $ (!\u26|Add1~34\ & \u26|Add1~26\) # (\u26|Add1~34\ & \u26|Add1~26COUT1_131\)
-- \u26|Add1~24\ = CARRY(!\u26|Add1~26COUT1_131\ # !\u26|day_starting_price_jiao\(25))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(25),
	cin => \u26|Add1~34\,
	cin0 => \u26|Add1~26\,
	cin1 => \u26|Add1~26COUT1_131\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~23_combout\,
	cout => \u26|Add1~24\);

\u26|day_starting_price_jiao[25]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(25) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~23_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(25)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ac0c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|LessThan1~11_combout\,
	datab => \u26|day_starting_price_jiao\(25),
	datac => \u26|day_starting_price_j[0]~0_combout\,
	datad => \u26|Add1~23_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(25));

\u26|Add1~21\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~21_combout\ = \u26|day_starting_price_jiao\(26) $ (!\u26|Add1~24\)
-- \u26|Add1~22\ = CARRY(\u26|day_starting_price_jiao\(26) & (!\u26|Add1~24\))
-- \u26|Add1~22COUT1_133\ = CARRY(\u26|day_starting_price_jiao\(26) & (!\u26|Add1~24\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(26),
	cin => \u26|Add1~24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~21_combout\,
	cout0 => \u26|Add1~22\,
	cout1 => \u26|Add1~22COUT1_133\);

\u26|day_starting_price_jiao[26]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(26) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & (\u26|Add1~21_combout\ & \u26|LessThan1~11_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & \u26|day_starting_price_jiao\(26), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_j[0]~0_combout\,
	datab => \u26|day_starting_price_jiao\(26),
	datac => \u26|Add1~21_combout\,
	datad => \u26|LessThan1~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(26));

\u26|Add1~19\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~19_combout\ = \u26|day_starting_price_jiao\(27) $ ((!\u26|Add1~24\ & \u26|Add1~22\) # (\u26|Add1~24\ & \u26|Add1~22COUT1_133\))
-- \u26|Add1~20\ = CARRY(!\u26|Add1~22\ # !\u26|day_starting_price_jiao\(27))
-- \u26|Add1~20COUT1_135\ = CARRY(!\u26|Add1~22COUT1_133\ # !\u26|day_starting_price_jiao\(27))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(27),
	cin => \u26|Add1~24\,
	cin0 => \u26|Add1~22\,
	cin1 => \u26|Add1~22COUT1_133\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~19_combout\,
	cout0 => \u26|Add1~20\,
	cout1 => \u26|Add1~20COUT1_135\);

\u26|day_starting_price_jiao[27]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(27) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & (\u26|Add1~19_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_jiao\(27)), GLOBAL(\clk~combout\), VCC, , , , , 
-- , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d850",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_j[0]~0_combout\,
	datab => \u26|LessThan1~11_combout\,
	datac => \u26|day_starting_price_jiao\(27),
	datad => \u26|Add1~19_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(27));

\u26|Add1~17\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~17_combout\ = \u26|day_starting_price_jiao\(28) $ !(!\u26|Add1~24\ & \u26|Add1~20\) # (\u26|Add1~24\ & \u26|Add1~20COUT1_135\)
-- \u26|Add1~18\ = CARRY(\u26|day_starting_price_jiao\(28) & !\u26|Add1~20\)
-- \u26|Add1~18COUT1_137\ = CARRY(\u26|day_starting_price_jiao\(28) & !\u26|Add1~20COUT1_135\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|day_starting_price_jiao\(28),
	cin => \u26|Add1~24\,
	cin0 => \u26|Add1~20\,
	cin1 => \u26|Add1~20COUT1_135\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~17_combout\,
	cout0 => \u26|Add1~18\,
	cout1 => \u26|Add1~18COUT1_137\);

\u26|day_starting_price_jiao[28]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(28) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & (\u26|Add1~17_combout\ & \u26|LessThan1~11_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & \u26|day_starting_price_jiao\(28), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_j[0]~0_combout\,
	datab => \u26|day_starting_price_jiao\(28),
	datac => \u26|Add1~17_combout\,
	datad => \u26|LessThan1~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(28));

\u26|Add1~15\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~15_combout\ = \u26|day_starting_price_jiao\(29) $ ((!\u26|Add1~24\ & \u26|Add1~18\) # (\u26|Add1~24\ & \u26|Add1~18COUT1_137\))
-- \u26|Add1~16\ = CARRY(!\u26|Add1~18\ # !\u26|day_starting_price_jiao\(29))
-- \u26|Add1~16COUT1_139\ = CARRY(!\u26|Add1~18COUT1_137\ # !\u26|day_starting_price_jiao\(29))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(29),
	cin => \u26|Add1~24\,
	cin0 => \u26|Add1~18\,
	cin1 => \u26|Add1~18COUT1_137\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~15_combout\,
	cout0 => \u26|Add1~16\,
	cout1 => \u26|Add1~16COUT1_139\);

\u26|day_starting_price_jiao[29]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(29) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & (\u26|Add1~15_combout\ & \u26|LessThan1~11_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & \u26|day_starting_price_jiao\(29), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ca0a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_jiao\(29),
	datab => \u26|Add1~15_combout\,
	datac => \u26|day_starting_price_j[0]~0_combout\,
	datad => \u26|LessThan1~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(29));

\u26|Add1~13\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~13_combout\ = \u26|day_starting_price_jiao\(30) $ (!(!\u26|Add1~24\ & \u26|Add1~16\) # (\u26|Add1~24\ & \u26|Add1~16COUT1_139\))
-- \u26|Add1~14\ = CARRY(\u26|day_starting_price_jiao\(30) & (!\u26|Add1~16COUT1_139\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(30),
	cin => \u26|Add1~24\,
	cin0 => \u26|Add1~16\,
	cin1 => \u26|Add1~16COUT1_139\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~13_combout\,
	cout => \u26|Add1~14\);

\u26|day_starting_price_jiao[30]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(30) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & (\u26|Add1~13_combout\ & \u26|LessThan1~11_combout\) # !\u26|day_starting_price_j[0]~0_combout\ & \u26|day_starting_price_jiao\(30), GLOBAL(\clk~combout\), VCC, , , , , , 
-- )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e444",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_j[0]~0_combout\,
	datab => \u26|day_starting_price_jiao\(30),
	datac => \u26|Add1~13_combout\,
	datad => \u26|LessThan1~11_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(30));

\u26|LessThan1~0\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan1~0_combout\ = !\u26|day_starting_price_jiao\(29) & !\u26|day_starting_price_jiao\(28) & !\u26|day_starting_price_jiao\(27) & !\u26|day_starting_price_jiao\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(29),
	datab => \u26|day_starting_price_jiao\(28),
	datac => \u26|day_starting_price_jiao\(27),
	datad => \u26|day_starting_price_jiao\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan1~0_combout\);

\u26|LessThan1~1\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan1~1_combout\ = !\u26|day_starting_price_jiao\(24) & !\u26|day_starting_price_jiao\(25) & !\u26|day_starting_price_jiao\(23) & !\u26|day_starting_price_jiao\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(24),
	datab => \u26|day_starting_price_jiao\(25),
	datac => \u26|day_starting_price_jiao\(23),
	datad => \u26|day_starting_price_jiao\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan1~1_combout\);

\u26|LessThan1~4\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan1~4_combout\ = \u26|LessThan1~2_combout\ & \u26|LessThan1~3_combout\ & \u26|LessThan1~0_combout\ & \u26|LessThan1~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan1~2_combout\,
	datab => \u26|LessThan1~3_combout\,
	datac => \u26|LessThan1~0_combout\,
	datad => \u26|LessThan1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan1~4_combout\);

\u26|LessThan1~8\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan1~8_combout\ = \u26|LessThan1~5_combout\ & \u26|LessThan1~6_combout\ & \u26|LessThan1~7_combout\ & \u26|LessThan1~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|LessThan1~5_combout\,
	datab => \u26|LessThan1~6_combout\,
	datac => \u26|LessThan1~7_combout\,
	datad => \u26|LessThan1~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan1~8_combout\);

\u26|LessThan1~9\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan1~9_combout\ = !\u26|day_starting_price_j\(2) & !\u26|day_starting_price_j\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u26|day_starting_price_j\(2),
	datad => \u26|day_starting_price_j\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan1~9_combout\);

\u26|LessThan1~10\ : cyclone_lcell
-- Equation(s):
-- \u26|LessThan1~10_combout\ = \u26|LessThan1~8_combout\ & (!\u26|day_starting_price_j\(0) & \u26|LessThan1~9_combout\ # !\u26|day_starting_price_j\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "40cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_j\(0),
	datab => \u26|LessThan1~8_combout\,
	datac => \u26|LessThan1~9_combout\,
	datad => \u26|day_starting_price_j\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|LessThan1~10_combout\);

\u26|Add1~11\ : cyclone_lcell
-- Equation(s):
-- \u26|Add1~11_combout\ = \u26|Add1~14\ $ \u26|day_starting_price_jiao\(31)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datad => \u26|day_starting_price_jiao\(31),
	cin => \u26|Add1~14\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Add1~11_combout\);

\u26|day_starting_price_jiao[4]~169\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao[4]~169_combout\ = !\u26|pricesel\(1) & \u26|day_starting_price_jiao[4]~136_combout\ & !\u20|key_out~regout\ & \u22|key_out~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0400",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(1),
	datab => \u26|day_starting_price_jiao[4]~136_combout\,
	datac => \u20|key_out~regout\,
	datad => \u22|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_starting_price_jiao[4]~169_combout\);

\u26|day_starting_price_jiao[31]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_jiao\(31) = DFFEAS(\u26|day_starting_price_jiao[4]~169_combout\ & \u26|Add1~11_combout\ & (\u26|day_starting_price_jiao\(31) # \u26|LessThan1~10_combout\) # !\u26|day_starting_price_jiao[4]~169_combout\ & 
-- \u26|day_starting_price_jiao\(31), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e0aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_jiao\(31),
	datab => \u26|LessThan1~10_combout\,
	datac => \u26|Add1~11_combout\,
	datad => \u26|day_starting_price_jiao[4]~169_combout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_jiao\(31));

\u26|Equal1~0\ : cyclone_lcell
-- Equation(s):
-- \u26|Equal1~0_combout\ = \u26|day_starting_price_jiao\(31) # !\u26|day_starting_price_j\(3) # !\u26|day_starting_price_j\(0) # !\u26|LessThan1~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bfff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_jiao\(31),
	datab => \u26|LessThan1~9_combout\,
	datac => \u26|day_starting_price_j\(0),
	datad => \u26|day_starting_price_j\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|Equal1~0_combout\);

\u26|day_starting_price_j[0]~0\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_j[0]~0_combout\ = \u26|day_starting_price_jiao[4]~169_combout\ & (\u26|LessThan1~11_combout\ # !\u26|Equal1~0_combout\ & \u26|LessThan1~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c4c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|Equal1~0_combout\,
	datab => \u26|day_starting_price_jiao[4]~169_combout\,
	datac => \u26|LessThan1~11_combout\,
	datad => \u26|LessThan1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|day_starting_price_j[0]~0_combout\);

\u26|day_starting_price_j[3]\ : cyclone_lcell
-- Equation(s):
-- \u26|day_starting_price_j\(3) = DFFEAS(\u26|day_starting_price_j[0]~0_combout\ & \u26|LessThan1~11_combout\ & \u26|Add1~9_combout\ # !\u26|day_starting_price_j[0]~0_combout\ & (\u26|day_starting_price_j\(3)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d580",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_j[0]~0_combout\,
	datab => \u26|LessThan1~11_combout\,
	datac => \u26|Add1~9_combout\,
	datad => \u26|day_starting_price_j\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|day_starting_price_j\(3));

\u27|transition1[1]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition1\(1) = DFFEAS(\u26|day_starting_price_y\(0) $ \u26|day_starting_price_j\(1), GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition1[1]~1\ = CARRY(\u26|day_starting_price_y\(0) & \u26|day_starting_price_j\(1))
-- \u27|transition1[1]~1COUT1_22\ = CARRY(\u26|day_starting_price_y\(0) & \u26|day_starting_price_j\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_y\(0),
	datab => \u26|day_starting_price_j\(1),
	aclr => GND,
	ena => \u23|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition1\(1),
	cout0 => \u27|transition1[1]~1\,
	cout1 => \u27|transition1[1]~1COUT1_22\);

\u27|transition1[2]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition1\(2) = DFFEAS(\u26|day_starting_price_y\(1) $ \u26|day_starting_price_j\(2) $ \u27|transition1[1]~1\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition1[2]~3\ = CARRY(\u26|day_starting_price_y\(1) & !\u26|day_starting_price_j\(2) & !\u27|transition1[1]~1\ # !\u26|day_starting_price_y\(1) & (!\u27|transition1[1]~1\ # !\u26|day_starting_price_j\(2)))
-- \u27|transition1[2]~3COUT1_24\ = CARRY(\u26|day_starting_price_y\(1) & !\u26|day_starting_price_j\(2) & !\u27|transition1[1]~1COUT1_22\ # !\u26|day_starting_price_y\(1) & (!\u27|transition1[1]~1COUT1_22\ # !\u26|day_starting_price_j\(2)))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_y\(1),
	datab => \u26|day_starting_price_j\(2),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition1[1]~1\,
	cin1 => \u27|transition1[1]~1COUT1_22\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition1\(2),
	cout0 => \u27|transition1[2]~3\,
	cout1 => \u27|transition1[2]~3COUT1_24\);

\u27|transition1[3]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition1\(3) = DFFEAS(\u27|u28_4|u25_1|Add2~0_combout\ $ \u26|day_starting_price_j\(3) $ !\u27|transition1[2]~3\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition1[3]~5\ = CARRY(\u27|u28_4|u25_1|Add2~0_combout\ & (\u26|day_starting_price_j\(3) # !\u27|transition1[2]~3\) # !\u27|u28_4|u25_1|Add2~0_combout\ & \u26|day_starting_price_j\(3) & !\u27|transition1[2]~3\)
-- \u27|transition1[3]~5COUT1_26\ = CARRY(\u27|u28_4|u25_1|Add2~0_combout\ & (\u26|day_starting_price_j\(3) # !\u27|transition1[2]~3COUT1_24\) # !\u27|u28_4|u25_1|Add2~0_combout\ & \u26|day_starting_price_j\(3) & !\u27|transition1[2]~3COUT1_24\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|u28_4|u25_1|Add2~0_combout\,
	datab => \u26|day_starting_price_j\(3),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition1[2]~3\,
	cin1 => \u27|transition1[2]~3COUT1_24\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition1\(3),
	cout0 => \u27|transition1[3]~5\,
	cout1 => \u27|transition1[3]~5COUT1_26\);

\u27|transition1[4]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition1\(4) = DFFEAS(\u27|u28_4|u25_1|Add2~1_combout\ $ \u27|transition1[3]~5\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition1[4]~7\ = CARRY(!\u27|transition1[3]~5COUT1_26\ # !\u27|u28_4|u25_1|Add2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u27|u28_4|u25_1|Add2~1_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin0 => \u27|transition1[3]~5\,
	cin1 => \u27|transition1[3]~5COUT1_26\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition1\(4),
	cout => \u27|transition1[4]~7\);

\u27|u28_4|u25_1|Add2~2\ : cyclone_lcell
-- Equation(s):
-- \u27|u28_4|u25_1|Add2~2_combout\ = \u26|day_starting_price_y\(1) & (\u26|day_starting_price_y\(3) # \u26|day_starting_price_y\(2) & \u26|day_starting_price_y\(0)) # !\u26|day_starting_price_y\(1) & \u26|day_starting_price_y\(2) & 
-- \u26|day_starting_price_y\(0) & \u26|day_starting_price_y\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ea80",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|day_starting_price_y\(1),
	datab => \u26|day_starting_price_y\(2),
	datac => \u26|day_starting_price_y\(0),
	datad => \u26|day_starting_price_y\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u27|u28_4|u25_1|Add2~2_combout\);

\u27|transition1[5]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition1\(5) = DFFEAS(\u26|day_starting_price_y\(2) $ \u27|u28_4|u25_1|Add2~2_combout\ $ !\u27|transition1[4]~7\, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, , , , )
-- \u27|transition1[5]~9\ = CARRY(!\u27|transition1[4]~7\ & (\u26|day_starting_price_y\(2) $ \u27|u28_4|u25_1|Add2~2_combout\))
-- \u27|transition1[5]~9COUT1_28\ = CARRY(!\u27|transition1[4]~7\ & (\u26|day_starting_price_y\(2) $ \u27|u28_4|u25_1|Add2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "6906",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_y\(2),
	datab => \u27|u28_4|u25_1|Add2~2_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition1[4]~7\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition1\(5),
	cout0 => \u27|transition1[5]~9\,
	cout1 => \u27|transition1[5]~9COUT1_28\);

\u27|transition1[6]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition1\(6) = DFFEAS(\u26|day_starting_price_y\(3) $ \u27|u28_4|u25_1|Add2~3_combout\ $ (!\u27|transition1[4]~7\ & \u27|transition1[5]~9\) # (\u27|transition1[4]~7\ & \u27|transition1[5]~9COUT1_28\), GLOBAL(\clk~combout\), VCC, , 
-- \u23|key_out~regout\, , , , )
-- \u27|transition1[6]~11\ = CARRY(\u26|day_starting_price_y\(3) $ !\u27|u28_4|u25_1|Add2~3_combout\ # !\u27|transition1[5]~9\)
-- \u27|transition1[6]~11COUT1_30\ = CARRY(\u26|day_starting_price_y\(3) $ !\u27|u28_4|u25_1|Add2~3_combout\ # !\u27|transition1[5]~9COUT1_28\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "969f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_y\(3),
	datab => \u27|u28_4|u25_1|Add2~3_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition1[4]~7\,
	cin0 => \u27|transition1[5]~9\,
	cin1 => \u27|transition1[5]~9COUT1_28\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition1\(6),
	cout0 => \u27|transition1[6]~11\,
	cout1 => \u27|transition1[6]~11COUT1_30\);

\u27|day_starting_price[6]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_starting_price\(6) = DFFEAS(\u27|transition1\(6) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff55",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u23|key_out~regout\,
	datad => \u27|transition1\(6),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_starting_price\(6));

\u15|Add6~7\ : cyclone_lcell
-- Equation(s):
-- \u15|Add6~7_combout\ = \u13|ceout~regout\ & \u27|night_starting_price\(6) # !\u13|ceout~regout\ & (\u27|day_starting_price\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|ceout~regout\,
	datab => \u27|night_starting_price\(6),
	datac => \u27|day_starting_price\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add6~7_combout\);

\u27|day_starting_price[1]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_starting_price\(1) = DFFEAS(\u27|transition1\(1) & (\u23|key_out~regout\), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|transition1\(1),
	datac => \u23|key_out~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_starting_price\(1));

\u27|night_starting_price[1]\ : cyclone_lcell
-- Equation(s):
-- \u27|night_starting_price\(1) = DFFEAS(\u23|key_out~regout\ & \u27|transition2\(1), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition2\(1),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|night_starting_price\(1));

\u15|Add6~2\ : cyclone_lcell
-- Equation(s):
-- \u15|Add6~2_combout\ = \u13|ceout~regout\ & (\u27|night_starting_price\(1)) # !\u13|ceout~regout\ & \u27|day_starting_price\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_starting_price\(1),
	datac => \u27|night_starting_price\(1),
	datad => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add6~2_combout\);

\u27|transition1[0]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition1\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, \u26|day_starting_price_j\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u26|day_starting_price_j\(0),
	aclr => GND,
	sload => VCC,
	ena => \u23|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition1\(0));

\u27|day_starting_price[0]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_starting_price\(0) = DFFEAS(\u27|transition1\(0) & \u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u27|transition1\(0),
	datad => \u23|key_out~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_starting_price\(0));

\u27|transition2[0]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition2\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), VCC, , \u23|key_out~regout\, \u26|night_starting_price_j\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u26|night_starting_price_j\(0),
	aclr => GND,
	sload => VCC,
	ena => \u23|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition2\(0));

\u27|night_starting_price[0]\ : cyclone_lcell
-- Equation(s):
-- \u27|night_starting_price\(0) = DFFEAS(\u23|key_out~regout\ & \u27|transition2\(0), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datac => \u27|transition2\(0),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|night_starting_price\(0));

\u15|Add6~1\ : cyclone_lcell
-- Equation(s):
-- \u15|Add6~1_combout\ = \u13|ceout~regout\ & (\u27|night_starting_price\(0)) # !\u13|ceout~regout\ & \u27|day_starting_price\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_starting_price\(0),
	datac => \u27|night_starting_price\(0),
	datad => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add6~1_combout\);

\u15|total_price[0]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(0) = DFFEAS(\u15|Add6~1_combout\ $ \u15|Add10~2_combout\, GLOBAL(\clk~combout\), VCC, , \u12|current_state.beyond_starting_price~regout\, , , !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[0]~45\ = CARRY(\u15|Add6~1_combout\ & \u15|Add10~2_combout\)
-- \u15|total_price[0]~45COUT1_82\ = CARRY(\u15|Add6~1_combout\ & \u15|Add10~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add6~1_combout\,
	datab => \u15|Add10~2_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(0),
	cout0 => \u15|total_price[0]~45\,
	cout1 => \u15|total_price[0]~45COUT1_82\);

\u15|total_price[1]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(1) = DFFEAS(\u15|Add10~4_combout\ $ \u15|Add6~2_combout\ $ \u15|total_price[0]~45\, GLOBAL(\clk~combout\), VCC, , \u12|current_state.beyond_starting_price~regout\, , , !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[1]~47\ = CARRY(\u15|Add10~4_combout\ & !\u15|Add6~2_combout\ & !\u15|total_price[0]~45COUT1_82\ # !\u15|Add10~4_combout\ & (!\u15|total_price[0]~45COUT1_82\ # !\u15|Add6~2_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add10~4_combout\,
	datab => \u15|Add6~2_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin0 => \u15|total_price[0]~45\,
	cin1 => \u15|total_price[0]~45COUT1_82\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(1),
	cout => \u15|total_price[1]~47\);

\u27|day_starting_price[5]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_starting_price\(5) = DFFEAS(\u27|transition1\(5) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u27|transition1\(5),
	datad => \u23|key_out~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_starting_price\(5));

\u27|night_starting_price[5]\ : cyclone_lcell
-- Equation(s):
-- \u27|night_starting_price\(5) = DFFEAS(\u27|transition2\(5) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff55",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u23|key_out~regout\,
	datad => \u27|transition2\(5),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|night_starting_price\(5));

\u15|Add6~6\ : cyclone_lcell
-- Equation(s):
-- \u15|Add6~6_combout\ = \u13|ceout~regout\ & (\u27|night_starting_price\(5)) # !\u13|ceout~regout\ & (\u27|day_starting_price\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u13|ceout~regout\,
	datac => \u27|day_starting_price\(5),
	datad => \u27|night_starting_price\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add6~6_combout\);

\u27|day_starting_price[4]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_starting_price\(4) = DFFEAS(\u23|key_out~regout\ & \u27|transition1\(4), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition1\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_starting_price\(4));

\u27|night_starting_price[4]\ : cyclone_lcell
-- Equation(s):
-- \u27|night_starting_price\(4) = DFFEAS(\u27|transition2\(4) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff33",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datad => \u27|transition2\(4),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|night_starting_price\(4));

\u15|Add6~5\ : cyclone_lcell
-- Equation(s):
-- \u15|Add6~5_combout\ = \u13|ceout~regout\ & (\u27|night_starting_price\(4)) # !\u13|ceout~regout\ & \u27|day_starting_price\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_starting_price\(4),
	datac => \u13|ceout~regout\,
	datad => \u27|night_starting_price\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add6~5_combout\);

\u27|night_starting_price[3]\ : cyclone_lcell
-- Equation(s):
-- \u27|night_starting_price\(3) = DFFEAS(\u27|transition2\(3) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition2\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|night_starting_price\(3));

\u27|day_starting_price[3]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_starting_price\(3) = DFFEAS(\u23|key_out~regout\ & \u27|transition1\(3), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition1\(3),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_starting_price\(3));

\u15|Add6~4\ : cyclone_lcell
-- Equation(s):
-- \u15|Add6~4_combout\ = \u13|ceout~regout\ & \u27|night_starting_price\(3) # !\u13|ceout~regout\ & (\u27|day_starting_price\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|night_starting_price\(3),
	datac => \u27|day_starting_price\(3),
	datad => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add6~4_combout\);

\u27|day_starting_price[2]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_starting_price\(2) = DFFEAS(\u27|transition1\(2) # !\u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff33",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datad => \u27|transition1\(2),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_starting_price\(2));

\u27|night_starting_price[2]\ : cyclone_lcell
-- Equation(s):
-- \u27|night_starting_price\(2) = DFFEAS(\u27|transition2\(2) & \u23|key_out~regout\, GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u27|transition2\(2),
	datad => \u23|key_out~regout\,
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|night_starting_price\(2));

\u15|Add6~3\ : cyclone_lcell
-- Equation(s):
-- \u15|Add6~3_combout\ = \u13|ceout~regout\ & (\u27|night_starting_price\(2)) # !\u13|ceout~regout\ & \u27|day_starting_price\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u27|day_starting_price\(2),
	datac => \u27|night_starting_price\(2),
	datad => \u13|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add6~3_combout\);

\u15|total_price[2]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(2) = DFFEAS(\u15|Add10~6_combout\ $ \u15|Add6~3_combout\ $ !\u15|total_price[1]~47\, GLOBAL(\clk~combout\), VCC, , \u12|current_state.beyond_starting_price~regout\, , , !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[2]~49\ = CARRY(\u15|Add10~6_combout\ & (\u15|Add6~3_combout\ # !\u15|total_price[1]~47\) # !\u15|Add10~6_combout\ & \u15|Add6~3_combout\ & !\u15|total_price[1]~47\)
-- \u15|total_price[2]~49COUT1_84\ = CARRY(\u15|Add10~6_combout\ & (\u15|Add6~3_combout\ # !\u15|total_price[1]~47\) # !\u15|Add10~6_combout\ & \u15|Add6~3_combout\ & !\u15|total_price[1]~47\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add10~6_combout\,
	datab => \u15|Add6~3_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin => \u15|total_price[1]~47\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(2),
	cout0 => \u15|total_price[2]~49\,
	cout1 => \u15|total_price[2]~49COUT1_84\);

\u15|total_price[3]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(3) = DFFEAS(\u15|Add6~4_combout\ $ \u15|Add10~8_combout\ $ (!\u15|total_price[1]~47\ & \u15|total_price[2]~49\) # (\u15|total_price[1]~47\ & \u15|total_price[2]~49COUT1_84\), GLOBAL(\clk~combout\), VCC, , 
-- \u12|current_state.beyond_starting_price~regout\, , , !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[3]~51\ = CARRY(\u15|Add6~4_combout\ & !\u15|Add10~8_combout\ & !\u15|total_price[2]~49\ # !\u15|Add6~4_combout\ & (!\u15|total_price[2]~49\ # !\u15|Add10~8_combout\))
-- \u15|total_price[3]~51COUT1_86\ = CARRY(\u15|Add6~4_combout\ & !\u15|Add10~8_combout\ & !\u15|total_price[2]~49COUT1_84\ # !\u15|Add6~4_combout\ & (!\u15|total_price[2]~49COUT1_84\ # !\u15|Add10~8_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add6~4_combout\,
	datab => \u15|Add10~8_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin => \u15|total_price[1]~47\,
	cin0 => \u15|total_price[2]~49\,
	cin1 => \u15|total_price[2]~49COUT1_84\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(3),
	cout0 => \u15|total_price[3]~51\,
	cout1 => \u15|total_price[3]~51COUT1_86\);

\u15|total_price[4]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(4) = DFFEAS(\u15|Add10~10_combout\ $ \u15|Add6~5_combout\ $ !(!\u15|total_price[1]~47\ & \u15|total_price[3]~51\) # (\u15|total_price[1]~47\ & \u15|total_price[3]~51COUT1_86\), GLOBAL(\clk~combout\), VCC, , 
-- \u12|current_state.beyond_starting_price~regout\, , , !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[4]~53\ = CARRY(\u15|Add10~10_combout\ & (\u15|Add6~5_combout\ # !\u15|total_price[3]~51\) # !\u15|Add10~10_combout\ & \u15|Add6~5_combout\ & !\u15|total_price[3]~51\)
-- \u15|total_price[4]~53COUT1_88\ = CARRY(\u15|Add10~10_combout\ & (\u15|Add6~5_combout\ # !\u15|total_price[3]~51COUT1_86\) # !\u15|Add10~10_combout\ & \u15|Add6~5_combout\ & !\u15|total_price[3]~51COUT1_86\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add10~10_combout\,
	datab => \u15|Add6~5_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin => \u15|total_price[1]~47\,
	cin0 => \u15|total_price[3]~51\,
	cin1 => \u15|total_price[3]~51COUT1_86\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(4),
	cout0 => \u15|total_price[4]~53\,
	cout1 => \u15|total_price[4]~53COUT1_88\);

\u15|total_price[5]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(5) = DFFEAS(\u15|Add6~6_combout\ $ \u15|Add10~12_combout\ $ (!\u15|total_price[1]~47\ & \u15|total_price[4]~53\) # (\u15|total_price[1]~47\ & \u15|total_price[4]~53COUT1_88\), GLOBAL(\clk~combout\), VCC, , 
-- \u12|current_state.beyond_starting_price~regout\, , , !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[5]~55\ = CARRY(\u15|Add6~6_combout\ & !\u15|Add10~12_combout\ & !\u15|total_price[4]~53\ # !\u15|Add6~6_combout\ & (!\u15|total_price[4]~53\ # !\u15|Add10~12_combout\))
-- \u15|total_price[5]~55COUT1_90\ = CARRY(\u15|Add6~6_combout\ & !\u15|Add10~12_combout\ & !\u15|total_price[4]~53COUT1_88\ # !\u15|Add6~6_combout\ & (!\u15|total_price[4]~53COUT1_88\ # !\u15|Add10~12_combout\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add6~6_combout\,
	datab => \u15|Add10~12_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin => \u15|total_price[1]~47\,
	cin0 => \u15|total_price[4]~53\,
	cin1 => \u15|total_price[4]~53COUT1_88\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(5),
	cout0 => \u15|total_price[5]~55\,
	cout1 => \u15|total_price[5]~55COUT1_90\);

\u15|total_price[6]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(6) = DFFEAS(\u15|Add6~7_combout\ $ \u15|Add10~14_combout\ $ !(!\u15|total_price[1]~47\ & \u15|total_price[5]~55\) # (\u15|total_price[1]~47\ & \u15|total_price[5]~55COUT1_90\), GLOBAL(\clk~combout\), VCC, , 
-- \u12|current_state.beyond_starting_price~regout\, , , !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[6]~57\ = CARRY(\u15|Add6~7_combout\ & (\u15|Add10~14_combout\ # !\u15|total_price[5]~55COUT1_90\) # !\u15|Add6~7_combout\ & \u15|Add10~14_combout\ & !\u15|total_price[5]~55COUT1_90\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "698e",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add6~7_combout\,
	datab => \u15|Add10~14_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin => \u15|total_price[1]~47\,
	cin0 => \u15|total_price[5]~55\,
	cin1 => \u15|total_price[5]~55COUT1_90\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(6),
	cout => \u15|total_price[6]~57\);

\u27|transition2[7]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition2\(7) = DFFEAS((!\u27|transition2[4]~7\ & \u27|transition2[6]~11\) # (\u27|transition2[4]~7\ & \u27|transition2[6]~11COUT1_30\) $ (!\u26|night_starting_price_y\(3) # !\u27|u28_7|u25_1|Add2~3_combout\), GLOBAL(\clk~combout\), VCC, , 
-- \u23|key_out~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "8787",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|u28_7|u25_1|Add2~3_combout\,
	datab => \u26|night_starting_price_y\(3),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition2[4]~7\,
	cin0 => \u27|transition2[6]~11\,
	cin1 => \u27|transition2[6]~11COUT1_30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition2\(7));

\u27|night_starting_price[7]\ : cyclone_lcell
-- Equation(s):
-- \u27|night_starting_price\(7) = DFFEAS(\u23|key_out~regout\ & \u27|transition2\(7), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datac => \u27|transition2\(7),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|night_starting_price\(7));

\u27|transition1[7]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition1\(7) = DFFEAS((!\u27|transition1[4]~7\ & \u27|transition1[6]~11\) # (\u27|transition1[4]~7\ & \u27|transition1[6]~11COUT1_30\) $ (!\u27|u28_4|u25_1|Add2~3_combout\ # !\u26|day_starting_price_y\(3)), GLOBAL(\clk~combout\), VCC, , 
-- \u23|key_out~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_starting_price_y\(3),
	datad => \u27|u28_4|u25_1|Add2~3_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition1[4]~7\,
	cin0 => \u27|transition1[6]~11\,
	cin1 => \u27|transition1[6]~11COUT1_30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition1\(7));

\u27|day_starting_price[7]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_starting_price\(7) = DFFEAS(\u23|key_out~regout\ & \u27|transition1\(7), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datac => \u27|transition1\(7),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_starting_price\(7));

\u15|Add6~8\ : cyclone_lcell
-- Equation(s):
-- \u15|Add6~8_combout\ = \u13|ceout~regout\ & \u27|night_starting_price\(7) # !\u13|ceout~regout\ & (\u27|day_starting_price\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|night_starting_price\(7),
	datac => \u13|ceout~regout\,
	datad => \u27|day_starting_price\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u15|Add6~8_combout\);

\u15|total_price[7]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(7) = DFFEAS(\u15|Add6~8_combout\ $ \u15|Add10~16_combout\ $ \u15|total_price[6]~57\, GLOBAL(\clk~combout\), VCC, , \u12|current_state.beyond_starting_price~regout\, , , !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[7]~59\ = CARRY(\u15|Add6~8_combout\ & !\u15|Add10~16_combout\ & !\u15|total_price[6]~57\ # !\u15|Add6~8_combout\ & (!\u15|total_price[6]~57\ # !\u15|Add10~16_combout\))
-- \u15|total_price[7]~59COUT1_92\ = CARRY(\u15|Add6~8_combout\ & !\u15|Add10~16_combout\ & !\u15|total_price[6]~57\ # !\u15|Add6~8_combout\ & (!\u15|total_price[6]~57\ # !\u15|Add10~16_combout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "9617",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u15|Add6~8_combout\,
	datab => \u15|Add10~16_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin => \u15|total_price[6]~57\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(7),
	cout0 => \u15|total_price[7]~59\,
	cout1 => \u15|total_price[7]~59COUT1_92\);

\u15|total_price[8]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(8) = DFFEAS(\u15|Add10~18_combout\ $ !(!\u15|total_price[6]~57\ & \u15|total_price[7]~59\) # (\u15|total_price[6]~57\ & \u15|total_price[7]~59COUT1_92\), GLOBAL(\clk~combout\), VCC, , \u12|current_state.beyond_starting_price~regout\, , , 
-- !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[8]~61\ = CARRY(\u15|Add10~18_combout\ & !\u15|total_price[7]~59\)
-- \u15|total_price[8]~61COUT1_94\ = CARRY(\u15|Add10~18_combout\ & !\u15|total_price[7]~59COUT1_92\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|Add10~18_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin => \u15|total_price[6]~57\,
	cin0 => \u15|total_price[7]~59\,
	cin1 => \u15|total_price[7]~59COUT1_92\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(8),
	cout0 => \u15|total_price[8]~61\,
	cout1 => \u15|total_price[8]~61COUT1_94\);

\u15|total_price[9]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(9) = DFFEAS(\u15|Add10~20_combout\ $ (!\u15|total_price[6]~57\ & \u15|total_price[8]~61\) # (\u15|total_price[6]~57\ & \u15|total_price[8]~61COUT1_94\), GLOBAL(\clk~combout\), VCC, , \u12|current_state.beyond_starting_price~regout\, , , 
-- !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[9]~63\ = CARRY(!\u15|total_price[8]~61\ # !\u15|Add10~20_combout\)
-- \u15|total_price[9]~63COUT1_96\ = CARRY(!\u15|total_price[8]~61COUT1_94\ # !\u15|Add10~20_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|Add10~20_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin => \u15|total_price[6]~57\,
	cin0 => \u15|total_price[8]~61\,
	cin1 => \u15|total_price[8]~61COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(9),
	cout0 => \u15|total_price[9]~63\,
	cout1 => \u15|total_price[9]~63COUT1_96\);

\u15|total_price[10]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(10) = DFFEAS(\u15|Add10~22_combout\ $ !(!\u15|total_price[6]~57\ & \u15|total_price[9]~63\) # (\u15|total_price[6]~57\ & \u15|total_price[9]~63COUT1_96\), GLOBAL(\clk~combout\), VCC, , \u12|current_state.beyond_starting_price~regout\, , 
-- , !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[10]~65\ = CARRY(\u15|Add10~22_combout\ & !\u15|total_price[9]~63\)
-- \u15|total_price[10]~65COUT1_98\ = CARRY(\u15|Add10~22_combout\ & !\u15|total_price[9]~63COUT1_96\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|Add10~22_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin => \u15|total_price[6]~57\,
	cin0 => \u15|total_price[9]~63\,
	cin1 => \u15|total_price[9]~63COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(10),
	cout0 => \u15|total_price[10]~65\,
	cout1 => \u15|total_price[10]~65COUT1_98\);

\u15|total_price[11]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(11) = DFFEAS(\u15|Add10~24_combout\ $ (!\u15|total_price[6]~57\ & \u15|total_price[10]~65\) # (\u15|total_price[6]~57\ & \u15|total_price[10]~65COUT1_98\), GLOBAL(\clk~combout\), VCC, , \u12|current_state.beyond_starting_price~regout\, , 
-- , !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[11]~67\ = CARRY(!\u15|total_price[10]~65COUT1_98\ # !\u15|Add10~24_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|Add10~24_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin => \u15|total_price[6]~57\,
	cin0 => \u15|total_price[10]~65\,
	cin1 => \u15|total_price[10]~65COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(11),
	cout => \u15|total_price[11]~67\);

\u15|total_price[12]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(12) = DFFEAS(\u15|Add10~26_combout\ $ !\u15|total_price[11]~67\, GLOBAL(\clk~combout\), VCC, , \u12|current_state.beyond_starting_price~regout\, , , !\u12|current_state.beyond_starting_price~regout\, )
-- \u15|total_price[12]~69\ = CARRY(\u15|Add10~26_combout\ & !\u15|total_price[11]~67\)
-- \u15|total_price[12]~69COUT1_100\ = CARRY(\u15|Add10~26_combout\ & !\u15|total_price[11]~67\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u15|Add10~26_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin => \u15|total_price[11]~67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(12),
	cout0 => \u15|total_price[12]~69\,
	cout1 => \u15|total_price[12]~69COUT1_100\);

\u15|total_price[13]\ : cyclone_lcell
-- Equation(s):
-- \u15|total_price\(13) = DFFEAS((!\u15|total_price[11]~67\ & \u15|total_price[12]~69\) # (\u15|total_price[11]~67\ & \u15|total_price[12]~69COUT1_100\) $ \u15|Add10~0_combout\, GLOBAL(\clk~combout\), VCC, , \u12|current_state.beyond_starting_price~regout\, 
-- , , !\u12|current_state.beyond_starting_price~regout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u15|Add10~0_combout\,
	aclr => GND,
	sclr => \u12|ALT_INV_current_state.beyond_starting_price~regout\,
	ena => \u12|current_state.beyond_starting_price~regout\,
	cin => \u15|total_price[11]~67\,
	cin0 => \u15|total_price[12]~69\,
	cin1 => \u15|total_price[12]~69COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u15|total_price\(13));

\u14|Equal1~0\ : cyclone_lcell
-- Equation(s):
-- \u14|Equal1~0_combout\ = \u12|current_state.start_reset~regout\ # !\u12|current_state.stop~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u12|current_state.start_reset~regout\,
	datad => \u12|current_state.stop~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u14|Equal1~0_combout\);

\u14|total_price[2]\ : cyclone_lcell
-- Equation(s):
-- \u14|total_price\(2) = !\u12|current_state.beyond_starting_price~regout\ & (GLOBAL(\u14|Equal1~0_combout\) & (\u14|total_price\(2)) # !GLOBAL(\u14|Equal1~0_combout\) & \u15|Add6~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|Add6~3_combout\,
	datab => \u12|current_state.beyond_starting_price~regout\,
	datac => \u14|total_price\(2),
	datad => \u14|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u14|total_price\(2));

\u14|total_price[0]\ : cyclone_lcell
-- Equation(s):
-- \u14|total_price\(0) = !\u12|current_state.beyond_starting_price~regout\ & (GLOBAL(\u14|Equal1~0_combout\) & (\u14|total_price\(0)) # !GLOBAL(\u14|Equal1~0_combout\) & \u15|Add6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|Add6~1_combout\,
	datab => \u12|current_state.beyond_starting_price~regout\,
	datac => \u14|total_price\(0),
	datad => \u14|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u14|total_price\(0));

\u14|total_price[3]\ : cyclone_lcell
-- Equation(s):
-- \u14|total_price\(3) = !\u12|current_state.beyond_starting_price~regout\ & (GLOBAL(\u14|Equal1~0_combout\) & (\u14|total_price\(3)) # !GLOBAL(\u14|Equal1~0_combout\) & \u15|Add6~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3202",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|Add6~4_combout\,
	datab => \u12|current_state.beyond_starting_price~regout\,
	datac => \u14|Equal1~0_combout\,
	datad => \u14|total_price\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u14|total_price\(3));

\u14|total_price[1]\ : cyclone_lcell
-- Equation(s):
-- \u14|total_price\(1) = !\u12|current_state.beyond_starting_price~regout\ & (GLOBAL(\u14|Equal1~0_combout\) & (\u14|total_price\(1)) # !GLOBAL(\u14|Equal1~0_combout\) & \u15|Add6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|Add6~2_combout\,
	datab => \u12|current_state.beyond_starting_price~regout\,
	datac => \u14|total_price\(1),
	datad => \u14|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u14|total_price\(1));

\u16|process_0~4\ : cyclone_lcell
-- Equation(s):
-- \u16|process_0~4_combout\ = !\u14|total_price\(2) & !\u14|total_price\(0) & !\u14|total_price\(3) & !\u14|total_price\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u14|total_price\(2),
	datab => \u14|total_price\(0),
	datac => \u14|total_price\(3),
	datad => \u14|total_price\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|process_0~4_combout\);

\u16|process_0~7\ : cyclone_lcell
-- Equation(s):
-- \u16|process_0~7_combout\ = !\u15|total_price\(0) & !\u15|total_price\(13) & !\u15|total_price\(2) & !\u15|total_price\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|total_price\(0),
	datab => \u15|total_price\(13),
	datac => \u15|total_price\(2),
	datad => \u15|total_price\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|process_0~7_combout\);

\u16|process_0~8\ : cyclone_lcell
-- Equation(s):
-- \u16|process_0~8_combout\ = !\u15|total_price\(4) & !\u15|total_price\(6) & !\u15|total_price\(5) & !\u15|total_price\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|total_price\(4),
	datab => \u15|total_price\(6),
	datac => \u15|total_price\(5),
	datad => \u15|total_price\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|process_0~8_combout\);

\u16|process_0~10\ : cyclone_lcell
-- Equation(s):
-- \u16|process_0~10_combout\ = !\u15|total_price\(12) & !\u15|total_price\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "000f",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u15|total_price\(12),
	datad => \u15|total_price\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|process_0~10_combout\);

\u16|process_0~9\ : cyclone_lcell
-- Equation(s):
-- \u16|process_0~9_combout\ = !\u15|total_price\(10) & !\u15|total_price\(9) & !\u15|total_price\(7) & !\u15|total_price\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|total_price\(10),
	datab => \u15|total_price\(9),
	datac => \u15|total_price\(7),
	datad => \u15|total_price\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|process_0~9_combout\);

\u16|process_0~11\ : cyclone_lcell
-- Equation(s):
-- \u16|process_0~11_combout\ = \u16|process_0~7_combout\ & \u16|process_0~8_combout\ & \u16|process_0~10_combout\ & \u16|process_0~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "8000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|process_0~7_combout\,
	datab => \u16|process_0~8_combout\,
	datac => \u16|process_0~10_combout\,
	datad => \u16|process_0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|process_0~11_combout\);

\u14|total_price[6]\ : cyclone_lcell
-- Equation(s):
-- \u14|total_price\(6) = !\u12|current_state.beyond_starting_price~regout\ & (GLOBAL(\u14|Equal1~0_combout\) & (\u14|total_price\(6)) # !GLOBAL(\u14|Equal1~0_combout\) & \u15|Add6~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|Add6~7_combout\,
	datab => \u12|current_state.beyond_starting_price~regout\,
	datac => \u14|total_price\(6),
	datad => \u14|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u14|total_price\(6));

\u14|total_price[5]\ : cyclone_lcell
-- Equation(s):
-- \u14|total_price\(5) = !\u12|current_state.beyond_starting_price~regout\ & (GLOBAL(\u14|Equal1~0_combout\) & \u14|total_price\(5) # !GLOBAL(\u14|Equal1~0_combout\) & (\u15|Add6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4450",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u12|current_state.beyond_starting_price~regout\,
	datab => \u14|total_price\(5),
	datac => \u15|Add6~6_combout\,
	datad => \u14|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u14|total_price\(5));

\u14|total_price[7]\ : cyclone_lcell
-- Equation(s):
-- \u14|total_price\(7) = !\u12|current_state.beyond_starting_price~regout\ & (GLOBAL(\u14|Equal1~0_combout\) & (\u14|total_price\(7)) # !GLOBAL(\u14|Equal1~0_combout\) & \u15|Add6~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "5404",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u12|current_state.beyond_starting_price~regout\,
	datab => \u15|Add6~8_combout\,
	datac => \u14|Equal1~0_combout\,
	datad => \u14|total_price\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u14|total_price\(7));

\u14|total_price[4]\ : cyclone_lcell
-- Equation(s):
-- \u14|total_price\(4) = !\u12|current_state.beyond_starting_price~regout\ & (GLOBAL(\u14|Equal1~0_combout\) & (\u14|total_price\(4)) # !GLOBAL(\u14|Equal1~0_combout\) & \u15|Add6~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3022",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|Add6~5_combout\,
	datab => \u12|current_state.beyond_starting_price~regout\,
	datac => \u14|total_price\(4),
	datad => \u14|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u14|total_price\(4));

\u16|process_0~5\ : cyclone_lcell
-- Equation(s):
-- \u16|process_0~5_combout\ = !\u14|total_price\(6) & !\u14|total_price\(5) & !\u14|total_price\(7) & !\u14|total_price\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u14|total_price\(6),
	datab => \u14|total_price\(5),
	datac => \u14|total_price\(7),
	datad => \u14|total_price\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|process_0~5_combout\);

\u26|price_sel~133\ : cyclone_lcell
-- Equation(s):
-- \u26|price_sel~133_combout\ = \u26|pricesel\(2) & (\u26|price_sel\(0) # !\u26|pricesel\(1) & \u23|key_out~regout\) # !\u26|pricesel\(2) & (\u23|key_out~regout\ $ \u26|price_sel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "af70",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(2),
	datab => \u26|pricesel\(1),
	datac => \u23|key_out~regout\,
	datad => \u26|price_sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|price_sel~133_combout\);

\u26|pricesel[0]~132\ : cyclone_lcell
-- Equation(s):
-- \u26|pricesel[0]~132_combout\ = !\u21|key_out~regout\ & (\u26|price_sel~135_combout\ & (!\u26|price_sel~134_combout\) # !\u26|price_sel~135_combout\ & (\u26|price_sel~133_combout\ # \u26|price_sel~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "005e",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|price_sel~135_combout\,
	datab => \u26|price_sel~133_combout\,
	datac => \u26|price_sel~134_combout\,
	datad => \u21|key_out~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|pricesel[0]~132_combout\);

\u26|pricesel[0]~134\ : cyclone_lcell
-- Equation(s):
-- \u26|pricesel[0]~134_combout\ = \u23|key_out~regout\ & (!\u26|pricesel\(2) # !\u26|pricesel\(1)) # !\u26|pricesel[0]~132_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "70ff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(1),
	datab => \u26|pricesel\(2),
	datac => \u23|key_out~regout\,
	datad => \u26|pricesel[0]~132_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u26|pricesel[0]~134_combout\);

\u26|pricesel[31]\ : cyclone_lcell
-- Equation(s):
-- \u26|pricesel\(31) = DFFEAS(VCC, GLOBAL(\clk~combout\), VCC, , \u26|pricesel[0]~134_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ffff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	aclr => GND,
	ena => \u26|pricesel[0]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|pricesel\(31));

\u26|pricesel[0]\ : cyclone_lcell
-- Equation(s):
-- \u26|pricesel\(0) = DFFEAS(\u26|price_sel\(0) & !\u26|pricesel\(2) & \u23|key_out~regout\ # !\u26|pricesel[0]~132_combout\, GLOBAL(\clk~combout\), VCC, , \u26|pricesel[0]~134_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "20ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|price_sel\(0),
	datab => \u26|pricesel\(2),
	datac => \u23|key_out~regout\,
	datad => \u26|pricesel[0]~132_combout\,
	aclr => GND,
	ena => \u26|pricesel[0]~134_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u26|pricesel\(0));

\u16|process_0~6\ : cyclone_lcell
-- Equation(s):
-- \u16|process_0~6_combout\ = !\u26|pricesel\(1) & \u26|pricesel\(31) & \u26|pricesel\(0) & !\u26|pricesel\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0040",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(1),
	datab => \u26|pricesel\(31),
	datac => \u26|pricesel\(0),
	datad => \u26|pricesel\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|process_0~6_combout\);

\u16|process_0~12\ : cyclone_lcell
-- Equation(s):
-- \u16|process_0~12_combout\ = \u16|process_0~4_combout\ & !\u16|process_0~11_combout\ & \u16|process_0~5_combout\ & \u16|process_0~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|process_0~4_combout\,
	datab => \u16|process_0~11_combout\,
	datac => \u16|process_0~5_combout\,
	datad => \u16|process_0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|process_0~12_combout\);

\u16|total[13]~31\ : cyclone_lcell
-- Equation(s):
-- \u16|total[13]~31_combout\ = \u15|total_price\(13) & (\u16|process_0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a0a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|total_price\(13),
	datac => \u16|process_0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[13]~31_combout\);

\u16|total[13]~32\ : cyclone_lcell
-- Equation(s):
-- \u16|total[13]~32_combout\ = \u26|pricesel\(31) & (\u26|pricesel\(1) # \u26|pricesel\(2) # !\u26|pricesel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(1),
	datab => \u26|pricesel\(31),
	datac => \u26|pricesel\(0),
	datad => \u26|pricesel\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[13]~32_combout\);

\u16|process_0~13\ : cyclone_lcell
-- Equation(s):
-- \u16|process_0~13_combout\ = \u16|process_0~11_combout\ & \u16|process_0~6_combout\ & (!\u16|process_0~5_combout\ # !\u16|process_0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4c00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|process_0~4_combout\,
	datab => \u16|process_0~11_combout\,
	datac => \u16|process_0~5_combout\,
	datad => \u16|process_0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|process_0~13_combout\);

\u16|total[13]~33\ : cyclone_lcell
-- Equation(s):
-- \u16|total[13]~33_combout\ = \key_start~combout\ & (\u16|total[13]~32_combout\ # \u16|process_0~12_combout\ # \u16|process_0~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaa8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \key_start~combout\,
	datab => \u16|total[13]~32_combout\,
	datac => \u16|process_0~12_combout\,
	datad => \u16|process_0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[13]~33_combout\);

\u16|total[13]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(13) = GLOBAL(\u16|total[13]~33_combout\) & \u16|total[13]~31_combout\ # !GLOBAL(\u16|total[13]~33_combout\) & (\u16|total\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u16|total[13]~31_combout\,
	datac => \u16|total\(13),
	datad => \u16|total[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(13));

\u16|total[11]~35\ : cyclone_lcell
-- Equation(s):
-- \u16|total[11]~35_combout\ = \u15|total_price\(11) & (\u16|process_0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|total_price\(11),
	datad => \u16|process_0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[11]~35_combout\);

\u16|total[11]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(11) = GLOBAL(\u16|total[13]~33_combout\) & (\u16|total[11]~35_combout\) # !GLOBAL(\u16|total[13]~33_combout\) & \u16|total\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|total\(11),
	datac => \u16|total[11]~35_combout\,
	datad => \u16|total[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(11));

\u28|price[2]~62\ : cyclone_lcell
-- Equation(s):
-- \u28|price[2]~62_combout\ = \u26|pricesel\(0) & \u26|pricesel\(31) & (\u26|pricesel\(2) $ \u26|pricesel\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2080",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(0),
	datab => \u26|pricesel\(2),
	datac => \u26|pricesel\(31),
	datad => \u26|pricesel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[2]~62_combout\);

\u28|price[2]~61\ : cyclone_lcell
-- Equation(s):
-- \u28|price[2]~61_combout\ = !\u26|pricesel\(2) & \u26|pricesel\(31) & \u26|pricesel\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|pricesel\(2),
	datac => \u26|pricesel\(31),
	datad => \u26|pricesel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[2]~61_combout\);

\u28|price[6]~68\ : cyclone_lcell
-- Equation(s):
-- \u28|price[6]~68_combout\ = \u28|price[2]~61_combout\ & (\u27|day_mileage_price\(6) # \u28|price[2]~62_combout\) # !\u28|price[2]~61_combout\ & (!\u28|price[2]~62_combout\ & \u27|day_long_distance_price\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ada8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u28|price[2]~61_combout\,
	datab => \u27|day_mileage_price\(6),
	datac => \u28|price[2]~62_combout\,
	datad => \u27|day_long_distance_price\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[6]~68_combout\);

\u28|price[6]~69\ : cyclone_lcell
-- Equation(s):
-- \u28|price[6]~69_combout\ = \u28|price[2]~62_combout\ & (\u28|price[6]~68_combout\ & (\u27|night_starting_price\(6)) # !\u28|price[6]~68_combout\ & \u27|day_timing_price\(6)) # !\u28|price[2]~62_combout\ & (\u28|price[6]~68_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_timing_price\(6),
	datab => \u27|night_starting_price\(6),
	datac => \u28|price[2]~62_combout\,
	datad => \u28|price[6]~68_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[6]~69_combout\);

\u28|Equal0~0\ : cyclone_lcell
-- Equation(s):
-- \u28|Equal0~0_combout\ = !\u26|pricesel\(2) & \u26|pricesel\(31) & !\u26|pricesel\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0030",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|pricesel\(2),
	datac => \u26|pricesel\(31),
	datad => \u26|pricesel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|Equal0~0_combout\);

\u28|price[6]~70\ : cyclone_lcell
-- Equation(s):
-- \u28|price[6]~70_combout\ = \u26|pricesel\(0) & \u28|price[6]~69_combout\ # !\u26|pricesel\(0) & (\u28|Equal0~0_combout\ & (\u27|day_starting_price\(6)) # !\u28|Equal0~0_combout\ & \u28|price[6]~69_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(0),
	datab => \u28|price[6]~69_combout\,
	datac => \u27|day_starting_price\(6),
	datad => \u28|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[6]~70_combout\);

\u28|price[13]~66\ : cyclone_lcell
-- Equation(s):
-- \u28|price[13]~66_combout\ = \u26|pricesel\(1) & (!\u26|pricesel\(2)) # !\u26|pricesel\(1) & (\u26|pricesel\(2) # !\u26|pricesel\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cf",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|pricesel\(1),
	datac => \u26|pricesel\(0),
	datad => \u26|pricesel\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[13]~66_combout\);

\u28|price[13]~67\ : cyclone_lcell
-- Equation(s):
-- \u28|price[13]~67_combout\ = \u26|pricesel\(31) & \key_start~combout\ & \u28|price[13]~66_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u26|pricesel\(31),
	datac => \key_start~combout\,
	datad => \u28|price[13]~66_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[13]~67_combout\);

\u28|price[6]\ : cyclone_lcell
-- Equation(s):
-- \u28|price\(6) = GLOBAL(\u28|price[13]~67_combout\) & \u28|price[6]~70_combout\ # !GLOBAL(\u28|price[13]~67_combout\) & (\u28|price\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u28|price[6]~70_combout\,
	datac => \u28|price\(6),
	datad => \u28|price[13]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price\(6));

\u16|total[6]~41\ : cyclone_lcell
-- Equation(s):
-- \u16|total[6]~41_combout\ = \u16|process_0~13_combout\ & (\u14|total_price\(6)) # !\u16|process_0~13_combout\ & (\u28|price\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|process_0~13_combout\,
	datac => \u14|total_price\(6),
	datad => \u28|price\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[6]~41_combout\);

\u16|total[6]~42\ : cyclone_lcell
-- Equation(s):
-- \u16|total[6]~42_combout\ = \u16|process_0~12_combout\ & \u15|total_price\(6) # !\u16|process_0~12_combout\ & (\u16|total[6]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|total_price\(6),
	datac => \u16|process_0~12_combout\,
	datad => \u16|total[6]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[6]~42_combout\);

\u16|total[6]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(6) = GLOBAL(\u16|total[13]~33_combout\) & (\u16|total[6]~42_combout\) # !GLOBAL(\u16|total[13]~33_combout\) & \u16|total\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|total\(6),
	datac => \u16|total[13]~33_combout\,
	datad => \u16|total[6]~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(6));

\u28|price[1]~83\ : cyclone_lcell
-- Equation(s):
-- \u28|price[1]~83_combout\ = \u28|price[2]~61_combout\ & (\u28|price[2]~62_combout\) # !\u28|price[2]~61_combout\ & (\u28|price[2]~62_combout\ & (\u27|day_timing_price\(1)) # !\u28|price[2]~62_combout\ & \u27|day_long_distance_price\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_long_distance_price\(1),
	datab => \u27|day_timing_price\(1),
	datac => \u28|price[2]~61_combout\,
	datad => \u28|price[2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[1]~83_combout\);

\u28|price[1]~84\ : cyclone_lcell
-- Equation(s):
-- \u28|price[1]~84_combout\ = \u28|price[1]~83_combout\ & (\u27|night_starting_price\(1) # !\u28|price[2]~61_combout\) # !\u28|price[1]~83_combout\ & (\u28|price[2]~61_combout\ & \u27|day_mileage_price\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|night_starting_price\(1),
	datab => \u28|price[1]~83_combout\,
	datac => \u28|price[2]~61_combout\,
	datad => \u27|day_mileage_price\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[1]~84_combout\);

\u28|price[1]~85\ : cyclone_lcell
-- Equation(s):
-- \u28|price[1]~85_combout\ = \u26|pricesel\(0) & (\u28|price[1]~84_combout\) # !\u26|pricesel\(0) & (\u28|Equal0~0_combout\ & \u27|day_starting_price\(1) # !\u28|Equal0~0_combout\ & (\u28|price[1]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef20",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_starting_price\(1),
	datab => \u26|pricesel\(0),
	datac => \u28|Equal0~0_combout\,
	datad => \u28|price[1]~84_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[1]~85_combout\);

\u28|price[1]\ : cyclone_lcell
-- Equation(s):
-- \u28|price\(1) = GLOBAL(\u28|price[13]~67_combout\) & (\u28|price[1]~85_combout\) # !GLOBAL(\u28|price[13]~67_combout\) & \u28|price\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u28|price\(1),
	datac => \u28|price[1]~85_combout\,
	datad => \u28|price[13]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price\(1));

\u16|total[1]~51\ : cyclone_lcell
-- Equation(s):
-- \u16|total[1]~51_combout\ = \u16|process_0~13_combout\ & \u14|total_price\(1) # !\u16|process_0~13_combout\ & (\u28|price\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8d8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|process_0~13_combout\,
	datab => \u14|total_price\(1),
	datac => \u28|price\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[1]~51_combout\);

\u16|total[1]~52\ : cyclone_lcell
-- Equation(s):
-- \u16|total[1]~52_combout\ = \u16|process_0~12_combout\ & \u15|total_price\(1) # !\u16|process_0~12_combout\ & (\u16|total[1]~51_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|total_price\(1),
	datac => \u16|process_0~12_combout\,
	datad => \u16|total[1]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[1]~52_combout\);

\u16|total[1]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(1) = GLOBAL(\u16|total[13]~33_combout\) & (\u16|total[1]~52_combout\) # !GLOBAL(\u16|total[13]~33_combout\) & \u16|total\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u16|total\(1),
	datac => \u16|total[13]~33_combout\,
	datad => \u16|total[1]~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(1));

\u28|price[0]~86\ : cyclone_lcell
-- Equation(s):
-- \u28|price[0]~86_combout\ = \u28|price[2]~62_combout\ & (\u28|price[2]~61_combout\) # !\u28|price[2]~62_combout\ & (\u28|price[2]~61_combout\ & \u27|day_mileage_price\(0) # !\u28|price[2]~61_combout\ & (\u27|day_long_distance_price\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_mileage_price\(0),
	datab => \u27|day_long_distance_price\(0),
	datac => \u28|price[2]~62_combout\,
	datad => \u28|price[2]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[0]~86_combout\);

\u28|price[0]~87\ : cyclone_lcell
-- Equation(s):
-- \u28|price[0]~87_combout\ = \u28|price[0]~86_combout\ & (\u27|night_starting_price\(0) # !\u28|price[2]~62_combout\) # !\u28|price[0]~86_combout\ & (\u28|price[2]~62_combout\ & \u27|day_timing_price\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "bc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|night_starting_price\(0),
	datab => \u28|price[0]~86_combout\,
	datac => \u28|price[2]~62_combout\,
	datad => \u27|day_timing_price\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[0]~87_combout\);

\u28|price[0]~88\ : cyclone_lcell
-- Equation(s):
-- \u28|price[0]~88_combout\ = \u26|pricesel\(0) & (\u28|price[0]~87_combout\) # !\u26|pricesel\(0) & (\u28|Equal0~0_combout\ & \u27|day_starting_price\(0) # !\u28|Equal0~0_combout\ & (\u28|price[0]~87_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e4f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(0),
	datab => \u27|day_starting_price\(0),
	datac => \u28|price[0]~87_combout\,
	datad => \u28|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[0]~88_combout\);

\u28|price[0]\ : cyclone_lcell
-- Equation(s):
-- \u28|price\(0) = GLOBAL(\u28|price[13]~67_combout\) & (\u28|price[0]~88_combout\) # !GLOBAL(\u28|price[13]~67_combout\) & \u28|price\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u28|price\(0),
	datab => \u28|price[0]~88_combout\,
	datad => \u28|price[13]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price\(0));

\u16|total[0]~53\ : cyclone_lcell
-- Equation(s):
-- \u16|total[0]~53_combout\ = \u16|process_0~13_combout\ & \u14|total_price\(0) # !\u16|process_0~13_combout\ & (\u28|price\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u14|total_price\(0),
	datac => \u16|process_0~13_combout\,
	datad => \u28|price\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[0]~53_combout\);

\u16|total[0]~54\ : cyclone_lcell
-- Equation(s):
-- \u16|total[0]~54_combout\ = \u16|process_0~12_combout\ & \u15|total_price\(0) # !\u16|process_0~12_combout\ & (\u16|total[0]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|total_price\(0),
	datac => \u16|process_0~12_combout\,
	datad => \u16|total[0]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[0]~54_combout\);

\u16|total[0]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(0) = GLOBAL(\u16|total[13]~33_combout\) & (\u16|total[0]~54_combout\) # !GLOBAL(\u16|total[13]~33_combout\) & \u16|total\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u16|total\(0),
	datac => \u16|total[13]~33_combout\,
	datad => \u16|total[0]~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(0));

\u17|comb[0]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(0) = DFFEAS(!\u17|comb\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(0), , , !\u17|LessThan0~0_combout\)
-- \u17|comb[0]~42\ = CARRY(\u17|comb\(0))
-- \u17|comb[0]~42COUT1_55\ = CARRY(\u17|comb\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u17|comb\(0),
	datac => \u16|total\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(0),
	cout0 => \u17|comb[0]~42\,
	cout1 => \u17|comb[0]~42COUT1_55\);

\u17|comb[1]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(1) = DFFEAS(\u17|comb\(1) $ \u17|comb[0]~42\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(1), , , !\u17|LessThan0~0_combout\)
-- \u17|comb[1]~40\ = CARRY(!\u17|comb[0]~42COUT1_55\ # !\u17|comb\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u17|comb\(1),
	datac => \u16|total\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin0 => \u17|comb[0]~42\,
	cin1 => \u17|comb[0]~42COUT1_55\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(1),
	cout => \u17|comb[1]~40\);

\u28|price[5]~71\ : cyclone_lcell
-- Equation(s):
-- \u28|price[5]~71_combout\ = \u28|price[2]~61_combout\ & (\u28|price[2]~62_combout\) # !\u28|price[2]~61_combout\ & (\u28|price[2]~62_combout\ & (\u27|day_timing_price\(5)) # !\u28|price[2]~62_combout\ & \u27|day_long_distance_price\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_long_distance_price\(5),
	datab => \u28|price[2]~61_combout\,
	datac => \u27|day_timing_price\(5),
	datad => \u28|price[2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[5]~71_combout\);

\u28|price[5]~72\ : cyclone_lcell
-- Equation(s):
-- \u28|price[5]~72_combout\ = \u28|price[2]~61_combout\ & (\u28|price[5]~71_combout\ & (\u27|night_starting_price\(5)) # !\u28|price[5]~71_combout\ & \u27|day_mileage_price\(5)) # !\u28|price[2]~61_combout\ & \u28|price[5]~71_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec64",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u28|price[2]~61_combout\,
	datab => \u28|price[5]~71_combout\,
	datac => \u27|day_mileage_price\(5),
	datad => \u27|night_starting_price\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[5]~72_combout\);

\u28|price[5]~73\ : cyclone_lcell
-- Equation(s):
-- \u28|price[5]~73_combout\ = \u26|pricesel\(0) & (\u28|price[5]~72_combout\) # !\u26|pricesel\(0) & (\u28|Equal0~0_combout\ & \u27|day_starting_price\(5) # !\u28|Equal0~0_combout\ & (\u28|price[5]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_starting_price\(5),
	datab => \u26|pricesel\(0),
	datac => \u28|price[5]~72_combout\,
	datad => \u28|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[5]~73_combout\);

\u28|price[5]\ : cyclone_lcell
-- Equation(s):
-- \u28|price\(5) = GLOBAL(\u28|price[13]~67_combout\) & \u28|price[5]~73_combout\ # !GLOBAL(\u28|price[13]~67_combout\) & (\u28|price\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "acac",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u28|price[5]~73_combout\,
	datab => \u28|price\(5),
	datac => \u28|price[13]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price\(5));

\u16|total[5]~43\ : cyclone_lcell
-- Equation(s):
-- \u16|total[5]~43_combout\ = \u16|process_0~13_combout\ & \u14|total_price\(5) # !\u16|process_0~13_combout\ & (\u28|price\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u16|process_0~13_combout\,
	datac => \u14|total_price\(5),
	datad => \u28|price\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[5]~43_combout\);

\u16|total[5]~44\ : cyclone_lcell
-- Equation(s):
-- \u16|total[5]~44_combout\ = \u16|process_0~12_combout\ & \u15|total_price\(5) # !\u16|process_0~12_combout\ & (\u16|total[5]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u16|process_0~12_combout\,
	datac => \u15|total_price\(5),
	datad => \u16|total[5]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[5]~44_combout\);

\u16|total[5]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(5) = GLOBAL(\u16|total[13]~33_combout\) & (\u16|total[5]~44_combout\) # !GLOBAL(\u16|total[13]~33_combout\) & (\u16|total\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa50",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|total[13]~33_combout\,
	datac => \u16|total\(5),
	datad => \u16|total[5]~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(5));

\u28|price[4]~74\ : cyclone_lcell
-- Equation(s):
-- \u28|price[4]~74_combout\ = \u28|price[2]~62_combout\ & (\u28|price[2]~61_combout\) # !\u28|price[2]~62_combout\ & (\u28|price[2]~61_combout\ & (\u27|day_mileage_price\(4)) # !\u28|price[2]~61_combout\ & \u27|day_long_distance_price\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f4a4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u28|price[2]~62_combout\,
	datab => \u27|day_long_distance_price\(4),
	datac => \u28|price[2]~61_combout\,
	datad => \u27|day_mileage_price\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[4]~74_combout\);

\u28|price[4]~75\ : cyclone_lcell
-- Equation(s):
-- \u28|price[4]~75_combout\ = \u28|price[4]~74_combout\ & (\u27|night_starting_price\(4) # !\u28|price[2]~62_combout\) # !\u28|price[4]~74_combout\ & (\u28|price[2]~62_combout\ & \u27|day_timing_price\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "da8a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u28|price[4]~74_combout\,
	datab => \u27|night_starting_price\(4),
	datac => \u28|price[2]~62_combout\,
	datad => \u27|day_timing_price\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[4]~75_combout\);

\u28|price[4]~76\ : cyclone_lcell
-- Equation(s):
-- \u28|price[4]~76_combout\ = \u28|Equal0~0_combout\ & (\u26|pricesel\(0) & \u28|price[4]~75_combout\ # !\u26|pricesel\(0) & (\u27|day_starting_price\(4))) # !\u28|Equal0~0_combout\ & \u28|price[4]~75_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u28|price[4]~75_combout\,
	datab => \u28|Equal0~0_combout\,
	datac => \u26|pricesel\(0),
	datad => \u27|day_starting_price\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[4]~76_combout\);

\u28|price[4]\ : cyclone_lcell
-- Equation(s):
-- \u28|price\(4) = GLOBAL(\u28|price[13]~67_combout\) & (\u28|price[4]~76_combout\) # !GLOBAL(\u28|price[13]~67_combout\) & \u28|price\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u28|price\(4),
	datac => \u28|price[4]~76_combout\,
	datad => \u28|price[13]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price\(4));

\u16|total[4]~45\ : cyclone_lcell
-- Equation(s):
-- \u16|total[4]~45_combout\ = \u16|process_0~13_combout\ & \u14|total_price\(4) # !\u16|process_0~13_combout\ & (\u28|price\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u14|total_price\(4),
	datac => \u16|process_0~13_combout\,
	datad => \u28|price\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[4]~45_combout\);

\u16|total[4]~46\ : cyclone_lcell
-- Equation(s):
-- \u16|total[4]~46_combout\ = \u16|process_0~12_combout\ & \u15|total_price\(4) # !\u16|process_0~12_combout\ & (\u16|total[4]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|total_price\(4),
	datac => \u16|process_0~12_combout\,
	datad => \u16|total[4]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[4]~46_combout\);

\u16|total[4]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(4) = GLOBAL(\u16|total[13]~33_combout\) & (\u16|total[4]~46_combout\) # !GLOBAL(\u16|total[13]~33_combout\) & \u16|total\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u16|total\(4),
	datac => \u16|total[13]~33_combout\,
	datad => \u16|total[4]~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(4));

\u28|price[3]~77\ : cyclone_lcell
-- Equation(s):
-- \u28|price[3]~77_combout\ = \u28|price[2]~62_combout\ & (\u27|day_timing_price\(3) # \u28|price[2]~61_combout\) # !\u28|price[2]~62_combout\ & \u27|day_long_distance_price\(3) & (!\u28|price[2]~61_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_long_distance_price\(3),
	datab => \u28|price[2]~62_combout\,
	datac => \u27|day_timing_price\(3),
	datad => \u28|price[2]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[3]~77_combout\);

\u28|price[3]~78\ : cyclone_lcell
-- Equation(s):
-- \u28|price[3]~78_combout\ = \u28|price[2]~61_combout\ & (\u28|price[3]~77_combout\ & (\u27|night_starting_price\(3)) # !\u28|price[3]~77_combout\ & \u27|day_mileage_price\(3)) # !\u28|price[2]~61_combout\ & (\u28|price[3]~77_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f588",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u28|price[2]~61_combout\,
	datab => \u27|day_mileage_price\(3),
	datac => \u27|night_starting_price\(3),
	datad => \u28|price[3]~77_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[3]~78_combout\);

\u28|price[3]~79\ : cyclone_lcell
-- Equation(s):
-- \u28|price[3]~79_combout\ = \u26|pricesel\(0) & (\u28|price[3]~78_combout\) # !\u26|pricesel\(0) & (\u28|Equal0~0_combout\ & \u27|day_starting_price\(3) # !\u28|Equal0~0_combout\ & (\u28|price[3]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cacc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_starting_price\(3),
	datab => \u28|price[3]~78_combout\,
	datac => \u26|pricesel\(0),
	datad => \u28|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[3]~79_combout\);

\u28|price[3]\ : cyclone_lcell
-- Equation(s):
-- \u28|price\(3) = GLOBAL(\u28|price[13]~67_combout\) & (\u28|price[3]~79_combout\) # !GLOBAL(\u28|price[13]~67_combout\) & \u28|price\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u28|price\(3),
	datac => \u28|price[3]~79_combout\,
	datad => \u28|price[13]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price\(3));

\u16|total[3]~47\ : cyclone_lcell
-- Equation(s):
-- \u16|total[3]~47_combout\ = \u16|process_0~13_combout\ & \u14|total_price\(3) # !\u16|process_0~13_combout\ & (\u28|price\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f3c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u16|process_0~13_combout\,
	datac => \u14|total_price\(3),
	datad => \u28|price\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[3]~47_combout\);

\u16|total[3]~48\ : cyclone_lcell
-- Equation(s):
-- \u16|total[3]~48_combout\ = \u16|process_0~12_combout\ & \u15|total_price\(3) # !\u16|process_0~12_combout\ & (\u16|total[3]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|total_price\(3),
	datac => \u16|process_0~12_combout\,
	datad => \u16|total[3]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[3]~48_combout\);

\u16|total[3]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(3) = GLOBAL(\u16|total[13]~33_combout\) & (\u16|total[3]~48_combout\) # !GLOBAL(\u16|total[13]~33_combout\) & \u16|total\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|total\(3),
	datac => \u16|total[13]~33_combout\,
	datad => \u16|total[3]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(3));

\u28|price[2]~80\ : cyclone_lcell
-- Equation(s):
-- \u28|price[2]~80_combout\ = \u28|price[2]~62_combout\ & (\u28|price[2]~61_combout\) # !\u28|price[2]~62_combout\ & (\u28|price[2]~61_combout\ & \u27|day_mileage_price\(2) # !\u28|price[2]~61_combout\ & (\u27|day_long_distance_price\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e5e0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u28|price[2]~62_combout\,
	datab => \u27|day_mileage_price\(2),
	datac => \u28|price[2]~61_combout\,
	datad => \u27|day_long_distance_price\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[2]~80_combout\);

\u28|price[2]~81\ : cyclone_lcell
-- Equation(s):
-- \u28|price[2]~81_combout\ = \u28|price[2]~80_combout\ & (\u27|night_starting_price\(2) # !\u28|price[2]~62_combout\) # !\u28|price[2]~80_combout\ & \u27|day_timing_price\(2) & (\u28|price[2]~62_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "e2cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_timing_price\(2),
	datab => \u28|price[2]~80_combout\,
	datac => \u27|night_starting_price\(2),
	datad => \u28|price[2]~62_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[2]~81_combout\);

\u28|price[2]~82\ : cyclone_lcell
-- Equation(s):
-- \u28|price[2]~82_combout\ = \u26|pricesel\(0) & (\u28|price[2]~81_combout\) # !\u26|pricesel\(0) & (\u28|Equal0~0_combout\ & \u27|day_starting_price\(2) # !\u28|Equal0~0_combout\ & (\u28|price[2]~81_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ef40",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(0),
	datab => \u27|day_starting_price\(2),
	datac => \u28|Equal0~0_combout\,
	datad => \u28|price[2]~81_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[2]~82_combout\);

\u28|price[2]\ : cyclone_lcell
-- Equation(s):
-- \u28|price\(2) = GLOBAL(\u28|price[13]~67_combout\) & (\u28|price[2]~82_combout\) # !GLOBAL(\u28|price[13]~67_combout\) & \u28|price\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u28|price\(2),
	datac => \u28|price[2]~82_combout\,
	datad => \u28|price[13]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price\(2));

\u16|total[2]~49\ : cyclone_lcell
-- Equation(s):
-- \u16|total[2]~49_combout\ = \u16|process_0~13_combout\ & (\u14|total_price\(2)) # !\u16|process_0~13_combout\ & (\u28|price\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f5a0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|process_0~13_combout\,
	datac => \u14|total_price\(2),
	datad => \u28|price\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[2]~49_combout\);

\u16|total[2]~50\ : cyclone_lcell
-- Equation(s):
-- \u16|total[2]~50_combout\ = \u16|process_0~12_combout\ & \u15|total_price\(2) # !\u16|process_0~12_combout\ & (\u16|total[2]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|total_price\(2),
	datac => \u16|process_0~12_combout\,
	datad => \u16|total[2]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[2]~50_combout\);

\u16|total[2]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(2) = GLOBAL(\u16|total[13]~33_combout\) & (\u16|total[2]~50_combout\) # !GLOBAL(\u16|total[13]~33_combout\) & \u16|total\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fc0c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u16|total\(2),
	datac => \u16|total[13]~33_combout\,
	datad => \u16|total[2]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(2));

\u17|comb[2]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(2) = DFFEAS(\u17|comb\(2) $ !\u17|comb[1]~40\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(2), , , !\u17|LessThan0~0_combout\)
-- \u17|comb[2]~38\ = CARRY(\u17|comb\(2) & !\u17|comb[1]~40\)
-- \u17|comb[2]~38COUT1_57\ = CARRY(\u17|comb\(2) & !\u17|comb[1]~40\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u17|comb\(2),
	datac => \u16|total\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u17|comb[1]~40\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(2),
	cout0 => \u17|comb[2]~38\,
	cout1 => \u17|comb[2]~38COUT1_57\);

\u17|comb[3]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(3) = DFFEAS(\u17|comb\(3) $ ((!\u17|comb[1]~40\ & \u17|comb[2]~38\) # (\u17|comb[1]~40\ & \u17|comb[2]~38COUT1_57\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(3), , , 
-- !\u17|LessThan0~0_combout\)
-- \u17|comb[3]~36\ = CARRY(!\u17|comb[2]~38\ # !\u17|comb\(3))
-- \u17|comb[3]~36COUT1_59\ = CARRY(!\u17|comb[2]~38COUT1_57\ # !\u17|comb\(3))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|comb\(3),
	datac => \u16|total\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u17|comb[1]~40\,
	cin0 => \u17|comb[2]~38\,
	cin1 => \u17|comb[2]~38COUT1_57\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(3),
	cout0 => \u17|comb[3]~36\,
	cout1 => \u17|comb[3]~36COUT1_59\);

\u17|comb[4]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(4) = DFFEAS(\u17|comb\(4) $ (!(!\u17|comb[1]~40\ & \u17|comb[3]~36\) # (\u17|comb[1]~40\ & \u17|comb[3]~36COUT1_59\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(4), , , 
-- !\u17|LessThan0~0_combout\)
-- \u17|comb[4]~34\ = CARRY(\u17|comb\(4) & (!\u17|comb[3]~36\))
-- \u17|comb[4]~34COUT1_61\ = CARRY(\u17|comb\(4) & (!\u17|comb[3]~36COUT1_59\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|comb\(4),
	datac => \u16|total\(4),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u17|comb[1]~40\,
	cin0 => \u17|comb[3]~36\,
	cin1 => \u17|comb[3]~36COUT1_59\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(4),
	cout0 => \u17|comb[4]~34\,
	cout1 => \u17|comb[4]~34COUT1_61\);

\u17|comb[5]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(5) = DFFEAS(\u17|comb\(5) $ (!\u17|comb[1]~40\ & \u17|comb[4]~34\) # (\u17|comb[1]~40\ & \u17|comb[4]~34COUT1_61\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(5), , , 
-- !\u17|LessThan0~0_combout\)
-- \u17|comb[5]~32\ = CARRY(!\u17|comb[4]~34\ # !\u17|comb\(5))
-- \u17|comb[5]~32COUT1_63\ = CARRY(!\u17|comb[4]~34COUT1_61\ # !\u17|comb\(5))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u17|comb\(5),
	datac => \u16|total\(5),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u17|comb[1]~40\,
	cin0 => \u17|comb[4]~34\,
	cin1 => \u17|comb[4]~34COUT1_61\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(5),
	cout0 => \u17|comb[5]~32\,
	cout1 => \u17|comb[5]~32COUT1_63\);

\u17|comb[6]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(6) = DFFEAS(\u17|comb\(6) $ (!(!\u17|comb[1]~40\ & \u17|comb[5]~32\) # (\u17|comb[1]~40\ & \u17|comb[5]~32COUT1_63\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(6), , , 
-- !\u17|LessThan0~0_combout\)
-- \u17|comb[6]~30\ = CARRY(\u17|comb\(6) & (!\u17|comb[5]~32COUT1_63\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|comb\(6),
	datac => \u16|total\(6),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u17|comb[1]~40\,
	cin0 => \u17|comb[5]~32\,
	cin1 => \u17|comb[5]~32COUT1_63\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(6),
	cout => \u17|comb[6]~30\);

\u16|total[10]~36\ : cyclone_lcell
-- Equation(s):
-- \u16|total[10]~36_combout\ = \u15|total_price\(10) & \u16|process_0~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u15|total_price\(10),
	datad => \u16|process_0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[10]~36_combout\);

\u16|total[10]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(10) = GLOBAL(\u16|total[13]~33_combout\) & \u16|total[10]~36_combout\ # !GLOBAL(\u16|total[13]~33_combout\) & (\u16|total\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aaf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|total[10]~36_combout\,
	datac => \u16|total\(10),
	datad => \u16|total[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(10));

\u16|total[9]~37\ : cyclone_lcell
-- Equation(s):
-- \u16|total[9]~37_combout\ = \u15|total_price\(9) & (\u16|process_0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|total_price\(9),
	datad => \u16|process_0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[9]~37_combout\);

\u16|total[9]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(9) = GLOBAL(\u16|total[13]~33_combout\) & \u16|total[9]~37_combout\ # !GLOBAL(\u16|total[13]~33_combout\) & (\u16|total\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u16|total[9]~37_combout\,
	datac => \u16|total\(9),
	datad => \u16|total[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(9));

\u16|total[8]~38\ : cyclone_lcell
-- Equation(s):
-- \u16|total[8]~38_combout\ = \u15|total_price\(8) & (\u16|process_0~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa00",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u15|total_price\(8),
	datad => \u16|process_0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[8]~38_combout\);

\u16|total[8]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(8) = GLOBAL(\u16|total[13]~33_combout\) & (\u16|total[8]~38_combout\) # !GLOBAL(\u16|total[13]~33_combout\) & \u16|total\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccaa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|total\(8),
	datab => \u16|total[8]~38_combout\,
	datad => \u16|total[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(8));

\u27|transition3[7]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition3\(7) = DFFEAS((!\u27|transition3[4]~7\ & \u27|transition3[6]~11\) # (\u27|transition3[4]~7\ & \u27|transition3[6]~11COUT1_30\) $ (!\u26|day_mileage_price_y\(3) # !\u27|u28_10|u25_1|Add2~3_combout\), GLOBAL(\clk~combout\), VCC, , 
-- \u23|key_out~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|u28_10|u25_1|Add2~3_combout\,
	datad => \u26|day_mileage_price_y\(3),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition3[4]~7\,
	cin0 => \u27|transition3[6]~11\,
	cin1 => \u27|transition3[6]~11COUT1_30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition3\(7));

\u27|day_mileage_price[7]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_mileage_price\(7) = DFFEAS(\u23|key_out~regout\ & \u27|transition3\(7), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u23|key_out~regout\,
	datad => \u27|transition3\(7),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_mileage_price\(7));

\u27|transition5[7]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition5\(7) = DFFEAS((!\u27|transition5[4]~7\ & \u27|transition5[6]~11\) # (\u27|transition5[4]~7\ & \u27|transition5[6]~11COUT1_30\) $ (!\u27|u28_16|u25_1|Add2~3_combout\ # !\u26|day_long_distance_price_yuan\(3)), GLOBAL(\clk~combout\), VCC, , 
-- \u23|key_out~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u26|day_long_distance_price_yuan\(3),
	datad => \u27|u28_16|u25_1|Add2~3_combout\,
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition5[4]~7\,
	cin0 => \u27|transition5[6]~11\,
	cin1 => \u27|transition5[6]~11COUT1_30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition5\(7));

\u27|day_long_distance_price[7]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_long_distance_price\(7) = DFFEAS(\u23|key_out~regout\ & (\u27|transition5\(7)), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cc00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datad => \u27|transition5\(7),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_long_distance_price\(7));

\u27|transition4[7]\ : cyclone_lcell
-- Equation(s):
-- \u27|transition4\(7) = DFFEAS((!\u27|transition4[4]~7\ & \u27|transition4[6]~11\) # (\u27|transition4[4]~7\ & \u27|transition4[6]~11COUT1_30\) $ (!\u26|day_timing_price_yuan\(3) # !\u27|u28_13|u25_1|Add2~3_combout\), GLOBAL(\clk~combout\), VCC, , 
-- \u23|key_out~regout\, , , , )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "8787",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u27|u28_13|u25_1|Add2~3_combout\,
	datab => \u26|day_timing_price_yuan\(3),
	aclr => GND,
	ena => \u23|key_out~regout\,
	cin => \u27|transition4[4]~7\,
	cin0 => \u27|transition4[6]~11\,
	cin1 => \u27|transition4[6]~11COUT1_30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|transition4\(7));

\u27|day_timing_price[7]\ : cyclone_lcell
-- Equation(s):
-- \u27|day_timing_price\(7) = DFFEAS(\u23|key_out~regout\ & \u27|transition4\(7), GLOBAL(\clk~combout\), VCC, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u23|key_out~regout\,
	datac => \u27|transition4\(7),
	aclr => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u27|day_timing_price\(7));

\u28|price[7]~63\ : cyclone_lcell
-- Equation(s):
-- \u28|price[7]~63_combout\ = \u28|price[2]~62_combout\ & (\u28|price[2]~61_combout\ # \u27|day_timing_price\(7)) # !\u28|price[2]~62_combout\ & \u27|day_long_distance_price\(7) & !\u28|price[2]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aea4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u28|price[2]~62_combout\,
	datab => \u27|day_long_distance_price\(7),
	datac => \u28|price[2]~61_combout\,
	datad => \u27|day_timing_price\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[7]~63_combout\);

\u28|price[7]~64\ : cyclone_lcell
-- Equation(s):
-- \u28|price[7]~64_combout\ = \u28|price[7]~63_combout\ & (\u27|night_starting_price\(7) # !\u28|price[2]~61_combout\) # !\u28|price[7]~63_combout\ & \u27|day_mileage_price\(7) & \u28|price[2]~61_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ec2c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u27|day_mileage_price\(7),
	datab => \u28|price[7]~63_combout\,
	datac => \u28|price[2]~61_combout\,
	datad => \u27|night_starting_price\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[7]~64_combout\);

\u28|price[7]~65\ : cyclone_lcell
-- Equation(s):
-- \u28|price[7]~65_combout\ = \u26|pricesel\(0) & \u28|price[7]~64_combout\ # !\u26|pricesel\(0) & (\u28|Equal0~0_combout\ & (\u27|day_starting_price\(7)) # !\u28|Equal0~0_combout\ & \u28|price[7]~64_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dc8c",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u26|pricesel\(0),
	datab => \u28|price[7]~64_combout\,
	datac => \u28|Equal0~0_combout\,
	datad => \u27|day_starting_price\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price[7]~65_combout\);

\u28|price[7]\ : cyclone_lcell
-- Equation(s):
-- \u28|price\(7) = GLOBAL(\u28|price[13]~67_combout\) & \u28|price[7]~65_combout\ # !GLOBAL(\u28|price[13]~67_combout\) & (\u28|price\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aacc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u28|price[7]~65_combout\,
	datab => \u28|price\(7),
	datad => \u28|price[13]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u28|price\(7));

\u16|total[7]~39\ : cyclone_lcell
-- Equation(s):
-- \u16|total[7]~39_combout\ = \u16|process_0~13_combout\ & \u14|total_price\(7) # !\u16|process_0~13_combout\ & (\u28|price\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "afa0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u14|total_price\(7),
	datac => \u16|process_0~13_combout\,
	datad => \u28|price\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[7]~39_combout\);

\u16|total[7]~40\ : cyclone_lcell
-- Equation(s):
-- \u16|total[7]~40_combout\ = \u16|process_0~12_combout\ & \u15|total_price\(7) # !\u16|process_0~12_combout\ & (\u16|total[7]~39_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "dd88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|process_0~12_combout\,
	datab => \u15|total_price\(7),
	datad => \u16|total[7]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[7]~40_combout\);

\u16|total[7]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(7) = GLOBAL(\u16|total[13]~33_combout\) & (\u16|total[7]~40_combout\) # !GLOBAL(\u16|total[13]~33_combout\) & \u16|total\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa0a",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|total\(7),
	datac => \u16|total[13]~33_combout\,
	datad => \u16|total[7]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(7));

\u17|comb[7]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(7) = DFFEAS(\u17|comb\(7) $ \u17|comb[6]~30\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(7), , , !\u17|LessThan0~0_combout\)
-- \u17|comb[7]~28\ = CARRY(!\u17|comb[6]~30\ # !\u17|comb\(7))
-- \u17|comb[7]~28COUT1_65\ = CARRY(!\u17|comb[6]~30\ # !\u17|comb\(7))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u17|comb\(7),
	datac => \u16|total\(7),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u17|comb[6]~30\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(7),
	cout0 => \u17|comb[7]~28\,
	cout1 => \u17|comb[7]~28COUT1_65\);

\u17|comb[8]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(8) = DFFEAS(\u17|comb\(8) $ (!(!\u17|comb[6]~30\ & \u17|comb[7]~28\) # (\u17|comb[6]~30\ & \u17|comb[7]~28COUT1_65\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(8), , , 
-- !\u17|LessThan0~0_combout\)
-- \u17|comb[8]~26\ = CARRY(\u17|comb\(8) & (!\u17|comb[7]~28\))
-- \u17|comb[8]~26COUT1_67\ = CARRY(\u17|comb\(8) & (!\u17|comb[7]~28COUT1_65\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|comb\(8),
	datac => \u16|total\(8),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u17|comb[6]~30\,
	cin0 => \u17|comb[7]~28\,
	cin1 => \u17|comb[7]~28COUT1_65\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(8),
	cout0 => \u17|comb[8]~26\,
	cout1 => \u17|comb[8]~26COUT1_67\);

\u17|comb[9]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(9) = DFFEAS(\u17|comb\(9) $ ((!\u17|comb[6]~30\ & \u17|comb[8]~26\) # (\u17|comb[6]~30\ & \u17|comb[8]~26COUT1_67\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(9), , , 
-- !\u17|LessThan0~0_combout\)
-- \u17|comb[9]~24\ = CARRY(!\u17|comb[8]~26\ # !\u17|comb\(9))
-- \u17|comb[9]~24COUT1_69\ = CARRY(!\u17|comb[8]~26COUT1_67\ # !\u17|comb\(9))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|comb\(9),
	datac => \u16|total\(9),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u17|comb[6]~30\,
	cin0 => \u17|comb[8]~26\,
	cin1 => \u17|comb[8]~26COUT1_67\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(9),
	cout0 => \u17|comb[9]~24\,
	cout1 => \u17|comb[9]~24COUT1_69\);

\u17|comb[10]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(10) = DFFEAS(\u17|comb\(10) $ !(!\u17|comb[6]~30\ & \u17|comb[9]~24\) # (\u17|comb[6]~30\ & \u17|comb[9]~24COUT1_69\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(10), , , 
-- !\u17|LessThan0~0_combout\)
-- \u17|comb[10]~22\ = CARRY(\u17|comb\(10) & !\u17|comb[9]~24\)
-- \u17|comb[10]~22COUT1_71\ = CARRY(\u17|comb\(10) & !\u17|comb[9]~24COUT1_69\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u17|comb\(10),
	datac => \u16|total\(10),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u17|comb[6]~30\,
	cin0 => \u17|comb[9]~24\,
	cin1 => \u17|comb[9]~24COUT1_69\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(10),
	cout0 => \u17|comb[10]~22\,
	cout1 => \u17|comb[10]~22COUT1_71\);

\u17|comb[11]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(11) = DFFEAS(\u17|comb\(11) $ (!\u17|comb[6]~30\ & \u17|comb[10]~22\) # (\u17|comb[6]~30\ & \u17|comb[10]~22COUT1_71\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(11), , , 
-- !\u17|LessThan0~0_combout\)
-- \u17|comb[11]~20\ = CARRY(!\u17|comb[10]~22COUT1_71\ # !\u17|comb\(11))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "3c3f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u17|comb\(11),
	datac => \u16|total\(11),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u17|comb[6]~30\,
	cin0 => \u17|comb[10]~22\,
	cin1 => \u17|comb[10]~22COUT1_71\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(11),
	cout => \u17|comb[11]~20\);

\u16|total[12]~34\ : cyclone_lcell
-- Equation(s):
-- \u16|total[12]~34_combout\ = \u15|total_price\(12) & \u16|process_0~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u15|total_price\(12),
	datac => \u16|process_0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total[12]~34_combout\);

\u16|total[12]\ : cyclone_lcell
-- Equation(s):
-- \u16|total\(12) = GLOBAL(\u16|total[13]~33_combout\) & \u16|total[12]~34_combout\ # !GLOBAL(\u16|total[13]~33_combout\) & (\u16|total\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ccf0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u16|total[12]~34_combout\,
	datac => \u16|total\(12),
	datad => \u16|total[13]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u16|total\(12));

\u17|comb[12]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(12) = DFFEAS(\u17|comb\(12) $ !\u17|comb[11]~20\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(12), , , !\u17|LessThan0~0_combout\)
-- \u17|comb[12]~18\ = CARRY(\u17|comb\(12) & !\u17|comb[11]~20\)
-- \u17|comb[12]~18COUT1_73\ = CARRY(\u17|comb\(12) & !\u17|comb[11]~20\)

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "c30c",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u17|comb\(12),
	datac => \u16|total\(12),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u17|comb[11]~20\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(12),
	cout0 => \u17|comb[12]~18\,
	cout1 => \u17|comb[12]~18COUT1_73\);

\u17|comb[13]\ : cyclone_lcell
-- Equation(s):
-- \u17|comb\(13) = DFFEAS((!\u17|comb[11]~20\ & \u17|comb[12]~18\) # (\u17|comb[11]~20\ & \u17|comb[12]~18COUT1_73\) $ \u17|comb\(13), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, \u16|total\(13), , , 
-- !\u17|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "0ff0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u16|total\(13),
	datad => \u17|comb\(13),
	aclr => \u12|current_state.start_reset~regout\,
	sload => \u17|ALT_INV_LessThan0~0_combout\,
	ena => \key_start~combout\,
	cin => \u17|comb[11]~20\,
	cin0 => \u17|comb[12]~18\,
	cin1 => \u17|comb[12]~18COUT1_73\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comb\(13));

\u17|LessThan0~67\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~67_cout0\ = CARRY(!\u17|comb\(0) & \u16|total\(0))
-- \u17|LessThan0~67COUT1_82\ = CARRY(!\u17|comb\(0) & \u16|total\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff44",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|comb\(0),
	datab => \u16|total\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~65\,
	cout0 => \u17|LessThan0~67_cout0\,
	cout1 => \u17|LessThan0~67COUT1_82\);

\u17|LessThan0~62\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~62_cout\ = CARRY(\u16|total\(1) & \u17|comb\(1) & !\u17|LessThan0~67COUT1_82\ # !\u16|total\(1) & (\u17|comb\(1) # !\u17|LessThan0~67COUT1_82\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|total\(1),
	datab => \u17|comb\(1),
	cin0 => \u17|LessThan0~67_cout0\,
	cin1 => \u17|LessThan0~67COUT1_82\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~60\,
	cout => \u17|LessThan0~62_cout\);

\u17|LessThan0~57\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~57_cout0\ = CARRY(\u17|comb\(2) & \u16|total\(2) & !\u17|LessThan0~62_cout\ # !\u17|comb\(2) & (\u16|total\(2) # !\u17|LessThan0~62_cout\))
-- \u17|LessThan0~57COUT1_84\ = CARRY(\u17|comb\(2) & \u16|total\(2) & !\u17|LessThan0~62_cout\ # !\u17|comb\(2) & (\u16|total\(2) # !\u17|LessThan0~62_cout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|comb\(2),
	datab => \u16|total\(2),
	cin => \u17|LessThan0~62_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~55\,
	cout0 => \u17|LessThan0~57_cout0\,
	cout1 => \u17|LessThan0~57COUT1_84\);

\u17|LessThan0~52\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~52_cout0\ = CARRY(\u17|comb\(3) & (!\u17|LessThan0~57_cout0\ # !\u16|total\(3)) # !\u17|comb\(3) & !\u16|total\(3) & !\u17|LessThan0~57_cout0\)
-- \u17|LessThan0~52COUT1_86\ = CARRY(\u17|comb\(3) & (!\u17|LessThan0~57COUT1_84\ # !\u16|total\(3)) # !\u17|comb\(3) & !\u16|total\(3) & !\u17|LessThan0~57COUT1_84\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|comb\(3),
	datab => \u16|total\(3),
	cin => \u17|LessThan0~62_cout\,
	cin0 => \u17|LessThan0~57_cout0\,
	cin1 => \u17|LessThan0~57COUT1_84\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~50\,
	cout0 => \u17|LessThan0~52_cout0\,
	cout1 => \u17|LessThan0~52COUT1_86\);

\u17|LessThan0~47\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~47_cout0\ = CARRY(\u16|total\(4) & (!\u17|LessThan0~52_cout0\ # !\u17|comb\(4)) # !\u16|total\(4) & !\u17|comb\(4) & !\u17|LessThan0~52_cout0\)
-- \u17|LessThan0~47COUT1_88\ = CARRY(\u16|total\(4) & (!\u17|LessThan0~52COUT1_86\ # !\u17|comb\(4)) # !\u16|total\(4) & !\u17|comb\(4) & !\u17|LessThan0~52COUT1_86\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|total\(4),
	datab => \u17|comb\(4),
	cin => \u17|LessThan0~62_cout\,
	cin0 => \u17|LessThan0~52_cout0\,
	cin1 => \u17|LessThan0~52COUT1_86\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~45\,
	cout0 => \u17|LessThan0~47_cout0\,
	cout1 => \u17|LessThan0~47COUT1_88\);

\u17|LessThan0~42\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~42_cout0\ = CARRY(\u17|comb\(5) & (!\u17|LessThan0~47_cout0\ # !\u16|total\(5)) # !\u17|comb\(5) & !\u16|total\(5) & !\u17|LessThan0~47_cout0\)
-- \u17|LessThan0~42COUT1_90\ = CARRY(\u17|comb\(5) & (!\u17|LessThan0~47COUT1_88\ # !\u16|total\(5)) # !\u17|comb\(5) & !\u16|total\(5) & !\u17|LessThan0~47COUT1_88\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|comb\(5),
	datab => \u16|total\(5),
	cin => \u17|LessThan0~62_cout\,
	cin0 => \u17|LessThan0~47_cout0\,
	cin1 => \u17|LessThan0~47COUT1_88\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~40\,
	cout0 => \u17|LessThan0~42_cout0\,
	cout1 => \u17|LessThan0~42COUT1_90\);

\u17|LessThan0~37\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~37_cout\ = CARRY(\u17|comb\(6) & \u16|total\(6) & !\u17|LessThan0~42COUT1_90\ # !\u17|comb\(6) & (\u16|total\(6) # !\u17|LessThan0~42COUT1_90\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|comb\(6),
	datab => \u16|total\(6),
	cin => \u17|LessThan0~62_cout\,
	cin0 => \u17|LessThan0~42_cout0\,
	cin1 => \u17|LessThan0~42COUT1_90\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~35\,
	cout => \u17|LessThan0~37_cout\);

\u17|LessThan0~32\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~32_cout0\ = CARRY(\u16|total\(7) & \u17|comb\(7) & !\u17|LessThan0~37_cout\ # !\u16|total\(7) & (\u17|comb\(7) # !\u17|LessThan0~37_cout\))
-- \u17|LessThan0~32COUT1_92\ = CARRY(\u16|total\(7) & \u17|comb\(7) & !\u17|LessThan0~37_cout\ # !\u16|total\(7) & (\u17|comb\(7) # !\u17|LessThan0~37_cout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|total\(7),
	datab => \u17|comb\(7),
	cin => \u17|LessThan0~37_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~30\,
	cout0 => \u17|LessThan0~32_cout0\,
	cout1 => \u17|LessThan0~32COUT1_92\);

\u17|LessThan0~27\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~27_cout0\ = CARRY(\u17|comb\(8) & \u16|total\(8) & !\u17|LessThan0~32_cout0\ # !\u17|comb\(8) & (\u16|total\(8) # !\u17|LessThan0~32_cout0\))
-- \u17|LessThan0~27COUT1_94\ = CARRY(\u17|comb\(8) & \u16|total\(8) & !\u17|LessThan0~32COUT1_92\ # !\u17|comb\(8) & (\u16|total\(8) # !\u17|LessThan0~32COUT1_92\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|comb\(8),
	datab => \u16|total\(8),
	cin => \u17|LessThan0~37_cout\,
	cin0 => \u17|LessThan0~32_cout0\,
	cin1 => \u17|LessThan0~32COUT1_92\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~25\,
	cout0 => \u17|LessThan0~27_cout0\,
	cout1 => \u17|LessThan0~27COUT1_94\);

\u17|LessThan0~22\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~22_cout0\ = CARRY(\u16|total\(9) & \u17|comb\(9) & !\u17|LessThan0~27_cout0\ # !\u16|total\(9) & (\u17|comb\(9) # !\u17|LessThan0~27_cout0\))
-- \u17|LessThan0~22COUT1_96\ = CARRY(\u16|total\(9) & \u17|comb\(9) & !\u17|LessThan0~27COUT1_94\ # !\u16|total\(9) & (\u17|comb\(9) # !\u17|LessThan0~27COUT1_94\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u16|total\(9),
	datab => \u17|comb\(9),
	cin => \u17|LessThan0~37_cout\,
	cin0 => \u17|LessThan0~27_cout0\,
	cin1 => \u17|LessThan0~27COUT1_94\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~20\,
	cout0 => \u17|LessThan0~22_cout0\,
	cout1 => \u17|LessThan0~22COUT1_96\);

\u17|LessThan0~17\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~17_cout0\ = CARRY(\u17|comb\(10) & \u16|total\(10) & !\u17|LessThan0~22_cout0\ # !\u17|comb\(10) & (\u16|total\(10) # !\u17|LessThan0~22_cout0\))
-- \u17|LessThan0~17COUT1_98\ = CARRY(\u17|comb\(10) & \u16|total\(10) & !\u17|LessThan0~22COUT1_96\ # !\u17|comb\(10) & (\u16|total\(10) # !\u17|LessThan0~22COUT1_96\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|comb\(10),
	datab => \u16|total\(10),
	cin => \u17|LessThan0~37_cout\,
	cin0 => \u17|LessThan0~22_cout0\,
	cin1 => \u17|LessThan0~22COUT1_96\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~15\,
	cout0 => \u17|LessThan0~17_cout0\,
	cout1 => \u17|LessThan0~17COUT1_98\);

\u17|LessThan0~12\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~12_cout\ = CARRY(\u17|comb\(11) & (!\u17|LessThan0~17COUT1_98\ # !\u16|total\(11)) # !\u17|comb\(11) & !\u16|total\(11) & !\u17|LessThan0~17COUT1_98\)

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "ff2b",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|comb\(11),
	datab => \u16|total\(11),
	cin => \u17|LessThan0~37_cout\,
	cin0 => \u17|LessThan0~17_cout0\,
	cin1 => \u17|LessThan0~17COUT1_98\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~10\,
	cout => \u17|LessThan0~12_cout\);

\u17|LessThan0~7\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~7_cout0\ = CARRY(\u17|comb\(12) & \u16|total\(12) & !\u17|LessThan0~12_cout\ # !\u17|comb\(12) & (\u16|total\(12) # !\u17|LessThan0~12_cout\))
-- \u17|LessThan0~7COUT1_100\ = CARRY(\u17|comb\(12) & \u16|total\(12) & !\u17|LessThan0~12_cout\ # !\u17|comb\(12) & (\u16|total\(12) # !\u17|LessThan0~12_cout\))

-- pragma translate_off
GENERIC MAP (
	cin_used => "true",
	lut_mask => "ff4d",
	operation_mode => "arithmetic",
	output_mode => "none",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|comb\(12),
	datab => \u16|total\(12),
	cin => \u17|LessThan0~12_cout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~5\,
	cout0 => \u17|LessThan0~7_cout0\,
	cout1 => \u17|LessThan0~7COUT1_100\);

\u17|LessThan0~0\ : cyclone_lcell
-- Equation(s):
-- \u17|LessThan0~0_combout\ = \u17|comb\(13) & (!\u17|LessThan0~12_cout\ & \u17|LessThan0~7_cout0\) # (\u17|LessThan0~12_cout\ & \u17|LessThan0~7COUT1_100\) & \u16|total\(13) # !\u17|comb\(13) & ((!\u17|LessThan0~12_cout\ & \u17|LessThan0~7_cout0\) # 
-- (\u17|LessThan0~12_cout\ & \u17|LessThan0~7COUT1_100\) # \u16|total\(13))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	cin_used => "true",
	lut_mask => "f330",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u17|comb\(13),
	datad => \u16|total\(13),
	cin => \u17|LessThan0~12_cout\,
	cin0 => \u17|LessThan0~7_cout0\,
	cin1 => \u17|LessThan0~7COUT1_100\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|LessThan0~0_combout\);

\u17|combc[2]~16\ : cyclone_lcell
-- Equation(s):
-- \u17|combc[2]~16_combout\ = \key_start~combout\ & \u17|LessThan0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \key_start~combout\,
	datad => \u17|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|combc[2]~16_combout\);

\u17|comba[0]\ : cyclone_lcell
-- Equation(s):
-- \u17|comba\(0) = DFFEAS(!\u17|comba\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|combc[2]~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00ff",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u17|comba\(0),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u17|combc[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comba\(0));

\u17|comba[2]\ : cyclone_lcell
-- Equation(s):
-- \u17|comba\(2) = DFFEAS(\u17|comba\(2) $ (\u17|comba\(1) & \u17|comba\(0)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|combc[2]~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3ccc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u17|comba\(2),
	datac => \u17|comba\(1),
	datad => \u17|comba\(0),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u17|combc[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comba\(2));

\u17|comba[3]\ : cyclone_lcell
-- Equation(s):
-- \u17|comba\(3) = DFFEAS(\u17|comba\(1) & (\u17|comba\(3) $ (\u17|comba\(2) & \u17|comba\(0))) # !\u17|comba\(1) & \u17|comba\(3) & (\u17|comba\(2) # !\u17|comba\(0)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , 
-- \u17|combc[2]~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "68f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|comba\(1),
	datab => \u17|comba\(2),
	datac => \u17|comba\(3),
	datad => \u17|comba\(0),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u17|combc[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comba\(3));

\u17|comba[1]\ : cyclone_lcell
-- Equation(s):
-- \u17|comba\(1) = DFFEAS(\u17|comba\(1) & (!\u17|comba\(0)) # !\u17|comba\(1) & \u17|comba\(0) & (\u17|comba\(2) # !\u17|comba\(3)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|combc[2]~16_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "45aa",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|comba\(1),
	datab => \u17|comba\(2),
	datac => \u17|comba\(3),
	datad => \u17|comba\(0),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u17|combc[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|comba\(1));

\u17|Equal3~0\ : cyclone_lcell
-- Equation(s):
-- \u17|Equal3~0_combout\ = !\u17|comba\(1) & !\u17|comba\(2) & \u17|comba\(3) & \u17|comba\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|comba\(1),
	datab => \u17|comba\(2),
	datac => \u17|comba\(3),
	datad => \u17|comba\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|Equal3~0_combout\);

\u17|combb[0]\ : cyclone_lcell
-- Equation(s):
-- \u17|combb\(0) = DFFEAS(\u17|combb\(0) $ \u17|Equal3~0_combout\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|combc[2]~16_combout\, , , \u17|process_0~1_combout\, )
-- \u17|combb[0]~25\ = CARRY(\u17|combb\(0) & \u17|Equal3~0_combout\)
-- \u17|combb[0]~25COUT1_33\ = CARRY(\u17|combb\(0) & \u17|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6688",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|combb\(0),
	datab => \u17|Equal3~0_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u17|process_0~1_combout\,
	ena => \u17|combc[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|combb\(0),
	cout0 => \u17|combb[0]~25\,
	cout1 => \u17|combb[0]~25COUT1_33\);

\u17|combb[1]\ : cyclone_lcell
-- Equation(s):
-- \u17|combb\(1) = DFFEAS(\u17|combb\(1) $ (\u17|combb[0]~25\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|combc[2]~16_combout\, , , \u17|process_0~1_combout\, )
-- \u17|combb[1]~23\ = CARRY(!\u17|combb[0]~25\ # !\u17|combb\(1))
-- \u17|combb[1]~23COUT1_35\ = CARRY(!\u17|combb[0]~25COUT1_33\ # !\u17|combb\(1))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "5a5f",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|combb\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u17|process_0~1_combout\,
	ena => \u17|combc[2]~16_combout\,
	cin0 => \u17|combb[0]~25\,
	cin1 => \u17|combb[0]~25COUT1_33\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|combb\(1),
	cout0 => \u17|combb[1]~23\,
	cout1 => \u17|combb[1]~23COUT1_35\);

\u17|combb[2]\ : cyclone_lcell
-- Equation(s):
-- \u17|combb\(2) = DFFEAS(\u17|combb\(2) $ (!\u17|combb[1]~23\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|combc[2]~16_combout\, , , \u17|process_0~1_combout\, )
-- \u17|combb[2]~27\ = CARRY(\u17|combb\(2) & (!\u17|combb[1]~23\))
-- \u17|combb[2]~27COUT1_37\ = CARRY(\u17|combb\(2) & (!\u17|combb[1]~23COUT1_35\))

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "a50a",
	operation_mode => "arithmetic",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|combb\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u17|process_0~1_combout\,
	ena => \u17|combc[2]~16_combout\,
	cin0 => \u17|combb[1]~23\,
	cin1 => \u17|combb[1]~23COUT1_35\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|combb\(2),
	cout0 => \u17|combb[2]~27\,
	cout1 => \u17|combb[2]~27COUT1_37\);

\u17|combb[3]\ : cyclone_lcell
-- Equation(s):
-- \u17|combb\(3) = DFFEAS(\u17|combb\(3) $ \u17|combb[2]~27\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|combc[2]~16_combout\, , , \u17|process_0~1_combout\, )

-- pragma translate_off
GENERIC MAP (
	cin0_used => "true",
	cin1_used => "true",
	lut_mask => "3c3c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "cin",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u17|combb\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sclr => \u17|process_0~1_combout\,
	ena => \u17|combc[2]~16_combout\,
	cin0 => \u17|combb[2]~27\,
	cin1 => \u17|combb[2]~27COUT1_37\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|combb\(3));

\u17|process_0~4\ : cyclone_lcell
-- Equation(s):
-- \u17|process_0~4_combout\ = \u17|combb\(0) & !\u17|combb\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u17|combb\(0),
	datad => \u17|combb\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|process_0~4_combout\);

\u17|process_0~1\ : cyclone_lcell
-- Equation(s):
-- \u17|process_0~1_combout\ = !\u17|combb\(1) & \u17|Equal3~0_combout\ & \u17|combb\(3) & \u17|process_0~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "4000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|combb\(1),
	datab => \u17|Equal3~0_combout\,
	datac => \u17|combb\(3),
	datad => \u17|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|process_0~1_combout\);

\u17|bai[3]~4\ : cyclone_lcell
-- Equation(s):
-- \u17|bai[3]~4_combout\ = \key_start~combout\ & !\u17|LessThan0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \key_start~combout\,
	datad => \u17|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|bai[3]~4_combout\);

\u17|shi[1]\ : cyclone_lcell
-- Equation(s):
-- \u17|shi\(1) = DFFEAS(\u17|combb\(1), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|bai[3]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u17|combb\(1),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|shi\(1));

\u17|ge[1]\ : cyclone_lcell
-- Equation(s):
-- \u17|ge\(1) = DFFEAS(GND, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|bai[3]~4_combout\, \u17|comba\(1), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u17|comba\(1),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|ge\(1));

\u17|combc[1]~18\ : cyclone_lcell
-- Equation(s):
-- \u17|combc[1]~18_combout\ = \key_start~combout\ & (\u17|process_0~1_combout\ & \u17|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "a000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \key_start~combout\,
	datac => \u17|process_0~1_combout\,
	datad => \u17|LessThan0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|combc[1]~18_combout\);

\u17|combc[0]\ : cyclone_lcell
-- Equation(s):
-- \u17|combc\(0) = DFFEAS(!\u17|combc\(0), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|combc[1]~18_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0f0f",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u17|combc\(0),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u17|combc[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|combc\(0));

\u17|combc[3]\ : cyclone_lcell
-- Equation(s):
-- \u17|combc\(3) = DFFEAS(\u17|combc\(2) & (\u17|combc\(3) $ (\u17|combc\(0) & \u17|combc\(1))) # !\u17|combc\(2) & \u17|combc\(3) & (\u17|combc\(1) # !\u17|combc\(0)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , 
-- \u17|combc[1]~18_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "7b80",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|combc\(2),
	datab => \u17|combc\(0),
	datac => \u17|combc\(1),
	datad => \u17|combc\(3),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u17|combc[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|combc\(3));

\u17|combc[1]\ : cyclone_lcell
-- Equation(s):
-- \u17|combc\(1) = DFFEAS(\u17|combc\(0) & !\u17|combc\(1) & (\u17|combc\(2) # !\u17|combc\(3)) # !\u17|combc\(0) & (\u17|combc\(1)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|combc[1]~18_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "383c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|combc\(2),
	datab => \u17|combc\(0),
	datac => \u17|combc\(1),
	datad => \u17|combc\(3),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u17|combc[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|combc\(1));

\u17|combc[2]\ : cyclone_lcell
-- Equation(s):
-- \u17|combc\(2) = DFFEAS(\u17|combc\(2) $ (\u17|combc\(0) & \u17|combc\(1)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|combc[1]~18_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "6a6a",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|combc\(2),
	datab => \u17|combc\(0),
	datac => \u17|combc\(1),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u17|combc[1]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|combc\(2));

\u17|Equal1~0\ : cyclone_lcell
-- Equation(s):
-- \u17|Equal1~0_combout\ = \u17|combc\(2) # \u17|combc\(1) # !\u17|combc\(3) # !\u17|combc\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fbff",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|combc\(2),
	datab => \u17|combc\(0),
	datac => \u17|combc\(1),
	datad => \u17|combc\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|Equal1~0_combout\);

\u17|combd[0]\ : cyclone_lcell
-- Equation(s):
-- \u17|combd\(0) = DFFEAS(\u17|combd\(0) $ (!\u17|Equal1~0_combout\ & \u17|process_0~1_combout\ & \u17|combc[2]~16_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b4f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|Equal1~0_combout\,
	datab => \u17|process_0~1_combout\,
	datac => \u17|combd\(0),
	datad => \u17|combc[2]~16_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|combd\(0));

\u17|combd[1]~16\ : cyclone_lcell
-- Equation(s):
-- \u17|combd[1]~16_combout\ = \u17|combd\(0) & !\u17|Equal1~0_combout\ & \u17|process_0~1_combout\ & \u17|combc[2]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "2000",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u17|combd\(0),
	datab => \u17|Equal1~0_combout\,
	datac => \u17|process_0~1_combout\,
	datad => \u17|combc[2]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u17|combd[1]~16_combout\);

\u17|combd[1]\ : cyclone_lcell
-- Equation(s):
-- \u17|combd\(1) = DFFEAS(\u17|combd\(1) $ (\u17|combd[1]~16_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "33cc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u17|combd\(1),
	datad => \u17|combd[1]~16_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|combd\(1));

\u17|qian[1]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux5~0\ = \u18|Mux6~0\ & (K2_qian[1] # \u9|Mux0~1\) # !\u18|Mux6~0\ & \u17|ge\(1) & (!\u9|Mux0~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aae4",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux6~0\,
	datab => \u17|ge\(1),
	datac => \u17|combd\(1),
	datad => \u9|Mux0~1\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux5~0\,
	regout => \u17|qian\(1));

\u17|bai[1]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux5~1\ = \u18|Mux5~0\ & (\u17|shi\(1) # !\u9|Mux0~1\) # !\u18|Mux5~0\ & (K2_bai[1] & \u9|Mux0~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|shi\(1),
	datab => \u18|Mux5~0\,
	datac => \u17|combc\(1),
	datad => \u9|Mux0~1\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux5~1\,
	regout => \u17|bai\(1));

\u18|temp[1]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux5~2\ = \u18|Mux6~1_combout\ & (S1_temp[1]) # !\u18|Mux6~1_combout\ & \u18|Mux5~1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u18|Mux5~1\,
	datad => \u18|Mux6~1_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux5~2\,
	regout => \u18|temp\(1));

\u17|shi[0]\ : cyclone_lcell
-- Equation(s):
-- \u17|shi\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|bai[3]~4_combout\, \u17|combb\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u17|combb\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|shi\(0));

\u17|ge[0]\ : cyclone_lcell
-- Equation(s):
-- \u17|ge\(0) = DFFEAS(GND, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|bai[3]~4_combout\, \u17|comba\(0), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u17|comba\(0),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|ge\(0));

\u17|bai[0]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux6~2\ = \u9|Mux0~1\ & (K2_bai[0] # \u18|Mux6~0\) # !\u9|Mux0~1\ & \u17|ge\(0) & (!\u18|Mux6~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cce2",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|ge\(0),
	datab => \u9|Mux0~1\,
	datac => \u17|combc\(0),
	datad => \u18|Mux6~0\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux6~2\,
	regout => \u17|bai\(0));

\u17|qian[0]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux6~3\ = \u18|Mux6~2\ & (\u17|shi\(0) # !\u18|Mux6~0\) # !\u18|Mux6~2\ & (K2_qian[0] & \u18|Mux6~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|shi\(0),
	datab => \u18|Mux6~2\,
	datac => \u17|combd\(0),
	datad => \u18|Mux6~0\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux6~3\,
	regout => \u17|qian\(0));

\u18|temp[0]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux6~4\ = \u18|Mux6~1_combout\ & (S1_temp[0]) # !\u18|Mux6~1_combout\ & \u18|Mux6~3\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u18|Mux6~3\,
	datad => \u18|Mux6~1_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux6~4\,
	regout => \u18|temp\(0));

\u17|shi[3]\ : cyclone_lcell
-- Equation(s):
-- \u17|shi\(3) = DFFEAS(GND, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|bai[3]~4_combout\, \u17|combb\(3), , , VCC)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u17|combb\(3),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|shi\(3));

\u17|ge[3]\ : cyclone_lcell
-- Equation(s):
-- \u17|ge\(3) = DFFEAS(\u17|comba\(3), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|bai[3]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datac => \u17|comba\(3),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|ge\(3));

\u17|bai[3]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux3~0\ = \u18|Mux6~0\ & (\u9|Mux0~1\) # !\u18|Mux6~0\ & (\u9|Mux0~1\ & (K2_bai[3]) # !\u9|Mux0~1\ & \u17|ge\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "fa44",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux6~0\,
	datab => \u17|ge\(3),
	datac => \u17|combc\(3),
	datad => \u9|Mux0~1\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux3~0\,
	regout => \u17|bai\(3));

\u17|combd[2]\ : cyclone_lcell
-- Equation(s):
-- \u17|combd\(2) = DFFEAS(\u17|combd\(2) $ (\u17|combd\(1) & \u17|combd[1]~16_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "3cf0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u17|combd\(1),
	datac => \u17|combd\(2),
	datad => \u17|combd[1]~16_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|combd\(2));

\u17|combd[3]\ : cyclone_lcell
-- Equation(s):
-- \u17|combd\(3) = DFFEAS(\u17|combd\(3) $ (\u17|combd\(2) & \u17|combd\(1) & \u17|combd[1]~16_combout\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , , , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "78f0",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|combd\(2),
	datab => \u17|combd\(1),
	datac => \u17|combd\(3),
	datad => \u17|combd[1]~16_combout\,
	aclr => \u12|current_state.start_reset~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|combd\(3));

\u17|qian[3]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux3~1\ = \u18|Mux3~0\ & (\u17|shi\(3) # !\u18|Mux6~0\) # !\u18|Mux3~0\ & (K2_qian[3] & \u18|Mux6~0\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b8cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u17|shi\(3),
	datab => \u18|Mux3~0\,
	datac => \u17|combd\(3),
	datad => \u18|Mux6~0\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux3~1\,
	regout => \u17|qian\(3));

\u18|temp[3]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux3~2\ = \u18|Mux6~1_combout\ & (S1_temp[3]) # !\u18|Mux6~1_combout\ & \u18|Mux3~1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u18|Mux3~1\,
	datad => \u18|Mux6~1_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux3~2\,
	regout => \u18|temp\(3));

\u17|ge[2]\ : cyclone_lcell
-- Equation(s):
-- \u17|ge\(2) = DFFEAS(\u17|comba\(2), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|bai[3]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u17|comba\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|ge\(2));

\u17|qian[2]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux4~0\ = \u18|Mux6~0\ & (\u9|Mux0~1\ # K2_qian[2]) # !\u18|Mux6~0\ & !\u9|Mux0~1\ & (\u17|ge\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "b9a8",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux6~0\,
	datab => \u9|Mux0~1\,
	datac => \u17|combd\(2),
	datad => \u17|ge\(2),
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux4~0\,
	regout => \u17|qian\(2));

\u17|shi[2]\ : cyclone_lcell
-- Equation(s):
-- \u17|shi\(2) = DFFEAS(\u17|combb\(2), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u17|bai[3]~4_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ff00",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datad => \u17|combb\(2),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u17|shi\(2));

\u17|bai[2]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux4~1\ = \u18|Mux4~0\ & (\u17|shi\(2) # !\u9|Mux0~1\) # !\u18|Mux4~0\ & (K2_bai[2] & \u9|Mux0~1\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "d8aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "on")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux4~0\,
	datab => \u17|shi\(2),
	datac => \u17|combc\(2),
	datad => \u9|Mux0~1\,
	aclr => \u12|current_state.start_reset~regout\,
	sload => VCC,
	ena => \u17|bai[3]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux4~1\,
	regout => \u17|bai\(2));

\u18|temp[2]\ : cyclone_lcell
-- Equation(s):
-- \u18|Mux4~2\ = \u18|Mux6~1_combout\ & (S1_temp[2]) # !\u18|Mux6~1_combout\ & \u18|Mux4~1\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0cc",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "qfbk",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	datab => \u18|Mux4~1\,
	datad => \u18|Mux6~1_combout\,
	aclr => GND,
	ena => \u18|temp[2]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|Mux4~2\,
	regout => \u18|temp\(2));

\u18|outp[0]~17\ : cyclone_lcell
-- Equation(s):
-- \u18|outp[0]~17_combout\ = \key_start~combout\ & (!\u18|Mux4~2\ & !\u18|Mux5~2\ # !\u18|Mux3~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "02aa",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \key_start~combout\,
	datab => \u18|Mux4~2\,
	datac => \u18|Mux5~2\,
	datad => \u18|Mux3~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|outp[0]~17_combout\);

\u18|outp[0]\ : cyclone_lcell
-- Equation(s):
-- \u18|outp\(0) = DFFEAS(!\u18|Mux5~2\ & !\u18|Mux3~2\ & (\u18|Mux6~4\ $ \u18|Mux4~2\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u18|outp[0]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0104",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux5~2\,
	datab => \u18|Mux6~4\,
	datac => \u18|Mux3~2\,
	datad => \u18|Mux4~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u18|outp[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u18|outp\(0));

\u18|outp[1]\ : cyclone_lcell
-- Equation(s):
-- \u18|outp\(1) = DFFEAS(!\u18|Mux3~2\ & \u18|Mux4~2\ & (\u18|Mux5~2\ $ \u18|Mux6~4\), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u18|outp[0]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0600",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux5~2\,
	datab => \u18|Mux6~4\,
	datac => \u18|Mux3~2\,
	datad => \u18|Mux4~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u18|outp[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u18|outp\(1));

\u18|outp[2]\ : cyclone_lcell
-- Equation(s):
-- \u18|outp\(2) = DFFEAS(\u18|Mux5~2\ & !\u18|Mux6~4\ & !\u18|Mux3~2\ & !\u18|Mux4~2\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u18|outp[0]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0002",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux5~2\,
	datab => \u18|Mux6~4\,
	datac => \u18|Mux3~2\,
	datad => \u18|Mux4~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u18|outp[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u18|outp\(2));

\u18|outp[3]\ : cyclone_lcell
-- Equation(s):
-- \u18|outp\(3) = DFFEAS(!\u18|Mux3~2\ & (\u18|Mux5~2\ & \u18|Mux6~4\ & \u18|Mux4~2\ # !\u18|Mux5~2\ & (\u18|Mux6~4\ $ \u18|Mux4~2\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u18|outp[0]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0904",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux5~2\,
	datab => \u18|Mux6~4\,
	datac => \u18|Mux3~2\,
	datad => \u18|Mux4~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u18|outp[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u18|outp\(3));

\u18|outp[4]\ : cyclone_lcell
-- Equation(s):
-- \u18|outp\(4) = DFFEAS(\u18|Mux6~4\ # !\u18|Mux5~2\ & !\u18|Mux3~2\ & \u18|Mux4~2\, GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u18|outp[0]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cdcc",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux5~2\,
	datab => \u18|Mux6~4\,
	datac => \u18|Mux3~2\,
	datad => \u18|Mux4~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u18|outp[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u18|outp\(4));

\u18|outp[5]\ : cyclone_lcell
-- Equation(s):
-- \u18|outp\(5) = DFFEAS(!\u18|Mux3~2\ & (\u18|Mux4~2\ & \u18|Mux6~4\ & \u18|Mux5~2\ # !\u18|Mux4~2\ & (\u18|Mux6~4\ # \u18|Mux5~2\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \u18|outp[0]~17_combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0d04",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|Mux4~2\,
	datab => \u18|Mux6~4\,
	datac => \u18|Mux3~2\,
	datad => \u18|Mux5~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \u18|outp[0]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u18|outp\(5));

\u18|outp~23\ : cyclone_lcell
-- Equation(s):
-- \u18|outp~23_combout\ = \u18|Mux3~2\ & (\u18|outp\(6)) # !\u18|Mux3~2\ & \u18|Mux6~4\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ee22",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u18|Mux6~4\,
	datab => \u18|Mux3~2\,
	datad => \u18|outp\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|outp~23_combout\);

\u18|outp[6]\ : cyclone_lcell
-- Equation(s):
-- \u18|outp\(6) = DFFEAS(\u18|outp~23_combout\ & (\u18|Mux3~2\ # \u18|Mux4~2\ $ \u18|Mux5~2\) # !\u18|outp~23_combout\ & (\u18|Mux3~2\ $ (\u18|Mux4~2\ # \u18|Mux5~2\)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , 
-- , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "ab7c",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u18|outp~23_combout\,
	datab => \u18|Mux4~2\,
	datac => \u18|Mux5~2\,
	datad => \u18|Mux3~2\,
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u18|outp\(6));

\u9|Mux7~1\ : cyclone_lcell
-- Equation(s):
-- \u9|Mux7~1_combout\ = \u18|sell\(0) & !\u18|sell\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "00f0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datac => \u18|sell\(0),
	datad => \u18|sell\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u9|Mux7~1_combout\);

\u18|outp[2]~25\ : cyclone_lcell
-- Equation(s):
-- \u18|outp[2]~25_combout\ = \u18|Mux3~2\ & (\u18|Mux5~2\ # \u18|Mux4~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "aa88",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u18|Mux3~2\,
	datab => \u18|Mux5~2\,
	datad => \u18|Mux4~2\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u18|outp[2]~25_combout\);

\u18|outp[7]\ : cyclone_lcell
-- Equation(s):
-- \u18|outp\(7) = DFFEAS(\u18|outp[2]~25_combout\ & (\u18|outp\(7)) # !\u18|outp[2]~25_combout\ & \u9|Mux7~1_combout\ & (!\u18|sell\(1)), GLOBAL(\clk~combout\), !\u12|current_state.start_reset~regout\, , \key_start~combout\, , , , )

-- pragma translate_off
GENERIC MAP (
	lut_mask => "c0e2",
	operation_mode => "normal",
	output_mode => "reg_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	clk => \clk~combout\,
	dataa => \u9|Mux7~1_combout\,
	datab => \u18|outp[2]~25_combout\,
	datac => \u18|outp\(7),
	datad => \u18|sell\(1),
	aclr => \u12|current_state.start_reset~regout\,
	ena => \key_start~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \u18|outp\(7));

\u30|bee_pulse~2\ : cyclone_lcell
-- Equation(s):
-- \u30|bee_pulse~2_combout\ = \u2|twofive\(2) & (\u2|dp~regout\ # \u3|ceout~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "f0c0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|dp~regout\,
	datac => \u2|twofive\(2),
	datad => \u3|ceout~regout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u30|bee_pulse~2_combout\);

\u30|bee_pulse\ : cyclone_lcell
-- Equation(s):
-- \u30|bee_pulse~combout\ = GLOBAL(\key_start~combout\) & \u30|bee_pulse~2_combout\ # !GLOBAL(\key_start~combout\) & (\u30|bee_pulse~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "cfc0",
	operation_mode => "normal",
	output_mode => "comb_only",
	register_cascade_mode => "off",
	sum_lutc_input => "datac",
	synch_mode => "off")
-- pragma translate_on
PORT MAP (
	datab => \u30|bee_pulse~2_combout\,
	datac => \key_start~combout\,
	datad => \u30|bee_pulse~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	combout => \u30|bee_pulse~combout\);

\seltime[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seltime(0));

\seltime[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|sel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seltime(1));

\seltime[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|sel\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seltime(2));

\outptime[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|ALT_INV_outp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outptime(0));

\outptime[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|ALT_INV_outp\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outptime(1));

\outptime[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|ALT_INV_outp\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outptime(2));

\outptime[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|ALT_INV_outp\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outptime(3));

\outptime[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|ALT_INV_outp\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outptime(4));

\outptime[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|ALT_INV_outp\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outptime(5));

\outptime[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|outp\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outptime(6));

\outptime[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u9|outp\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outptime(7));

\seldistance[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seldistance(0));

\seldistance[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|sel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seldistance(1));

\seldistance[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|sel\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seldistance(2));

\outpdistance[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|ALT_INV_outp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpdistance(0));

\outpdistance[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|ALT_INV_outp\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpdistance(1));

\outpdistance[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|ALT_INV_outp\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpdistance(2));

\outpdistance[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|ALT_INV_outp\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpdistance(3));

\outpdistance[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|ALT_INV_outp\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpdistance(4));

\outpdistance[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|ALT_INV_outp\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpdistance(5));

\outpdistance[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u11|outp\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpdistance(6));

\outpdistance[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpdistance(7));

\selprice[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u18|sel\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_selprice(0));

\selprice[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u18|sel\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_selprice(1));

\selprice[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u18|sel\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_selprice(2));

\outpprice[0]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u18|ALT_INV_outp\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpprice(0));

\outpprice[1]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u18|ALT_INV_outp\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpprice(1));

\outpprice[2]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u18|ALT_INV_outp\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpprice(2));

\outpprice[3]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u18|ALT_INV_outp\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpprice(3));

\outpprice[4]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u18|ALT_INV_outp\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpprice(4));

\outpprice[5]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u18|ALT_INV_outp\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpprice(5));

\outpprice[6]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u18|outp\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpprice(6));

\outpprice[7]~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u18|outp\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_outpprice(7));

\bee_pulse~I\ : cyclone_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \u30|bee_pulse~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_bee_pulse);
END structure;


