Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Tue Sep 19 09:41:23 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 2.30 sec.

Routing started.
Building routing graph takes 0.58 sec.
Processing design graph takes 0.09 sec.
Total nets for routing : 334.
Global routing takes 0.02 sec.
Detailed routing takes 0.06 sec.
Hold Violation Fix in router takes 0.08 sec.
Finish routing takes 0.02 sec.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.05 sec.

IO Port Info:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT           | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led[0]         | output        | U1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[1]         | output        | L6      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[2]         | output        | P3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[3]         | output        | M1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[4]         | output        | M5      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| led[5]         | output        | P4      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led[0]     | output        | U2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led[1]     | output        | M3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led[2]     | output        | P1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led[3]     | output        | T1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led[4]     | output        | P2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led[5]     | output        | T2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led[6]     | output        | L1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| seg_led[7]     | output        | N1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sel[0]         | output        | L2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sel[1]         | output        | N2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sel[2]         | output        | V7      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sel[3]         | output        | U7      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| sys_clk        | input         | V9      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| sys_rst_n      | input         | C4      | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 45       | 3748          | 2                  
|   FF                     | 104      | 22488         | 1                  
|   LUT                    | 134      | 14992         | 1                  
|   LUT-FF pairs           | 55       | 14992         | 1                  
| Use of CLMS              | 21       | 1892          | 2                  
|   FF                     | 59       | 11352         | 1                  
|   LUT                    | 65       | 7568          | 1                  
|   LUT-FF pairs           | 29       | 7568          | 1                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0        | 60            | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 18       | 3480          | 1                  
| Use of IO                | 20       | 226           | 9                  
|   IOBD                   | 1        | 57            | 2                  
|   IOBR                   | 2        | 12            | 17                 
|   IOBS                   | 17       | 157           | 11                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 20       | 308           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 0        | 4             | 0                  
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst             | Driver Pin     | Site Of Driver Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_56_112           | ntclkbufg_0         | 111             | 0                   | sys_clk_ibuf/opit_1     | INCK           | IOL_131_5               
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name           | LUT     | FF      | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_traffic                | 199     | 163     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 20     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + u_binary2bcd_ew          | 25      | 26      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_binary2bcd_sn          | 24      | 25      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_led_ctrl               | 42      | 30      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_seg_led                | 41      | 34      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_traffic_light_ctrl     | 67      | 48      | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                        
+----------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/device_map/top_traffic_map.adf          
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/device_map/top_traffic.pcf              
| Output     | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/place_route/top_traffic_pnr.adf         
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/place_route/clock_utilization.txt       
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/place_route/top_traffic_plc.adf         
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/place_route/top_traffic.prr             
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/place_route/top_traffic_prr.prt         
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/place_route/top_traffic_pnr.netlist     
|            | E:/Document/FPGA/PGL/PGL25G/Test program/top_traffic/prj/place_route/prr.db                      
+----------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 812 MB
Total CPU time to pnr completion : 0h:0m:8s
Process Total CPU time to pnr completion : 0h:0m:8s
Total real time to pnr completion : 0h:0m:9s
