INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Achitech/vivado/PR_3/PR_3.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Files/Achitech/vivado/PR_3/PR_3.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
