

================================================================
== Vitis HLS Report for 'initialize_padded_memory_16_10_0_s'
================================================================
* Date:           Sun Nov 10 15:46:03 2024

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        bnn.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.102 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      162|      162|  1.620 us|  1.620 us|  162|  162|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1_VITIS_LOOP_41_2  |      160|      160|         1|          1|          1|   160|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.10>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 4 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m = alloca i32 1"   --->   Operation 5 'alloca' 'm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln40 = store i8 0, i8 %indvar_flatten" [./layer.h:40]   --->   Operation 7 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln40 = store i5 0, i5 %m" [./layer.h:40]   --->   Operation 8 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln40 = store i4 0, i4 %x" [./layer.h:40]   --->   Operation 9 'store' 'store_ln40' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [./layer.h:40]   --->   Operation 10 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [./layer.h:40]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.58ns)   --->   "%icmp_ln40 = icmp_eq  i8 %indvar_flatten_load, i8 160" [./layer.h:40]   --->   Operation 12 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln40_1 = add i8 %indvar_flatten_load, i8 1" [./layer.h:40]   --->   Operation 13 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc16, void %for.end18" [./layer.h:40]   --->   Operation 14 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_load = load i4 %x" [./layer.h:41]   --->   Operation 15 'load' 'x_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m_load = load i5 %m" [./layer.h:40]   --->   Operation 16 'load' 'm_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.70ns)   --->   "%add_ln40 = add i5 %m_load, i5 1" [./layer.h:40]   --->   Operation 17 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_1_VITIS_LOOP_41_2_str"   --->   Operation 18 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%icmp_ln41 = icmp_eq  i4 %x_load, i4 10" [./layer.h:41]   --->   Operation 20 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.35ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i4 0, i4 %x_load" [./layer.h:40]   --->   Operation 21 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln40_1 = select i1 %icmp_ln41, i5 %add_ln40, i5 %m_load" [./layer.h:40]   --->   Operation 22 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i5 %select_ln40_1" [./layer.h:40]   --->   Operation 23 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i4 %select_ln40" [./layer.h:41]   --->   Operation 24 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [./layer.h:42]   --->   Operation 25 'specpipeline' 'specpipeline_ln42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [./layer.h:41]   --->   Operation 26 'specloopname' 'specloopname_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i10 %input_0, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 27 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i10 %input_1, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 28 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i10 %input_2, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 29 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i10 %input_3, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 30 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr i10 %input_4, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 31 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr i10 %input_5, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 32 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr i10 %input_6, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 33 'getelementptr' 'input_6_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr i10 %input_7, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 34 'getelementptr' 'input_7_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr i10 %input_8, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 35 'getelementptr' 'input_8_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr i10 %input_9, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 36 'getelementptr' 'input_9_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr i10 %input_10, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 37 'getelementptr' 'input_10_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr i10 %input_11, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 38 'getelementptr' 'input_11_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr i10 %input_12, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 39 'getelementptr' 'input_12_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr i10 %input_13, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 40 'getelementptr' 'input_13_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr i10 %input_14, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 41 'getelementptr' 'input_14_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr i10 %input_15, i64 0, i64 %zext_ln41" [./layer.h:44]   --->   Operation 42 'getelementptr' 'input_15_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.34ns)   --->   "%switch_ln44 = switch i4 %trunc_ln40, void %arrayidx122.910.case.15, i4 0, void %arrayidx122.910.case.0, i4 1, void %arrayidx122.910.case.1, i4 2, void %arrayidx122.910.case.2, i4 3, void %arrayidx122.910.case.3, i4 4, void %arrayidx122.910.case.4, i4 5, void %arrayidx122.910.case.5, i4 6, void %arrayidx122.910.case.6, i4 7, void %arrayidx122.910.case.7, i4 8, void %arrayidx122.910.case.8, i4 9, void %arrayidx122.910.case.9, i4 10, void %arrayidx122.910.case.10, i4 11, void %arrayidx122.910.case.11, i4 12, void %arrayidx122.910.case.12, i4 13, void %arrayidx122.910.case.13, i4 14, void %arrayidx122.910.case.14" [./layer.h:44]   --->   Operation 43 'switch' 'switch_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.34>
ST_1 : Operation 44 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_14_addr" [./layer.h:44]   --->   Operation 44 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 14)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 45 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 14)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_13_addr" [./layer.h:44]   --->   Operation 46 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 13)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 47 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 13)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_12_addr" [./layer.h:44]   --->   Operation 48 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 12)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 49 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 12)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_11_addr" [./layer.h:44]   --->   Operation 50 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 11)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 51 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 11)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_10_addr" [./layer.h:44]   --->   Operation 52 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 10)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 53 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 10)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_9_addr" [./layer.h:44]   --->   Operation 54 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 9)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 55 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 9)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_8_addr" [./layer.h:44]   --->   Operation 56 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 8)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 57 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 8)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_7_addr" [./layer.h:44]   --->   Operation 58 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 7)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 59 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 7)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_6_addr" [./layer.h:44]   --->   Operation 60 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 6)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 61 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 6)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_5_addr" [./layer.h:44]   --->   Operation 62 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 5)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 63 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 5)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_4_addr" [./layer.h:44]   --->   Operation 64 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 4)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 65 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 4)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_3_addr" [./layer.h:44]   --->   Operation 66 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 67 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 3)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_2_addr" [./layer.h:44]   --->   Operation 68 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 69 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_1_addr" [./layer.h:44]   --->   Operation 70 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 71 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 1)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_0_addr" [./layer.h:44]   --->   Operation 72 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 73 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 0)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.68ns)   --->   "%store_ln44 = store i10 0, i4 %input_15_addr" [./layer.h:44]   --->   Operation 74 'store' 'store_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 15)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 10> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx122.910.exit" [./layer.h:44]   --->   Operation 75 'br' 'br_ln44' <Predicate = (!icmp_ln40 & trunc_ln40 == 15)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln41 = add i4 %select_ln40, i4 1" [./layer.h:41]   --->   Operation 76 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln41 = store i8 %add_ln40_1, i8 %indvar_flatten" [./layer.h:41]   --->   Operation 77 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.38>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln41 = store i5 %select_ln40_1, i5 %m" [./layer.h:41]   --->   Operation 78 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.38>
ST_1 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln41 = store i4 %add_ln41, i4 %x" [./layer.h:41]   --->   Operation 79 'store' 'store_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.38>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc" [./layer.h:41]   --->   Operation 80 'br' 'br_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [./layer.h:48]   --->   Operation 81 'ret' 'ret_ln48' <Predicate = (icmp_ln40)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.1ns
The critical path consists of the following:
	'alloca' operation ('x') [17]  (0 ns)
	'load' operation ('x_load', ./layer.h:41) on local variable 'x' [30]  (0 ns)
	'icmp' operation ('icmp_ln41', ./layer.h:41) [35]  (0.656 ns)
	'select' operation ('select_ln40', ./layer.h:40) [36]  (0.351 ns)
	'add' operation ('add_ln41', ./layer.h:41) [108]  (0.708 ns)
	'store' operation ('store_ln41', ./layer.h:41) of variable 'add_ln41', ./layer.h:41 on local variable 'x' [111]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
