$date
	Wed Jun  8 02:52:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module threevarMUX_tb $end
$var wire 1 ! OUT $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 2 % sel [1:0] $end
$var wire 1 ! out $end
$var wire 4 & in [3:0] $end
$scope module varMUX $end
$var wire 4 ' in [3:0] $end
$var wire 2 ( sel [1:0] $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1 '
b1 &
b0 %
0$
0#
0"
1!
$end
#20
b1101 &
b1101 '
1$
#40
0!
b1 %
b1 (
1#
b1 &
b1 '
0$
#60
b1101 &
b1101 '
1$
#80
1"
0!
b10 %
b10 (
0#
b1 &
b1 '
0$
#100
1!
b1101 &
b1101 '
1$
#120
b11 %
b11 (
1#
0!
b1 &
b1 '
0$
#140
1!
b1101 &
b1101 '
1$
#160
