

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_VITIS_LOOP_421_12'
================================================================
* Date:           Thu Mar 27 00:01:02 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.644 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.544 us|  0.544 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_421_12  |       66|       66|         4|          1|          1|    64|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%l = alloca i32 1"   --->   Operation 7 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln372_read = read i41 @_ssdm_op_Read.ap_auto.i41, i41 %sub_ln372"   --->   Operation 8 'read' 'sub_ln372_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%select_ln363_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln363_2"   --->   Operation 9 'read' 'select_ln363_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_264_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp_264"   --->   Operation 10 'read' 'tmp_264_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln426 = trunc i41 %sub_ln372_read" [Crypto1.cpp:426]   --->   Operation 11 'trunc' 'trunc_ln426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %l"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body894"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%l_3 = load i7 %l"   --->   Operation 14 'load' 'l_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.87ns)   --->   "%icmp_ln421 = icmp_eq  i7 %l_3, i7 64" [Crypto1.cpp:421]   --->   Operation 16 'icmp' 'icmp_ln421' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.87ns)   --->   "%add_ln421 = add i7 %l_3, i7 1" [Crypto1.cpp:421]   --->   Operation 17 'add' 'add_ln421' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln421 = br i1 %icmp_ln421, void %for.body894.split, void %for.inc929.exitStub" [Crypto1.cpp:421]   --->   Operation 18 'br' 'br_ln421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%l_13_cast91 = zext i7 %l_3"   --->   Operation 19 'zext' 'l_13_cast91' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i7 %l_3"   --->   Operation 20 'trunc' 'empty' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %l_3, i32 3, i32 5" [Crypto1.cpp:421]   --->   Operation 21 'partselect' 'trunc_ln' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%OutputIndex_addr = getelementptr i6 %OutputIndex, i64 0, i64 %l_13_cast91" [Crypto1.cpp:426]   --->   Operation 22 'getelementptr' 'OutputIndex_addr' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%OutputIndex_load = load i6 %OutputIndex_addr" [Crypto1.cpp:426]   --->   Operation 23 'load' 'OutputIndex_load' <Predicate = (!icmp_ln421)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 64> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln423 = br i1 %select_ln363_2_read, void %if.else910, void %if.then897" [Crypto1.cpp:423]   --->   Operation 24 'br' 'br_ln423' <Predicate = (!icmp_ln421)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.87ns)   --->   "%switch_ln426 = switch i3 %trunc_ln, void %arrayidx9247.case.7, i3 0, void %arrayidx9247.case.0, i3 1, void %arrayidx9247.case.1, i3 2, void %arrayidx9247.case.2, i3 3, void %arrayidx9247.case.3, i3 4, void %arrayidx9247.case.4, i3 5, void %arrayidx9247.case.5, i3 6, void %arrayidx9247.case.6" [Crypto1.cpp:426]   --->   Operation 25 'switch' 'switch_ln426' <Predicate = (!icmp_ln421 & !select_ln363_2_read)> <Delay = 1.87>
ST_1 : Operation 26 [1/1] (1.87ns)   --->   "%switch_ln424 = switch i3 %trunc_ln, void %arrayidx90910.case.7, i3 0, void %arrayidx90910.case.0, i3 1, void %arrayidx90910.case.1, i3 2, void %arrayidx90910.case.2, i3 3, void %arrayidx90910.case.3, i3 4, void %arrayidx90910.case.4, i3 5, void %arrayidx90910.case.5, i3 6, void %arrayidx90910.case.6" [Crypto1.cpp:424]   --->   Operation 26 'switch' 'switch_ln424' <Predicate = (!icmp_ln421 & select_ln363_2_read)> <Delay = 1.87>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln421 = store i7 %add_ln421, i7 %l" [Crypto1.cpp:421]   --->   Operation 27 'store' 'store_ln421' <Predicate = (!icmp_ln421)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln421 = br void %for.body894" [Crypto1.cpp:421]   --->   Operation 28 'br' 'br_ln421' <Predicate = (!icmp_ln421)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%OutputIndex_load = load i6 %OutputIndex_addr" [Crypto1.cpp:426]   --->   Operation 29 'load' 'OutputIndex_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 64> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln426_3 = trunc i6 %OutputIndex_load" [Crypto1.cpp:426]   --->   Operation 30 'trunc' 'trunc_ln426_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %OutputIndex_load, i32 2, i32 5" [Crypto1.cpp:426]   --->   Operation 31 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln426 = zext i4 %lshr_ln" [Crypto1.cpp:426]   --->   Operation 32 'zext' 'zext_ln426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%NTTData_addr = getelementptr i32 %NTTData, i64 0, i64 %zext_ln426" [Crypto1.cpp:426]   --->   Operation 33 'getelementptr' 'NTTData_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%NTTData_1_addr = getelementptr i32 %NTTData_1, i64 0, i64 %zext_ln426" [Crypto1.cpp:426]   --->   Operation 34 'getelementptr' 'NTTData_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%NTTData_2_addr = getelementptr i32 %NTTData_2, i64 0, i64 %zext_ln426" [Crypto1.cpp:426]   --->   Operation 35 'getelementptr' 'NTTData_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%NTTData_3_addr = getelementptr i32 %NTTData_3, i64 0, i64 %zext_ln426" [Crypto1.cpp:426]   --->   Operation 36 'getelementptr' 'NTTData_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (2.32ns)   --->   "%NTTData_load = load i4 %NTTData_addr" [Crypto1.cpp:426]   --->   Operation 37 'load' 'NTTData_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 38 [2/2] (2.32ns)   --->   "%NTTData_1_load = load i4 %NTTData_1_addr" [Crypto1.cpp:426]   --->   Operation 38 'load' 'NTTData_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 39 [2/2] (2.32ns)   --->   "%NTTData_2_load = load i4 %NTTData_2_addr" [Crypto1.cpp:426]   --->   Operation 39 'load' 'NTTData_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%NTTData_3_load = load i4 %NTTData_3_addr" [Crypto1.cpp:426]   --->   Operation 40 'load' 'NTTData_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ReadAddr_addr = getelementptr i10 %ReadAddr, i64 0, i64 %l_13_cast91" [Crypto1.cpp:426]   --->   Operation 41 'getelementptr' 'ReadAddr_addr' <Predicate = (!select_ln363_2_read)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.32ns)   --->   "%ReadAddr_load = load i6 %ReadAddr_addr" [Crypto1.cpp:426]   --->   Operation 42 'load' 'ReadAddr_load' <Predicate = (!select_ln363_2_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 43 [1/2] (2.32ns)   --->   "%NTTData_load = load i4 %NTTData_addr" [Crypto1.cpp:426]   --->   Operation 43 'load' 'NTTData_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 44 [1/2] (2.32ns)   --->   "%NTTData_1_load = load i4 %NTTData_1_addr" [Crypto1.cpp:426]   --->   Operation 44 'load' 'NTTData_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/2] (2.32ns)   --->   "%NTTData_2_load = load i4 %NTTData_2_addr" [Crypto1.cpp:426]   --->   Operation 45 'load' 'NTTData_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 46 [1/2] (2.32ns)   --->   "%NTTData_3_load = load i4 %NTTData_3_addr" [Crypto1.cpp:426]   --->   Operation 46 'load' 'NTTData_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 47 [1/1] (1.82ns)   --->   "%tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %NTTData_load, i32 %NTTData_1_load, i32 %NTTData_2_load, i32 %NTTData_3_load, i2 %trunc_ln426_3" [Crypto1.cpp:426]   --->   Operation 47 'mux' 'tmp_18' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/2] (2.32ns)   --->   "%ReadAddr_load = load i6 %ReadAddr_addr" [Crypto1.cpp:426]   --->   Operation 48 'load' 'ReadAddr_load' <Predicate = (!select_ln363_2_read)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 64> <RAM>
ST_3 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln426 = add i10 %trunc_ln426, i10 %ReadAddr_load" [Crypto1.cpp:426]   --->   Operation 49 'add' 'add_ln426' <Predicate = (!select_ln363_2_read)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln426 = br void %arrayidx9247.exit" [Crypto1.cpp:426]   --->   Operation 50 'br' 'br_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 6)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln426 = br void %arrayidx9247.exit" [Crypto1.cpp:426]   --->   Operation 51 'br' 'br_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 5)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln426 = br void %arrayidx9247.exit" [Crypto1.cpp:426]   --->   Operation 52 'br' 'br_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 4)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln426 = br void %arrayidx9247.exit" [Crypto1.cpp:426]   --->   Operation 53 'br' 'br_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 3)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln426 = br void %arrayidx9247.exit" [Crypto1.cpp:426]   --->   Operation 54 'br' 'br_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln426 = br void %arrayidx9247.exit" [Crypto1.cpp:426]   --->   Operation 55 'br' 'br_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln426 = br void %arrayidx9247.exit" [Crypto1.cpp:426]   --->   Operation 56 'br' 'br_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 0)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln426 = br void %arrayidx9247.exit" [Crypto1.cpp:426]   --->   Operation 57 'br' 'br_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 7)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln424 = br void %arrayidx90910.exit" [Crypto1.cpp:424]   --->   Operation 58 'br' 'br_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 6)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln424 = br void %arrayidx90910.exit" [Crypto1.cpp:424]   --->   Operation 59 'br' 'br_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 5)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln424 = br void %arrayidx90910.exit" [Crypto1.cpp:424]   --->   Operation 60 'br' 'br_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 4)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln424 = br void %arrayidx90910.exit" [Crypto1.cpp:424]   --->   Operation 61 'br' 'br_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln424 = br void %arrayidx90910.exit" [Crypto1.cpp:424]   --->   Operation 62 'br' 'br_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln424 = br void %arrayidx90910.exit" [Crypto1.cpp:424]   --->   Operation 63 'br' 'br_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln424 = br void %arrayidx90910.exit" [Crypto1.cpp:424]   --->   Operation 64 'br' 'br_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 0)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln424 = br void %arrayidx90910.exit" [Crypto1.cpp:424]   --->   Operation 65 'br' 'br_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 7)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln421)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln421 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [Crypto1.cpp:421]   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln421 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [Crypto1.cpp:421]   --->   Operation 67 'specloopname' 'specloopname_ln421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %tmp_264_read, i3 %empty" [Crypto1.cpp:424]   --->   Operation 68 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln424 = zext i13 %tmp_s" [Crypto1.cpp:424]   --->   Operation 69 'zext' 'zext_ln424' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln424" [Crypto1.cpp:424]   --->   Operation 70 'getelementptr' 'DataRAM_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln424" [Crypto1.cpp:424]   --->   Operation 71 'getelementptr' 'DataRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln424" [Crypto1.cpp:424]   --->   Operation 72 'getelementptr' 'DataRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln424" [Crypto1.cpp:424]   --->   Operation 73 'getelementptr' 'DataRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln424" [Crypto1.cpp:424]   --->   Operation 74 'getelementptr' 'DataRAM_4_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln424" [Crypto1.cpp:424]   --->   Operation 75 'getelementptr' 'DataRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln424" [Crypto1.cpp:424]   --->   Operation 76 'getelementptr' 'DataRAM_6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln424" [Crypto1.cpp:424]   --->   Operation 77 'getelementptr' 'DataRAM_7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_52 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln426, i3 %empty" [Crypto1.cpp:426]   --->   Operation 78 'bitconcatenate' 'tmp_52' <Predicate = (!select_ln363_2_read)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln426_2 = zext i13 %tmp_52" [Crypto1.cpp:426]   --->   Operation 79 'zext' 'zext_ln426_2' <Predicate = (!select_ln363_2_read)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%DataRAM_addr_3 = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln426_2" [Crypto1.cpp:426]   --->   Operation 80 'getelementptr' 'DataRAM_addr_3' <Predicate = (!select_ln363_2_read)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%DataRAM_1_addr_3 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln426_2" [Crypto1.cpp:426]   --->   Operation 81 'getelementptr' 'DataRAM_1_addr_3' <Predicate = (!select_ln363_2_read)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%DataRAM_2_addr_3 = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln426_2" [Crypto1.cpp:426]   --->   Operation 82 'getelementptr' 'DataRAM_2_addr_3' <Predicate = (!select_ln363_2_read)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%DataRAM_3_addr_3 = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln426_2" [Crypto1.cpp:426]   --->   Operation 83 'getelementptr' 'DataRAM_3_addr_3' <Predicate = (!select_ln363_2_read)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%DataRAM_4_addr_3 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln426_2" [Crypto1.cpp:426]   --->   Operation 84 'getelementptr' 'DataRAM_4_addr_3' <Predicate = (!select_ln363_2_read)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%DataRAM_5_addr_3 = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln426_2" [Crypto1.cpp:426]   --->   Operation 85 'getelementptr' 'DataRAM_5_addr_3' <Predicate = (!select_ln363_2_read)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%DataRAM_6_addr_3 = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln426_2" [Crypto1.cpp:426]   --->   Operation 86 'getelementptr' 'DataRAM_6_addr_3' <Predicate = (!select_ln363_2_read)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%DataRAM_7_addr_3 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln426_2" [Crypto1.cpp:426]   --->   Operation 87 'getelementptr' 'DataRAM_7_addr_3' <Predicate = (!select_ln363_2_read)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (3.25ns)   --->   "%store_ln426 = store i32 %tmp_18, i13 %DataRAM_6_addr_3" [Crypto1.cpp:426]   --->   Operation 88 'store' 'store_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 89 [1/1] (3.25ns)   --->   "%store_ln426 = store i32 %tmp_18, i13 %DataRAM_5_addr_3" [Crypto1.cpp:426]   --->   Operation 89 'store' 'store_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln426 = store i32 %tmp_18, i13 %DataRAM_4_addr_3" [Crypto1.cpp:426]   --->   Operation 90 'store' 'store_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 91 [1/1] (3.25ns)   --->   "%store_ln426 = store i32 %tmp_18, i13 %DataRAM_3_addr_3" [Crypto1.cpp:426]   --->   Operation 91 'store' 'store_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln426 = store i32 %tmp_18, i13 %DataRAM_2_addr_3" [Crypto1.cpp:426]   --->   Operation 92 'store' 'store_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln426 = store i32 %tmp_18, i13 %DataRAM_1_addr_3" [Crypto1.cpp:426]   --->   Operation 93 'store' 'store_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 94 [1/1] (3.25ns)   --->   "%store_ln426 = store i32 %tmp_18, i13 %DataRAM_addr_3" [Crypto1.cpp:426]   --->   Operation 94 'store' 'store_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 95 [1/1] (3.25ns)   --->   "%store_ln426 = store i32 %tmp_18, i13 %DataRAM_7_addr_3" [Crypto1.cpp:426]   --->   Operation 95 'store' 'store_ln426' <Predicate = (!select_ln363_2_read & trunc_ln == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc926"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!select_ln363_2_read)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.25ns)   --->   "%store_ln424 = store i32 %tmp_18, i13 %DataRAM_6_addr" [Crypto1.cpp:424]   --->   Operation 97 'store' 'store_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln424 = store i32 %tmp_18, i13 %DataRAM_5_addr" [Crypto1.cpp:424]   --->   Operation 98 'store' 'store_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 99 [1/1] (3.25ns)   --->   "%store_ln424 = store i32 %tmp_18, i13 %DataRAM_4_addr" [Crypto1.cpp:424]   --->   Operation 99 'store' 'store_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln424 = store i32 %tmp_18, i13 %DataRAM_3_addr" [Crypto1.cpp:424]   --->   Operation 100 'store' 'store_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln424 = store i32 %tmp_18, i13 %DataRAM_2_addr" [Crypto1.cpp:424]   --->   Operation 101 'store' 'store_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln424 = store i32 %tmp_18, i13 %DataRAM_1_addr" [Crypto1.cpp:424]   --->   Operation 102 'store' 'store_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln424 = store i32 %tmp_18, i13 %DataRAM_addr" [Crypto1.cpp:424]   --->   Operation 103 'store' 'store_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln424 = store i32 %tmp_18, i13 %DataRAM_7_addr" [Crypto1.cpp:424]   --->   Operation 104 'store' 'store_ln424' <Predicate = (select_ln363_2_read & trunc_ln == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln425 = br void %for.inc926" [Crypto1.cpp:425]   --->   Operation 105 'br' 'br_ln425' <Predicate = (select_ln363_2_read)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.458ns
The critical path consists of the following:
	'alloca' operation ('l') [18]  (0.000 ns)
	'load' operation ('l') on local variable 'l' [26]  (0.000 ns)
	'add' operation ('add_ln421', Crypto1.cpp:421) [29]  (1.870 ns)
	'store' operation ('store_ln421', Crypto1.cpp:421) of variable 'add_ln421', Crypto1.cpp:421 on local variable 'l' [132]  (1.588 ns)

 <State 2>: 4.644ns
The critical path consists of the following:
	'load' operation ('OutputIndex_load', Crypto1.cpp:426) on array 'OutputIndex' [48]  (2.322 ns)
	'getelementptr' operation ('NTTData_addr', Crypto1.cpp:426) [52]  (0.000 ns)
	'load' operation ('NTTData_load', Crypto1.cpp:426) on array 'NTTData' [56]  (2.322 ns)

 <State 3>: 4.149ns
The critical path consists of the following:
	'load' operation ('NTTData_load', Crypto1.cpp:426) on array 'NTTData' [56]  (2.322 ns)
	'mux' operation ('tmp_18', Crypto1.cpp:426) [60]  (1.827 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('DataRAM_3_addr_3', Crypto1.cpp:426) [71]  (0.000 ns)
	'store' operation ('store_ln426', Crypto1.cpp:426) of variable 'tmp_18', Crypto1.cpp:426 on array 'DataRAM_3' [87]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
