0.6
2018.1
Apr  4 2018
19:30:32
E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/parallel_NTT.sim/sim_ntt/synth/timing/xsim/parallel_ntt_0_butterfly_tb_time_synth.v,1636718260,verilog,,E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/user_rtl/parallel_ntt_0_butterfly_tb.v,,DSP48E2_HD313;DSP48E2_HD314;DSP48E2_HD315;DSP48E2_HD316;DSP48E2_HD317;DSP48E2_HD318;DSP48E2_HD319;DSP48E2_HD320;DSP48E2_HD321;DSP48E2_HD322;DSP48E2_HD323;DSP48E2_HD324;DSP48E2_HD325;DSP48E2_HD326;DSP48E2_HD327;DSP48E2_HD328;DSP48E2_HD329;DSP48E2_HD330;DSP48E2_HD331;DSP48E2_HD332;DSP48E2_HD333;DSP48E2_HD334;DSP48E2_HD335;DSP48E2_HD336;DSP48E2_HD337;DSP48E2_HD338;DSP48E2_HD339;DSP48E2_HD340;DSP48E2_HD341;DSP48E2_HD342;DSP48E2_HD343;DSP48E2_HD344;DSP48E2_HD345;DSP48E2_HD346;DSP48E2_HD347;DSP48E2_HD348;DSP48E2_HD349;DSP48E2_HD350;DSP48E2_HD351;DSP48E2_HD352;DSP48E2_HD353;DSP48E2_HD354;DSP48E2_HD355;DSP48E2_HD356;DSP48E2_HD357;DSP48E2_HD358;DSP48E2_HD359;DSP48E2_HD360;DSP48E2_HD361;DSP48E2_HD362;DSP48E2_HD363;DSP48E2_HD364;DSP48E2_HD365;DSP48E2_HD366;DSP48E2_HD367;DSP48E2_HD368;DSP48E2_HD369;DSP48E2_HD370;DSP48E2_HD371;DSP48E2_HD372;DSP48E2_HD373;DSP48E2_HD374;DSP48E2_HD375;DSP48E2_UNIQ_BASE_;IBUF_HD311;IBUF_HD312;IBUF_HD376;IBUF_HD377;IBUF_HD378;IBUF_HD379;IBUF_HD380;IBUF_HD381;IBUF_HD382;IBUF_HD383;IBUF_HD384;IBUF_HD385;IBUF_HD386;IBUF_HD387;IBUF_HD388;IBUF_HD389;IBUF_HD390;IBUF_HD391;IBUF_HD392;IBUF_HD393;IBUF_HD394;IBUF_HD395;IBUF_HD396;IBUF_HD397;IBUF_HD398;IBUF_HD399;IBUF_HD400;IBUF_HD401;IBUF_HD402;IBUF_HD403;IBUF_HD404;IBUF_HD405;IBUF_HD406;IBUF_HD407;IBUF_HD408;IBUF_HD409;IBUF_HD410;IBUF_HD411;IBUF_HD412;IBUF_HD413;IBUF_HD414;IBUF_HD415;IBUF_HD416;IBUF_UNIQ_BASE_;glbl;parallel_ntt_0;parallel_ntt_0_Barret_reduce;parallel_ntt_0_Barret_reduce__xdcDup__1;parallel_ntt_0_Barret_reduce__xdcDup__2;parallel_ntt_0_Barret_reduce__xdcDup__3;parallel_ntt_0_NTT_processor;parallel_ntt_0_NTT_processor__parameterized0;parallel_ntt_0_NTT_processor__parameterized1;parallel_ntt_0_NTT_processor__parameterized2;parallel_ntt_0_delay_line__parameterized1;parallel_ntt_0_delay_line__parameterized10;parallel_ntt_0_delay_line__parameterized10_24;parallel_ntt_0_delay_line__parameterized10_48;parallel_ntt_0_delay_line__parameterized10_72;parallel_ntt_0_delay_line__parameterized11;parallel_ntt_0_delay_line__parameterized11_27;parallel_ntt_0_delay_line__parameterized11_51;parallel_ntt_0_delay_line__parameterized11_75;parallel_ntt_0_delay_line__parameterized12;parallel_ntt_0_delay_line__parameterized12_28;parallel_ntt_0_delay_line__parameterized12_52;parallel_ntt_0_delay_line__parameterized12_76;parallel_ntt_0_delay_line__parameterized13;parallel_ntt_0_delay_line__parameterized13_17;parallel_ntt_0_delay_line__parameterized13_41;parallel_ntt_0_delay_line__parameterized13_65;parallel_ntt_0_delay_line__parameterized14;parallel_ntt_0_delay_line__parameterized14_18;parallel_ntt_0_delay_line__parameterized14_42;parallel_ntt_0_delay_line__parameterized14_66;parallel_ntt_0_delay_line__parameterized1_14;parallel_ntt_0_delay_line__parameterized1_2;parallel_ntt_0_delay_line__parameterized1_22;parallel_ntt_0_delay_line__parameterized1_25;parallel_ntt_0_delay_line__parameterized1_3;parallel_ntt_0_delay_line__parameterized1_32;parallel_ntt_0_delay_line__parameterized1_38;parallel_ntt_0_delay_line__parameterized1_46;parallel_ntt_0_delay_line__parameterized1_49;parallel_ntt_0_delay_line__parameterized1_56;parallel_ntt_0_delay_line__parameterized1_62;parallel_ntt_0_delay_line__parameterized1_70;parallel_ntt_0_delay_line__parameterized1_73;parallel_ntt_0_delay_line__parameterized1_8;parallel_ntt_0_delay_line__parameterized1_80;parallel_ntt_0_delay_line__parameterized2;parallel_ntt_0_delay_line__parameterized2_15;parallel_ntt_0_delay_line__parameterized2_33;parallel_ntt_0_delay_line__parameterized2_39;parallel_ntt_0_delay_line__parameterized2_57;parallel_ntt_0_delay_line__parameterized2_63;parallel_ntt_0_delay_line__parameterized2_81;parallel_ntt_0_delay_line__parameterized2_9;parallel_ntt_0_delay_line__parameterized4;parallel_ntt_0_delay_line__parameterized4_0;parallel_ntt_0_delay_line__parameterized4_12;parallel_ntt_0_delay_line__parameterized4_19;parallel_ntt_0_delay_line__parameterized4_30;parallel_ntt_0_delay_line__parameterized4_36;parallel_ntt_0_delay_line__parameterized4_43;parallel_ntt_0_delay_line__parameterized4_54;parallel_ntt_0_delay_line__parameterized4_6;parallel_ntt_0_delay_line__parameterized4_60;parallel_ntt_0_delay_line__parameterized4_67;parallel_ntt_0_delay_line__parameterized4_78;parallel_ntt_0_delay_line__parameterized6;parallel_ntt_0_delay_line__parameterized6_1;parallel_ntt_0_delay_line__parameterized6_13;parallel_ntt_0_delay_line__parameterized6_20;parallel_ntt_0_delay_line__parameterized6_31;parallel_ntt_0_delay_line__parameterized6_37;parallel_ntt_0_delay_line__parameterized6_44;parallel_ntt_0_delay_line__parameterized6_55;parallel_ntt_0_delay_line__parameterized6_61;parallel_ntt_0_delay_line__parameterized6_68;parallel_ntt_0_delay_line__parameterized6_7;parallel_ntt_0_delay_line__parameterized6_79;parallel_ntt_0_delay_line__parameterized8;parallel_ntt_0_delay_line__parameterized8_21;parallel_ntt_0_delay_line__parameterized8_26;parallel_ntt_0_delay_line__parameterized8_4;parallel_ntt_0_delay_line__parameterized8_45;parallel_ntt_0_delay_line__parameterized8_50;parallel_ntt_0_delay_line__parameterized8_69;parallel_ntt_0_delay_line__parameterized8_74;parallel_ntt_0_delay_line__parameterized9;parallel_ntt_0_delay_line__parameterized9_23;parallel_ntt_0_delay_line__parameterized9_47;parallel_ntt_0_delay_line__parameterized9_71;parallel_ntt_0_dsp;parallel_ntt_0_dsp_11;parallel_ntt_0_dsp_29;parallel_ntt_0_dsp_35;parallel_ntt_0_dsp_5;parallel_ntt_0_dsp_53;parallel_ntt_0_dsp_59;parallel_ntt_0_dsp_77;parallel_ntt_0_dsp__parameterized0;parallel_ntt_0_dsp__parameterized0_16;parallel_ntt_0_dsp__parameterized0_40;parallel_ntt_0_dsp__parameterized0_64;parallel_ntt_0_mem_dp;parallel_ntt_0_mem_dp_10;parallel_ntt_0_mem_dp_34;parallel_ntt_0_mem_dp_58;parallel_ntt_0_mem_sp;parallel_ntt_0_mem_sp__parameterized0;parallel_ntt_0_mem_sp__parameterized1;parallel_ntt_0_mem_sp__parameterized2;parallel_ntt_0_mult_gen_32x32;parallel_ntt_0_mult_gen_32x32__10;parallel_ntt_0_mult_gen_32x32__4;parallel_ntt_0_mult_gen_32x32__5;parallel_ntt_0_mult_gen_32x32__6;parallel_ntt_0_mult_gen_32x32__7;parallel_ntt_0_mult_gen_32x32__8;parallel_ntt_0_mult_gen_32x32__9;parallel_ntt_0_mult_gen_64x33;parallel_ntt_0_mult_gen_64x33__4;parallel_ntt_0_mult_gen_64x33__5;parallel_ntt_0_mult_gen_64x33__6;parallel_ntt_0_mult_gen_v12_0_14;parallel_ntt_0_mult_gen_v12_0_14__10;parallel_ntt_0_mult_gen_v12_0_14__4;parallel_ntt_0_mult_gen_v12_0_14__5;parallel_ntt_0_mult_gen_v12_0_14__6;parallel_ntt_0_mult_gen_v12_0_14__7;parallel_ntt_0_mult_gen_v12_0_14__8;parallel_ntt_0_mult_gen_v12_0_14__9;parallel_ntt_0_mult_gen_v12_0_14__parameterized1;parallel_ntt_0_mult_gen_v12_0_14__parameterized1__4;parallel_ntt_0_mult_gen_v12_0_14__parameterized1__5;parallel_ntt_0_mult_gen_v12_0_14__parameterized1__6;parallel_ntt_0_mult_gen_v12_0_14_viv;parallel_ntt_0_mult_gen_v12_0_14_viv__10;parallel_ntt_0_mult_gen_v12_0_14_viv__4;parallel_ntt_0_mult_gen_v12_0_14_viv__5;parallel_ntt_0_mult_gen_v12_0_14_viv__6;parallel_ntt_0_mult_gen_v12_0_14_viv__7;parallel_ntt_0_mult_gen_v12_0_14_viv__8;parallel_ntt_0_mult_gen_v12_0_14_viv__9;parallel_ntt_0_mult_gen_v12_0_14_viv__parameterized1;parallel_ntt_0_mult_gen_v12_0_14_viv__parameterized1__4;parallel_ntt_0_mult_gen_v12_0_14_viv__parameterized1__5;parallel_ntt_0_mult_gen_v12_0_14_viv__parameterized1__6;parallel_ntt_0_parallel_NTT_top;parallel_ntt_0_parallel_ntt_v1_0;parallel_ntt_0_parallel_ntt_v1_0_M_AXIS;parallel_ntt_0_parallel_ntt_v1_0_S_AXIS;parallel_ntt_0_wrapper,,,../../../../../user_rtl,,,,,
E:/Dropbox/FHE/my project/Parallel NTT/hardware/parallel_NTT/user_rtl/parallel_ntt_0_butterfly_tb.v,1636617414,verilog,,,,parallel_ntt_0_butterfly_tb,,,../../../../../user_rtl,,,,,
