// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module receiver_receiver_Pipeline_VITIS_LOOP_68_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        samples_I_11_address0,
        samples_I_11_ce0,
        samples_I_11_we0,
        samples_I_11_d0,
        samples_I_11_address1,
        samples_I_11_ce1,
        samples_I_11_q1,
        samples_Q_11_address0,
        samples_Q_11_ce0,
        samples_Q_11_we0,
        samples_Q_11_d0,
        samples_Q_11_address1,
        samples_Q_11_ce1,
        samples_Q_11_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] samples_I_11_address0;
output   samples_I_11_ce0;
output   samples_I_11_we0;
output  [17:0] samples_I_11_d0;
output  [7:0] samples_I_11_address1;
output   samples_I_11_ce1;
input  [17:0] samples_I_11_q1;
output  [7:0] samples_Q_11_address0;
output   samples_Q_11_ce0;
output   samples_Q_11_we0;
output  [17:0] samples_Q_11_d0;
output  [7:0] samples_Q_11_address1;
output   samples_Q_11_ce1;
input  [17:0] samples_Q_11_q1;

reg ap_idle;
reg samples_I_11_ce0;
reg samples_I_11_we0;
reg samples_I_11_ce1;
reg samples_Q_11_ce0;
reg samples_Q_11_we0;
reg samples_Q_11_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln68_fu_1362_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    samples_I_1_ce0;
reg    samples_I_1_we0;
wire   [7:0] samples_I_1_address1;
reg    samples_I_1_ce1;
wire   [17:0] samples_I_1_q1;
wire   [7:0] samples_I_0_address0;
reg    samples_I_0_ce0;
reg    samples_I_0_we0;
wire   [7:0] samples_I_0_address1;
reg    samples_I_0_ce1;
wire   [17:0] samples_I_0_q1;
reg    samples_Q_1_ce0;
reg    samples_Q_1_we0;
wire   [7:0] samples_Q_1_address1;
reg    samples_Q_1_ce1;
wire   [17:0] samples_Q_1_q1;
wire   [7:0] samples_Q_0_address0;
reg    samples_Q_0_ce0;
reg    samples_Q_0_we0;
wire   [7:0] samples_Q_0_address1;
reg    samples_Q_0_ce1;
wire   [17:0] samples_Q_0_q1;
reg    samples_I_2_ce0;
reg    samples_I_2_we0;
wire   [7:0] samples_I_2_address1;
reg    samples_I_2_ce1;
wire   [17:0] samples_I_2_q1;
reg    samples_Q_2_ce0;
reg    samples_Q_2_we0;
wire   [7:0] samples_Q_2_address1;
reg    samples_Q_2_ce1;
wire   [17:0] samples_Q_2_q1;
reg    samples_I_3_ce0;
reg    samples_I_3_we0;
wire   [7:0] samples_I_3_address1;
reg    samples_I_3_ce1;
wire   [17:0] samples_I_3_q1;
reg    samples_Q_3_ce0;
reg    samples_Q_3_we0;
wire   [7:0] samples_Q_3_address1;
reg    samples_Q_3_ce1;
wire   [17:0] samples_Q_3_q1;
reg    samples_I_4_ce0;
reg    samples_I_4_we0;
wire   [7:0] samples_I_4_address1;
reg    samples_I_4_ce1;
wire   [17:0] samples_I_4_q1;
reg    samples_Q_4_ce0;
reg    samples_Q_4_we0;
wire   [7:0] samples_Q_4_address1;
reg    samples_Q_4_ce1;
wire   [17:0] samples_Q_4_q1;
reg    samples_I_5_ce0;
reg    samples_I_5_we0;
wire   [7:0] samples_I_5_address1;
reg    samples_I_5_ce1;
wire   [17:0] samples_I_5_q1;
reg    samples_Q_5_ce0;
reg    samples_Q_5_we0;
wire   [7:0] samples_Q_5_address1;
reg    samples_Q_5_ce1;
wire   [17:0] samples_Q_5_q1;
reg    samples_I_6_ce0;
reg    samples_I_6_we0;
wire   [7:0] samples_I_6_address1;
reg    samples_I_6_ce1;
wire   [17:0] samples_I_6_q1;
reg    samples_Q_6_ce0;
reg    samples_Q_6_we0;
wire   [7:0] samples_Q_6_address1;
reg    samples_Q_6_ce1;
wire   [17:0] samples_Q_6_q1;
reg    samples_I_7_ce0;
reg    samples_I_7_we0;
wire   [7:0] samples_I_7_address1;
reg    samples_I_7_ce1;
wire   [17:0] samples_I_7_q1;
reg    samples_Q_7_ce0;
reg    samples_Q_7_we0;
wire   [7:0] samples_Q_7_address1;
reg    samples_Q_7_ce1;
wire   [17:0] samples_Q_7_q1;
reg    samples_I_8_ce0;
reg    samples_I_8_we0;
wire   [7:0] samples_I_8_address1;
reg    samples_I_8_ce1;
wire   [17:0] samples_I_8_q1;
reg    samples_Q_8_ce0;
reg    samples_Q_8_we0;
wire   [7:0] samples_Q_8_address1;
reg    samples_Q_8_ce1;
wire   [17:0] samples_Q_8_q1;
reg    samples_I_9_ce0;
reg    samples_I_9_we0;
wire   [7:0] samples_I_9_address1;
reg    samples_I_9_ce1;
wire   [17:0] samples_I_9_q1;
reg    samples_Q_9_ce0;
reg    samples_Q_9_we0;
wire   [7:0] samples_Q_9_address1;
reg    samples_Q_9_ce1;
wire   [17:0] samples_Q_9_q1;
reg    samples_I_10_ce0;
reg    samples_I_10_we0;
wire   [7:0] samples_I_10_address1;
reg    samples_I_10_ce1;
wire   [17:0] samples_I_10_q1;
reg    samples_Q_10_ce0;
reg    samples_Q_10_we0;
wire   [7:0] samples_Q_10_address1;
reg    samples_Q_10_ce1;
wire   [17:0] samples_Q_10_q1;
reg    samples_I_12_ce0;
reg    samples_I_12_we0;
wire   [7:0] samples_I_12_address1;
reg    samples_I_12_ce1;
wire   [17:0] samples_I_12_q1;
reg    samples_Q_12_ce0;
reg    samples_Q_12_we0;
wire   [7:0] samples_Q_12_address1;
reg    samples_Q_12_ce1;
wire   [17:0] samples_Q_12_q1;
reg    samples_I_13_ce0;
reg    samples_I_13_we0;
wire   [7:0] samples_I_13_address1;
reg    samples_I_13_ce1;
wire   [17:0] samples_I_13_q1;
reg    samples_Q_13_ce0;
reg    samples_Q_13_we0;
wire   [7:0] samples_Q_13_address1;
reg    samples_Q_13_ce1;
wire   [17:0] samples_Q_13_q1;
reg    samples_I_14_ce0;
reg    samples_I_14_we0;
wire   [7:0] samples_I_14_address1;
reg    samples_I_14_ce1;
wire   [17:0] samples_I_14_q1;
reg    samples_Q_14_ce0;
reg    samples_Q_14_we0;
wire   [7:0] samples_Q_14_address1;
reg    samples_Q_14_ce1;
wire   [17:0] samples_Q_14_q1;
reg    samples_I_15_ce0;
reg    samples_I_15_we0;
wire   [7:0] samples_I_15_address1;
reg    samples_I_15_ce1;
wire   [17:0] samples_I_15_q1;
reg    samples_Q_15_ce0;
reg    samples_Q_15_we0;
wire   [7:0] samples_Q_15_address1;
reg    samples_Q_15_ce1;
wire   [17:0] samples_Q_15_q1;
reg    samples_I_16_ce0;
reg    samples_I_16_we0;
wire   [7:0] samples_I_16_address1;
reg    samples_I_16_ce1;
wire   [17:0] samples_I_16_q1;
reg    samples_Q_16_ce0;
reg    samples_Q_16_we0;
wire   [7:0] samples_Q_16_address1;
reg    samples_Q_16_ce1;
wire   [17:0] samples_Q_16_q1;
reg    samples_I_17_ce0;
reg    samples_I_17_we0;
wire   [7:0] samples_I_17_address1;
reg    samples_I_17_ce1;
wire   [17:0] samples_I_17_q1;
reg    samples_Q_17_ce0;
reg    samples_Q_17_we0;
wire   [7:0] samples_Q_17_address1;
reg    samples_Q_17_ce1;
wire   [17:0] samples_Q_17_q1;
reg    samples_I_18_ce0;
reg    samples_I_18_we0;
wire   [7:0] samples_I_18_address1;
reg    samples_I_18_ce1;
wire   [17:0] samples_I_18_q1;
reg    samples_Q_18_ce0;
reg    samples_Q_18_we0;
wire   [7:0] samples_Q_18_address1;
reg    samples_Q_18_ce1;
wire   [17:0] samples_Q_18_q1;
reg    samples_I_19_ce0;
reg    samples_I_19_we0;
wire   [7:0] samples_I_19_address1;
reg    samples_I_19_ce1;
wire   [17:0] samples_I_19_q1;
reg    samples_Q_19_ce0;
reg    samples_Q_19_we0;
wire   [7:0] samples_Q_19_address1;
reg    samples_Q_19_ce1;
wire   [17:0] samples_Q_19_q1;
reg    samples_I_20_ce0;
reg    samples_I_20_we0;
wire   [7:0] samples_I_20_address1;
reg    samples_I_20_ce1;
wire   [17:0] samples_I_20_q1;
reg    samples_Q_20_ce0;
reg    samples_Q_20_we0;
wire   [7:0] samples_Q_20_address1;
reg    samples_Q_20_ce1;
wire   [17:0] samples_Q_20_q1;
reg    samples_I_21_ce0;
reg    samples_I_21_we0;
wire   [7:0] samples_I_21_address1;
reg    samples_I_21_ce1;
wire   [17:0] samples_I_21_q1;
reg    samples_Q_21_ce0;
reg    samples_Q_21_we0;
wire   [7:0] samples_Q_21_address1;
reg    samples_Q_21_ce1;
wire   [17:0] samples_Q_21_q1;
reg    samples_I_22_ce0;
reg    samples_I_22_we0;
wire   [7:0] samples_I_22_address1;
reg    samples_I_22_ce1;
wire   [17:0] samples_I_22_q1;
reg    samples_Q_22_ce0;
reg    samples_Q_22_we0;
wire   [7:0] samples_Q_22_address1;
reg    samples_Q_22_ce1;
wire   [17:0] samples_Q_22_q1;
reg    samples_I_23_ce0;
reg    samples_I_23_we0;
wire   [7:0] samples_I_23_address1;
reg    samples_I_23_ce1;
wire   [17:0] samples_I_23_q1;
reg    samples_Q_23_ce0;
reg    samples_Q_23_we0;
wire   [7:0] samples_Q_23_address1;
reg    samples_Q_23_ce1;
wire   [17:0] samples_Q_23_q1;
reg    samples_I_24_ce0;
reg    samples_I_24_we0;
wire   [7:0] samples_I_24_address1;
reg    samples_I_24_ce1;
wire   [17:0] samples_I_24_q1;
reg    samples_Q_24_ce0;
reg    samples_Q_24_we0;
wire   [7:0] samples_Q_24_address1;
reg    samples_Q_24_ce1;
wire   [17:0] samples_Q_24_q1;
reg    samples_I_25_ce0;
reg    samples_I_25_we0;
wire   [7:0] samples_I_25_address1;
reg    samples_I_25_ce1;
wire   [17:0] samples_I_25_q1;
reg    samples_Q_25_ce0;
reg    samples_Q_25_we0;
wire   [7:0] samples_Q_25_address1;
reg    samples_Q_25_ce1;
wire   [17:0] samples_Q_25_q1;
reg    samples_I_26_ce0;
reg    samples_I_26_we0;
wire   [7:0] samples_I_26_address1;
reg    samples_I_26_ce1;
wire   [17:0] samples_I_26_q1;
reg    samples_Q_26_ce0;
reg    samples_Q_26_we0;
wire   [7:0] samples_Q_26_address1;
reg    samples_Q_26_ce1;
wire   [17:0] samples_Q_26_q1;
reg    samples_I_27_ce0;
reg    samples_I_27_we0;
wire   [7:0] samples_I_27_address1;
reg    samples_I_27_ce1;
wire   [17:0] samples_I_27_q1;
reg    samples_Q_27_ce0;
reg    samples_Q_27_we0;
wire   [7:0] samples_Q_27_address1;
reg    samples_Q_27_ce1;
wire   [17:0] samples_Q_27_q1;
reg    samples_I_28_ce0;
reg    samples_I_28_we0;
wire   [7:0] samples_I_28_address1;
reg    samples_I_28_ce1;
wire   [17:0] samples_I_28_q1;
reg    samples_Q_28_ce0;
reg    samples_Q_28_we0;
wire   [7:0] samples_Q_28_address1;
reg    samples_Q_28_ce1;
wire   [17:0] samples_Q_28_q1;
reg    samples_I_29_ce0;
reg    samples_I_29_we0;
wire   [7:0] samples_I_29_address1;
reg    samples_I_29_ce1;
wire   [17:0] samples_I_29_q1;
reg    samples_Q_29_ce0;
reg    samples_Q_29_we0;
wire   [7:0] samples_Q_29_address1;
reg    samples_Q_29_ce1;
wire   [17:0] samples_Q_29_q1;
reg    samples_I_30_ce0;
reg    samples_I_30_we0;
wire   [7:0] samples_I_30_address1;
reg    samples_I_30_ce1;
wire   [17:0] samples_I_30_q1;
reg    samples_Q_30_ce0;
reg    samples_Q_30_we0;
wire   [7:0] samples_Q_30_address1;
reg    samples_Q_30_ce1;
wire   [17:0] samples_Q_30_q1;
reg    samples_I_31_ce0;
reg    samples_I_31_we0;
wire   [7:0] samples_I_31_address1;
reg    samples_I_31_ce1;
wire   [17:0] samples_I_31_q1;
reg    samples_Q_31_ce0;
reg    samples_Q_31_we0;
wire   [7:0] samples_Q_31_address1;
reg    samples_Q_31_ce1;
wire   [17:0] samples_Q_31_q1;
wire   [63:0] zext_ln70_fu_1290_p1;
reg   [63:0] zext_ln70_reg_1398;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] zext_ln70_reg_1398_pp0_iter1_reg;
reg   [7:0] samples_I_1_addr_reg_1404;
reg   [7:0] samples_I_1_addr_reg_1404_pp0_iter1_reg;
reg   [7:0] samples_Q_1_addr_reg_1410;
reg   [7:0] samples_Q_1_addr_reg_1410_pp0_iter1_reg;
reg   [7:0] samples_I_2_addr_reg_1416;
reg   [7:0] samples_I_2_addr_reg_1416_pp0_iter1_reg;
reg   [7:0] samples_Q_2_addr_reg_1422;
reg   [7:0] samples_Q_2_addr_reg_1422_pp0_iter1_reg;
reg   [7:0] samples_I_3_addr_reg_1428;
reg   [7:0] samples_I_3_addr_reg_1428_pp0_iter1_reg;
reg   [7:0] samples_Q_3_addr_reg_1434;
reg   [7:0] samples_Q_3_addr_reg_1434_pp0_iter1_reg;
reg   [7:0] samples_I_4_addr_reg_1440;
reg   [7:0] samples_I_4_addr_reg_1440_pp0_iter1_reg;
reg   [7:0] samples_Q_4_addr_reg_1446;
reg   [7:0] samples_Q_4_addr_reg_1446_pp0_iter1_reg;
reg   [7:0] samples_I_5_addr_reg_1452;
reg   [7:0] samples_I_5_addr_reg_1452_pp0_iter1_reg;
reg   [7:0] samples_Q_5_addr_reg_1458;
reg   [7:0] samples_Q_5_addr_reg_1458_pp0_iter1_reg;
reg   [7:0] samples_I_6_addr_reg_1464;
reg   [7:0] samples_I_6_addr_reg_1464_pp0_iter1_reg;
reg   [7:0] samples_Q_6_addr_reg_1470;
reg   [7:0] samples_Q_6_addr_reg_1470_pp0_iter1_reg;
reg   [7:0] samples_I_7_addr_reg_1476;
reg   [7:0] samples_I_7_addr_reg_1476_pp0_iter1_reg;
reg   [7:0] samples_Q_7_addr_reg_1482;
reg   [7:0] samples_Q_7_addr_reg_1482_pp0_iter1_reg;
reg   [7:0] samples_I_8_addr_reg_1488;
reg   [7:0] samples_I_8_addr_reg_1488_pp0_iter1_reg;
reg   [7:0] samples_Q_8_addr_reg_1494;
reg   [7:0] samples_Q_8_addr_reg_1494_pp0_iter1_reg;
reg   [7:0] samples_I_9_addr_reg_1500;
reg   [7:0] samples_I_9_addr_reg_1500_pp0_iter1_reg;
reg   [7:0] samples_Q_9_addr_reg_1506;
reg   [7:0] samples_Q_9_addr_reg_1506_pp0_iter1_reg;
reg   [7:0] samples_I_10_addr_reg_1512;
reg   [7:0] samples_I_10_addr_reg_1512_pp0_iter1_reg;
reg   [7:0] samples_Q_10_addr_reg_1518;
reg   [7:0] samples_Q_10_addr_reg_1518_pp0_iter1_reg;
reg   [7:0] samples_I_11_addr_reg_1524;
reg   [7:0] samples_I_11_addr_reg_1524_pp0_iter1_reg;
reg   [7:0] samples_Q_11_addr_reg_1530;
reg   [7:0] samples_Q_11_addr_reg_1530_pp0_iter1_reg;
reg   [0:0] icmp_ln68_reg_1536;
reg   [0:0] icmp_ln68_reg_1536_pp0_iter1_reg;
reg   [7:0] samples_I_12_addr_reg_1540;
reg   [7:0] samples_I_12_addr_reg_1540_pp0_iter1_reg;
reg   [7:0] samples_Q_12_addr_reg_1546;
reg   [7:0] samples_Q_12_addr_reg_1546_pp0_iter1_reg;
reg   [7:0] samples_I_13_addr_reg_1552;
reg   [7:0] samples_I_13_addr_reg_1552_pp0_iter1_reg;
reg   [7:0] samples_Q_13_addr_reg_1558;
reg   [7:0] samples_Q_13_addr_reg_1558_pp0_iter1_reg;
reg   [7:0] samples_I_14_addr_reg_1564;
reg   [7:0] samples_I_14_addr_reg_1564_pp0_iter1_reg;
reg   [7:0] samples_Q_14_addr_reg_1570;
reg   [7:0] samples_Q_14_addr_reg_1570_pp0_iter1_reg;
reg   [7:0] samples_I_15_addr_reg_1576;
reg   [7:0] samples_I_15_addr_reg_1576_pp0_iter1_reg;
reg   [7:0] samples_Q_15_addr_reg_1582;
reg   [7:0] samples_Q_15_addr_reg_1582_pp0_iter1_reg;
reg   [7:0] samples_I_16_addr_reg_1588;
reg   [7:0] samples_I_16_addr_reg_1588_pp0_iter1_reg;
reg   [7:0] samples_Q_16_addr_reg_1594;
reg   [7:0] samples_Q_16_addr_reg_1594_pp0_iter1_reg;
reg   [7:0] samples_I_17_addr_reg_1600;
reg   [7:0] samples_I_17_addr_reg_1600_pp0_iter1_reg;
reg   [7:0] samples_Q_17_addr_reg_1606;
reg   [7:0] samples_Q_17_addr_reg_1606_pp0_iter1_reg;
reg   [7:0] samples_I_18_addr_reg_1612;
reg   [7:0] samples_I_18_addr_reg_1612_pp0_iter1_reg;
reg   [7:0] samples_Q_18_addr_reg_1618;
reg   [7:0] samples_Q_18_addr_reg_1618_pp0_iter1_reg;
reg   [7:0] samples_I_19_addr_reg_1624;
reg   [7:0] samples_I_19_addr_reg_1624_pp0_iter1_reg;
reg   [7:0] samples_Q_19_addr_reg_1630;
reg   [7:0] samples_Q_19_addr_reg_1630_pp0_iter1_reg;
reg   [7:0] samples_I_20_addr_reg_1636;
reg   [7:0] samples_I_20_addr_reg_1636_pp0_iter1_reg;
reg   [7:0] samples_Q_20_addr_reg_1642;
reg   [7:0] samples_Q_20_addr_reg_1642_pp0_iter1_reg;
reg   [7:0] samples_I_21_addr_reg_1648;
reg   [7:0] samples_I_21_addr_reg_1648_pp0_iter1_reg;
reg   [7:0] samples_Q_21_addr_reg_1654;
reg   [7:0] samples_Q_21_addr_reg_1654_pp0_iter1_reg;
reg   [7:0] samples_I_22_addr_reg_1660;
reg   [7:0] samples_I_22_addr_reg_1660_pp0_iter1_reg;
reg   [7:0] samples_Q_22_addr_reg_1666;
reg   [7:0] samples_Q_22_addr_reg_1666_pp0_iter1_reg;
reg   [7:0] samples_I_23_addr_reg_1672;
reg   [7:0] samples_I_23_addr_reg_1672_pp0_iter1_reg;
reg   [7:0] samples_Q_23_addr_reg_1678;
reg   [7:0] samples_Q_23_addr_reg_1678_pp0_iter1_reg;
reg   [7:0] samples_I_24_addr_reg_1684;
reg   [7:0] samples_I_24_addr_reg_1684_pp0_iter1_reg;
reg   [7:0] samples_Q_24_addr_reg_1690;
reg   [7:0] samples_Q_24_addr_reg_1690_pp0_iter1_reg;
reg   [7:0] samples_I_25_addr_reg_1696;
reg   [7:0] samples_I_25_addr_reg_1696_pp0_iter1_reg;
reg   [7:0] samples_Q_25_addr_reg_1702;
reg   [7:0] samples_Q_25_addr_reg_1702_pp0_iter1_reg;
reg   [7:0] samples_I_26_addr_reg_1708;
reg   [7:0] samples_I_26_addr_reg_1708_pp0_iter1_reg;
reg   [7:0] samples_Q_26_addr_reg_1714;
reg   [7:0] samples_Q_26_addr_reg_1714_pp0_iter1_reg;
reg   [7:0] samples_I_27_addr_reg_1720;
reg   [7:0] samples_I_27_addr_reg_1720_pp0_iter1_reg;
reg   [7:0] samples_Q_27_addr_reg_1726;
reg   [7:0] samples_Q_27_addr_reg_1726_pp0_iter1_reg;
reg   [7:0] samples_I_28_addr_reg_1732;
reg   [7:0] samples_I_28_addr_reg_1732_pp0_iter1_reg;
reg   [7:0] samples_Q_28_addr_reg_1738;
reg   [7:0] samples_Q_28_addr_reg_1738_pp0_iter1_reg;
reg   [7:0] samples_I_29_addr_reg_1744;
reg   [7:0] samples_I_29_addr_reg_1744_pp0_iter1_reg;
reg   [7:0] samples_Q_29_addr_reg_1750;
reg   [7:0] samples_Q_29_addr_reg_1750_pp0_iter1_reg;
reg   [7:0] samples_I_30_addr_reg_1756;
reg   [7:0] samples_I_30_addr_reg_1756_pp0_iter1_reg;
reg   [7:0] samples_Q_30_addr_reg_1762;
reg   [7:0] samples_Q_30_addr_reg_1762_pp0_iter1_reg;
reg   [7:0] samples_I_31_addr_reg_1768;
reg   [7:0] samples_I_31_addr_reg_1768_pp0_iter1_reg;
reg   [7:0] samples_Q_31_addr_reg_1774;
reg   [7:0] samples_Q_31_addr_reg_1774_pp0_iter1_reg;
reg   [17:0] samples_I_1_load_reg_1790;
reg   [17:0] samples_Q_1_load_reg_1795;
reg   [17:0] samples_I_2_load_reg_1800;
reg   [17:0] samples_Q_2_load_reg_1805;
reg   [17:0] samples_I_3_load_reg_1810;
reg   [17:0] samples_Q_3_load_reg_1815;
reg   [17:0] samples_I_4_load_reg_1820;
reg   [17:0] samples_Q_4_load_reg_1825;
reg   [17:0] samples_I_5_load_reg_1830;
reg   [17:0] samples_Q_5_load_reg_1835;
reg   [17:0] samples_I_6_load_reg_1840;
reg   [17:0] samples_Q_6_load_reg_1845;
reg   [17:0] samples_I_7_load_reg_1850;
reg   [17:0] samples_Q_7_load_reg_1855;
reg   [17:0] samples_I_8_load_reg_1860;
reg   [17:0] samples_Q_8_load_reg_1865;
reg   [17:0] samples_I_9_load_reg_1870;
reg   [17:0] samples_Q_9_load_reg_1875;
reg   [17:0] samples_I_10_load_reg_1880;
reg   [17:0] samples_Q_10_load_reg_1885;
reg   [17:0] samples_I_11_load_reg_1890;
reg   [17:0] samples_Q_11_load_reg_1895;
reg   [17:0] samples_I_12_load_reg_1900;
reg   [17:0] samples_Q_12_load_reg_1905;
reg   [17:0] samples_I_13_load_reg_1910;
reg   [17:0] samples_Q_13_load_reg_1915;
reg   [17:0] samples_I_14_load_reg_1920;
reg   [17:0] samples_Q_14_load_reg_1925;
reg   [17:0] samples_I_15_load_reg_1930;
reg   [17:0] samples_Q_15_load_reg_1935;
reg   [17:0] samples_I_16_load_reg_1940;
reg   [17:0] samples_Q_16_load_reg_1945;
reg   [17:0] samples_I_17_load_reg_1950;
reg   [17:0] samples_Q_17_load_reg_1955;
reg   [17:0] samples_I_18_load_reg_1960;
reg   [17:0] samples_Q_18_load_reg_1965;
reg   [17:0] samples_I_19_load_reg_1970;
reg   [17:0] samples_Q_19_load_reg_1975;
reg   [17:0] samples_I_20_load_reg_1980;
reg   [17:0] samples_Q_20_load_reg_1985;
reg   [17:0] samples_I_21_load_reg_1990;
reg   [17:0] samples_Q_21_load_reg_1995;
reg   [17:0] samples_I_22_load_reg_2000;
reg   [17:0] samples_Q_22_load_reg_2005;
reg   [17:0] samples_I_23_load_reg_2010;
reg   [17:0] samples_Q_23_load_reg_2015;
reg   [17:0] samples_I_24_load_reg_2020;
reg   [17:0] samples_Q_24_load_reg_2025;
reg   [17:0] samples_I_25_load_reg_2030;
reg   [17:0] samples_Q_25_load_reg_2035;
reg   [17:0] samples_I_26_load_reg_2040;
reg   [17:0] samples_Q_26_load_reg_2045;
reg   [17:0] samples_I_27_load_reg_2050;
reg   [17:0] samples_Q_27_load_reg_2055;
reg   [17:0] samples_I_28_load_reg_2060;
reg   [17:0] samples_Q_28_load_reg_2065;
reg   [17:0] samples_I_29_load_reg_2070;
reg   [17:0] samples_Q_29_load_reg_2075;
reg   [17:0] samples_I_30_load_reg_2080;
reg   [17:0] samples_Q_30_load_reg_2085;
reg   [17:0] samples_I_31_load_reg_2090;
reg   [17:0] samples_Q_31_load_reg_2095;
reg   [17:0] samples_I_0_load_reg_2100;
reg   [17:0] samples_Q_0_load_reg_2105;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln70_1_fu_1380_p1;
reg   [12:0] i_fu_164;
wire   [12:0] add_ln70_fu_1368_p2;
wire    ap_loop_init;
reg   [12:0] ap_sig_allocacmp_i_2;
wire   [7:0] lshr_ln_fu_1280_p4;
wire   [12:0] or_ln70_fu_1356_p2;
wire   [7:0] add_ln70_1_fu_1374_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_1_addr_reg_1404_pp0_iter1_reg),
    .ce0(samples_I_1_ce0),
    .we0(samples_I_1_we0),
    .d0(samples_I_2_load_reg_1800),
    .address1(samples_I_1_address1),
    .ce1(samples_I_1_ce1),
    .q1(samples_I_1_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_0_address0),
    .ce0(samples_I_0_ce0),
    .we0(samples_I_0_we0),
    .d0(samples_I_1_load_reg_1790),
    .address1(samples_I_0_address1),
    .ce1(samples_I_0_ce1),
    .q1(samples_I_0_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_1_addr_reg_1410_pp0_iter1_reg),
    .ce0(samples_Q_1_ce0),
    .we0(samples_Q_1_we0),
    .d0(samples_Q_2_load_reg_1805),
    .address1(samples_Q_1_address1),
    .ce1(samples_Q_1_ce1),
    .q1(samples_Q_1_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_0_address0),
    .ce0(samples_Q_0_ce0),
    .we0(samples_Q_0_we0),
    .d0(samples_Q_1_load_reg_1795),
    .address1(samples_Q_0_address1),
    .ce1(samples_Q_0_ce1),
    .q1(samples_Q_0_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_2_addr_reg_1416_pp0_iter1_reg),
    .ce0(samples_I_2_ce0),
    .we0(samples_I_2_we0),
    .d0(samples_I_3_load_reg_1810),
    .address1(samples_I_2_address1),
    .ce1(samples_I_2_ce1),
    .q1(samples_I_2_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_2_addr_reg_1422_pp0_iter1_reg),
    .ce0(samples_Q_2_ce0),
    .we0(samples_Q_2_we0),
    .d0(samples_Q_3_load_reg_1815),
    .address1(samples_Q_2_address1),
    .ce1(samples_Q_2_ce1),
    .q1(samples_Q_2_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_3_addr_reg_1428_pp0_iter1_reg),
    .ce0(samples_I_3_ce0),
    .we0(samples_I_3_we0),
    .d0(samples_I_4_load_reg_1820),
    .address1(samples_I_3_address1),
    .ce1(samples_I_3_ce1),
    .q1(samples_I_3_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_3_addr_reg_1434_pp0_iter1_reg),
    .ce0(samples_Q_3_ce0),
    .we0(samples_Q_3_we0),
    .d0(samples_Q_4_load_reg_1825),
    .address1(samples_Q_3_address1),
    .ce1(samples_Q_3_ce1),
    .q1(samples_Q_3_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_4_addr_reg_1440_pp0_iter1_reg),
    .ce0(samples_I_4_ce0),
    .we0(samples_I_4_we0),
    .d0(samples_I_5_load_reg_1830),
    .address1(samples_I_4_address1),
    .ce1(samples_I_4_ce1),
    .q1(samples_I_4_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_4_addr_reg_1446_pp0_iter1_reg),
    .ce0(samples_Q_4_ce0),
    .we0(samples_Q_4_we0),
    .d0(samples_Q_5_load_reg_1835),
    .address1(samples_Q_4_address1),
    .ce1(samples_Q_4_ce1),
    .q1(samples_Q_4_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_5_addr_reg_1452_pp0_iter1_reg),
    .ce0(samples_I_5_ce0),
    .we0(samples_I_5_we0),
    .d0(samples_I_6_load_reg_1840),
    .address1(samples_I_5_address1),
    .ce1(samples_I_5_ce1),
    .q1(samples_I_5_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_5_addr_reg_1458_pp0_iter1_reg),
    .ce0(samples_Q_5_ce0),
    .we0(samples_Q_5_we0),
    .d0(samples_Q_6_load_reg_1845),
    .address1(samples_Q_5_address1),
    .ce1(samples_Q_5_ce1),
    .q1(samples_Q_5_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_6_addr_reg_1464_pp0_iter1_reg),
    .ce0(samples_I_6_ce0),
    .we0(samples_I_6_we0),
    .d0(samples_I_7_load_reg_1850),
    .address1(samples_I_6_address1),
    .ce1(samples_I_6_ce1),
    .q1(samples_I_6_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_6_addr_reg_1470_pp0_iter1_reg),
    .ce0(samples_Q_6_ce0),
    .we0(samples_Q_6_we0),
    .d0(samples_Q_7_load_reg_1855),
    .address1(samples_Q_6_address1),
    .ce1(samples_Q_6_ce1),
    .q1(samples_Q_6_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_7_addr_reg_1476_pp0_iter1_reg),
    .ce0(samples_I_7_ce0),
    .we0(samples_I_7_we0),
    .d0(samples_I_8_load_reg_1860),
    .address1(samples_I_7_address1),
    .ce1(samples_I_7_ce1),
    .q1(samples_I_7_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_7_addr_reg_1482_pp0_iter1_reg),
    .ce0(samples_Q_7_ce0),
    .we0(samples_Q_7_we0),
    .d0(samples_Q_8_load_reg_1865),
    .address1(samples_Q_7_address1),
    .ce1(samples_Q_7_ce1),
    .q1(samples_Q_7_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_8_addr_reg_1488_pp0_iter1_reg),
    .ce0(samples_I_8_ce0),
    .we0(samples_I_8_we0),
    .d0(samples_I_9_load_reg_1870),
    .address1(samples_I_8_address1),
    .ce1(samples_I_8_ce1),
    .q1(samples_I_8_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_8_addr_reg_1494_pp0_iter1_reg),
    .ce0(samples_Q_8_ce0),
    .we0(samples_Q_8_we0),
    .d0(samples_Q_9_load_reg_1875),
    .address1(samples_Q_8_address1),
    .ce1(samples_Q_8_ce1),
    .q1(samples_Q_8_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_9_addr_reg_1500_pp0_iter1_reg),
    .ce0(samples_I_9_ce0),
    .we0(samples_I_9_we0),
    .d0(samples_I_10_load_reg_1880),
    .address1(samples_I_9_address1),
    .ce1(samples_I_9_ce1),
    .q1(samples_I_9_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_9_addr_reg_1506_pp0_iter1_reg),
    .ce0(samples_Q_9_ce0),
    .we0(samples_Q_9_we0),
    .d0(samples_Q_10_load_reg_1885),
    .address1(samples_Q_9_address1),
    .ce1(samples_Q_9_ce1),
    .q1(samples_Q_9_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_10_addr_reg_1512_pp0_iter1_reg),
    .ce0(samples_I_10_ce0),
    .we0(samples_I_10_we0),
    .d0(samples_I_11_load_reg_1890),
    .address1(samples_I_10_address1),
    .ce1(samples_I_10_ce1),
    .q1(samples_I_10_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_10_addr_reg_1518_pp0_iter1_reg),
    .ce0(samples_Q_10_ce0),
    .we0(samples_Q_10_we0),
    .d0(samples_Q_11_load_reg_1895),
    .address1(samples_Q_10_address1),
    .ce1(samples_Q_10_ce1),
    .q1(samples_Q_10_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_12_addr_reg_1540_pp0_iter1_reg),
    .ce0(samples_I_12_ce0),
    .we0(samples_I_12_we0),
    .d0(samples_I_13_load_reg_1910),
    .address1(samples_I_12_address1),
    .ce1(samples_I_12_ce1),
    .q1(samples_I_12_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_12_addr_reg_1546_pp0_iter1_reg),
    .ce0(samples_Q_12_ce0),
    .we0(samples_Q_12_we0),
    .d0(samples_Q_13_load_reg_1915),
    .address1(samples_Q_12_address1),
    .ce1(samples_Q_12_ce1),
    .q1(samples_Q_12_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_13_addr_reg_1552_pp0_iter1_reg),
    .ce0(samples_I_13_ce0),
    .we0(samples_I_13_we0),
    .d0(samples_I_14_load_reg_1920),
    .address1(samples_I_13_address1),
    .ce1(samples_I_13_ce1),
    .q1(samples_I_13_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_13_addr_reg_1558_pp0_iter1_reg),
    .ce0(samples_Q_13_ce0),
    .we0(samples_Q_13_we0),
    .d0(samples_Q_14_load_reg_1925),
    .address1(samples_Q_13_address1),
    .ce1(samples_Q_13_ce1),
    .q1(samples_Q_13_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_14_addr_reg_1564_pp0_iter1_reg),
    .ce0(samples_I_14_ce0),
    .we0(samples_I_14_we0),
    .d0(samples_I_15_load_reg_1930),
    .address1(samples_I_14_address1),
    .ce1(samples_I_14_ce1),
    .q1(samples_I_14_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_14_addr_reg_1570_pp0_iter1_reg),
    .ce0(samples_Q_14_ce0),
    .we0(samples_Q_14_we0),
    .d0(samples_Q_15_load_reg_1935),
    .address1(samples_Q_14_address1),
    .ce1(samples_Q_14_ce1),
    .q1(samples_Q_14_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_15_addr_reg_1576_pp0_iter1_reg),
    .ce0(samples_I_15_ce0),
    .we0(samples_I_15_we0),
    .d0(samples_I_16_load_reg_1940),
    .address1(samples_I_15_address1),
    .ce1(samples_I_15_ce1),
    .q1(samples_I_15_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_15_addr_reg_1582_pp0_iter1_reg),
    .ce0(samples_Q_15_ce0),
    .we0(samples_Q_15_we0),
    .d0(samples_Q_16_load_reg_1945),
    .address1(samples_Q_15_address1),
    .ce1(samples_Q_15_ce1),
    .q1(samples_Q_15_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_16_addr_reg_1588_pp0_iter1_reg),
    .ce0(samples_I_16_ce0),
    .we0(samples_I_16_we0),
    .d0(samples_I_17_load_reg_1950),
    .address1(samples_I_16_address1),
    .ce1(samples_I_16_ce1),
    .q1(samples_I_16_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_16_addr_reg_1594_pp0_iter1_reg),
    .ce0(samples_Q_16_ce0),
    .we0(samples_Q_16_we0),
    .d0(samples_Q_17_load_reg_1955),
    .address1(samples_Q_16_address1),
    .ce1(samples_Q_16_ce1),
    .q1(samples_Q_16_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_17_addr_reg_1600_pp0_iter1_reg),
    .ce0(samples_I_17_ce0),
    .we0(samples_I_17_we0),
    .d0(samples_I_18_load_reg_1960),
    .address1(samples_I_17_address1),
    .ce1(samples_I_17_ce1),
    .q1(samples_I_17_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_17_addr_reg_1606_pp0_iter1_reg),
    .ce0(samples_Q_17_ce0),
    .we0(samples_Q_17_we0),
    .d0(samples_Q_18_load_reg_1965),
    .address1(samples_Q_17_address1),
    .ce1(samples_Q_17_ce1),
    .q1(samples_Q_17_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_18_addr_reg_1612_pp0_iter1_reg),
    .ce0(samples_I_18_ce0),
    .we0(samples_I_18_we0),
    .d0(samples_I_19_load_reg_1970),
    .address1(samples_I_18_address1),
    .ce1(samples_I_18_ce1),
    .q1(samples_I_18_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_18_addr_reg_1618_pp0_iter1_reg),
    .ce0(samples_Q_18_ce0),
    .we0(samples_Q_18_we0),
    .d0(samples_Q_19_load_reg_1975),
    .address1(samples_Q_18_address1),
    .ce1(samples_Q_18_ce1),
    .q1(samples_Q_18_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_19_addr_reg_1624_pp0_iter1_reg),
    .ce0(samples_I_19_ce0),
    .we0(samples_I_19_we0),
    .d0(samples_I_20_load_reg_1980),
    .address1(samples_I_19_address1),
    .ce1(samples_I_19_ce1),
    .q1(samples_I_19_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_19_addr_reg_1630_pp0_iter1_reg),
    .ce0(samples_Q_19_ce0),
    .we0(samples_Q_19_we0),
    .d0(samples_Q_20_load_reg_1985),
    .address1(samples_Q_19_address1),
    .ce1(samples_Q_19_ce1),
    .q1(samples_Q_19_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_20_addr_reg_1636_pp0_iter1_reg),
    .ce0(samples_I_20_ce0),
    .we0(samples_I_20_we0),
    .d0(samples_I_21_load_reg_1990),
    .address1(samples_I_20_address1),
    .ce1(samples_I_20_ce1),
    .q1(samples_I_20_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_20_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_20_addr_reg_1642_pp0_iter1_reg),
    .ce0(samples_Q_20_ce0),
    .we0(samples_Q_20_we0),
    .d0(samples_Q_21_load_reg_1995),
    .address1(samples_Q_20_address1),
    .ce1(samples_Q_20_ce1),
    .q1(samples_Q_20_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_21_addr_reg_1648_pp0_iter1_reg),
    .ce0(samples_I_21_ce0),
    .we0(samples_I_21_we0),
    .d0(samples_I_22_load_reg_2000),
    .address1(samples_I_21_address1),
    .ce1(samples_I_21_ce1),
    .q1(samples_I_21_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_21_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_21_addr_reg_1654_pp0_iter1_reg),
    .ce0(samples_Q_21_ce0),
    .we0(samples_Q_21_we0),
    .d0(samples_Q_22_load_reg_2005),
    .address1(samples_Q_21_address1),
    .ce1(samples_Q_21_ce1),
    .q1(samples_Q_21_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_22_addr_reg_1660_pp0_iter1_reg),
    .ce0(samples_I_22_ce0),
    .we0(samples_I_22_we0),
    .d0(samples_I_23_load_reg_2010),
    .address1(samples_I_22_address1),
    .ce1(samples_I_22_ce1),
    .q1(samples_I_22_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_22_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_22_addr_reg_1666_pp0_iter1_reg),
    .ce0(samples_Q_22_ce0),
    .we0(samples_Q_22_we0),
    .d0(samples_Q_23_load_reg_2015),
    .address1(samples_Q_22_address1),
    .ce1(samples_Q_22_ce1),
    .q1(samples_Q_22_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_23_addr_reg_1672_pp0_iter1_reg),
    .ce0(samples_I_23_ce0),
    .we0(samples_I_23_we0),
    .d0(samples_I_24_load_reg_2020),
    .address1(samples_I_23_address1),
    .ce1(samples_I_23_ce1),
    .q1(samples_I_23_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_23_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_23_addr_reg_1678_pp0_iter1_reg),
    .ce0(samples_Q_23_ce0),
    .we0(samples_Q_23_we0),
    .d0(samples_Q_24_load_reg_2025),
    .address1(samples_Q_23_address1),
    .ce1(samples_Q_23_ce1),
    .q1(samples_Q_23_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_24_addr_reg_1684_pp0_iter1_reg),
    .ce0(samples_I_24_ce0),
    .we0(samples_I_24_we0),
    .d0(samples_I_25_load_reg_2030),
    .address1(samples_I_24_address1),
    .ce1(samples_I_24_ce1),
    .q1(samples_I_24_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_24_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_24_addr_reg_1690_pp0_iter1_reg),
    .ce0(samples_Q_24_ce0),
    .we0(samples_Q_24_we0),
    .d0(samples_Q_25_load_reg_2035),
    .address1(samples_Q_24_address1),
    .ce1(samples_Q_24_ce1),
    .q1(samples_Q_24_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_25_addr_reg_1696_pp0_iter1_reg),
    .ce0(samples_I_25_ce0),
    .we0(samples_I_25_we0),
    .d0(samples_I_26_load_reg_2040),
    .address1(samples_I_25_address1),
    .ce1(samples_I_25_ce1),
    .q1(samples_I_25_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_25_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_25_addr_reg_1702_pp0_iter1_reg),
    .ce0(samples_Q_25_ce0),
    .we0(samples_Q_25_we0),
    .d0(samples_Q_26_load_reg_2045),
    .address1(samples_Q_25_address1),
    .ce1(samples_Q_25_ce1),
    .q1(samples_Q_25_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_26_addr_reg_1708_pp0_iter1_reg),
    .ce0(samples_I_26_ce0),
    .we0(samples_I_26_we0),
    .d0(samples_I_27_load_reg_2050),
    .address1(samples_I_26_address1),
    .ce1(samples_I_26_ce1),
    .q1(samples_I_26_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_26_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_26_addr_reg_1714_pp0_iter1_reg),
    .ce0(samples_Q_26_ce0),
    .we0(samples_Q_26_we0),
    .d0(samples_Q_27_load_reg_2055),
    .address1(samples_Q_26_address1),
    .ce1(samples_Q_26_ce1),
    .q1(samples_Q_26_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_27_addr_reg_1720_pp0_iter1_reg),
    .ce0(samples_I_27_ce0),
    .we0(samples_I_27_we0),
    .d0(samples_I_28_load_reg_2060),
    .address1(samples_I_27_address1),
    .ce1(samples_I_27_ce1),
    .q1(samples_I_27_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_27_addr_reg_1726_pp0_iter1_reg),
    .ce0(samples_Q_27_ce0),
    .we0(samples_Q_27_we0),
    .d0(samples_Q_28_load_reg_2065),
    .address1(samples_Q_27_address1),
    .ce1(samples_Q_27_ce1),
    .q1(samples_Q_27_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_28_addr_reg_1732_pp0_iter1_reg),
    .ce0(samples_I_28_ce0),
    .we0(samples_I_28_we0),
    .d0(samples_I_29_load_reg_2070),
    .address1(samples_I_28_address1),
    .ce1(samples_I_28_ce1),
    .q1(samples_I_28_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_28_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_28_addr_reg_1738_pp0_iter1_reg),
    .ce0(samples_Q_28_ce0),
    .we0(samples_Q_28_we0),
    .d0(samples_Q_29_load_reg_2075),
    .address1(samples_Q_28_address1),
    .ce1(samples_Q_28_ce1),
    .q1(samples_Q_28_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_29_addr_reg_1744_pp0_iter1_reg),
    .ce0(samples_I_29_ce0),
    .we0(samples_I_29_we0),
    .d0(samples_I_30_load_reg_2080),
    .address1(samples_I_29_address1),
    .ce1(samples_I_29_ce1),
    .q1(samples_I_29_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_29_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_29_addr_reg_1750_pp0_iter1_reg),
    .ce0(samples_Q_29_ce0),
    .we0(samples_Q_29_we0),
    .d0(samples_Q_30_load_reg_2085),
    .address1(samples_Q_29_address1),
    .ce1(samples_Q_29_ce1),
    .q1(samples_Q_29_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_30_addr_reg_1756_pp0_iter1_reg),
    .ce0(samples_I_30_ce0),
    .we0(samples_I_30_we0),
    .d0(samples_I_31_load_reg_2090),
    .address1(samples_I_30_address1),
    .ce1(samples_I_30_ce1),
    .q1(samples_I_30_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_30_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_30_addr_reg_1762_pp0_iter1_reg),
    .ce0(samples_Q_30_ce0),
    .we0(samples_Q_30_we0),
    .d0(samples_Q_31_load_reg_2095),
    .address1(samples_Q_30_address1),
    .ce1(samples_Q_30_ce1),
    .q1(samples_Q_30_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_I_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_I_31_addr_reg_1768_pp0_iter1_reg),
    .ce0(samples_I_31_ce0),
    .we0(samples_I_31_we0),
    .d0(samples_I_0_load_reg_2100),
    .address1(samples_I_31_address1),
    .ce1(samples_I_31_ce1),
    .q1(samples_I_31_q1)
);

receiver_receiver_Pipeline_VITIS_LOOP_68_1_samples_I_1_RAM_AUTO_1R1W #(
    .DataWidth( 18 ),
    .AddressRange( 241 ),
    .AddressWidth( 8 ))
samples_Q_31_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(samples_Q_31_addr_reg_1774_pp0_iter1_reg),
    .ce0(samples_Q_31_ce0),
    .we0(samples_Q_31_we0),
    .d0(samples_Q_0_load_reg_2105),
    .address1(samples_Q_31_address1),
    .ce1(samples_Q_31_ce1),
    .q1(samples_Q_31_q1)
);

receiver_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln68_fu_1362_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_164 <= add_ln70_fu_1368_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_164 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln68_reg_1536 <= icmp_ln68_fu_1362_p2;
        icmp_ln68_reg_1536_pp0_iter1_reg <= icmp_ln68_reg_1536;
        samples_I_10_addr_reg_1512 <= zext_ln70_fu_1290_p1;
        samples_I_10_addr_reg_1512_pp0_iter1_reg <= samples_I_10_addr_reg_1512;
        samples_I_11_addr_reg_1524 <= zext_ln70_fu_1290_p1;
        samples_I_11_addr_reg_1524_pp0_iter1_reg <= samples_I_11_addr_reg_1524;
        samples_I_12_addr_reg_1540_pp0_iter1_reg <= samples_I_12_addr_reg_1540;
        samples_I_13_addr_reg_1552_pp0_iter1_reg <= samples_I_13_addr_reg_1552;
        samples_I_14_addr_reg_1564_pp0_iter1_reg <= samples_I_14_addr_reg_1564;
        samples_I_15_addr_reg_1576_pp0_iter1_reg <= samples_I_15_addr_reg_1576;
        samples_I_16_addr_reg_1588_pp0_iter1_reg <= samples_I_16_addr_reg_1588;
        samples_I_17_addr_reg_1600_pp0_iter1_reg <= samples_I_17_addr_reg_1600;
        samples_I_18_addr_reg_1612_pp0_iter1_reg <= samples_I_18_addr_reg_1612;
        samples_I_19_addr_reg_1624_pp0_iter1_reg <= samples_I_19_addr_reg_1624;
        samples_I_1_addr_reg_1404 <= zext_ln70_fu_1290_p1;
        samples_I_1_addr_reg_1404_pp0_iter1_reg <= samples_I_1_addr_reg_1404;
        samples_I_20_addr_reg_1636_pp0_iter1_reg <= samples_I_20_addr_reg_1636;
        samples_I_21_addr_reg_1648_pp0_iter1_reg <= samples_I_21_addr_reg_1648;
        samples_I_22_addr_reg_1660_pp0_iter1_reg <= samples_I_22_addr_reg_1660;
        samples_I_23_addr_reg_1672_pp0_iter1_reg <= samples_I_23_addr_reg_1672;
        samples_I_24_addr_reg_1684_pp0_iter1_reg <= samples_I_24_addr_reg_1684;
        samples_I_25_addr_reg_1696_pp0_iter1_reg <= samples_I_25_addr_reg_1696;
        samples_I_26_addr_reg_1708_pp0_iter1_reg <= samples_I_26_addr_reg_1708;
        samples_I_27_addr_reg_1720_pp0_iter1_reg <= samples_I_27_addr_reg_1720;
        samples_I_28_addr_reg_1732_pp0_iter1_reg <= samples_I_28_addr_reg_1732;
        samples_I_29_addr_reg_1744_pp0_iter1_reg <= samples_I_29_addr_reg_1744;
        samples_I_2_addr_reg_1416 <= zext_ln70_fu_1290_p1;
        samples_I_2_addr_reg_1416_pp0_iter1_reg <= samples_I_2_addr_reg_1416;
        samples_I_30_addr_reg_1756_pp0_iter1_reg <= samples_I_30_addr_reg_1756;
        samples_I_31_addr_reg_1768_pp0_iter1_reg <= samples_I_31_addr_reg_1768;
        samples_I_3_addr_reg_1428 <= zext_ln70_fu_1290_p1;
        samples_I_3_addr_reg_1428_pp0_iter1_reg <= samples_I_3_addr_reg_1428;
        samples_I_4_addr_reg_1440 <= zext_ln70_fu_1290_p1;
        samples_I_4_addr_reg_1440_pp0_iter1_reg <= samples_I_4_addr_reg_1440;
        samples_I_5_addr_reg_1452 <= zext_ln70_fu_1290_p1;
        samples_I_5_addr_reg_1452_pp0_iter1_reg <= samples_I_5_addr_reg_1452;
        samples_I_6_addr_reg_1464 <= zext_ln70_fu_1290_p1;
        samples_I_6_addr_reg_1464_pp0_iter1_reg <= samples_I_6_addr_reg_1464;
        samples_I_7_addr_reg_1476 <= zext_ln70_fu_1290_p1;
        samples_I_7_addr_reg_1476_pp0_iter1_reg <= samples_I_7_addr_reg_1476;
        samples_I_8_addr_reg_1488 <= zext_ln70_fu_1290_p1;
        samples_I_8_addr_reg_1488_pp0_iter1_reg <= samples_I_8_addr_reg_1488;
        samples_I_9_addr_reg_1500 <= zext_ln70_fu_1290_p1;
        samples_I_9_addr_reg_1500_pp0_iter1_reg <= samples_I_9_addr_reg_1500;
        samples_Q_10_addr_reg_1518 <= zext_ln70_fu_1290_p1;
        samples_Q_10_addr_reg_1518_pp0_iter1_reg <= samples_Q_10_addr_reg_1518;
        samples_Q_11_addr_reg_1530 <= zext_ln70_fu_1290_p1;
        samples_Q_11_addr_reg_1530_pp0_iter1_reg <= samples_Q_11_addr_reg_1530;
        samples_Q_12_addr_reg_1546_pp0_iter1_reg <= samples_Q_12_addr_reg_1546;
        samples_Q_13_addr_reg_1558_pp0_iter1_reg <= samples_Q_13_addr_reg_1558;
        samples_Q_14_addr_reg_1570_pp0_iter1_reg <= samples_Q_14_addr_reg_1570;
        samples_Q_15_addr_reg_1582_pp0_iter1_reg <= samples_Q_15_addr_reg_1582;
        samples_Q_16_addr_reg_1594_pp0_iter1_reg <= samples_Q_16_addr_reg_1594;
        samples_Q_17_addr_reg_1606_pp0_iter1_reg <= samples_Q_17_addr_reg_1606;
        samples_Q_18_addr_reg_1618_pp0_iter1_reg <= samples_Q_18_addr_reg_1618;
        samples_Q_19_addr_reg_1630_pp0_iter1_reg <= samples_Q_19_addr_reg_1630;
        samples_Q_1_addr_reg_1410 <= zext_ln70_fu_1290_p1;
        samples_Q_1_addr_reg_1410_pp0_iter1_reg <= samples_Q_1_addr_reg_1410;
        samples_Q_20_addr_reg_1642_pp0_iter1_reg <= samples_Q_20_addr_reg_1642;
        samples_Q_21_addr_reg_1654_pp0_iter1_reg <= samples_Q_21_addr_reg_1654;
        samples_Q_22_addr_reg_1666_pp0_iter1_reg <= samples_Q_22_addr_reg_1666;
        samples_Q_23_addr_reg_1678_pp0_iter1_reg <= samples_Q_23_addr_reg_1678;
        samples_Q_24_addr_reg_1690_pp0_iter1_reg <= samples_Q_24_addr_reg_1690;
        samples_Q_25_addr_reg_1702_pp0_iter1_reg <= samples_Q_25_addr_reg_1702;
        samples_Q_26_addr_reg_1714_pp0_iter1_reg <= samples_Q_26_addr_reg_1714;
        samples_Q_27_addr_reg_1726_pp0_iter1_reg <= samples_Q_27_addr_reg_1726;
        samples_Q_28_addr_reg_1738_pp0_iter1_reg <= samples_Q_28_addr_reg_1738;
        samples_Q_29_addr_reg_1750_pp0_iter1_reg <= samples_Q_29_addr_reg_1750;
        samples_Q_2_addr_reg_1422 <= zext_ln70_fu_1290_p1;
        samples_Q_2_addr_reg_1422_pp0_iter1_reg <= samples_Q_2_addr_reg_1422;
        samples_Q_30_addr_reg_1762_pp0_iter1_reg <= samples_Q_30_addr_reg_1762;
        samples_Q_31_addr_reg_1774_pp0_iter1_reg <= samples_Q_31_addr_reg_1774;
        samples_Q_3_addr_reg_1434 <= zext_ln70_fu_1290_p1;
        samples_Q_3_addr_reg_1434_pp0_iter1_reg <= samples_Q_3_addr_reg_1434;
        samples_Q_4_addr_reg_1446 <= zext_ln70_fu_1290_p1;
        samples_Q_4_addr_reg_1446_pp0_iter1_reg <= samples_Q_4_addr_reg_1446;
        samples_Q_5_addr_reg_1458 <= zext_ln70_fu_1290_p1;
        samples_Q_5_addr_reg_1458_pp0_iter1_reg <= samples_Q_5_addr_reg_1458;
        samples_Q_6_addr_reg_1470 <= zext_ln70_fu_1290_p1;
        samples_Q_6_addr_reg_1470_pp0_iter1_reg <= samples_Q_6_addr_reg_1470;
        samples_Q_7_addr_reg_1482 <= zext_ln70_fu_1290_p1;
        samples_Q_7_addr_reg_1482_pp0_iter1_reg <= samples_Q_7_addr_reg_1482;
        samples_Q_8_addr_reg_1494 <= zext_ln70_fu_1290_p1;
        samples_Q_8_addr_reg_1494_pp0_iter1_reg <= samples_Q_8_addr_reg_1494;
        samples_Q_9_addr_reg_1506 <= zext_ln70_fu_1290_p1;
        samples_Q_9_addr_reg_1506_pp0_iter1_reg <= samples_Q_9_addr_reg_1506;
        zext_ln70_reg_1398[7 : 0] <= zext_ln70_fu_1290_p1[7 : 0];
        zext_ln70_reg_1398_pp0_iter1_reg[7 : 0] <= zext_ln70_reg_1398[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_reg_1536 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_0_load_reg_2100 <= samples_I_0_q1;
        samples_I_12_load_reg_1900 <= samples_I_12_q1;
        samples_I_13_load_reg_1910 <= samples_I_13_q1;
        samples_I_14_load_reg_1920 <= samples_I_14_q1;
        samples_I_15_load_reg_1930 <= samples_I_15_q1;
        samples_I_16_load_reg_1940 <= samples_I_16_q1;
        samples_I_17_load_reg_1950 <= samples_I_17_q1;
        samples_I_18_load_reg_1960 <= samples_I_18_q1;
        samples_I_19_load_reg_1970 <= samples_I_19_q1;
        samples_I_20_load_reg_1980 <= samples_I_20_q1;
        samples_I_21_load_reg_1990 <= samples_I_21_q1;
        samples_I_22_load_reg_2000 <= samples_I_22_q1;
        samples_I_23_load_reg_2010 <= samples_I_23_q1;
        samples_I_24_load_reg_2020 <= samples_I_24_q1;
        samples_I_25_load_reg_2030 <= samples_I_25_q1;
        samples_I_26_load_reg_2040 <= samples_I_26_q1;
        samples_I_27_load_reg_2050 <= samples_I_27_q1;
        samples_I_28_load_reg_2060 <= samples_I_28_q1;
        samples_I_29_load_reg_2070 <= samples_I_29_q1;
        samples_I_30_load_reg_2080 <= samples_I_30_q1;
        samples_I_31_load_reg_2090 <= samples_I_31_q1;
        samples_Q_0_load_reg_2105 <= samples_Q_0_q1;
        samples_Q_12_load_reg_1905 <= samples_Q_12_q1;
        samples_Q_13_load_reg_1915 <= samples_Q_13_q1;
        samples_Q_14_load_reg_1925 <= samples_Q_14_q1;
        samples_Q_15_load_reg_1935 <= samples_Q_15_q1;
        samples_Q_16_load_reg_1945 <= samples_Q_16_q1;
        samples_Q_17_load_reg_1955 <= samples_Q_17_q1;
        samples_Q_18_load_reg_1965 <= samples_Q_18_q1;
        samples_Q_19_load_reg_1975 <= samples_Q_19_q1;
        samples_Q_20_load_reg_1985 <= samples_Q_20_q1;
        samples_Q_21_load_reg_1995 <= samples_Q_21_q1;
        samples_Q_22_load_reg_2005 <= samples_Q_22_q1;
        samples_Q_23_load_reg_2015 <= samples_Q_23_q1;
        samples_Q_24_load_reg_2025 <= samples_Q_24_q1;
        samples_Q_25_load_reg_2035 <= samples_Q_25_q1;
        samples_Q_26_load_reg_2045 <= samples_Q_26_q1;
        samples_Q_27_load_reg_2055 <= samples_Q_27_q1;
        samples_Q_28_load_reg_2065 <= samples_Q_28_q1;
        samples_Q_29_load_reg_2075 <= samples_Q_29_q1;
        samples_Q_30_load_reg_2085 <= samples_Q_30_q1;
        samples_Q_31_load_reg_2095 <= samples_Q_31_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_10_load_reg_1880 <= samples_I_10_q1;
        samples_I_11_load_reg_1890 <= samples_I_11_q1;
        samples_I_1_load_reg_1790 <= samples_I_1_q1;
        samples_I_2_load_reg_1800 <= samples_I_2_q1;
        samples_I_3_load_reg_1810 <= samples_I_3_q1;
        samples_I_4_load_reg_1820 <= samples_I_4_q1;
        samples_I_5_load_reg_1830 <= samples_I_5_q1;
        samples_I_6_load_reg_1840 <= samples_I_6_q1;
        samples_I_7_load_reg_1850 <= samples_I_7_q1;
        samples_I_8_load_reg_1860 <= samples_I_8_q1;
        samples_I_9_load_reg_1870 <= samples_I_9_q1;
        samples_Q_10_load_reg_1885 <= samples_Q_10_q1;
        samples_Q_11_load_reg_1895 <= samples_Q_11_q1;
        samples_Q_1_load_reg_1795 <= samples_Q_1_q1;
        samples_Q_2_load_reg_1805 <= samples_Q_2_q1;
        samples_Q_3_load_reg_1815 <= samples_Q_3_q1;
        samples_Q_4_load_reg_1825 <= samples_Q_4_q1;
        samples_Q_5_load_reg_1835 <= samples_Q_5_q1;
        samples_Q_6_load_reg_1845 <= samples_Q_6_q1;
        samples_Q_7_load_reg_1855 <= samples_Q_7_q1;
        samples_Q_8_load_reg_1865 <= samples_Q_8_q1;
        samples_Q_9_load_reg_1875 <= samples_Q_9_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln68_fu_1362_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_12_addr_reg_1540 <= zext_ln70_fu_1290_p1;
        samples_I_13_addr_reg_1552 <= zext_ln70_fu_1290_p1;
        samples_I_14_addr_reg_1564 <= zext_ln70_fu_1290_p1;
        samples_I_15_addr_reg_1576 <= zext_ln70_fu_1290_p1;
        samples_I_16_addr_reg_1588 <= zext_ln70_fu_1290_p1;
        samples_I_17_addr_reg_1600 <= zext_ln70_fu_1290_p1;
        samples_I_18_addr_reg_1612 <= zext_ln70_fu_1290_p1;
        samples_I_19_addr_reg_1624 <= zext_ln70_fu_1290_p1;
        samples_I_20_addr_reg_1636 <= zext_ln70_fu_1290_p1;
        samples_I_21_addr_reg_1648 <= zext_ln70_fu_1290_p1;
        samples_I_22_addr_reg_1660 <= zext_ln70_fu_1290_p1;
        samples_I_23_addr_reg_1672 <= zext_ln70_fu_1290_p1;
        samples_I_24_addr_reg_1684 <= zext_ln70_fu_1290_p1;
        samples_I_25_addr_reg_1696 <= zext_ln70_fu_1290_p1;
        samples_I_26_addr_reg_1708 <= zext_ln70_fu_1290_p1;
        samples_I_27_addr_reg_1720 <= zext_ln70_fu_1290_p1;
        samples_I_28_addr_reg_1732 <= zext_ln70_fu_1290_p1;
        samples_I_29_addr_reg_1744 <= zext_ln70_fu_1290_p1;
        samples_I_30_addr_reg_1756 <= zext_ln70_fu_1290_p1;
        samples_I_31_addr_reg_1768 <= zext_ln70_fu_1290_p1;
        samples_Q_12_addr_reg_1546 <= zext_ln70_fu_1290_p1;
        samples_Q_13_addr_reg_1558 <= zext_ln70_fu_1290_p1;
        samples_Q_14_addr_reg_1570 <= zext_ln70_fu_1290_p1;
        samples_Q_15_addr_reg_1582 <= zext_ln70_fu_1290_p1;
        samples_Q_16_addr_reg_1594 <= zext_ln70_fu_1290_p1;
        samples_Q_17_addr_reg_1606 <= zext_ln70_fu_1290_p1;
        samples_Q_18_addr_reg_1618 <= zext_ln70_fu_1290_p1;
        samples_Q_19_addr_reg_1630 <= zext_ln70_fu_1290_p1;
        samples_Q_20_addr_reg_1642 <= zext_ln70_fu_1290_p1;
        samples_Q_21_addr_reg_1654 <= zext_ln70_fu_1290_p1;
        samples_Q_22_addr_reg_1666 <= zext_ln70_fu_1290_p1;
        samples_Q_23_addr_reg_1678 <= zext_ln70_fu_1290_p1;
        samples_Q_24_addr_reg_1690 <= zext_ln70_fu_1290_p1;
        samples_Q_25_addr_reg_1702 <= zext_ln70_fu_1290_p1;
        samples_Q_26_addr_reg_1714 <= zext_ln70_fu_1290_p1;
        samples_Q_27_addr_reg_1726 <= zext_ln70_fu_1290_p1;
        samples_Q_28_addr_reg_1738 <= zext_ln70_fu_1290_p1;
        samples_Q_29_addr_reg_1750 <= zext_ln70_fu_1290_p1;
        samples_Q_30_addr_reg_1762 <= zext_ln70_fu_1290_p1;
        samples_Q_31_addr_reg_1774 <= zext_ln70_fu_1290_p1;
    end
end

always @ (*) begin
    if (((icmp_ln68_fu_1362_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_2 = 13'd0;
    end else begin
        ap_sig_allocacmp_i_2 = i_fu_164;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_0_ce0 = 1'b1;
    end else begin
        samples_I_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_0_ce1 = 1'b1;
    end else begin
        samples_I_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_0_we0 = 1'b1;
    end else begin
        samples_I_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_10_ce0 = 1'b1;
    end else begin
        samples_I_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_10_ce1 = 1'b1;
    end else begin
        samples_I_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_10_we0 = 1'b1;
    end else begin
        samples_I_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_11_ce0 = 1'b1;
    end else begin
        samples_I_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_11_ce1 = 1'b1;
    end else begin
        samples_I_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_11_we0 = 1'b1;
    end else begin
        samples_I_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_12_ce0 = 1'b1;
    end else begin
        samples_I_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_12_ce1 = 1'b1;
    end else begin
        samples_I_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_12_we0 = 1'b1;
    end else begin
        samples_I_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_13_ce0 = 1'b1;
    end else begin
        samples_I_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_13_ce1 = 1'b1;
    end else begin
        samples_I_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_13_we0 = 1'b1;
    end else begin
        samples_I_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_14_ce0 = 1'b1;
    end else begin
        samples_I_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_14_ce1 = 1'b1;
    end else begin
        samples_I_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_14_we0 = 1'b1;
    end else begin
        samples_I_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_15_ce0 = 1'b1;
    end else begin
        samples_I_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_15_ce1 = 1'b1;
    end else begin
        samples_I_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_15_we0 = 1'b1;
    end else begin
        samples_I_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_16_ce0 = 1'b1;
    end else begin
        samples_I_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_16_ce1 = 1'b1;
    end else begin
        samples_I_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_16_we0 = 1'b1;
    end else begin
        samples_I_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_17_ce0 = 1'b1;
    end else begin
        samples_I_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_17_ce1 = 1'b1;
    end else begin
        samples_I_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_17_we0 = 1'b1;
    end else begin
        samples_I_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_18_ce0 = 1'b1;
    end else begin
        samples_I_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_18_ce1 = 1'b1;
    end else begin
        samples_I_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_18_we0 = 1'b1;
    end else begin
        samples_I_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_19_ce0 = 1'b1;
    end else begin
        samples_I_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_19_ce1 = 1'b1;
    end else begin
        samples_I_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_19_we0 = 1'b1;
    end else begin
        samples_I_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_1_ce0 = 1'b1;
    end else begin
        samples_I_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_1_ce1 = 1'b1;
    end else begin
        samples_I_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_1_we0 = 1'b1;
    end else begin
        samples_I_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_20_ce0 = 1'b1;
    end else begin
        samples_I_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_20_ce1 = 1'b1;
    end else begin
        samples_I_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_20_we0 = 1'b1;
    end else begin
        samples_I_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_21_ce0 = 1'b1;
    end else begin
        samples_I_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_21_ce1 = 1'b1;
    end else begin
        samples_I_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_21_we0 = 1'b1;
    end else begin
        samples_I_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_22_ce0 = 1'b1;
    end else begin
        samples_I_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_22_ce1 = 1'b1;
    end else begin
        samples_I_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_22_we0 = 1'b1;
    end else begin
        samples_I_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_23_ce0 = 1'b1;
    end else begin
        samples_I_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_23_ce1 = 1'b1;
    end else begin
        samples_I_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_23_we0 = 1'b1;
    end else begin
        samples_I_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_24_ce0 = 1'b1;
    end else begin
        samples_I_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_24_ce1 = 1'b1;
    end else begin
        samples_I_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_24_we0 = 1'b1;
    end else begin
        samples_I_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_25_ce0 = 1'b1;
    end else begin
        samples_I_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_25_ce1 = 1'b1;
    end else begin
        samples_I_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_25_we0 = 1'b1;
    end else begin
        samples_I_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_26_ce0 = 1'b1;
    end else begin
        samples_I_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_26_ce1 = 1'b1;
    end else begin
        samples_I_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_26_we0 = 1'b1;
    end else begin
        samples_I_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_27_ce0 = 1'b1;
    end else begin
        samples_I_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_27_ce1 = 1'b1;
    end else begin
        samples_I_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_27_we0 = 1'b1;
    end else begin
        samples_I_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_28_ce0 = 1'b1;
    end else begin
        samples_I_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_28_ce1 = 1'b1;
    end else begin
        samples_I_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_28_we0 = 1'b1;
    end else begin
        samples_I_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_29_ce0 = 1'b1;
    end else begin
        samples_I_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_29_ce1 = 1'b1;
    end else begin
        samples_I_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_29_we0 = 1'b1;
    end else begin
        samples_I_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_2_ce0 = 1'b1;
    end else begin
        samples_I_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_2_ce1 = 1'b1;
    end else begin
        samples_I_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_2_we0 = 1'b1;
    end else begin
        samples_I_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_30_ce0 = 1'b1;
    end else begin
        samples_I_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_30_ce1 = 1'b1;
    end else begin
        samples_I_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_30_we0 = 1'b1;
    end else begin
        samples_I_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_31_ce0 = 1'b1;
    end else begin
        samples_I_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_31_ce1 = 1'b1;
    end else begin
        samples_I_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_31_we0 = 1'b1;
    end else begin
        samples_I_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_3_ce0 = 1'b1;
    end else begin
        samples_I_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_3_ce1 = 1'b1;
    end else begin
        samples_I_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_3_we0 = 1'b1;
    end else begin
        samples_I_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_4_ce0 = 1'b1;
    end else begin
        samples_I_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_4_ce1 = 1'b1;
    end else begin
        samples_I_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_4_we0 = 1'b1;
    end else begin
        samples_I_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_5_ce0 = 1'b1;
    end else begin
        samples_I_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_5_ce1 = 1'b1;
    end else begin
        samples_I_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_5_we0 = 1'b1;
    end else begin
        samples_I_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_6_ce0 = 1'b1;
    end else begin
        samples_I_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_6_ce1 = 1'b1;
    end else begin
        samples_I_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_6_we0 = 1'b1;
    end else begin
        samples_I_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_7_ce0 = 1'b1;
    end else begin
        samples_I_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_7_ce1 = 1'b1;
    end else begin
        samples_I_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_7_we0 = 1'b1;
    end else begin
        samples_I_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_8_ce0 = 1'b1;
    end else begin
        samples_I_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_8_ce1 = 1'b1;
    end else begin
        samples_I_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_8_we0 = 1'b1;
    end else begin
        samples_I_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_9_ce0 = 1'b1;
    end else begin
        samples_I_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_I_9_ce1 = 1'b1;
    end else begin
        samples_I_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_I_9_we0 = 1'b1;
    end else begin
        samples_I_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_0_ce0 = 1'b1;
    end else begin
        samples_Q_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_0_ce1 = 1'b1;
    end else begin
        samples_Q_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_0_we0 = 1'b1;
    end else begin
        samples_Q_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_10_ce0 = 1'b1;
    end else begin
        samples_Q_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_10_ce1 = 1'b1;
    end else begin
        samples_Q_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_10_we0 = 1'b1;
    end else begin
        samples_Q_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_11_ce0 = 1'b1;
    end else begin
        samples_Q_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_11_ce1 = 1'b1;
    end else begin
        samples_Q_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_11_we0 = 1'b1;
    end else begin
        samples_Q_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_12_ce0 = 1'b1;
    end else begin
        samples_Q_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_12_ce1 = 1'b1;
    end else begin
        samples_Q_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_12_we0 = 1'b1;
    end else begin
        samples_Q_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_13_ce0 = 1'b1;
    end else begin
        samples_Q_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_13_ce1 = 1'b1;
    end else begin
        samples_Q_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_13_we0 = 1'b1;
    end else begin
        samples_Q_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_14_ce0 = 1'b1;
    end else begin
        samples_Q_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_14_ce1 = 1'b1;
    end else begin
        samples_Q_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_14_we0 = 1'b1;
    end else begin
        samples_Q_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_15_ce0 = 1'b1;
    end else begin
        samples_Q_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_15_ce1 = 1'b1;
    end else begin
        samples_Q_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_15_we0 = 1'b1;
    end else begin
        samples_Q_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_16_ce0 = 1'b1;
    end else begin
        samples_Q_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_16_ce1 = 1'b1;
    end else begin
        samples_Q_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_16_we0 = 1'b1;
    end else begin
        samples_Q_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_17_ce0 = 1'b1;
    end else begin
        samples_Q_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_17_ce1 = 1'b1;
    end else begin
        samples_Q_17_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_17_we0 = 1'b1;
    end else begin
        samples_Q_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_18_ce0 = 1'b1;
    end else begin
        samples_Q_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_18_ce1 = 1'b1;
    end else begin
        samples_Q_18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_18_we0 = 1'b1;
    end else begin
        samples_Q_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_19_ce0 = 1'b1;
    end else begin
        samples_Q_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_19_ce1 = 1'b1;
    end else begin
        samples_Q_19_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_19_we0 = 1'b1;
    end else begin
        samples_Q_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_1_ce0 = 1'b1;
    end else begin
        samples_Q_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_1_ce1 = 1'b1;
    end else begin
        samples_Q_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_1_we0 = 1'b1;
    end else begin
        samples_Q_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_20_ce0 = 1'b1;
    end else begin
        samples_Q_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_20_ce1 = 1'b1;
    end else begin
        samples_Q_20_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_20_we0 = 1'b1;
    end else begin
        samples_Q_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_21_ce0 = 1'b1;
    end else begin
        samples_Q_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_21_ce1 = 1'b1;
    end else begin
        samples_Q_21_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_21_we0 = 1'b1;
    end else begin
        samples_Q_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_22_ce0 = 1'b1;
    end else begin
        samples_Q_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_22_ce1 = 1'b1;
    end else begin
        samples_Q_22_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_22_we0 = 1'b1;
    end else begin
        samples_Q_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_23_ce0 = 1'b1;
    end else begin
        samples_Q_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_23_ce1 = 1'b1;
    end else begin
        samples_Q_23_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_23_we0 = 1'b1;
    end else begin
        samples_Q_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_24_ce0 = 1'b1;
    end else begin
        samples_Q_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_24_ce1 = 1'b1;
    end else begin
        samples_Q_24_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_24_we0 = 1'b1;
    end else begin
        samples_Q_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_25_ce0 = 1'b1;
    end else begin
        samples_Q_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_25_ce1 = 1'b1;
    end else begin
        samples_Q_25_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_25_we0 = 1'b1;
    end else begin
        samples_Q_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_26_ce0 = 1'b1;
    end else begin
        samples_Q_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_26_ce1 = 1'b1;
    end else begin
        samples_Q_26_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_26_we0 = 1'b1;
    end else begin
        samples_Q_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_27_ce0 = 1'b1;
    end else begin
        samples_Q_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_27_ce1 = 1'b1;
    end else begin
        samples_Q_27_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_27_we0 = 1'b1;
    end else begin
        samples_Q_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_28_ce0 = 1'b1;
    end else begin
        samples_Q_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_28_ce1 = 1'b1;
    end else begin
        samples_Q_28_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_28_we0 = 1'b1;
    end else begin
        samples_Q_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_29_ce0 = 1'b1;
    end else begin
        samples_Q_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_29_ce1 = 1'b1;
    end else begin
        samples_Q_29_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_29_we0 = 1'b1;
    end else begin
        samples_Q_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_2_ce0 = 1'b1;
    end else begin
        samples_Q_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_2_ce1 = 1'b1;
    end else begin
        samples_Q_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_2_we0 = 1'b1;
    end else begin
        samples_Q_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_30_ce0 = 1'b1;
    end else begin
        samples_Q_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_30_ce1 = 1'b1;
    end else begin
        samples_Q_30_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_30_we0 = 1'b1;
    end else begin
        samples_Q_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_31_ce0 = 1'b1;
    end else begin
        samples_Q_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_31_ce1 = 1'b1;
    end else begin
        samples_Q_31_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln68_reg_1536_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_31_we0 = 1'b1;
    end else begin
        samples_Q_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_3_ce0 = 1'b1;
    end else begin
        samples_Q_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_3_ce1 = 1'b1;
    end else begin
        samples_Q_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_3_we0 = 1'b1;
    end else begin
        samples_Q_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_4_ce0 = 1'b1;
    end else begin
        samples_Q_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_4_ce1 = 1'b1;
    end else begin
        samples_Q_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_4_we0 = 1'b1;
    end else begin
        samples_Q_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_5_ce0 = 1'b1;
    end else begin
        samples_Q_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_5_ce1 = 1'b1;
    end else begin
        samples_Q_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_5_we0 = 1'b1;
    end else begin
        samples_Q_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_6_ce0 = 1'b1;
    end else begin
        samples_Q_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_6_ce1 = 1'b1;
    end else begin
        samples_Q_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_6_we0 = 1'b1;
    end else begin
        samples_Q_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_7_ce0 = 1'b1;
    end else begin
        samples_Q_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_7_ce1 = 1'b1;
    end else begin
        samples_Q_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_7_we0 = 1'b1;
    end else begin
        samples_Q_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_8_ce0 = 1'b1;
    end else begin
        samples_Q_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_8_ce1 = 1'b1;
    end else begin
        samples_Q_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_8_we0 = 1'b1;
    end else begin
        samples_Q_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_9_ce0 = 1'b1;
    end else begin
        samples_Q_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        samples_Q_9_ce1 = 1'b1;
    end else begin
        samples_Q_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        samples_Q_9_we0 = 1'b1;
    end else begin
        samples_Q_9_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln70_1_fu_1374_p2 = (lshr_ln_fu_1280_p4 + 8'd1);

assign add_ln70_fu_1368_p2 = (ap_sig_allocacmp_i_2 + 13'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln68_fu_1362_p2 = ((or_ln70_fu_1356_p2 < 13'd7691) ? 1'b1 : 1'b0);

assign lshr_ln_fu_1280_p4 = {{ap_sig_allocacmp_i_2[12:5]}};

assign or_ln70_fu_1356_p2 = (ap_sig_allocacmp_i_2 | 13'd11);

assign samples_I_0_address0 = zext_ln70_reg_1398_pp0_iter1_reg;

assign samples_I_0_address1 = zext_ln70_1_fu_1380_p1;

assign samples_I_10_address1 = zext_ln70_fu_1290_p1;

assign samples_I_11_address0 = samples_I_11_addr_reg_1524_pp0_iter1_reg;

assign samples_I_11_address1 = zext_ln70_fu_1290_p1;

assign samples_I_11_d0 = samples_I_12_load_reg_1900;

assign samples_I_12_address1 = zext_ln70_fu_1290_p1;

assign samples_I_13_address1 = zext_ln70_fu_1290_p1;

assign samples_I_14_address1 = zext_ln70_fu_1290_p1;

assign samples_I_15_address1 = zext_ln70_fu_1290_p1;

assign samples_I_16_address1 = zext_ln70_fu_1290_p1;

assign samples_I_17_address1 = zext_ln70_fu_1290_p1;

assign samples_I_18_address1 = zext_ln70_fu_1290_p1;

assign samples_I_19_address1 = zext_ln70_fu_1290_p1;

assign samples_I_1_address1 = zext_ln70_fu_1290_p1;

assign samples_I_20_address1 = zext_ln70_fu_1290_p1;

assign samples_I_21_address1 = zext_ln70_fu_1290_p1;

assign samples_I_22_address1 = zext_ln70_fu_1290_p1;

assign samples_I_23_address1 = zext_ln70_fu_1290_p1;

assign samples_I_24_address1 = zext_ln70_fu_1290_p1;

assign samples_I_25_address1 = zext_ln70_fu_1290_p1;

assign samples_I_26_address1 = zext_ln70_fu_1290_p1;

assign samples_I_27_address1 = zext_ln70_fu_1290_p1;

assign samples_I_28_address1 = zext_ln70_fu_1290_p1;

assign samples_I_29_address1 = zext_ln70_fu_1290_p1;

assign samples_I_2_address1 = zext_ln70_fu_1290_p1;

assign samples_I_30_address1 = zext_ln70_fu_1290_p1;

assign samples_I_31_address1 = zext_ln70_fu_1290_p1;

assign samples_I_3_address1 = zext_ln70_fu_1290_p1;

assign samples_I_4_address1 = zext_ln70_fu_1290_p1;

assign samples_I_5_address1 = zext_ln70_fu_1290_p1;

assign samples_I_6_address1 = zext_ln70_fu_1290_p1;

assign samples_I_7_address1 = zext_ln70_fu_1290_p1;

assign samples_I_8_address1 = zext_ln70_fu_1290_p1;

assign samples_I_9_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_0_address0 = zext_ln70_reg_1398_pp0_iter1_reg;

assign samples_Q_0_address1 = zext_ln70_1_fu_1380_p1;

assign samples_Q_10_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_11_address0 = samples_Q_11_addr_reg_1530_pp0_iter1_reg;

assign samples_Q_11_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_11_d0 = samples_Q_12_load_reg_1905;

assign samples_Q_12_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_13_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_14_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_15_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_16_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_17_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_18_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_19_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_1_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_20_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_21_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_22_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_23_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_24_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_25_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_26_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_27_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_28_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_29_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_2_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_30_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_31_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_3_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_4_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_5_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_6_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_7_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_8_address1 = zext_ln70_fu_1290_p1;

assign samples_Q_9_address1 = zext_ln70_fu_1290_p1;

assign zext_ln70_1_fu_1380_p1 = add_ln70_1_fu_1374_p2;

assign zext_ln70_fu_1290_p1 = lshr_ln_fu_1280_p4;

always @ (posedge ap_clk) begin
    zext_ln70_reg_1398[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln70_reg_1398_pp0_iter1_reg[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //receiver_receiver_Pipeline_VITIS_LOOP_68_1
